{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648997432527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648997432532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 09:50:32 2022 " "Processing started: Sun Apr 03 09:50:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648997432532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997432532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_converter_hps_innovate -c top_converter_hps_innovate " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_converter_hps_innovate -c top_converter_hps_innovate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997432532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648997436054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648997436054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_wt_to_alphao1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_wt_to_alphao1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444447 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1 " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_vm_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_vm_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444453 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_sogi_1_sv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_sogi_1_sv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444459 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2 " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_sogi_1_sv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_sogi_1_sv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444464 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1 " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_sogi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_sogi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444469 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_signals1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_signals1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444474 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1 " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444478 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_pi_z_1_sv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_pi_z_1_sv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444483 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2 " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_pi_z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_pi_z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444489 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_integradorw_comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_integradorw_comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444493 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_integradorw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_integradorw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444498 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_ab_dq_sin_cos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_ab_dq_sin_cos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444503 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_ab_dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_ab_dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444508 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll_1ercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll_1ercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444512 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn_pll_3orden_change_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn_pll_3orden_change_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL-rtl " "Found design unit 1: PLL_3orden_change_GN_PLL_3orden_change_PLL-rtl" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444518 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN_PLL_3orden_change_PLL " "Found entity 1: PLL_3orden_change_GN_PLL_3orden_change_PLL" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change_GN-rtl " "Found design unit 1: PLL_3orden_change_GN-rtl" {  } { { "hdl/PLL_3orden_change_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444522 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change_GN " "Found entity 1: PLL_3orden_change_GN" {  } { { "hdl/PLL_3orden_change_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll_3orden_change.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pll_3orden_change.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_3orden_change-rtl " "Found design unit 1: PLL_3orden_change-rtl" {  } { { "hdl/PLL_3orden_change.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444523 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_3orden_change " "Found entity 1: PLL_3orden_change" {  } { { "hdl/PLL_3orden_change.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn2uchvffc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn2uchvffc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN2UCHVFFC-rtl " "Found design unit 1: alt_dspbuilder_cast_GN2UCHVFFC-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN2UCHVFFC.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN2UCHVFFC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444529 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN2UCHVFFC " "Found entity 1: alt_dspbuilder_cast_GN2UCHVFFC" {  } { { "hdl/alt_dspbuilder_cast_GN2UCHVFFC.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN2UCHVFFC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444533 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444538 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444549 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn2yiim3ui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn2yiim3ui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN2YIIM3UI-rtl " "Found design unit 1: alt_dspbuilder_cast_GN2YIIM3UI-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN2YIIM3UI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN2YIIM3UI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN2YIIM3UI " "Found entity 1: alt_dspbuilder_cast_GN2YIIM3UI" {  } { { "hdl/alt_dspbuilder_cast_GN2YIIM3UI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN2YIIM3UI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn3aoocyll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn3aoocyll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN3AOOCYLL-rtl " "Found design unit 1: alt_dspbuilder_cast_GN3AOOCYLL-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN3AOOCYLL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN3AOOCYLL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444558 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN3AOOCYLL " "Found entity 1: alt_dspbuilder_cast_GN3AOOCYLL" {  } { { "hdl/alt_dspbuilder_cast_GN3AOOCYLL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN3AOOCYLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn3msxhhkg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn3msxhhkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN3MSXHHKG-rtl " "Found design unit 1: alt_dspbuilder_cast_GN3MSXHHKG-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN3MSXHHKG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN3MSXHHKG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444563 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN3MSXHHKG " "Found entity 1: alt_dspbuilder_cast_GN3MSXHHKG" {  } { { "hdl/alt_dspbuilder_cast_GN3MSXHHKG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN3MSXHHKG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn4pscvlkb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn4pscvlkb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN4PSCVLKB-rtl " "Found design unit 1: alt_dspbuilder_cast_GN4PSCVLKB-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN4PSCVLKB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN4PSCVLKB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444574 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN4PSCVLKB " "Found entity 1: alt_dspbuilder_cast_GN4PSCVLKB" {  } { { "hdl/alt_dspbuilder_cast_GN4PSCVLKB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN4PSCVLKB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn6dtgwidg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn6dtgwidg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DTGWIDG-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DTGWIDG-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN6DTGWIDG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN6DTGWIDG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444579 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DTGWIDG " "Found entity 1: alt_dspbuilder_cast_GN6DTGWIDG" {  } { { "hdl/alt_dspbuilder_cast_GN6DTGWIDG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN6DTGWIDG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn7tcxhqbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn7tcxhqbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7TCXHQBM-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7TCXHQBM-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN7TCXHQBM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN7TCXHQBM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444583 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7TCXHQBM " "Found entity 1: alt_dspbuilder_cast_GN7TCXHQBM" {  } { { "hdl/alt_dspbuilder_cast_GN7TCXHQBM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN7TCXHQBM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gna5aa6qpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gna5aa6qpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNA5AA6QPF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNA5AA6QPF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNA5AA6QPF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNA5AA6QPF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444587 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNA5AA6QPF " "Found entity 1: alt_dspbuilder_cast_GNA5AA6QPF" {  } { { "hdl/alt_dspbuilder_cast_GNA5AA6QPF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNA5AA6QPF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBBMDRQ7A-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444592 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A " "Found entity 1: alt_dspbuilder_cast_GNBBMDRQ7A" {  } { { "hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnbzulanaf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnbzulanaf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZULANAF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZULANAF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNBZULANAF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNBZULANAF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444597 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZULANAF " "Found entity 1: alt_dspbuilder_cast_GNBZULANAF" {  } { { "hdl/alt_dspbuilder_cast_GNBZULANAF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNBZULANAF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gncdtxozmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gncdtxozmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNCDTXOZMF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNCDTXOZMF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNCDTXOZMF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCDTXOZMF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNCDTXOZMF " "Found entity 1: alt_dspbuilder_cast_GNCDTXOZMF" {  } { { "hdl/alt_dspbuilder_cast_GNCDTXOZMF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCDTXOZMF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gncweikwmj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gncweikwmj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNCWEIKWMJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNCWEIKWMJ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNCWEIKWMJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCWEIKWMJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444608 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNCWEIKWMJ " "Found entity 1: alt_dspbuilder_cast_GNCWEIKWMJ" {  } { { "hdl/alt_dspbuilder_cast_GNCWEIKWMJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCWEIKWMJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gncykeyfut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gncykeyfut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNCYKEYFUT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNCYKEYFUT-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNCYKEYFUT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCYKEYFUT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444613 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNCYKEYFUT " "Found entity 1: alt_dspbuilder_cast_GNCYKEYFUT" {  } { { "hdl/alt_dspbuilder_cast_GNCYKEYFUT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCYKEYFUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnd47qx5dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnd47qx5dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GND47QX5DY-rtl " "Found design unit 1: alt_dspbuilder_cast_GND47QX5DY-rtl" {  } { { "hdl/alt_dspbuilder_cast_GND47QX5DY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND47QX5DY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444618 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GND47QX5DY " "Found entity 1: alt_dspbuilder_cast_GND47QX5DY" {  } { { "hdl/alt_dspbuilder_cast_GND47QX5DY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND47QX5DY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gndge7w6pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gndge7w6pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDGE7W6PB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDGE7W6PB-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNDGE7W6PB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDGE7W6PB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444623 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDGE7W6PB " "Found entity 1: alt_dspbuilder_cast_GNDGE7W6PB" {  } { { "hdl/alt_dspbuilder_cast_GNDGE7W6PB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDGE7W6PB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gndi2frqvq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gndi2frqvq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDI2FRQVQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDI2FRQVQ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNDI2FRQVQ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDI2FRQVQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDI2FRQVQ " "Found entity 1: alt_dspbuilder_cast_GNDI2FRQVQ" {  } { { "hdl/alt_dspbuilder_cast_GNDI2FRQVQ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDI2FRQVQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnds5wh6uv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnds5wh6uv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDS5WH6UV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDS5WH6UV-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNDS5WH6UV.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDS5WH6UV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444633 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDS5WH6UV " "Found entity 1: alt_dspbuilder_cast_GNDS5WH6UV" {  } { { "hdl/alt_dspbuilder_cast_GNDS5WH6UV.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDS5WH6UV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnex3pnew7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnex3pnew7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEX3PNEW7-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEX3PNEW7-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNEX3PNEW7.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNEX3PNEW7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444637 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEX3PNEW7 " "Found entity 1: alt_dspbuilder_cast_GNEX3PNEW7" {  } { { "hdl/alt_dspbuilder_cast_GNEX3PNEW7.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNEX3PNEW7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnf7mcrhpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnf7mcrhpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNF7MCRHPM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNF7MCRHPM-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNF7MCRHPM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNF7MCRHPM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNF7MCRHPM " "Found entity 1: alt_dspbuilder_cast_GNF7MCRHPM" {  } { { "hdl/alt_dspbuilder_cast_GNF7MCRHPM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNF7MCRHPM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnfj64gvk3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnfj64gvk3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNFJ64GVK3-rtl " "Found design unit 1: alt_dspbuilder_cast_GNFJ64GVK3-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNFJ64GVK3.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNFJ64GVK3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444647 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNFJ64GVK3 " "Found entity 1: alt_dspbuilder_cast_GNFJ64GVK3" {  } { { "hdl/alt_dspbuilder_cast_GNFJ64GVK3.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNFJ64GVK3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gngwugsp35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gngwugsp35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNGWUGSP35-rtl " "Found design unit 1: alt_dspbuilder_cast_GNGWUGSP35-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNGWUGSP35.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNGWUGSP35.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444653 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNGWUGSP35 " "Found entity 1: alt_dspbuilder_cast_GNGWUGSP35" {  } { { "hdl/alt_dspbuilder_cast_GNGWUGSP35.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNGWUGSP35.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gngzdnrojb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gngzdnrojb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNGZDNROJB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNGZDNROJB-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNGZDNROJB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNGZDNROJB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444657 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNGZDNROJB " "Found entity 1: alt_dspbuilder_cast_GNGZDNROJB" {  } { { "hdl/alt_dspbuilder_cast_GNGZDNROJB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNGZDNROJB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnkuaje7nw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnkuaje7nw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKUAJE7NW-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKUAJE7NW-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNKUAJE7NW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNKUAJE7NW.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444662 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKUAJE7NW " "Found entity 1: alt_dspbuilder_cast_GNKUAJE7NW" {  } { { "hdl/alt_dspbuilder_cast_GNKUAJE7NW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNKUAJE7NW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnlzylewiq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnlzylewiq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNLZYLEWIQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNLZYLEWIQ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNLZYLEWIQ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNLZYLEWIQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444667 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNLZYLEWIQ " "Found entity 1: alt_dspbuilder_cast_GNLZYLEWIQ" {  } { { "hdl/alt_dspbuilder_cast_GNLZYLEWIQ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNLZYLEWIQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnm546sevw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnm546sevw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNM546SEVW-rtl " "Found design unit 1: alt_dspbuilder_cast_GNM546SEVW-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNM546SEVW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNM546SEVW.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNM546SEVW " "Found entity 1: alt_dspbuilder_cast_GNM546SEVW" {  } { { "hdl/alt_dspbuilder_cast_GNM546SEVW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNM546SEVW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnm5ffdtmh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnm5ffdtmh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNM5FFDTMH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNM5FFDTMH-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNM5FFDTMH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNM5FFDTMH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNM5FFDTMH " "Found entity 1: alt_dspbuilder_cast_GNM5FFDTMH" {  } { { "hdl/alt_dspbuilder_cast_GNM5FFDTMH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNM5FFDTMH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnmfptksml.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnmfptksml.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMFPTKSML-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMFPTKSML-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNMFPTKSML.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNMFPTKSML.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMFPTKSML " "Found entity 1: alt_dspbuilder_cast_GNMFPTKSML" {  } { { "hdl/alt_dspbuilder_cast_GNMFPTKSML.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNMFPTKSML.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnn7mlwjta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnn7mlwjta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNN7MLWJTA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNN7MLWJTA-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNN7MLWJTA.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNN7MLWJTA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444694 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNN7MLWJTA " "Found entity 1: alt_dspbuilder_cast_GNN7MLWJTA" {  } { { "hdl/alt_dspbuilder_cast_GNN7MLWJTA.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNN7MLWJTA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnnpyfjrpj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnnpyfjrpj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNPYFJRPJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNPYFJRPJ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNNPYFJRPJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNPYFJRPJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNPYFJRPJ " "Found entity 1: alt_dspbuilder_cast_GNNPYFJRPJ" {  } { { "hdl/alt_dspbuilder_cast_GNNPYFJRPJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNPYFJRPJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnntbqpn53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnntbqpn53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNTBQPN53-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNTBQPN53-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNNTBQPN53.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNTBQPN53.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444703 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNTBQPN53 " "Found entity 1: alt_dspbuilder_cast_GNNTBQPN53" {  } { { "hdl/alt_dspbuilder_cast_GNNTBQPN53.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNTBQPN53.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnnvoeaclj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnnvoeaclj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNVOEACLJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNVOEACLJ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNNVOEACLJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNVOEACLJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNVOEACLJ " "Found entity 1: alt_dspbuilder_cast_GNNVOEACLJ" {  } { { "hdl/alt_dspbuilder_cast_GNNVOEACLJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNVOEACLJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnqel2ucft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnqel2ucft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQEL2UCFT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQEL2UCFT-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNQEL2UCFT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNQEL2UCFT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444712 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQEL2UCFT " "Found entity 1: alt_dspbuilder_cast_GNQEL2UCFT" {  } { { "hdl/alt_dspbuilder_cast_GNQEL2UCFT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNQEL2UCFT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnqp67jaww.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnqp67jaww.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQP67JAWW-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQP67JAWW-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNQP67JAWW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNQP67JAWW.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444717 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQP67JAWW " "Found entity 1: alt_dspbuilder_cast_GNQP67JAWW" {  } { { "hdl/alt_dspbuilder_cast_GNQP67JAWW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNQP67JAWW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnrb4ecdty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnrb4ecdty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRB4ECDTY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRB4ECDTY-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNRB4ECDTY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRB4ECDTY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRB4ECDTY " "Found entity 1: alt_dspbuilder_cast_GNRB4ECDTY" {  } { { "hdl/alt_dspbuilder_cast_GNRB4ECDTY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRB4ECDTY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnrcbz7otj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnrcbz7otj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRCBZ7OTJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRCBZ7OTJ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNRCBZ7OTJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRCBZ7OTJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRCBZ7OTJ " "Found entity 1: alt_dspbuilder_cast_GNRCBZ7OTJ" {  } { { "hdl/alt_dspbuilder_cast_GNRCBZ7OTJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRCBZ7OTJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnsluf5ff5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnsluf5ff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSLUF5FF5-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSLUF5FF5-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNSLUF5FF5.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSLUF5FF5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444732 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSLUF5FF5 " "Found entity 1: alt_dspbuilder_cast_GNSLUF5FF5" {  } { { "hdl/alt_dspbuilder_cast_GNSLUF5FF5.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSLUF5FF5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnspenwjqh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnspenwjqh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSPENWJQH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSPENWJQH-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNSPENWJQH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSPENWJQH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444737 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSPENWJQH " "Found entity 1: alt_dspbuilder_cast_GNSPENWJQH" {  } { { "hdl/alt_dspbuilder_cast_GNSPENWJQH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSPENWJQH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gntj4ywtxh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gntj4ywtxh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNTJ4YWTXH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNTJ4YWTXH-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNTJ4YWTXH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTJ4YWTXH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444742 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNTJ4YWTXH " "Found entity 1: alt_dspbuilder_cast_GNTJ4YWTXH" {  } { { "hdl/alt_dspbuilder_cast_GNTJ4YWTXH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTJ4YWTXH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gntsucrn4q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gntsucrn4q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNTSUCRN4Q-rtl " "Found design unit 1: alt_dspbuilder_cast_GNTSUCRN4Q-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNTSUCRN4Q.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTSUCRN4Q.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444746 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNTSUCRN4Q " "Found entity 1: alt_dspbuilder_cast_GNTSUCRN4Q" {  } { { "hdl/alt_dspbuilder_cast_GNTSUCRN4Q.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTSUCRN4Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gntwtjf3kx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gntwtjf3kx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNTWTJF3KX-rtl " "Found design unit 1: alt_dspbuilder_cast_GNTWTJF3KX-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNTWTJF3KX.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTWTJF3KX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444750 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNTWTJF3KX " "Found entity 1: alt_dspbuilder_cast_GNTWTJF3KX" {  } { { "hdl/alt_dspbuilder_cast_GNTWTJF3KX.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTWTJF3KX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUYRTQ4QH-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH " "Found entity 1: alt_dspbuilder_cast_GNUYRTQ4QH" {  } { { "hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnvvn754f4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnvvn754f4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVVN754F4-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVVN754F4-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNVVN754F4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNVVN754F4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444762 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVVN754F4 " "Found entity 1: alt_dspbuilder_cast_GNVVN754F4" {  } { { "hdl/alt_dspbuilder_cast_GNVVN754F4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNVVN754F4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnwhgoinas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnwhgoinas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNWHGOINAS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNWHGOINAS-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNWHGOINAS.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNWHGOINAS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444767 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNWHGOINAS " "Found entity 1: alt_dspbuilder_cast_GNWHGOINAS" {  } { { "hdl/alt_dspbuilder_cast_GNWHGOINAS.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNWHGOINAS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnxgqf7cfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnxgqf7cfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXGQF7CFM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXGQF7CFM-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNXGQF7CFM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXGQF7CFM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444772 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXGQF7CFM " "Found entity 1: alt_dspbuilder_cast_GNXGQF7CFM" {  } { { "hdl/alt_dspbuilder_cast_GNXGQF7CFM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXGQF7CFM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnxtvwhwb4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnxtvwhwb4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXTVWHWB4-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXTVWHWB4-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNXTVWHWB4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXTVWHWB4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXTVWHWB4 " "Found entity 1: alt_dspbuilder_cast_GNXTVWHWB4" {  } { { "hdl/alt_dspbuilder_cast_GNXTVWHWB4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXTVWHWB4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnxy6jkr5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnxy6jkr5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXY6JKR5E-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXY6JKR5E-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNXY6JKR5E.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXY6JKR5E.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444781 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXY6JKR5E " "Found entity 1: alt_dspbuilder_cast_GNXY6JKR5E" {  } { { "hdl/alt_dspbuilder_cast_GNXY6JKR5E.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXY6JKR5E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnf343oquj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnf343oquj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ " "Found entity 1: alt_dspbuilder_clock_GNF343OQUJ" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444791 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444796 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gn6eha4qwh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gn6eha4qwh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6EHA4QWH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6EHA4QWH-rtl" {  } { { "hdl/alt_dspbuilder_constant_GN6EHA4QWH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GN6EHA4QWH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6EHA4QWH " "Found entity 1: alt_dspbuilder_constant_GN6EHA4QWH" {  } { { "hdl/alt_dspbuilder_constant_GN6EHA4QWH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GN6EHA4QWH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnd3qgqb6v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnd3qgqb6v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GND3QGQB6V-rtl " "Found design unit 1: alt_dspbuilder_constant_GND3QGQB6V-rtl" {  } { { "hdl/alt_dspbuilder_constant_GND3QGQB6V.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GND3QGQB6V.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GND3QGQB6V " "Found entity 1: alt_dspbuilder_constant_GND3QGQB6V" {  } { { "hdl/alt_dspbuilder_constant_GND3QGQB6V.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GND3QGQB6V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gngpcxcfcv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gngpcxcfcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNGPCXCFCV-rtl " "Found design unit 1: alt_dspbuilder_constant_GNGPCXCFCV-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNGPCXCFCV.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNGPCXCFCV.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444810 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNGPCXCFCV " "Found entity 1: alt_dspbuilder_constant_GNGPCXCFCV" {  } { { "hdl/alt_dspbuilder_constant_GNGPCXCFCV.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNGPCXCFCV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnor66rvon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnor66rvon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNOR66RVON-rtl " "Found design unit 1: alt_dspbuilder_constant_GNOR66RVON-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNOR66RVON.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNOR66RVON.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444815 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNOR66RVON " "Found entity 1: alt_dspbuilder_constant_GNOR66RVON" {  } { { "hdl/alt_dspbuilder_constant_GNOR66RVON.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNOR66RVON.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnq42uauvx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnq42uauvx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQ42UAUVX-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQ42UAUVX-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNQ42UAUVX.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNQ42UAUVX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444820 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQ42UAUVX " "Found entity 1: alt_dspbuilder_constant_GNQ42UAUVX" {  } { { "hdl/alt_dspbuilder_constant_GNQ42UAUVX.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNQ42UAUVX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnqghokvpb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnqghokvpb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQGHOKVPB-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQGHOKVPB-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNQGHOKVPB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNQGHOKVPB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQGHOKVPB " "Found entity 1: alt_dspbuilder_constant_GNQGHOKVPB" {  } { { "hdl/alt_dspbuilder_constant_GNQGHOKVPB.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNQGHOKVPB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnrgbtzeo4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnrgbtzeo4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRGBTZEO4-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRGBTZEO4-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNRGBTZEO4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNRGBTZEO4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444830 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRGBTZEO4 " "Found entity 1: alt_dspbuilder_constant_GNRGBTZEO4" {  } { { "hdl/alt_dspbuilder_constant_GNRGBTZEO4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNRGBTZEO4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnrgqv2evx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnrgqv2evx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRGQV2EVX-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRGQV2EVX-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNRGQV2EVX.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNRGQV2EVX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444835 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRGQV2EVX " "Found entity 1: alt_dspbuilder_constant_GNRGQV2EVX" {  } { { "hdl/alt_dspbuilder_constant_GNRGQV2EVX.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNRGQV2EVX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnkzdmbkqg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnkzdmbkqg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNKZDMBKQG-rtl " "Found design unit 1: alt_dspbuilder_delay_GNKZDMBKQG-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNKZDMBKQG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_delay_GNKZDMBKQG.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNKZDMBKQG " "Found entity 1: alt_dspbuilder_delay_GNKZDMBKQG" {  } { { "hdl/alt_dspbuilder_delay_GNKZDMBKQG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_delay_GNKZDMBKQG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444855 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444864 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_magnitude_gnkkubjjbi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_magnitude_gnkkubjjbi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude_GNKKUBJJBI-rtl " "Found design unit 1: alt_dspbuilder_magnitude_GNKKUBJJBI-rtl" {  } { { "hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude_GNKKUBJJBI " "Found entity 1: alt_dspbuilder_magnitude_GNKKUBJJBI" {  } { { "hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplexer_gn2hwdo7fz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gn2hwdo7fz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GN2HWDO7FZ-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GN2HWDO7FZ-rtl" {  } { { "hdl/alt_dspbuilder_multiplexer_GN2HWDO7FZ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplexer_GN2HWDO7FZ.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444874 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GN2HWDO7FZ " "Found entity 1: alt_dspbuilder_multiplexer_GN2HWDO7FZ" {  } { { "hdl/alt_dspbuilder_multiplexer_GN2HWDO7FZ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplexer_GN2HWDO7FZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444879 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnbbbkcf23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnbbbkcf23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNBBBKCF23-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNBBBKCF23-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNBBBKCF23.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNBBBKCF23.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNBBBKCF23 " "Found entity 1: alt_dspbuilder_multiplier_GNBBBKCF23" {  } { { "hdl/alt_dspbuilder_multiplier_GNBBBKCF23.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNBBBKCF23.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444890 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444895 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444901 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444906 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gner2digmg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gner2digmg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNER2DIGMG-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNER2DIGMG-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNER2DIGMG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNER2DIGMG.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444915 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNER2DIGMG " "Found entity 1: alt_dspbuilder_multiplier_GNER2DIGMG" {  } { { "hdl/alt_dspbuilder_multiplier_GNER2DIGMG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNER2DIGMG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnknxmpiim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnknxmpiim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNKNXMPIIM-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNKNXMPIIM-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNKNXMPIIM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNKNXMPIIM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444920 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNKNXMPIIM " "Found entity 1: alt_dspbuilder_multiplier_GNKNXMPIIM" {  } { { "hdl/alt_dspbuilder_multiplier_GNKNXMPIIM.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNKNXMPIIM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnm7i5ez6t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnm7i5ez6t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNM7I5EZ6T-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNM7I5EZ6T-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNM7I5EZ6T.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNM7I5EZ6T.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNM7I5EZ6T " "Found entity 1: alt_dspbuilder_multiplier_GNM7I5EZ6T" {  } { { "hdl/alt_dspbuilder_multiplier_GNM7I5EZ6T.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNM7I5EZ6T.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnvtl5aarl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnvtl5aarl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNVTL5AARL-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNVTL5AARL-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNVTL5AARL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNVTL5AARL.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444930 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNVTL5AARL " "Found entity 1: alt_dspbuilder_multiplier_GNVTL5AARL" {  } { { "hdl/alt_dspbuilder_multiplier_GNVTL5AARL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNVTL5AARL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnwkynvrfy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnwkynvrfy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNWKYNVRFY-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNWKYNVRFY-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNWKYNVRFY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNWKYNVRFY.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444935 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNWKYNVRFY " "Found entity 1: alt_dspbuilder_multiplier_GNWKYNVRFY" {  } { { "hdl/alt_dspbuilder_multiplier_GNWKYNVRFY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNWKYNVRFY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnxjfzq54i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnxjfzq54i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNXJFZQ54I-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNXJFZQ54I-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNXJFZQ54I.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNXJFZQ54I.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444939 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNXJFZQ54I " "Found entity 1: alt_dspbuilder_multiplier_GNXJFZQ54I" {  } { { "hdl/alt_dspbuilder_multiplier_GNXJFZQ54I.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNXJFZQ54I.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnxojhapzv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnxojhapzv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNXOJHAPZV-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNXOJHAPZV-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNXOJHAPZV.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNXOJHAPZV.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNXOJHAPZV " "Found entity 1: alt_dspbuilder_multiplier_GNXOJHAPZV" {  } { { "hdl/alt_dspbuilder_multiplier_GNXOJHAPZV.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNXOJHAPZV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444949 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444953 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444958 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn2cabcrll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn2cabcrll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN2CABCRLL-rtl " "Found design unit 1: alt_dspbuilder_port_GN2CABCRLL-rtl" {  } { { "hdl/alt_dspbuilder_port_GN2CABCRLL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GN2CABCRLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444962 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN2CABCRLL " "Found entity 1: alt_dspbuilder_port_GN2CABCRLL" {  } { { "hdl/alt_dspbuilder_port_GN2CABCRLL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GN2CABCRLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444969 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn4k6h3qbp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn4k6h3qbp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN4K6H3QBP-rtl " "Found design unit 1: alt_dspbuilder_port_GN4K6H3QBP-rtl" {  } { { "hdl/alt_dspbuilder_port_GN4K6H3QBP.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GN4K6H3QBP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444974 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN4K6H3QBP " "Found entity 1: alt_dspbuilder_port_GN4K6H3QBP" {  } { { "hdl/alt_dspbuilder_port_GN4K6H3QBP.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GN4K6H3QBP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnbo6omo5y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnbo6omo5y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y-rtl " "Found design unit 1: alt_dspbuilder_port_GNBO6OMO5Y-rtl" {  } { { "hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444980 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y " "Found entity 1: alt_dspbuilder_port_GNBO6OMO5Y" {  } { { "hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnboox3jqy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnboox3jqy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBOOX3JQY-rtl " "Found design unit 1: alt_dspbuilder_port_GNBOOX3JQY-rtl" {  } { { "hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444986 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBOOX3JQY " "Found entity 1: alt_dspbuilder_port_GNBOOX3JQY" {  } { { "hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnbvd2cpq4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnbvd2cpq4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBVD2CPQ4-rtl " "Found design unit 1: alt_dspbuilder_port_GNBVD2CPQ4-rtl" {  } { { "hdl/alt_dspbuilder_port_GNBVD2CPQ4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNBVD2CPQ4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBVD2CPQ4 " "Found entity 1: alt_dspbuilder_port_GNBVD2CPQ4" {  } { { "hdl/alt_dspbuilder_port_GNBVD2CPQ4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNBVD2CPQ4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444995 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997444995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997444995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnif77h5ys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnif77h5ys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNIF77H5YS-rtl " "Found design unit 1: alt_dspbuilder_port_GNIF77H5YS-rtl" {  } { { "hdl/alt_dspbuilder_port_GNIF77H5YS.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNIF77H5YS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445000 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNIF77H5YS " "Found entity 1: alt_dspbuilder_port_GNIF77H5YS" {  } { { "hdl/alt_dspbuilder_port_GNIF77H5YS.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNIF77H5YS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnjvfjm3at.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnjvfjm3at.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT-rtl " "Found design unit 1: alt_dspbuilder_port_GNJVFJM3AT-rtl" {  } { { "hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT " "Found entity 1: alt_dspbuilder_port_GNJVFJM3AT" {  } { { "hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnssys4j5r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnssys4j5r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R-rtl " "Found design unit 1: alt_dspbuilder_port_GNSSYS4J5R-rtl" {  } { { "hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445009 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R " "Found entity 1: alt_dspbuilder_port_GNSSYS4J5R" {  } { { "hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_rom_gns4g2brkr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_rom_gns4g2brkr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_rom_GNS4G2BRKR-rtl " "Found design unit 1: alt_dspbuilder_rom_GNS4G2BRKR-rtl" {  } { { "hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445014 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_rom_GNS4G2BRKR " "Found entity 1: alt_dspbuilder_rom_GNS4G2BRKR" {  } { { "hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_rom_gnxv4iifcr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_rom_gnxv4iifcr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_rom_GNXV4IIFCR-rtl " "Found design unit 1: alt_dspbuilder_rom_GNXV4IIFCR-rtl" {  } { { "hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445020 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_rom_GNXV4IIFCR " "Found entity 1: alt_dspbuilder_rom_GNXV4IIFCR" {  } { { "hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_round_gnqi7h3ahu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_round_gnqi7h3ahu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNQI7H3AHU-beh " "Found design unit 1: alt_dspbuilder_round_GNQI7H3AHU-beh" {  } { { "hdl/alt_dspbuilder_round_GNQI7H3AHU.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNQI7H3AHU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445026 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNQI7H3AHU " "Found entity 1: alt_dspbuilder_round_GNQI7H3AHU" {  } { { "hdl/alt_dspbuilder_round_GNQI7H3AHU.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNQI7H3AHU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_round_gnx5hx7sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_round_gnx5hx7sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNX5HX7SL2-beh " "Found design unit 1: alt_dspbuilder_round_GNX5HX7SL2-beh" {  } { { "hdl/alt_dspbuilder_round_GNX5HX7SL2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNX5HX7SL2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNX5HX7SL2 " "Found entity 1: alt_dspbuilder_round_GNX5HX7SL2" {  } { { "hdl/alt_dspbuilder_round_GNX5HX7SL2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNX5HX7SL2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_round_gnxnnm4ewh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_round_gnxnnm4ewh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNXNNM4EWH-beh " "Found design unit 1: alt_dspbuilder_round_GNXNNM4EWH-beh" {  } { { "hdl/alt_dspbuilder_round_GNXNNM4EWH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNXNNM4EWH.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445037 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNXNNM4EWH " "Found entity 1: alt_dspbuilder_round_GNXNNM4EWH" {  } { { "hdl/alt_dspbuilder_round_GNXNNM4EWH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNXNNM4EWH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445041 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "hdl/alt_dspbuilder_multiplier.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445045 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "hdl/alt_dspbuilder_multiplier.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445049 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "hdl/alt_dspbuilder_comparator.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445057 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "hdl/alt_dspbuilder_comparator.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445062 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445068 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445072 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_magnitude.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_magnitude.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude-rtl " "Found design unit 1: alt_dspbuilder_magnitude-rtl" {  } { { "hdl/alt_dspbuilder_magnitude.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445077 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude " "Found entity 1: alt_dspbuilder_magnitude" {  } { { "hdl/alt_dspbuilder_magnitude.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mem_gn_mem_conversion_ioxcont_int1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mem_gn_mem_conversion_ioxcont_int1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_GN_mem_Conversion_Ioxcont_Int1-rtl " "Found design unit 1: mem_GN_mem_Conversion_Ioxcont_Int1-rtl" {  } { { "hdl/mem_GN_mem_Conversion_Ioxcont_Int1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem_GN_mem_Conversion_Ioxcont_Int1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445083 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_GN_mem_Conversion_Ioxcont_Int1 " "Found entity 1: mem_GN_mem_Conversion_Ioxcont_Int1" {  } { { "hdl/mem_GN_mem_Conversion_Ioxcont_Int1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem_GN_mem_Conversion_Ioxcont_Int1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mem_gn_mem_conversion_ioxcont_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mem_gn_mem_conversion_ioxcont_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_GN_mem_Conversion_Ioxcont_Int-rtl " "Found design unit 1: mem_GN_mem_Conversion_Ioxcont_Int-rtl" {  } { { "hdl/mem_GN_mem_Conversion_Ioxcont_Int.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem_GN_mem_Conversion_Ioxcont_Int.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445089 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_GN_mem_Conversion_Ioxcont_Int " "Found entity 1: mem_GN_mem_Conversion_Ioxcont_Int" {  } { { "hdl/mem_GN_mem_Conversion_Ioxcont_Int.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem_GN_mem_Conversion_Ioxcont_Int.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mem_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mem_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_GN-rtl " "Found design unit 1: mem_GN-rtl" {  } { { "hdl/mem_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445095 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_GN " "Found entity 1: mem_GN" {  } { { "hdl/mem_GN.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "hdl/mem.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445097 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "hdl/mem.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/mem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn32z4px3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn32z4px3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN32Z4PX3B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN32Z4PX3B-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN32Z4PX3B.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN32Z4PX3B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445102 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN32Z4PX3B " "Found entity 1: alt_dspbuilder_cast_GN32Z4PX3B" {  } { { "hdl/alt_dspbuilder_cast_GN32Z4PX3B.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN32Z4PX3B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnd23xtbol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnd23xtbol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GND23XTBOL-rtl " "Found design unit 1: alt_dspbuilder_cast_GND23XTBOL-rtl" {  } { { "hdl/alt_dspbuilder_cast_GND23XTBOL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND23XTBOL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445112 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GND23XTBOL " "Found entity 1: alt_dspbuilder_cast_GND23XTBOL" {  } { { "hdl/alt_dspbuilder_cast_GND23XTBOL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND23XTBOL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnd5vhvyod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnd5vhvyod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GND5VHVYOD-rtl " "Found design unit 1: alt_dspbuilder_cast_GND5VHVYOD-rtl" {  } { { "hdl/alt_dspbuilder_cast_GND5VHVYOD.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND5VHVYOD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445116 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GND5VHVYOD " "Found entity 1: alt_dspbuilder_cast_GND5VHVYOD" {  } { { "hdl/alt_dspbuilder_cast_GND5VHVYOD.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND5VHVYOD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnhuifnhwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnhuifnhwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHUIFNHWO-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHUIFNHWO-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNHUIFNHWO.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNHUIFNHWO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445134 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHUIFNHWO " "Found entity 1: alt_dspbuilder_cast_GNHUIFNHWO" {  } { { "hdl/alt_dspbuilder_cast_GNHUIFNHWO.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNHUIFNHWO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnl533aqu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnl533aqu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNL533AQU2-rtl " "Found design unit 1: alt_dspbuilder_cast_GNL533AQU2-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNL533AQU2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNL533AQU2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445140 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNL533AQU2 " "Found entity 1: alt_dspbuilder_cast_GNL533AQU2" {  } { { "hdl/alt_dspbuilder_cast_GNL533AQU2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNL533AQU2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnryh7cslf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnryh7cslf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRYH7CSLF-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRYH7CSLF-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNRYH7CSLF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRYH7CSLF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRYH7CSLF " "Found entity 1: alt_dspbuilder_cast_GNRYH7CSLF" {  } { { "hdl/alt_dspbuilder_cast_GNRYH7CSLF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRYH7CSLF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnsqkj6aez.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnsqkj6aez.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSQKJ6AEZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSQKJ6AEZ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNSQKJ6AEZ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSQKJ6AEZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445149 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSQKJ6AEZ " "Found entity 1: alt_dspbuilder_cast_GNSQKJ6AEZ" {  } { { "hdl/alt_dspbuilder_cast_GNSQKJ6AEZ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSQKJ6AEZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnudbronp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnudbronp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUDBRONP6-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6 " "Found entity 1: alt_dspbuilder_cast_GNUDBRONP6" {  } { { "hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnvpckfrv6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnvpckfrv6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVPCKFRV6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVPCKFRV6-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNVPCKFRV6.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNVPCKFRV6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445159 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVPCKFRV6 " "Found entity 1: alt_dspbuilder_cast_GNVPCKFRV6" {  } { { "hdl/alt_dspbuilder_cast_GNVPCKFRV6.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNVPCKFRV6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnwf56jaw3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnwf56jaw3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNWF56JAW3-rtl " "Found design unit 1: alt_dspbuilder_cast_GNWF56JAW3-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNWF56JAW3.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNWF56JAW3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445164 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNWF56JAW3 " "Found entity 1: alt_dspbuilder_cast_GNWF56JAW3" {  } { { "hdl/alt_dspbuilder_cast_GNWF56JAW3.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNWF56JAW3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gn2sawfevt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gn2sawfevt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2SAWFEVT-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2SAWFEVT-rtl" {  } { { "hdl/alt_dspbuilder_constant_GN2SAWFEVT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GN2SAWFEVT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445169 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2SAWFEVT " "Found entity 1: alt_dspbuilder_constant_GN2SAWFEVT" {  } { { "hdl/alt_dspbuilder_constant_GN2SAWFEVT.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GN2SAWFEVT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gn6xegeziq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gn6xegeziq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6XEGEZIQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6XEGEZIQ-rtl" {  } { { "hdl/alt_dspbuilder_constant_GN6XEGEZIQ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GN6XEGEZIQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445173 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6XEGEZIQ " "Found entity 1: alt_dspbuilder_constant_GN6XEGEZIQ" {  } { { "hdl/alt_dspbuilder_constant_GN6XEGEZIQ.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GN6XEGEZIQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnc5quye2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnc5quye2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5QUYE2B-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5QUYE2B-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNC5QUYE2B.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNC5QUYE2B.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445180 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5QUYE2B " "Found entity 1: alt_dspbuilder_constant_GNC5QUYE2B" {  } { { "hdl/alt_dspbuilder_constant_GNC5QUYE2B.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNC5QUYE2B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gncoti3hof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gncoti3hof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCOTI3HOF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCOTI3HOF-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNCOTI3HOF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNCOTI3HOF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445185 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCOTI3HOF " "Found entity 1: alt_dspbuilder_constant_GNCOTI3HOF" {  } { { "hdl/alt_dspbuilder_constant_GNCOTI3HOF.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNCOTI3HOF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnpzuyzsl4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnpzuyzsl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNPZUYZSL4-rtl " "Found design unit 1: alt_dspbuilder_constant_GNPZUYZSL4-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNPZUYZSL4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNPZUYZSL4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445191 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNPZUYZSL4 " "Found entity 1: alt_dspbuilder_constant_GNPZUYZSL4" {  } { { "hdl/alt_dspbuilder_constant_GNPZUYZSL4.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNPZUYZSL4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnzznpmnu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnzznpmnu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZZNPMNU3-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZZNPMNU3-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNZZNPMNU3.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNZZNPMNU3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445197 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZZNPMNU3 " "Found entity 1: alt_dspbuilder_constant_GNZZNPMNU3" {  } { { "hdl/alt_dspbuilder_constant_GNZZNPMNU3.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_constant_GNZZNPMNU3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_counter_gnwudkemtg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter_gnwudkemtg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNWUDKEMTG-rtl " "Found design unit 1: alt_dspbuilder_counter_GNWUDKEMTG-rtl" {  } { { "hdl/alt_dspbuilder_counter_GNWUDKEMTG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_counter_GNWUDKEMTG.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNWUDKEMTG " "Found entity 1: alt_dspbuilder_counter_GNWUDKEMTG" {  } { { "hdl/alt_dspbuilder_counter_GNWUDKEMTG.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_counter_GNWUDKEMTG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplexer_gnbghttla2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gnbghttla2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNBGHTTLA2-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNBGHTTLA2-rtl" {  } { { "hdl/alt_dspbuilder_multiplexer_GNBGHTTLA2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplexer_GNBGHTTLA2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445208 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNBGHTTLA2 " "Found entity 1: alt_dspbuilder_multiplexer_GNBGHTTLA2" {  } { { "hdl/alt_dspbuilder_multiplexer_GNBGHTTLA2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplexer_GNBGHTTLA2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnkzfr37zh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnkzfr37zh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH-rtl " "Found design unit 1: alt_dspbuilder_port_GNKZFR37ZH-rtl" {  } { { "hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445213 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH " "Found entity 1: alt_dspbuilder_port_GNKZFR37ZH" {  } { { "hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_rom_gnk7tujiqa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_rom_gnk7tujiqa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_rom_GNK7TUJIQA-rtl " "Found design unit 1: alt_dspbuilder_rom_GNK7TUJIQA-rtl" {  } { { "hdl/alt_dspbuilder_rom_GNK7TUJIQA.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNK7TUJIQA.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445218 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_rom_GNK7TUJIQA " "Found entity 1: alt_dspbuilder_rom_GNK7TUJIQA" {  } { { "hdl/alt_dspbuilder_rom_GNK7TUJIQA.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNK7TUJIQA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_rom_gnlzo3eit7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_rom_gnlzo3eit7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_rom_GNLZO3EIT7-rtl " "Found design unit 1: alt_dspbuilder_rom_GNLZO3EIT7-rtl" {  } { { "hdl/alt_dspbuilder_rom_GNLZO3EIT7.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNLZO3EIT7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_rom_GNLZO3EIT7 " "Found entity 1: alt_dspbuilder_rom_GNLZO3EIT7" {  } { { "hdl/alt_dspbuilder_rom_GNLZO3EIT7.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNLZO3EIT7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_rom_gnoxa7umvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_rom_gnoxa7umvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_rom_GNOXA7UMVD-rtl " "Found design unit 1: alt_dspbuilder_rom_GNOXA7UMVD-rtl" {  } { { "hdl/alt_dspbuilder_rom_GNOXA7UMVD.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNOXA7UMVD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_rom_GNOXA7UMVD " "Found entity 1: alt_dspbuilder_rom_GNOXA7UMVD" {  } { { "hdl/alt_dspbuilder_rom_GNOXA7UMVD.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNOXA7UMVD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_round_gnjn4gdiel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_round_gnjn4gdiel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNJN4GDIEL-beh " "Found design unit 1: alt_dspbuilder_round_GNJN4GDIEL-beh" {  } { { "hdl/alt_dspbuilder_round_GNJN4GDIEL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNJN4GDIEL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNJN4GDIEL " "Found entity 1: alt_dspbuilder_round_GNJN4GDIEL" {  } { { "hdl/alt_dspbuilder_round_GNJN4GDIEL.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNJN4GDIEL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "hdl/alt_dspbuilder_counter.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445242 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "hdl/alt_dspbuilder_counter.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_phase-test " "Found design unit 1: top_phase-test" {  } { { "top_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_phase.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445246 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_phase " "Found entity 1: top_phase" {  } { { "top_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_phase.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-test " "Found design unit 1: timer-test" {  } { { "timer.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/timer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445250 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/timer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalcontrol-behaviour " "Found design unit 1: signalcontrol-behaviour" {  } { { "signalcontrol.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/signalcontrol.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445257 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalcontrol " "Found entity 1: signalcontrol" {  } { { "signalcontrol.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/signalcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rectificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rectificador-test " "Found design unit 1: rectificador-test" {  } { { "rectificador.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/rectificador.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445262 ""} { "Info" "ISGN_ENTITY_NAME" "1 rectificador " "Found entity 1: rectificador" {  } { { "rectificador.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/rectificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receptor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receptor-test " "Found design unit 1: receptor-test" {  } { { "receptor.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/receptor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445267 ""} { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/receptor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445271 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/pll.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machinetm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machinetm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machinetm-Beh " "Found design unit 1: machinetm-Beh" {  } { { "machinetm.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/machinetm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445276 ""} { "Info" "ISGN_ENTITY_NAME" "1 machinetm " "Found entity 1: machinetm" {  } { { "machinetm.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/machinetm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutyratio_sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutyratio_sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dutyratio_sreg-test " "Found design unit 1: dutyratio_sreg-test" {  } { { "dutyratio_sreg.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/dutyratio_sreg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445280 ""} { "Info" "ISGN_ENTITY_NAME" "1 dutyratio_sreg " "Found entity 1: dutyratio_sreg" {  } { { "dutyratio_sreg.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/dutyratio_sreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_phase-archi " "Found design unit 1: control_phase-archi" {  } { { "control_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/control_phase.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445286 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_phase " "Found entity 1: control_phase" {  } { { "control_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/control_phase.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automatesw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automatesw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automateSW-test " "Found design unit 1: automateSW-test" {  } { { "automateSW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automateSW.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445292 ""} { "Info" "ISGN_ENTITY_NAME" "1 automateSW " "Found entity 1: automateSW" {  } { { "automateSW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automateSW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automate_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automate_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automate_phase-test " "Found design unit 1: automate_phase-test" {  } { { "automate_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automate_phase.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445298 ""} { "Info" "ISGN_ENTITY_NAME" "1 automate_phase " "Found entity 1: automate_phase" {  } { { "automate_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automate_phase.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automate-archi_automate " "Found design unit 1: automate-archi_automate" {  } { { "automate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automate.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445302 ""} { "Info" "ISGN_ENTITY_NAME" "1 automate " "Found entity 1: automate" {  } { { "automate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc7476.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc7476.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC7476-test " "Found design unit 1: ADC7476-test" {  } { { "ADC7476.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/ADC7476.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC7476 " "Found entity 1: ADC7476" {  } { { "ADC7476.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/ADC7476.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad5628.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad5628.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD5628-test " "Found design unit 1: AD5628-test" {  } { { "AD5628.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/AD5628.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445311 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD5628 " "Found entity 1: AD5628" {  } { { "AD5628.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/AD5628.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/synthesis/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu/synthesis/cpu.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445318 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445422 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445479 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445479 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445479 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445479 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648997445494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cpu/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cpu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648997445515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cpu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cpu/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445572 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648997445593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648997445593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445596 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648997445603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648997445603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445606 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sw " "Found entity 1: cpu_sw" {  } { { "cpu/synthesis/submodules/cpu_sw.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_phase.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_phase " "Found entity 1: cpu_phase" {  } { { "cpu/synthesis/submodules/cpu_phase.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_phase.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_led.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_led " "Found entity 1: cpu_led" {  } { { "cpu/synthesis/submodules/cpu_led.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_hps_0 " "Found entity 1: cpu_hps_0" {  } { { "cpu/synthesis/submodules/cpu_hps_0.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_hps_0_hps_io " "Found entity 1: cpu_hps_0_hps_io" {  } { { "cpu/synthesis/submodules/cpu_hps_0_hps_io.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "cpu/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "cpu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_hps_0_hps_io_border " "Found entity 1: cpu_hps_0_hps_io_border" {  } { { "cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_hps_0_fpga_interfaces " "Found entity 1: cpu_hps_0_fpga_interfaces" {  } { { "cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_bacurrent.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_bacurrent.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_BAcurrent " "Found entity 1: cpu_BAcurrent" {  } { { "cpu/synthesis/submodules/cpu_BAcurrent.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_BAcurrent.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_converter_hps_innovate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_converter_hps_innovate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_converter_hps_innovate-test " "Found design unit 1: top_converter_hps_innovate-test" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445953 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_converter_hps_innovate " "Found entity 1: top_converter_hps_innovate" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997445953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997445953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "cpu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_converter_hps_innovate " "Elaborating entity \"top_converter_hps_innovate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648997446765 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK top_converter_hps_innovate.vhd(69) " "VHDL Signal Declaration warning at top_converter_hps_innovate.vhd(69): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI top_converter_hps_innovate.vhd(71) " "VHDL Signal Declaration warning at top_converter_hps_innovate.vhd(71): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sfin_adc1 top_converter_hps_innovate.vhd(518) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(518): object \"sfin_adc1\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sfin_adc2 top_converter_hps_innovate.vhd(518) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(518): object \"sfin_adc2\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sfin_bat top_converter_hps_innovate.vhd(519) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(519): object \"sfin_bat\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclk_adc2 top_converter_hps_innovate.vhd(522) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(522): object \"sclk_adc2\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclk_adc3 top_converter_hps_innovate.vhd(522) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(522): object \"sclk_adc3\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclk_bat top_converter_hps_innovate.vhd(523) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(523): object \"sclk_bat\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_bat top_converter_hps_innovate.vhd(544) " "Verilog HDL or VHDL warning at top_converter_hps_innovate.vhd(544): object \"cs_bat\" assigned a value but never read" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "miso_bat top_converter_hps_innovate.vhd(545) " "VHDL Signal Declaration warning at top_converter_hps_innovate.vhd(545): used implicit default value for signal \"miso_bat\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 545 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nq1 top_converter_hps_innovate.vhd(1180) " "VHDL Process Statement warning at top_converter_hps_innovate.vhd(1180): signal \"nq1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nq0 top_converter_hps_innovate.vhd(1180) " "VHDL Process Statement warning at top_converter_hps_innovate.vhd(1180): signal \"nq0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997446871 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 top_converter_hps_innovate.vhd(1324) " "VHDL Process Statement warning at top_converter_hps_innovate.vhd(1324): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997446872 "|top_converter_hps_innovate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q0 top_converter_hps_innovate.vhd(1324) " "VHDL Process Statement warning at top_converter_hps_innovate.vhd(1324): signal \"q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997446872 "|top_converter_hps_innovate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC7476 ADC7476:U1_R " "Elaborating entity \"ADC7476\" for hierarchy \"ADC7476:U1_R\"" {  } { { "top_converter_hps_innovate.vhd" "U1_R" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD5628 AD5628:U2 " "Elaborating entity \"AD5628\" for hierarchy \"AD5628:U2\"" {  } { { "top_converter_hps_innovate.vhd" "U2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automate automate:U3 " "Elaborating entity \"automate\" for hierarchy \"automate:U3\"" {  } { { "top_converter_hps_innovate.vhd" "U3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:T1 " "Elaborating entity \"timer\" for hierarchy \"timer:T1\"" {  } { { "top_converter_hps_innovate.vhd" "T1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change PLL_3orden_change:P1_R " "Elaborating entity \"PLL_3orden_change\" for hierarchy \"PLL_3orden_change:P1_R\"" {  } { { "top_converter_hps_innovate.vhd" "P1_R" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0 " "Elaborating entity \"PLL_3orden_change_GN\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\"" {  } { { "hdl/PLL_3orden_change.vhd" "\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNF343OQUJ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNF343OQUJ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0\"" {  } { { "hdl/PLL_3orden_change_GN.vhd" "clock_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\"" {  } { { "hdl/PLL_3orden_change_GN.vhd" "pll_3orden_change_pll_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "clock_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_pi_z_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNF7MCRHPM PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNF7MCRHPM:bus_conversion4 " "Elaborating entity \"alt_dspbuilder_cast_GNF7MCRHPM\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNF7MCRHPM:bus_conversion4\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "bus_conversion4" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997446996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNF7MCRHPM:bus_conversion4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNF7MCRHPM:bus_conversion4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNF7MCRHPM.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNF7MCRHPM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNF7MCRHPM:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNF7MCRHPM:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GND47QX5DY PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GND47QX5DY:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GND47QX5DY\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GND47QX5DY:bus_conversion3\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "bus_conversion3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GND47QX5DY:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GND47QX5DY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GND47QX5DY.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GND47QX5DY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNWKYNVRFY PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNWKYNVRFY\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "multiplier1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNWKYNVRFY.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNWKYNVRFY.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447279 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997447279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_55t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_55t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_55t " "Found entity 1: mult_55t" {  } { { "db/mult_55t.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/mult_55t.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997447350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997447350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_55t PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_55t:auto_generated " "Elaborating entity \"mult_55t\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_multiplier_GNWKYNVRFY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_55t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_gnd_GN:multiplier1user_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_gnd_GN:multiplier1user_aclrgnd\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "multiplier1user_aclrgnd" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_vcc_GN:multiplier1enavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_vcc_GN:multiplier1enavcc\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "multiplier1enavcc" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_port_GN37ALZBS4:clk_60khz_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_port_GN37ALZBS4:clk_60khz_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "clk_60khz_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6EHA4QWH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_constant_GN6EHA4QWH:k2 " "Elaborating entity \"alt_dspbuilder_constant_GN6EHA4QWH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_constant_GN6EHA4QWH:k2\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "k2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "pipelined_adder" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997447447 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gsn:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447545 ""}  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997447545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jti " "Found entity 1: add_sub_jti" {  } { { "db/add_sub_jti.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/add_sub_jti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997447616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997447616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jti PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_jti:auto_generated " "Elaborating entity \"add_sub_jti\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_jti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "pll_3orden_change_pll_pi_z_1_sv2_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBBMDRQ7A PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNBBMDRQ7A:x8 " "Elaborating entity \"alt_dspbuilder_cast_GNBBMDRQ7A\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNBBMDRQ7A:x8\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "x8" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNBBMDRQ7A:x8\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNBBMDRQ7A:x8\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_port_GNEPKLLZKY:e_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_port_GNEPKLLZKY:e_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "e_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBOOX3JQY PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_port_GNBOOX3JQY:vd_0 " "Elaborating entity \"alt_dspbuilder_port_GNBOOX3JQY\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_port_GNBOOX3JQY:vd_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "vd_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNKZDMBKQG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_delay_GNKZDMBKQG:delay " "Elaborating entity \"alt_dspbuilder_delay_GNKZDMBKQG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_delay_GNKZDMBKQG:delay\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "delay" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_delay_GNKZDMBKQG:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_delay_GNKZDMBKQG:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "hdl/alt_dspbuilder_delay_GNKZDMBKQG.vhd" "Delay1i" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_delay_GNKZDMBKQG.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNVTL5AARL PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNVTL5AARL\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "multiplier" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNVTL5AARL.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNVTL5AARL.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997447878 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997447878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_45t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Found entity 1: mult_45t" {  } { { "db/mult_45t.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/mult_45t.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997447946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997447946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_45t PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_45t:auto_generated " "Elaborating entity \"mult_45t\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_multiplier_GNVTL5AARL:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_45t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997447953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "pipelined_adder2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNLZYLEWIQ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNLZYLEWIQ:bus_conversion7 " "Elaborating entity \"alt_dspbuilder_cast_GNLZYLEWIQ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNLZYLEWIQ:bus_conversion7\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "bus_conversion7" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNLZYLEWIQ:bus_conversion7\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNLZYLEWIQ:bus_conversion7\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNLZYLEWIQ.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNLZYLEWIQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNLZYLEWIQ:bus_conversion7\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNLZYLEWIQ:bus_conversion7\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNGWUGSP35 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNGWUGSP35:bus_conversion4 " "Elaborating entity \"alt_dspbuilder_cast_GNGWUGSP35\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNGWUGSP35:bus_conversion4\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "bus_conversion4" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNGWUGSP35:bus_conversion4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNGWUGSP35:bus_conversion4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNGWUGSP35.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNGWUGSP35.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GND3QGQB6V PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_constant_GND3QGQB6V:id_1_12 " "Elaborating entity \"alt_dspbuilder_constant_GND3QGQB6V\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_constant_GND3QGQB6V:id_1_12\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "id_1_12" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDGE7W6PB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNDGE7W6PB:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNDGE7W6PB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNDGE7W6PB:cast0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "cast0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNDGE7W6PB:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNDGE7W6PB:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNDGE7W6PB.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDGE7W6PB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNDGE7W6PB:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNDGE7W6PB:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNVVN754F4 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNVVN754F4:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNVVN754F4\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNVVN754F4:cast1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "cast1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNVVN754F4:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNVVN754F4:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNVVN754F4.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNVVN754F4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNTWTJF3KX PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNTWTJF3KX:cast3 " "Elaborating entity \"alt_dspbuilder_cast_GNTWTJF3KX\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNTWTJF3KX:cast3\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "cast3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNTWTJF3KX:cast3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNTWTJF3KX:cast3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNTWTJF3KX.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTWTJF3KX.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRB4ECDTY PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNRB4ECDTY:cast4 " "Elaborating entity \"alt_dspbuilder_cast_GNRB4ECDTY\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNRB4ECDTY:cast4\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "cast4" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNRB4ECDTY:cast4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNRB4ECDTY:cast4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNRB4ECDTY.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRB4ECDTY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKUAJE7NW PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNKUAJE7NW:cast5 " "Elaborating entity \"alt_dspbuilder_cast_GNKUAJE7NW\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNKUAJE7NW:cast5\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "cast5" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNKUAJE7NW:cast5\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNKUAJE7NW:cast5\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNKUAJE7NW.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNKUAJE7NW.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSLUF5FF5 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNSLUF5FF5:cast6 " "Elaborating entity \"alt_dspbuilder_cast_GNSLUF5FF5\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNSLUF5FF5:cast6\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" "cast6" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNSLUF5FF5:cast6\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z_1_sv2:pll_3orden_change_pll_pi_z_1_sv2_0\|alt_dspbuilder_cast_GNSLUF5FF5:cast6\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNSLUF5FF5.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSLUF5FF5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN2CABCRLL PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_port_GN2CABCRLL:wo_0 " "Elaborating entity \"alt_dspbuilder_port_GN2CABCRLL\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_port_GN2CABCRLL:wo_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "wo_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DTGWIDG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GN6DTGWIDG:bus_conversion7 " "Elaborating entity \"alt_dspbuilder_cast_GN6DTGWIDG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GN6DTGWIDG:bus_conversion7\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "bus_conversion7" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GN6DTGWIDG:bus_conversion7\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GN6DTGWIDG:bus_conversion7\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN6DTGWIDG.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN6DTGWIDG.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSPENWJQH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNSPENWJQH:cast7 " "Elaborating entity \"alt_dspbuilder_cast_GNSPENWJQH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNSPENWJQH:cast7\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "cast7" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNSPENWJQH:cast7\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNSPENWJQH:cast7\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNSPENWJQH.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNSPENWJQH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQP67JAWW PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNQP67JAWW:cast8 " "Elaborating entity \"alt_dspbuilder_cast_GNQP67JAWW\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNQP67JAWW:cast8\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "cast8" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNQP67JAWW:cast8\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNQP67JAWW:cast8\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNQP67JAWW.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNQP67JAWW.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXY6JKR5E PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNXY6JKR5E:cast9 " "Elaborating entity \"alt_dspbuilder_cast_GNXY6JKR5E\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNXY6JKR5E:cast9\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "cast9" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNXY6JKR5E:cast9\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNXY6JKR5E:cast9\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNXY6JKR5E.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXY6JKR5E.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNCDTXOZMF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNCDTXOZMF:cast11 " "Elaborating entity \"alt_dspbuilder_cast_GNCDTXOZMF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNCDTXOZMF:cast11\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "cast11" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNCDTXOZMF:cast11\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNCDTXOZMF:cast11\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNCDTXOZMF.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCDTXOZMF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNWHGOINAS PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNWHGOINAS:cast12 " "Elaborating entity \"alt_dspbuilder_cast_GNWHGOINAS\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNWHGOINAS:cast12\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" "cast12" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNWHGOINAS:cast12\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_PI_z:pll_3orden_change_pll_pi_z_0\|alt_dspbuilder_cast_GNWHGOINAS:cast12\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNWHGOINAS.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNWHGOINAS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_wt_to_alphao1_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd(171) " "Verilog HDL or VHDL warning at PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd(171): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997448647 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNM546SEVW PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNM546SEVW:bus_conversion4 " "Elaborating entity \"alt_dspbuilder_cast_GNM546SEVW\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNM546SEVW:bus_conversion4\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "bus_conversion4" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNM546SEVW:bus_conversion4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNM546SEVW:bus_conversion4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNM546SEVW.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNM546SEVW.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNM546SEVW:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNM546SEVW:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRGQV2EVX PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_constant_GNRGQV2EVX:sca " "Elaborating entity \"alt_dspbuilder_constant_GNRGQV2EVX\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_constant_GNRGQV2EVX:sca\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "sca" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN4K6H3QBP PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_port_GN4K6H3QBP:wot_12b_0 " "Elaborating entity \"alt_dspbuilder_port_GN4K6H3QBP\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_port_GN4K6H3QBP:wot_12b_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "wot_12b_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7TCXHQBM PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN7TCXHQBM:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GN7TCXHQBM\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN7TCXHQBM:bus_conversion3\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "bus_conversion3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN7TCXHQBM:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN7TCXHQBM:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN7TCXHQBM.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN7TCXHQBM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDS5WH6UV PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNDS5WH6UV:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNDS5WH6UV\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNDS5WH6UV:bus_conversion1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "bus_conversion1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNDS5WH6UV:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNDS5WH6UV:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNDS5WH6UV.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDS5WH6UV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNBBBKCF23 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNBBBKCF23\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "multiplier" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNBBBKCF23.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNBBBKCF23.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997448774 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997448774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_21t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_21t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_21t " "Found entity 1: mult_21t" {  } { { "db/mult_21t.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/mult_21t.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997448849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997448849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_21t PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_21t:auto_generated " "Elaborating entity \"mult_21t\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_multiplier_GNBBBKCF23:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_21t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNX5HX7SL2 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_round_GNX5HX7SL2:round " "Elaborating entity \"alt_dspbuilder_round_GNX5HX7SL2\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_round_GNX5HX7SL2:round\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "round" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNX5HX7SL2.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNX5HX7SL2.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_round_GNX5HX7SL2.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNX5HX7SL2.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997448918 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0|alt_dspbuilder_round_GNX5HX7SL2:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBVD2CPQ4 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_port_GNBVD2CPQ4:wt_0 " "Elaborating entity \"alt_dspbuilder_port_GNBVD2CPQ4\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_port_GNBVD2CPQ4:wt_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "wt_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNSSYS4J5R PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_port_GNSSYS4J5R:wot_0 " "Elaborating entity \"alt_dspbuilder_port_GNSSYS4J5R\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_port_GNSSYS4J5R:wot_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "wot_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN4PSCVLKB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN4PSCVLKB:cast13 " "Elaborating entity \"alt_dspbuilder_cast_GN4PSCVLKB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN4PSCVLKB:cast13\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "cast13" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN4PSCVLKB:cast13\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN4PSCVLKB:cast13\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN4PSCVLKB.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN4PSCVLKB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN4PSCVLKB:cast13\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GN4PSCVLKB:cast13\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNVOEACLJ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNNVOEACLJ:cast14 " "Elaborating entity \"alt_dspbuilder_cast_GNNVOEACLJ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNNVOEACLJ:cast14\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" "cast14" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNNVOEACLJ:cast14\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Wt_to_alphao1:pll_3orden_change_pll_wt_to_alphao1_0\|alt_dspbuilder_cast_GNNVOEACLJ:cast14\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNNVOEACLJ.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNVOEACLJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_magnitude_GNKKUBJJBI PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude " "Elaborating entity \"alt_dspbuilder_magnitude_GNKKUBJJBI\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "magnitude" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997448996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ABS PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi " "Elaborating entity \"LPM_ABS\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\"" {  } { { "hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" "Magi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\"" {  } { { "hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" 26 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ABS " "Parameter \"LPM_TYPE\" = \"LPM_ABS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449069 ""}  } { { "hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" 26 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997449069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\", which is child of megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\"" {  } { { "lpm_abs.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_magnitude_GNKKUBJJBI.vhd" 26 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lqc " "Found entity 1: add_sub_lqc" {  } { { "db/add_sub_lqc.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/add_sub_lqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997449186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997449186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lqc PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_lqc:auto_generated " "Elaborating entity \"add_sub_lqc\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_magnitude_GNKKUBJJBI:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_lqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNOR66RVON PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_constant_GNOR66RVON:ts " "Elaborating entity \"alt_dspbuilder_constant_GNOR66RVON\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_constant_GNOR66RVON:ts\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "ts" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNJVFJM3AT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_port_GNJVFJM3AT:vm_9b_0 " "Elaborating entity \"alt_dspbuilder_port_GNJVFJM3AT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_port_GNJVFJM3AT:vm_9b_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "vm_9b_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_signals_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNPYFJRPJ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNNPYFJRPJ:bus_conversion_vb1 " "Elaborating entity \"alt_dspbuilder_cast_GNNPYFJRPJ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNNPYFJRPJ:bus_conversion_vb1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" "bus_conversion_vb1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNNPYFJRPJ:bus_conversion_vb1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNNPYFJRPJ:bus_conversion_vb1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNNPYFJRPJ.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNPYFJRPJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNNPYFJRPJ:bus_conversion_vb1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNNPYFJRPJ:bus_conversion_vb1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNIF77H5YS PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_port_GNIF77H5YS:vm_0 " "Elaborating entity \"alt_dspbuilder_port_GNIF77H5YS\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_port_GNIF77H5YS:vm_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" "vm_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMFPTKSML PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNMFPTKSML:cast15 " "Elaborating entity \"alt_dspbuilder_cast_GNMFPTKSML\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNMFPTKSML:cast15\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" "cast15" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNMFPTKSML:cast15\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNMFPTKSML:cast15\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNMFPTKSML.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNMFPTKSML.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNM5FFDTMH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNM5FFDTMH:cast17 " "Elaborating entity \"alt_dspbuilder_cast_GNM5FFDTMH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNM5FFDTMH:cast17\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" "cast17" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNM5FFDTMH:cast17\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNM5FFDTMH:cast17\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNM5FFDTMH.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNM5FFDTMH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNM5FFDTMH:cast17\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals:pll_3orden_change_pll_signals_0\|alt_dspbuilder_cast_GNM5FFDTMH:cast17\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_signals1_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round1resetgnd_output_wire PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(205) " "Verilog HDL or VHDL warning at PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(205): object \"round1resetgnd_output_wire\" assigned a value but never read" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997449409 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round2resetgnd_output_wire PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(208) " "Verilog HDL or VHDL warning at PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(208): object \"round2resetgnd_output_wire\" assigned a value but never read" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997449409 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round3resetgnd_output_wire PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(211) " "Verilog HDL or VHDL warning at PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(211): object \"round3resetgnd_output_wire\" assigned a value but never read" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997449409 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(218) " "Verilog HDL or VHDL warning at PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd(218): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997449409 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXGQF7CFM PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNXGQF7CFM:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNXGQF7CFM\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNXGQF7CFM:binary_point_casting1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "binary_point_casting1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNXGQF7CFM:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNXGQF7CFM:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNXGQF7CFM.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXGQF7CFM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNXNNM4EWH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_round_GNXNNM4EWH:round1 " "Elaborating entity \"alt_dspbuilder_round_GNXNNM4EWH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_round_GNXNNM4EWH:round1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "round1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNXNNM4EWH.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNXNNM4EWH.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_round_GNXNNM4EWH.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNXNNM4EWH.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997449438 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0|alt_dspbuilder_round_GNXNNM4EWH:round1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "pipelined_adder" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997449495 "|top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gsn:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997449520 ""}  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997449520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hti " "Found entity 1: add_sub_hti" {  } { { "db/add_sub_hti.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/add_sub_hti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997449582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997449582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hti PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_hti:auto_generated " "Elaborating entity \"add_sub_hti\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_hti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNTBQPN53 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNNTBQPN53:bus_conversion_3 " "Elaborating entity \"alt_dspbuilder_cast_GNNTBQPN53\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNNTBQPN53:bus_conversion_3\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "bus_conversion_3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNNTBQPN53:bus_conversion_3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNNTBQPN53:bus_conversion_3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNNTBQPN53.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNNTBQPN53.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNA5AA6QPF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNA5AA6QPF:bus_conversion_vin5 " "Elaborating entity \"alt_dspbuilder_cast_GNA5AA6QPF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNA5AA6QPF:bus_conversion_vin5\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "bus_conversion_vin5" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNA5AA6QPF:bus_conversion_vin5\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNA5AA6QPF:bus_conversion_vin5\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNA5AA6QPF.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNA5AA6QPF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNA5AA6QPF:bus_conversion_vin5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNA5AA6QPF:bus_conversion_vin5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNGPCXCFCV PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_constant_GNGPCXCFCV:cte3 " "Elaborating entity \"alt_dspbuilder_constant_GNGPCXCFCV\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_constant_GNGPCXCFCV:cte3\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "cte3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNCYKEYFUT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNCYKEYFUT:cast23 " "Elaborating entity \"alt_dspbuilder_cast_GNCYKEYFUT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNCYKEYFUT:cast23\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "cast23" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNCYKEYFUT:cast23\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNCYKEYFUT:cast23\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNCYKEYFUT.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCYKEYFUT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNFJ64GVK3 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNFJ64GVK3:cast27 " "Elaborating entity \"alt_dspbuilder_cast_GNFJ64GVK3\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNFJ64GVK3:cast27\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" "cast27" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1.vhd" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNFJ64GVK3:cast27\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNFJ64GVK3:cast27\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNFJ64GVK3.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNFJ64GVK3.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNFJ64GVK3:cast27\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Signals1:pll_3orden_change_pll_signals1_0\|alt_dspbuilder_cast_GNFJ64GVK3:cast27\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_1ercon_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNTSUCRN4Q PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNTSUCRN4Q:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNTSUCRN4Q\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNTSUCRN4Q:bus_conversion3\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "bus_conversion3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNTSUCRN4Q:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNTSUCRN4Q:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNTSUCRN4Q.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNTSUCRN4Q.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUYRTQ4QH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNUYRTQ4QH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "binary_point_casting1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997449995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZULANAF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNBZULANAF:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GNBZULANAF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNBZULANAF:bus_conversion\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "bus_conversion" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNBZULANAF:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNBZULANAF:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNBZULANAF.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNBZULANAF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "pipelined_adder" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN3AOOCYLL PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN3AOOCYLL:cast31 " "Elaborating entity \"alt_dspbuilder_cast_GN3AOOCYLL\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN3AOOCYLL:cast31\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "cast31" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN2UCHVFFC PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2UCHVFFC:cast32 " "Elaborating entity \"alt_dspbuilder_cast_GN2UCHVFFC\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2UCHVFFC:cast32\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "cast32" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2UCHVFFC:cast32\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2UCHVFFC:cast32\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN2UCHVFFC.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN2UCHVFFC.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN2YIIM3UI PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2YIIM3UI:cast33 " "Elaborating entity \"alt_dspbuilder_cast_GN2YIIM3UI\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2YIIM3UI:cast33\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "cast33" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2YIIM3UI:cast33\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GN2YIIM3UI:cast33\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN2YIIM3UI.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN2YIIM3UI.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEX3PNEW7 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNEX3PNEW7:cast34 " "Elaborating entity \"alt_dspbuilder_cast_GNEX3PNEW7\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNEX3PNEW7:cast34\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" "cast34" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNEX3PNEW7:cast34\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_1erCon:pll_3orden_change_pll_1ercon_0\|alt_dspbuilder_cast_GNEX3PNEW7:cast34\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNEX3PNEW7.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNEX3PNEW7.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_vm_num_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd(119) " "Verilog HDL or VHDL warning at PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd(119): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997450170 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQ42UAUVX PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_constant_GNQ42UAUVX:sca " "Elaborating entity \"alt_dspbuilder_constant_GNQ42UAUVX\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_constant_GNQ42UAUVX:sca\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "sca" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNM7I5EZ6T PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNM7I5EZ6T\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "multiplier" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNM7I5EZ6T.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNM7I5EZ6T.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450224 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997450224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b8t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b8t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b8t " "Found entity 1: mult_b8t" {  } { { "db/mult_b8t.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/mult_b8t.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997450296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997450296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_b8t PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_b8t:auto_generated " "Elaborating entity \"mult_b8t\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_multiplier_GNM7I5EZ6T:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_b8t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNQI7H3AHU PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_round_GNQI7H3AHU:round " "Elaborating entity \"alt_dspbuilder_round_GNQI7H3AHU\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_round_GNQI7H3AHU:round\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "round" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNQI7H3AHU.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNQI7H3AHU.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_round_GNQI7H3AHU.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_round_GNQI7H3AHU.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997450362 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0|alt_dspbuilder_round_GNQI7H3AHU:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNN7MLWJTA PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_cast_GNN7MLWJTA:cast35 " "Elaborating entity \"alt_dspbuilder_cast_GNN7MLWJTA\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_cast_GNN7MLWJTA:cast35\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" "cast35" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_cast_GNN7MLWJTA:cast35\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_Vm_Num:pll_3orden_change_pll_vm_num_0\|alt_dspbuilder_cast_GNN7MLWJTA:cast35\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNN7MLWJTA.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNN7MLWJTA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_ab_dq_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNXOJHAPZV PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GNXOJHAPZV\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" "multiplier2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNXOJHAPZV.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNXOJHAPZV.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450443 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997450443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a1t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a1t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a1t " "Found entity 1: mult_a1t" {  } { { "db/mult_a1t.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/mult_a1t.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997450514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997450514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_a1t PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_a1t:auto_generated " "Elaborating entity \"mult_a1t\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_multiplier_GNXOJHAPZV:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_a1t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" "pipelined_adder" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997450710 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gsn:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997450736 ""}  } { { "hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997450736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kti " "Found entity 1: add_sub_kti" {  } { { "db/add_sub_kti.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/add_sub_kti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997450805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997450805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kti PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_kti:auto_generated " "Elaborating entity \"add_sub_kti\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_kti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" "pipelined_adder1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" "pll_3orden_change_pll_ab_dq_sin_cos_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_rom_GNS4G2BRKR PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos " "Elaborating entity \"alt_dspbuilder_rom_GNS4G2BRKR\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" "cos" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997450925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1 " "Elaborating entity \"altsyncram\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1\"" {  } { { "hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" "u1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1\"" {  } { { "hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_dspbuilder_rom_GNS4G2BRKR.hex " "Parameter \"init_file\" = \"alt_dspbuilder_rom_GNS4G2BRKR.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451120 ""}  } { { "hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNS4G2BRKR.vhd" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997451120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ic44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ic44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ic44 " "Found entity 1: altsyncram_ic44" {  } { { "db/altsyncram_ic44.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/altsyncram_ic44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997451204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997451204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ic44 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1\|altsyncram_ic44:auto_generated " "Elaborating entity \"altsyncram_ic44\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNS4G2BRKR:cos\|altsyncram:u1\|altsyncram_ic44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_rom_GNXV4IIFCR PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin " "Elaborating entity \"alt_dspbuilder_rom_GNXV4IIFCR\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" "sin" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1 " "Elaborating entity \"altsyncram\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1\"" {  } { { "hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" "u1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1\"" {  } { { "hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_dspbuilder_rom_GNXV4IIFCR.hex " "Parameter \"init_file\" = \"alt_dspbuilder_rom_GNXV4IIFCR.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451347 ""}  } { { "hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_rom_GNXV4IIFCR.vhd" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997451347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge44 " "Found entity 1: altsyncram_ge44" {  } { { "db/altsyncram_ge44.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/altsyncram_ge44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997451427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997451427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ge44 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1\|altsyncram_ge44:auto_generated " "Elaborating entity \"altsyncram_ge44\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq:pll_3orden_change_pll_ab_dq_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_ab_dq_SIN_COS:pll_3orden_change_pll_ab_dq_sin_cos_0\|alt_dspbuilder_rom_GNXV4IIFCR:sin\|altsyncram:u1\|altsyncram_ge44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_integradorw_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNKNXMPIIM PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNKNXMPIIM\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "multiplier1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNKNXMPIIM.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNKNXMPIIM.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNKNXMPIIM:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451572 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997451572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNXJFZQ54I PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNXJFZQ54I\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "multiplier" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNXJFZQ54I.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNXJFZQ54I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_multiplier_GNXJFZQ54I:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997451694 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997451694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNGZDNROJB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNGZDNROJB:bus_conversion7 " "Elaborating entity \"alt_dspbuilder_cast_GNGZDNROJB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNGZDNROJB:bus_conversion7\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "bus_conversion7" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNGZDNROJB:bus_conversion7\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNGZDNROJB:bus_conversion7\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNGZDNROJB.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNGZDNROJB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "pll_3orden_change_pll_integradorw_comparador_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997451994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GN2HWDO7FZ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GN2HWDO7FZ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" "multiplexer" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "hdl/alt_dspbuilder_multiplexer_GN2HWDO7FZ.vhd" "nto1Multiplexeri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplexer_GN2HWDO7FZ.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997452030 "|top_converter_hps_innovate|PLL_3orden_change:P1_R|PLL_3orden_change_GN:PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452113 ""}  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997452113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o1e " "Found entity 1: mux_o1e" {  } { { "db/mux_o1e.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/mux_o1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997452179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997452179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o1e PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_o1e:auto_generated " "Elaborating entity \"mux_o1e\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_multiplexer_GN2HWDO7FZ:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_o1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" "comparator" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast36 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast36\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" "cast36" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast36\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast36\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast36\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW_Comparador:pll_3orden_change_pll_integradorw_comparador_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast36\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRGBTZEO4 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_constant_GNRGBTZEO4:ang_max " "Elaborating entity \"alt_dspbuilder_constant_GNRGBTZEO4\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_constant_GNRGBTZEO4:ang_max\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "ang_max" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQEL2UCFT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNQEL2UCFT:cast37 " "Elaborating entity \"alt_dspbuilder_cast_GNQEL2UCFT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNQEL2UCFT:cast37\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "cast37" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNQEL2UCFT:cast37\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNQEL2UCFT:cast37\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNQEL2UCFT.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNQEL2UCFT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRCBZ7OTJ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNRCBZ7OTJ:cast41 " "Elaborating entity \"alt_dspbuilder_cast_GNRCBZ7OTJ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNRCBZ7OTJ:cast41\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" "cast41" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNRCBZ7OTJ:cast41\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNRCBZ7OTJ:cast41\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNRCBZ7OTJ.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNRCBZ7OTJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNRCBZ7OTJ:cast41\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_IntegradorW:pll_3orden_change_pll_integradorw_0\|alt_dspbuilder_cast_GNRCBZ7OTJ:cast41\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQGHOKVPB PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_constant_GNQGHOKVPB:wo_ref " "Elaborating entity \"alt_dspbuilder_constant_GNQGHOKVPB\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_constant_GNQGHOKVPB:wo_ref\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "wo_ref" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "pll_3orden_change_pll_sogi_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNER2DIGMG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNER2DIGMG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "multiplier1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNER2DIGMG.vhd" "Multiplieri" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_multiplier_GNER2DIGMG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_multiplier_GNER2DIGMG:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997452427 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997452427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXTVWHWB4 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNXTVWHWB4:altbus " "Elaborating entity \"alt_dspbuilder_cast_GNXTVWHWB4\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNXTVWHWB4:altbus\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "altbus" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNXTVWHWB4:altbus\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNXTVWHWB4:altbus\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNXTVWHWB4.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNXTVWHWB4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "pll_3orden_change_pll_sogi_1_sv2_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBO6OMO5Y PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_port_GNBO6OMO5Y:in_1_0 " "Elaborating entity \"alt_dspbuilder_port_GNBO6OMO5Y\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_port_GNBO6OMO5Y:in_1_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" "in_1_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997452689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN3MSXHHKG PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_cast_GN3MSXHHKG:cast44 " "Elaborating entity \"alt_dspbuilder_cast_GN3MSXHHKG\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_cast_GN3MSXHHKG:cast44\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" "cast44" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2.vhd" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_cast_GN3MSXHHKG:cast44\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_cast_GN3MSXHHKG:cast44\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN3MSXHHKG.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GN3MSXHHKG.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_cast_GN3MSXHHKG:cast44\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv2:pll_3orden_change_pll_sogi_1_sv2_0\|alt_dspbuilder_cast_GN3MSXHHKG:cast44\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1 PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0 " "Elaborating entity \"PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI_1_sv1:pll_3orden_change_pll_sogi_1_sv1_0\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "pll_3orden_change_pll_sogi_1_sv1_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNCWEIKWMJ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNCWEIKWMJ:bus_conversion6 " "Elaborating entity \"alt_dspbuilder_cast_GNCWEIKWMJ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNCWEIKWMJ:bus_conversion6\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "bus_conversion6" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNCWEIKWMJ:bus_conversion6\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNCWEIKWMJ:bus_conversion6\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNCWEIKWMJ.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNCWEIKWMJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDI2FRQVQ PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNDI2FRQVQ:cast59 " "Elaborating entity \"alt_dspbuilder_cast_GNDI2FRQVQ\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNDI2FRQVQ:cast59\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" "cast59" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNDI2FRQVQ:cast59\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL_SOGI:pll_3orden_change_pll_sogi_0\|alt_dspbuilder_cast_GNDI2FRQVQ:cast59\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNDI2FRQVQ.vhd" "Outputi" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/alt_dspbuilder_cast_GNDI2FRQVQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNTJ4YWTXH PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_cast_GNTJ4YWTXH:cast60 " "Elaborating entity \"alt_dspbuilder_cast_GNTJ4YWTXH\" for hierarchy \"PLL_3orden_change:P1_R\|PLL_3orden_change_GN:\\PLL_3orden_change_GN_0:inst_PLL_3orden_change_GN_0\|PLL_3orden_change_GN_PLL_3orden_change_PLL:pll_3orden_change_pll_0\|alt_dspbuilder_cast_GNTJ4YWTXH:cast60\"" {  } { { "hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" "cast60" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/hdl/PLL_3orden_change_GN_PLL_3orden_change_PLL.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997453603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dutyratio_sreg dutyratio_sreg:U4_R " "Elaborating entity \"dutyratio_sreg\" for hierarchy \"dutyratio_sreg:U4_R\"" {  } { { "top_converter_hps_innovate.vhd" "U4_R" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997459990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalcontrol signalcontrol:S2 " "Elaborating entity \"signalcontrol\" for hierarchy \"signalcontrol:S2\"" {  } { { "top_converter_hps_innovate.vhd" "S2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machinetm machinetm:D3 " "Elaborating entity \"machinetm\" for hierarchy \"machinetm:D3\"" {  } { { "top_converter_hps_innovate.vhd" "D3" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automateSW automateSW:U5_R " "Elaborating entity \"automateSW\" for hierarchy \"automateSW:U5_R\"" {  } { { "top_converter_hps_innovate.vhd" "U5_R" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_cuenta automateSW.vhd(29) " "VHDL Process Statement warning at automateSW.vhd(29): signal \"enable_cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "automateSW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automateSW.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997460045 "|top_converter_hps_innovate|automateSW:U5_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ep automateSW.vhd(54) " "VHDL Process Statement warning at automateSW.vhd(54): signal \"ep\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "automateSW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automateSW.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997460045 "|top_converter_hps_innovate|automateSW:U5_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont automateSW.vhd(56) " "VHDL Process Statement warning at automateSW.vhd(56): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "automateSW.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automateSW.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997460045 "|top_converter_hps_innovate|automateSW:U5_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:P2 " "Elaborating entity \"pll\" for hierarchy \"pll:P2\"" {  } { { "top_converter_hps_innovate.vhd" "P2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:P2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:P2\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/pll.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:P2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:P2\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/pll.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:P2\|altpll:altpll_component " "Instantiated megafunction \"pll:P2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460193 ""}  } { { "pll.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/pll.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997460193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997460265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997460265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectificador rectificador:R1 " "Elaborating entity \"rectificador\" for hierarchy \"rectificador:R1\"" {  } { { "top_converter_hps_innovate.vhd" "R1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst rectificador.vhd(72) " "VHDL Process Statement warning at rectificador.vhd(72): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rectificador.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/rectificador.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997460308 "|top_converter_hps_innovate|rectificador:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_phase top_phase:U6 " "Elaborating entity \"top_phase\" for hierarchy \"top_phase:U6\"" {  } { { "top_converter_hps_innovate.vhd" "U6" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_phase top_phase:U6\|control_phase:U1 " "Elaborating entity \"control_phase\" for hierarchy \"top_phase:U6\|control_phase:U1\"" {  } { { "top_phase.vhd" "U1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_phase.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automate_phase top_phase:U6\|automate_phase:U2 " "Elaborating entity \"automate_phase\" for hierarchy \"top_phase:U6\|automate_phase:U2\"" {  } { { "top_phase.vhd" "U2" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_phase.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ep automate_phase.vhd(90) " "VHDL Process Statement warning at automate_phase.vhd(90): signal \"ep\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "automate_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automate_phase.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997460360 "|top_converter_hps_innovate|top_phase:U6|automate_phase:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst automate_phase.vhd(209) " "VHDL Process Statement warning at automate_phase.vhd(209): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "automate_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/automate_phase.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648997460360 "|top_converter_hps_innovate|top_phase:U6|automate_phase:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receptor receptor:U7 " "Elaborating entity \"receptor\" for hierarchy \"receptor:U7\"" {  } { { "top_converter_hps_innovate.vhd" "U7" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U10 " "Elaborating entity \"cpu\" for hierarchy \"cpu:U10\"" {  } { { "top_converter_hps_innovate.vhd" "U10" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_BAcurrent cpu:U10\|cpu_BAcurrent:bacurrent " "Elaborating entity \"cpu_BAcurrent\" for hierarchy \"cpu:U10\|cpu_BAcurrent:bacurrent\"" {  } { { "cpu/synthesis/cpu.vhd" "bacurrent" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_hps_0 cpu:U10\|cpu_hps_0:hps_0 " "Elaborating entity \"cpu_hps_0\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\"" {  } { { "cpu/synthesis/cpu.vhd" "hps_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_hps_0_fpga_interfaces cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"cpu_hps_0_fpga_interfaces\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "cpu/synthesis/submodules/cpu_hps_0.v" "fpga_interfaces" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_hps_0_hps_io cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io " "Elaborating entity \"cpu_hps_0_hps_io\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\"" {  } { { "cpu/synthesis/submodules/cpu_hps_0.v" "hps_io" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_hps_0_hps_io_border cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border " "Elaborating entity \"cpu_hps_0_hps_io_border\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\"" {  } { { "cpu/synthesis/submodules/cpu_hps_0_hps_io.v" "border" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "cpu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997460549 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "cpu/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648997460549 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460554 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "cpu/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997460570 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460574 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1648997460594 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997460594 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648997460594 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648997460594 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997460606 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648997460606 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460610 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648997460622 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648997460623 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648997460623 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648997460623 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997460927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648997460927 ""}  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648997460927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648997461002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997461002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997461189 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997461189 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997461189 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997461189 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997461189 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648997461189 "|top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "cpu/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_led cpu:U10\|cpu_led:led " "Elaborating entity \"cpu_led\" for hierarchy \"cpu:U10\|cpu_led:led\"" {  } { { "cpu/synthesis/cpu.vhd" "led" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_phase cpu:U10\|cpu_phase:phase " "Elaborating entity \"cpu_phase\" for hierarchy \"cpu:U10\|cpu_phase:phase\"" {  } { { "cpu/synthesis/cpu.vhd" "phase" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sw cpu:U10\|cpu_sw:sw " "Elaborating entity \"cpu_sw\" for hierarchy \"cpu:U10\|cpu_sw:sw\"" {  } { { "cpu/synthesis/cpu.vhd" "sw" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu/synthesis/cpu.vhd" "mm_interconnect_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sw_s1_translator" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sw_s1_agent" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sw_s1_agent_rsp_fifo" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sw_s1_agent_rdata_fifo" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sw_s1_burst_adapter" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 4662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997461862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 5351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 5463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 5762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 6127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 6245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:U10\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997462945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:U10\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:U10\|altera_reset_controller:rst_controller\"" {  } { { "cpu/synthesis/cpu.vhd" "rst_controller" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/cpu.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997463030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:U10\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:U10\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997463042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:U10\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:U10\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997463058 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4722 " "Ignored 4722 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4722 " "Ignored 4722 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1648997471721 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1648997471721 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dutyratio_sreg:U4_T\|zcf~synth " "Found clock multiplexer dutyratio_sreg:U4_T\|zcf~synth" {  } { { "dutyratio_sreg.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/dutyratio_sreg.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 3 1648997479192 "|top_converter_hps_innovate|dutyratio_sreg:U4_T|zcf"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 3 1648997479192 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dutyratio_sreg:U4_R\|zcf~synth " "Found clock multiplexer dutyratio_sreg:U4_R\|zcf~synth" {  } { { "dutyratio_sreg.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/dutyratio_sreg.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 2 1648997479455 "|top_converter_hps_innovate|dutyratio_sreg:U4_R|zcf"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 2 1648997479455 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dutyratio_sreg:U4_S\|zcf~synth " "Found clock multiplexer dutyratio_sreg:U4_S\|zcf~synth" {  } { { "dutyratio_sreg.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/dutyratio_sreg.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 5 1648997480294 "|top_converter_hps_innovate|dutyratio_sreg:U4_S|zcf"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 5 1648997480294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648997482543 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 9 1648997488489 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 9 1648997488489 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997490094 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648997490094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648997490096 "|top_converter_hps_innovate|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648997490096 "|top_converter_hps_innovate|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "cuenta\[4\] GND " "Pin \"cuenta\[4\]\" is stuck at GND" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648997490096 "|top_converter_hps_innovate|cuenta[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648997490096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997490588 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "top_phase:U6\|control_phase:U1\|sphi\[1\] High " "Register top_phase:U6\|control_phase:U1\|sphi\[1\] will power up to High" {  } { { "control_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/control_phase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648997490937 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "top_phase:U6\|control_phase:U1\|sphi\[8\] High " "Register top_phase:U6\|control_phase:U1\|sphi\[8\] will power up to High" {  } { { "control_phase.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/control_phase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648997490937 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1648997490937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1157 " "1157 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648997493812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "cpu_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"cpu_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997494407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/output_files/top_converter_hps_innovate.map.smsg " "Generated suppressed messages file D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/output_files/top_converter_hps_innovate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997495457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 2 0 0 " "Adding 12 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648997683794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648997683794 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1648997684530 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/pll_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1648997684530 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1648997684542 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/pll_altpll.v" 75 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1648997684542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997685376 "|top_converter_hps_innovate|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997685376 "|top_converter_hps_innovate|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648997685376 "|top_converter_hps_innovate|HPS_SPIM_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648997685376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13654 " "Implemented 13654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12704 " "Implemented 12704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1648997685411 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "39 " "Implemented 39 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1648997685411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648997685411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5461 " "Peak virtual memory: 5461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648997685737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 09:54:45 2022 " "Processing ended: Sun Apr 03 09:54:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648997685737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:13 " "Elapsed time: 00:04:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648997685737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:51 " "Total CPU time (on all processors): 00:05:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648997685737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648997685737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648997689571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648997689576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 09:54:47 2022 " "Processing started: Sun Apr 03 09:54:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648997689576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648997689576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_converter_hps_innovate -c top_converter_hps_innovate " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_converter_hps_innovate -c top_converter_hps_innovate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648997689577 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648997690347 ""}
{ "Info" "0" "" "Project  = top_converter_hps_innovate" {  } {  } 0 0 "Project  = top_converter_hps_innovate" 0 0 "Fitter" 0 0 1648997690347 ""}
{ "Info" "0" "" "Revision = top_converter_hps_innovate" {  } {  } 0 0 "Revision = top_converter_hps_innovate" 0 0 "Fitter" 0 0 1648997690347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648997690848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648997690848 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_converter_hps_innovate 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"top_converter_hps_innovate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648997690978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648997691020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648997691020 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1648997691115 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/db/pll_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1648997691115 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll:P2\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1648997691137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648997691802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648997692786 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648997693348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "136 180 " "No exact pin location assignment(s) for 136 pins of 180 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1648997693958 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693996 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693997 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693998 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997693999 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694000 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694001 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694002 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[0\] " "I/O \"HPS_DDR3_DQ\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694003 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694004 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[1\] " "I/O \"HPS_DDR3_DQ\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694005 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694006 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694007 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[2\] " "I/O \"HPS_DDR3_DQ\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694008 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[3\] " "I/O \"HPS_DDR3_DQ\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694009 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694010 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[4\] " "I/O \"HPS_DDR3_DQ\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694011 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694012 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[5\] " "I/O \"HPS_DDR3_DQ\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694013 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694014 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[6\] " "I/O \"HPS_DDR3_DQ\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694015 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694016 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694017 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[7\] " "I/O \"HPS_DDR3_DQ\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694018 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694019 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694020 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 63939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[8\] " "I/O \"HPS_DDR3_DQ\[8\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694021 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694022 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[9\] " "I/O \"HPS_DDR3_DQ\[9\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694023 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694024 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[10\] " "I/O \"HPS_DDR3_DQ\[10\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694025 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[11\] " "I/O \"HPS_DDR3_DQ\[11\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694026 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694027 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694028 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[12\] " "I/O \"HPS_DDR3_DQ\[12\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694029 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694030 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[13\] " "I/O \"HPS_DDR3_DQ\[13\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694031 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[14\] " "I/O \"HPS_DDR3_DQ\[14\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694032 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694033 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[15\] " "I/O \"HPS_DDR3_DQ\[15\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694034 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694035 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694036 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[16\] " "I/O \"HPS_DDR3_DQ\[16\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694037 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[17\] " "I/O \"HPS_DDR3_DQ\[17\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694038 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694039 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[18\] " "I/O \"HPS_DDR3_DQ\[18\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694040 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694041 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[19\] " "I/O \"HPS_DDR3_DQ\[19\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694042 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694043 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[20\] " "I/O \"HPS_DDR3_DQ\[20\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694044 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694045 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[21\] " "I/O \"HPS_DDR3_DQ\[21\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694046 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694047 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[22\] " "I/O \"HPS_DDR3_DQ\[22\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694048 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694049 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694050 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[23\] " "I/O \"HPS_DDR3_DQ\[23\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694051 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694052 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[24\] " "I/O \"HPS_DDR3_DQ\[24\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694053 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694054 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694055 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[25\] " "I/O \"HPS_DDR3_DQ\[25\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694056 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694057 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[26\] " "I/O \"HPS_DDR3_DQ\[26\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694058 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[27\] " "I/O \"HPS_DDR3_DQ\[27\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694059 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694060 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694061 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[28\] " "I/O \"HPS_DDR3_DQ\[28\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694062 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[29\] " "I/O \"HPS_DDR3_DQ\[29\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694063 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694064 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[30\] " "I/O \"HPS_DDR3_DQ\[30\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694065 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694066 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694067 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[31\] " "I/O \"HPS_DDR3_DQ\[31\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694068 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[0\] " "I/O \"HPS_DDR3_DQS_N\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694069 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694070 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[1\] " "I/O \"HPS_DDR3_DQS_N\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694071 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694072 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[2\] " "I/O \"HPS_DDR3_DQS_N\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694073 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694074 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694075 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694075 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694259 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[3\] " "I/O \"HPS_DDR3_DQS_N\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694260 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694261 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[0\] " "I/O \"HPS_DDR3_DQS_P\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694262 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694263 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 64073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[1\] " "I/O \"HPS_DDR3_DQS_P\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694264 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694265 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 68059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[2\] " "I/O \"HPS_DDR3_DQS_P\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694266 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694267 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 67078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[3\] " "I/O \"HPS_DDR3_DQS_P\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694268 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 66097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1648997694269 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648997694273 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648997710489 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1648997710489 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "14 " "Following 14 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cuenta\[4\] GND " "Pin cuenta\[4\] has GND driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cuenta[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cuenta\[4\]" } } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS VCC " "Pin HPS_SPIM_SS has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT VCC " "Pin HPS_GSENSOR_INT has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK VCC " "Pin HPS_I2C0_SCLK has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT VCC " "Pin HPS_I2C0_SDAT has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK VCC " "Pin HPS_I2C1_SCLK has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT VCC " "Pin HPS_I2C1_SDAT has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY VCC " "Pin HPS_KEY has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO VCC " "Pin HPS_LTC_GPIO has VCC driving its datain port" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1648997710489 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1648997710489 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: cpu:U10\|cpu_hps_0:hps_0\|cpu_hps_0_hps_io:hps_io\|cpu_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "top_converter_hps_innovate.vhd" "" { Text "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/top_converter_hps_innovate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/ENERO2022/InnovateFPGA/VHDL/top_converter_hps_innovate/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648997710490 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1648997710490 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1648997710494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1449 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1449 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648997711651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 03 09:55:11 2022 " "Processing ended: Sun Apr 03 09:55:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648997711651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648997711651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648997711651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648997711651 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1451 s 147 s " "Quartus Prime Full Compilation was unsuccessful. 1451 errors, 147 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648997712688 ""}
