

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sun Mar 28 14:51:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.489|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  9626|  353938|  9626|  353938|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |   128|   128|         2|          -|          -|    64|    no    |
        |- LOOP_WT_I    |  9364|  9364|         2|          -|          -|  4682|    no    |
        |- LOOP_KH_I    |   128|   128|         2|          -|          -|    64|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 9 10 
7 --> 6 
8 --> 10 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !879"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !885"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !891"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !897"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !903"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !909"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !913"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !917"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !921"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !925"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !929"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !933"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 25 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 26 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 27 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 28 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 29 'read' 'n_outputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0" [cpp/accel/Accel.cpp:729]   --->   Operation 30 'getelementptr' 'dmem_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:740]   --->   Operation 32 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:764]   --->   Operation 33 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%p_Result_s = xor i1 %trunc_ln792, true" [cpp/accel/Accel.cpp:764]   --->   Operation 34 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:768]   --->   Operation 35 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i16 %p_Val2_s to i1" [cpp/accel/Accel.cpp:825]   --->   Operation 36 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:825]   --->   Operation 37 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns) (out node of the LUT)   --->   "%t_V = and i1 %trunc_ln700, %p_Result_s" [cpp/accel/Accel.cpp:764]   --->   Operation 38 'and' 't_V' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i1 %t_V to i16" [cpp/accel/Accel.cpp:764]   --->   Operation 39 'zext' 'zext_ln764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.54ns)   --->   "%t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load" [cpp/accel/Accel.cpp:764]   --->   Operation 40 'select' 't_V_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:772]   --->   Operation 41 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:775]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln775 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:775]   --->   Operation 43 'zext' 'zext_ln775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln775_1 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:775]   --->   Operation 44 'zext' 'zext_ln775_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln775_1" [cpp/accel/Accel.cpp:775]   --->   Operation 45 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:780]   --->   Operation 46 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:785]   --->   Operation 47 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:785]   --->   Operation 48 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:778]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0700_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln790, %6 ]" [cpp/accel/Accel.cpp:790]   --->   Operation 50 'phi' 'p_0700_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0868_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln790_1, %6 ]" [cpp/accel/Accel.cpp:790]   --->   Operation 51 'phi' 'p_0868_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0218_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %6 ]"   --->   Operation 52 'phi' 'p_0218_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_V_4 = trunc i7 %p_0218_0 to i1" [cpp/accel/Accel.cpp:778]   --->   Operation 53 'trunc' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_V_2 = trunc i7 %p_0218_0 to i6" [cpp/accel/Accel.cpp:778]   --->   Operation 54 'trunc' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.18ns)   --->   "%icmp_ln887 = icmp eq i7 %p_0218_0, -64" [cpp/accel/Accel.cpp:778]   --->   Operation 55 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.37ns)   --->   "%i_V_2 = add i7 1, %p_0218_0" [cpp/accel/Accel.cpp:778]   --->   Operation 57 'add' 'i_V_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader1441.preheader, label %1" [cpp/accel/Accel.cpp:778]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind" [cpp/accel/Accel.cpp:778]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %2" [cpp/accel/Accel.cpp:780]   --->   Operation 60 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %3, label %4" [cpp/accel/Accel.cpp:785]   --->   Operation 61 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0218_0, i32 1, i32 6)" [cpp/accel/Accel.cpp:788]   --->   Operation 62 'partselect' 'ret_V_6' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:788]   --->   Operation 63 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:788]   --->   Operation 64 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:788]   --->   Operation 65 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:786]   --->   Operation 66 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:786]   --->   Operation 67 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:786]   --->   Operation 68 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0700_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:782]   --->   Operation 69 'partselect' 'ret_V_9' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_V_5 = zext i15 %ret_V_9 to i16" [cpp/accel/Accel.cpp:782]   --->   Operation 70 'zext' 'ret_V_5' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_5, %zext_ln775" [cpp/accel/Accel.cpp:783]   --->   Operation 71 'shl' 'r_V' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln887_3 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:778]   --->   Operation 72 'trunc' 'trunc_ln887_3' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:783]   --->   Operation 73 'zext' 'zext_ln544' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:783]   --->   Operation 74 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:783]   --->   Operation 75 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 76 [1/1] (1.06ns)   --->   "br label %.preheader1441" [cpp/accel/Accel.cpp:798]   --->   Operation 76 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ret_V_3 = zext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:788]   --->   Operation 77 'zext' 'ret_V_3' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_4, i3 0, i7 %ret_V_3)" [cpp/accel/Accel.cpp:788]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %tmp_2 to i64" [cpp/accel/Accel.cpp:788]   --->   Operation 79 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:788]   --->   Operation 80 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:788]   --->   Operation 81 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 82 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:788]   --->   Operation 82 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 83 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_2)" [cpp/accel/Accel.cpp:786]   --->   Operation 84 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %tmp_1 to i64" [cpp/accel/Accel.cpp:786]   --->   Operation 85 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:786]   --->   Operation 86 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:786]   --->   Operation 87 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 88 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:786]   --->   Operation 88 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [cpp/accel/Accel.cpp:786]   --->   Operation 89 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 90 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i10 %p_0868_0 to i14" [cpp/accel/Accel.cpp:778]   --->   Operation 91 'zext' 'zext_ln887' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln887 = add i14 %trunc_ln887_3, %zext_ln887" [cpp/accel/Accel.cpp:778]   --->   Operation 92 'add' 'add_ln887' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln887_4 = trunc i16 %p_0700_0 to i1" [cpp/accel/Accel.cpp:778]   --->   Operation 93 'trunc' 'trunc_ln887_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %trunc_ln887_4, i10 0)" [cpp/accel/Accel.cpp:783]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %tmp to i14" [cpp/accel/Accel.cpp:783]   --->   Operation 95 'zext' 'zext_ln180' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln887, %zext_ln180" [cpp/accel/Accel.cpp:783]   --->   Operation 96 'add' 'add_ln180' <Predicate = (icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:783]   --->   Operation 97 'zext' 'zext_ln180_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_4" [cpp/accel/Accel.cpp:783]   --->   Operation 98 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:783]   --->   Operation 99 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 100 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:783]   --->   Operation 100 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %6" [cpp/accel/Accel.cpp:784]   --->   Operation 101 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0868_0, 1" [cpp/accel/Accel.cpp:790]   --->   Operation 102 'add' 'img_off_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:790]   --->   Operation 103 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0700_0, 1" [cpp/accel/Accel.cpp:792]   --->   Operation 104 'add' 'img_idx_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.54ns)   --->   "%select_ln790 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0700_0" [cpp/accel/Accel.cpp:790]   --->   Operation 105 'select' 'select_ln790' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.45ns)   --->   "%select_ln790_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:790]   --->   Operation 106 'select' 'select_ln790_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:778]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_0481_0 = phi i13 [ %i_V, %7 ], [ 0, %.preheader1441.preheader ]"   --->   Operation 108 'phi' 'p_0481_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%ret_V = trunc i13 %p_0481_0 to i1" [cpp/accel/Accel.cpp:798]   --->   Operation 109 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.39ns)   --->   "%icmp_ln887_1 = icmp eq i13 %p_0481_0, -3510" [cpp/accel/Accel.cpp:798]   --->   Operation 110 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 111 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.45ns)   --->   "%i_V = add i13 1, %p_0481_0" [cpp/accel/Accel.cpp:798]   --->   Operation 112 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %.preheader.preheader, label %7" [cpp/accel/Accel.cpp:798]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0481_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:800]   --->   Operation 114 'partselect' 'tmp_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_4 to i13" [cpp/accel/Accel.cpp:800]   --->   Operation 115 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:800]   --->   Operation 116 'select' 'select_ln180' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %zext_ln1372, %select_ln180" [cpp/accel/Accel.cpp:800]   --->   Operation 117 'add' 'add_ln180_1' <Predicate = (!icmp_ln887_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0481_0 to i64" [cpp/accel/Accel.cpp:800]   --->   Operation 118 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:800]   --->   Operation 119 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:800]   --->   Operation 120 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_4 : Operation 121 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:805]   --->   Operation 121 'br' <Predicate = (icmp_ln887_1)> <Delay = 1.06>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45) nounwind" [cpp/accel/Accel.cpp:798]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:800]   --->   Operation 123 'zext' 'zext_ln180_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:800]   --->   Operation 124 'getelementptr' 'wt_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:800]   --->   Operation 125 'load' 'wt_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 126 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:800]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader1441" [cpp/accel/Accel.cpp:798]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.66>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_0584_0 = phi i7 [ %i_V_1, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'p_0584_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.18ns)   --->   "%icmp_ln887_2 = icmp eq i7 %p_0584_0, -64" [cpp/accel/Accel.cpp:805]   --->   Operation 129 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 130 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0584_0, 1" [cpp/accel/Accel.cpp:805]   --->   Operation 131 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %9, label %8" [cpp/accel/Accel.cpp:805]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0584_0 to i64" [cpp/accel/Accel.cpp:807]   --->   Operation 133 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:807]   --->   Operation 134 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:807]   --->   Operation 135 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %._crit_edge1459, label %10" [cpp/accel/Accel.cpp:810]   --->   Operation 136 'br' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge1460_ifconv, label %11" [cpp/accel/Accel.cpp:827]   --->   Operation 137 'br' <Predicate = (!icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (2.66ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:862]   --->   Operation 138 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:836]   --->   Operation 139 'load' 'kh_word_V' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 140 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 %zext_ln764, %n_outputs_V_read" [cpp/accel/Accel.cpp:824]   --->   Operation 140 'add' 'add_ln700' <Predicate = (icmp_ln879_1 & icmp_ln887_2)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv" [cpp/accel/Accel.cpp:826]   --->   Operation 141 'br' <Predicate = (icmp_ln879_1 & icmp_ln887_2)> <Delay = 1.12>

State 7 <SV = 4> <Delay = 5.32>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind" [cpp/accel/Accel.cpp:805]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:807]   --->   Operation 143 'load' 'kh_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:807]   --->   Operation 144 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:807]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:805]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.12>
ST_8 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:862]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 148 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 148 'br' <Predicate = true> <Delay = 1.12>

State 9 <SV = 4> <Delay = 8.45>
ST_9 : Operation 149 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:836]   --->   Operation 149 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%xor_ln879 = xor i1 %trunc_ln700, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:836]   --->   Operation 150 'xor' 'xor_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%or_ln879 = or i1 %trunc_ln792, %xor_ln879" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:836]   --->   Operation 151 'or' 'or_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:836]   --->   Operation 152 'trunc' 'tmp_V' <Predicate = (!t_V)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:836]   --->   Operation 153 'partselect' 'tmp_V_1' <Predicate = (t_V)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:836]   --->   Operation 154 'partselect' 'tmp_V_2' <Predicate = (!t_V)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:836]   --->   Operation 155 'select' 'select_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.61ns) (out node of the LUT)   --->   "%nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:836]   --->   Operation 156 'select' 'nc_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (5.17ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:845]   --->   Operation 157 'call' <Predicate = true> <Delay = 5.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.12>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind" [cpp/accel/Accel.cpp:832]   --->   Operation 158 'specloopname' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_10 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:845]   --->   Operation 159 'call' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 160 [1/1] (0.65ns)   --->   "%select_ln700 = select i1 %t_V, i16 2, i16 1" [cpp/accel/Accel.cpp:850]   --->   Operation 160 'select' 'select_ln700' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 161 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.12>

State 11 <SV = 6> <Delay = 2.66>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%kh_index_V_new_1 = phi i16 [ %add_ln700, %._crit_edge1459 ], [ %select_ln700, %._crit_edge1460_ifconv ], [ %zext_ln764, %11 ]" [cpp/accel/Accel.cpp:824]   --->   Operation 162 'phi' 'kh_index_V_new_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%n_outputs_V_pn = phi i16 [ %n_outputs_V_read, %._crit_edge1459 ], [ 1, %._crit_edge1460_ifconv ], [ %n_outputs_V_read, %11 ]" [cpp/accel/Accel.cpp:729]   --->   Operation 163 'phi' 'n_outputs_V_pn' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln700_6 = add i16 %t_V_1, %n_outputs_V_pn" [cpp/accel/Accel.cpp:865]   --->   Operation 164 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)" [cpp/accel/Accel.cpp:882]   --->   Operation 165 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i12 %tmp_3 to i64" [cpp/accel/Accel.cpp:882]   --->   Operation 166 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3" [cpp/accel/Accel.cpp:882]   --->   Operation 167 'getelementptr' 'dmem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "store i16 %add_ln700_6, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:766]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "store i16 %kh_index_V_new_1, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:765]   --->   Operation 169 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:882]   --->   Operation 170 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 12 <SV = 7> <Delay = 5.32>
ST_12 : Operation 171 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:882]   --->   Operation 171 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 172 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:879]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:889]   --->   Operation 173 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 1.5ns.

 <State 1>: 1.51ns
The critical path consists of the following:
	wire read on port 'width_mode_V' (cpp/accel/Accel.cpp:729) [32]  (0 ns)
	'shl' operation ('val', cpp/accel/Accel.cpp:775) [51]  (1.51 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', cpp/accel/Accel.cpp:778) [59]  (0 ns)
	'getelementptr' operation ('dmem_i_V_addr_1', cpp/accel/Accel.cpp:786) [87]  (0 ns)
	'load' operation ('dmem_i_V_load_1', cpp/accel/Accel.cpp:786) on array 'dmem_i_V' [88]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('dmem_i_V_load_2', cpp/accel/Accel.cpp:788) on array 'dmem_i_V' [79]  (2.66 ns)
	'store' operation ('store_ln788', cpp/accel/Accel.cpp:788) of variable 'dmem_i_V_load_2', cpp/accel/Accel.cpp:788 on array 'dmem_V' [80]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', cpp/accel/Accel.cpp:798) [121]  (0 ns)
	'getelementptr' operation ('wt_i_V_addr', cpp/accel/Accel.cpp:800) [136]  (0 ns)
	'load' operation ('wt_i_V_load', cpp/accel/Accel.cpp:800) on array 'wt_i_V' [137]  (2.66 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'load' operation ('wt_i_V_load', cpp/accel/Accel.cpp:800) on array 'wt_i_V' [137]  (2.66 ns)
	'store' operation ('store_ln800', cpp/accel/Accel.cpp:800) of variable 'wt_i_V_load', cpp/accel/Accel.cpp:800 on array 'wt_mem_V' [138]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', cpp/accel/Accel.cpp:805) [143]  (0 ns)
	'getelementptr' operation ('kh_i_V_addr', cpp/accel/Accel.cpp:807) [151]  (0 ns)
	'load' operation ('kh_i_V_load', cpp/accel/Accel.cpp:807) on array 'kh_i_V' [152]  (2.66 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('kh_i_V_load', cpp/accel/Accel.cpp:807) on array 'kh_i_V' [152]  (2.66 ns)
	'store' operation ('store_ln807', cpp/accel/Accel.cpp:807) of variable 'kh_i_V_load', cpp/accel/Accel.cpp:807 on array 'kh_mem_V' [154]  (2.66 ns)

 <State 8>: 1.13ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('kh_index_V_new_1', cpp/accel/Accel.cpp:824) with incoming values : ('zext_ln764', cpp/accel/Accel.cpp:764) ('select_ln700', cpp/accel/Accel.cpp:850) ('add_ln700', cpp/accel/Accel.cpp:824) [180]  (1.13 ns)

 <State 9>: 8.46ns
The critical path consists of the following:
	'load' operation ('kh_word.V', cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:836) on array 'kh_mem_V' [165]  (2.66 ns)
	'select' operation ('comp.V', cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:836) [172]  (0.616 ns)
	'call' operation ('call_ln845', cpp/accel/Accel.cpp:845) to 'bin_conv' [173]  (5.18 ns)

 <State 10>: 1.13ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('kh_index_V_new_1', cpp/accel/Accel.cpp:824) with incoming values : ('zext_ln764', cpp/accel/Accel.cpp:764) ('select_ln700', cpp/accel/Accel.cpp:850) ('add_ln700', cpp/accel/Accel.cpp:824) [180]  (1.13 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('dmem_V_addr_3', cpp/accel/Accel.cpp:882) [185]  (0 ns)
	'load' operation ('dmem_V_load', cpp/accel/Accel.cpp:882) on array 'dmem_V' [188]  (2.66 ns)

 <State 12>: 5.33ns
The critical path consists of the following:
	'load' operation ('dmem_V_load', cpp/accel/Accel.cpp:882) on array 'dmem_V' [188]  (2.66 ns)
	'store' operation ('store_ln879', cpp/accel/Accel.cpp:879) of variable 'dmem_V_load', cpp/accel/Accel.cpp:882 on array 'dmem_o_V' [189]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
