<!doctype html>
<script type="module">
  // [x, y, invert, [nodes]]
  const register_list_data = [
    // data bus
    [731, 206, false, [1005,82,945,650,1393,175,1591,1349]],
    // instruction register
    [166, 788, true, [194,702,1182,1125,26,1394,895,1320]],
    // address bus low
    [1837, 1560, false, [268,451,1340,211,435,736,887,1493]],
    // address bus high
    [1837, 826, false, [230,148,1443,399,1237,349,672,195]],
    // predecode register
    [537, 215, true, [758,361,955,894,369,829,1669,1690]]
  ];
  const BIT = 0;
  const BIT_INV = 1;
  const signal_list = [
    ["clk1", 1163, BIT],
    ["clk2", 421, BIT],
    ["t0", 1536, BIT_INV],
    ["t1", 156, BIT_INV],
    ["t2", 971, BIT_INV],
    ["t3", 1567, BIT_INV],
    ["t4", 690, BIT_INV],
    ["t5", 909, BIT_INV],
    ["status_c", 32, BIT],
    ["status_z", 627, BIT],
    ["status_i", 1553, BIT],
    ["status_d", 348, BIT],
    ["status_b", 1119, BIT],
    ["status_v", 1625, BIT],
    ["status_n", 69, BIT],
    ["tzpre", 792, BIT_INV],
    ["dl_db", 863, BIT],
    ["dl_adl", 1564, BIT],
    ["dl_adh", 41, BIT],
    ["n0_adh0", 229, BIT],
    ["n0_adh1-7", 203, BIT],
    ["adh_abh", 821, BIT],
    ["adl_abl", 639, BIT],
    ["pcl_pcl", 898, BIT],
    ["adl_pcl", 414, BIT],
    ["i_pc", 379, BIT_INV],
    ["pcl_db", 283, BIT],
    ["pcl_adl", 438, BIT],
    ["pch_pch", 741, BIT],
    ["adh_pch", 48, BIT],
    ["pch_db", 247, BIT],
    ["pch_adh", 1235, BIT],
    ["sb_adh", 140, BIT],
    ["sb_db", 1060, BIT],
    ["s_adl", 1468, BIT],
    ["sb_s", 874, BIT],
    ["s_s", 654, BIT],
    ["s_sb", 1700, BIT],
    ["sb_ac", 534, BIT],
    ["ac_db", 1331, BIT],
    ["ac_sb", 1698, BIT],
    ["sb_x", 1186, BIT],
    ["x_sb", 1263, BIT],
    ["sb_y", 325, BIT],
    ["y_sb", 801, BIT],
    ["dbinv_add", 1068, BIT],
    ["db_add", 859, BIT],
    ["adl_add", 437, BIT],
    ["daa", 1201, BIT_INV],
    ["dsa", 725, BIT_INV],
    ["n1_addc", 1165, BIT_INV],
    ["sums", 921, BIT],
    ["ands", 574, BIT],
    ["eors", 1666, BIT],
    ["ors", 59, BIT],
    ["srs", 362, BIT],
    ["add_adl", 1015, BIT],
    ["add_sb0-6", 129, BIT],
    ["add_sb7", 214, BIT],
    ["n0_add", 984, BIT],
    ["sb_add", 549, BIT],
    ["p_db", 1042, BIT],
    ["db0_c", 507, BIT],
    ["ir5_c", 253, BIT],
    ["acr_c", 954, BIT],
    ["db7_n", 754, BIT],
    ["dbz_z", 755, BIT],
    ["ir5_i", 1662, BIT],
    ["ir5_d", 1492, BIT],
    ["db6_v", 1111, BIT],
    ["avr_v", 1436, BIT],
    ["n1_v", 1177, BIT],
    ["n0_v", 587, BIT],
    ["db_p", 781, BIT],
    ["write", 1156, BIT_INV],
    ["RW", 1156, BIT]
  ];

  var proc;
  var svg_doc
  var simulator;

  function $(x) {
    return document.getElementById(x);
  }

  function single_step() {
    simulator.step(proc);
    function set_colour(cls, col) {
      let matches = svg_doc.getElementsByClassName(cls);
      for (let i=0; i<matches.length; i++) {
        matches[i].style.color = col;
        matches[i].style.solidColor = col;
        matches[i].style.fill = col;
        matches[i].stroke = col;
      }
    }
    for (let i=0; i<signal_list.length; i++) {
      let value = simulator.readNode(proc, signal_list[i][1]);
      let type = signal_list[i][2];
      if (type == BIT)
        set_colour(signal_list[i][0], value?'red':'grey');
      else if (type == BIT_INV)
        set_colour(signal_list[i][0], value?'grey':'red');
    }
  }

  /* load wasm */
  async function init() {
    const { instance } = await WebAssembly.instantiateStreaming(
      fetch("./6502.wasm")
    );
    simulator = instance.exports;
    proc = simulator.initAndResetChip();
    console.log(proc);
    $("step_button").addEventListener(
        "click", single_step);
  }
  init();

  window.addEventListener("load", function() {
    svg_doc = $("diagram").contentDocument;
  });
  
</script>

<style type="text/css">
  input[type=button] {
    position: fixed;
    top: 0; left: 0;
  }
</style>

<section id=view>
  <input type=button value=step id=step_button>
  <object id="diagram" data="6502block.svg" type="image/svg+xml">
  </object>
</section>
