<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_ALL = (unset),
 ($Format:%ci ID=%h$)
	LC_PAPER = "he_IL.UTF-8",

	LC_ADDRESS = "he_IL.UTF-8",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 195b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1948.15 --||-- Mem Ch  0: Reads (MB/s):  2090.59 --|
|--            Writes(MB/s):  3048.70 --||--            Writes(MB/s):  2767.14 --|
|-- Mem Ch  1: Reads (MB/s):  1943.55 --||-- Mem Ch  1: Reads (MB/s):  2073.15 --|
|--            Writes(MB/s):  3041.69 --||--            Writes(MB/s):  2760.37 --|
|-- Mem Ch  2: Reads (MB/s):  1962.78 --||-- Mem Ch  2: Reads (MB/s):  2100.77 --|
|--            Writes(MB/s):  3043.93 --||--            Writes(MB/s):  2766.12 --|
|-- Mem Ch  3: Reads (MB/s):  1942.29 --||-- Mem Ch  3: Reads (MB/s):  2117.15 --|
|--            Writes(MB/s):  3039.36 --||--            Writes(MB/s):  2764.60 --|
|-- NODE 0 Mem Read (MB/s) :  7796.76 --||-- NODE 1 Mem Read (MB/s) :  8381.66 --|
|-- NODE 0 Mem Write(MB/s) : 12173.67 --||-- NODE 1 Mem Write(MB/s) : 11058.23 --|
|-- NODE 0 P. Write (T/s):     144891 --||-- NODE 1 P. Write (T/s):     147096 --|
|-- NODE 0 Memory (MB/s):    19970.44 --||-- NODE 1 Memory (MB/s):    19439.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16178.42                --|
            |--                System Write Throughput(MB/s):      23231.90                --|
            |--               System Memory Throughput(MB/s):      39410.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a30
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     718 K      1031 K    33 M   263 M    196 M     0     684 K
 1    1041 K       863 K    28 M   220 M    194 M     0     936 K
-----------------------------------------------------------------------
 *    1760 K      1895 K    61 M   484 M    391 M     0    1621 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.30        Core1: 38.61        
Core2: 37.26        Core3: 29.10        
Core4: 21.01        Core5: 34.69        
Core6: 42.29        Core7: 31.92        
Core8: 18.34        Core9: 34.08        
Core10: 21.36        Core11: 37.60        
Core12: 25.51        Core13: 23.87        
Core14: 33.52        Core15: 29.63        
Core16: 22.13        Core17: 40.05        
Core18: 40.81        Core19: 19.32        
Core20: 30.80        Core21: 17.05        
Core22: 44.67        Core23: 28.74        
Core24: 26.21        Core25: 13.71        
Core26: 39.57        Core27: 34.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.22
Socket1: 27.55
DDR read Latency(ns)
Socket0: 1298.52
Socket1: 1296.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.03        Core1: 38.74        
Core2: 36.20        Core3: 28.78        
Core4: 21.21        Core5: 35.03        
Core6: 47.61        Core7: 30.79        
Core8: 18.16        Core9: 33.83        
Core10: 19.18        Core11: 37.95        
Core12: 18.86        Core13: 23.03        
Core14: 33.47        Core15: 31.25        
Core16: 22.46        Core17: 37.12        
Core18: 40.35        Core19: 20.12        
Core20: 30.49        Core21: 17.03        
Core22: 44.03        Core23: 29.97        
Core24: 25.76        Core25: 13.64        
Core26: 39.65        Core27: 34.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 27.43
DDR read Latency(ns)
Socket0: 1405.18
Socket1: 1295.77
irq_total: 354843.854828275
cpu_total: 26.43
cpu_0: 32.65
cpu_1: 45.41
cpu_2: 0.80
cpu_3: 36.50
cpu_4: 27.06
cpu_5: 39.56
cpu_6: 0.07
cpu_7: 44.61
cpu_8: 45.35
cpu_9: 1.26
cpu_10: 8.11
cpu_11: 49.27
cpu_12: 55.59
cpu_13: 7.51
cpu_14: 35.04
cpu_15: 33.78
cpu_16: 15.23
cpu_17: 0.13
cpu_18: 44.48
cpu_19: 21.94
cpu_20: 12.43
cpu_21: 23.27
cpu_22: 43.28
cpu_23: 4.99
cpu_24: 1.13
cpu_25: 38.43
cpu_26: 61.17
cpu_27: 11.04
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9255412
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8465107
Total_tx_bytes: 17720519
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12197533169
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12393057229
Total_rx_bytes: 24590590398
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9817460
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8979323
Total_tx_bytes_phy: 18796783
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 140249
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 128277
Total_tx_packets_phy: 268526
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 140232
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 128259
Total_tx_packets: 268491
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1358235
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382540
Total_rx_packets_phy: 2740775
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1358241
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382536
Total_rx_packets: 2740777
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12248298493
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12467615169
Total_rx_bytes_phy: 24715913662


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.68        Core1: 38.83        
Core2: 36.37        Core3: 29.38        
Core4: 20.86        Core5: 34.95        
Core6: 36.26        Core7: 32.03        
Core8: 18.19        Core9: 33.37        
Core10: 21.91        Core11: 38.47        
Core12: 26.05        Core13: 22.93        
Core14: 34.39        Core15: 33.01        
Core16: 22.65        Core17: 33.00        
Core18: 40.63        Core19: 19.98        
Core20: 31.32        Core21: 17.29        
Core22: 44.67        Core23: 31.26        
Core24: 25.55        Core25: 13.46        
Core26: 40.81        Core27: 33.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.34
Socket1: 27.82
DDR read Latency(ns)
Socket0: 1305.12
Socket1: 1293.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.29        Core1: 38.91        
Core2: 38.41        Core3: 29.16        
Core4: 21.27        Core5: 35.14        
Core6: 41.62        Core7: 32.14        
Core8: 18.59        Core9: 34.19        
Core10: 20.40        Core11: 38.35        
Core12: 23.87        Core13: 23.44        
Core14: 34.05        Core15: 33.02        
Core16: 22.52        Core17: 35.63        
Core18: 40.58        Core19: 19.60        
Core20: 30.75        Core21: 17.46        
Core22: 44.51        Core23: 29.74        
Core24: 26.10        Core25: 13.47        
Core26: 40.50        Core27: 33.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 27.81
DDR read Latency(ns)
Socket0: 1329.64
Socket1: 1295.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.74        Core1: 37.69        
Core2: 36.77        Core3: 28.68        
Core4: 18.34        Core5: 35.27        
Core6: 41.19        Core7: 31.99        
Core8: 17.89        Core9: 34.02        
Core10: 19.92        Core11: 36.56        
Core12: 22.68        Core13: 24.16        
Core14: 32.90        Core15: 29.51        
Core16: 21.79        Core17: 41.17        
Core18: 40.69        Core19: 19.60        
Core20: 29.49        Core21: 17.50        
Core22: 44.90        Core23: 27.91        
Core24: 25.37        Core25: 14.44        
Core26: 39.41        Core27: 34.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 27.72
DDR read Latency(ns)
Socket0: 1345.93
Socket1: 1273.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.46        Core1: 36.85        
Core2: 37.35        Core3: 28.51        
Core4: 16.70        Core5: 34.98        
Core6: 42.44        Core7: 31.94        
Core8: 18.37        Core9: 34.05        
Core10: 21.28        Core11: 37.25        
Core12: 25.99        Core13: 22.61        
Core14: 32.78        Core15: 32.87        
Core16: 22.59        Core17: 40.90        
Core18: 40.64        Core19: 19.92        
Core20: 31.29        Core21: 17.22        
Core22: 44.85        Core23: 30.10        
Core24: 26.16        Core25: 13.00        
Core26: 39.24        Core27: 33.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 27.24
DDR read Latency(ns)
Socket0: 1331.93
Socket1: 1301.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7121
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416969606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416974802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208556840; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208556840; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208561882; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208561882; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208566234; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208566234; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208570032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208570032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007108646; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5627710; Consumed Joules: 343.49; Watts: 57.19; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4130501; Consumed DRAM Joules: 63.20; DRAM Watts: 10.52
S1P0; QPIClocks: 14416988602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416992770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208560116; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208560116; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208564162; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208564162; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208568489; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208568489; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208572608; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208572608; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007170426; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5494986; Consumed Joules: 335.39; Watts: 55.84; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4233937; Consumed DRAM Joules: 64.78; DRAM Watts: 10.79
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ca3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.36   0.24    0.67      19 M     32 M    0.40    0.55    0.02    0.04      672      679        4     65
   1    1     0.13   0.31   0.41    0.89      96 M    108 M    0.11    0.16    0.08    0.09     4816      358     5011     61
   2    0     0.00   0.23   0.01    0.60     332 K    676 K    0.51    0.07    0.01    0.03       56       19        2     65
   3    1     0.27   1.38   0.19    0.61    6612 K     11 M    0.44    0.30    0.00    0.00      224      123       22     61
   4    0     0.05   0.29   0.19    0.61      25 M     36 M    0.29    0.49    0.05    0.07     1176      901      126     64
   5    1     0.10   0.29   0.35    0.81      91 M    101 M    0.10    0.20    0.09    0.10     8680       10    10876     61
   6    0     0.00   0.27   0.00    0.60      60 K    106 K    0.43    0.08    0.02    0.03      112        4        1     64
   7    1     0.18   0.34   0.52    1.02      90 M    106 M    0.15    0.23    0.05    0.06     9744      340    11846     60
   8    0     0.15   0.35   0.44    0.92      55 M     73 M    0.24    0.43    0.04    0.05     3808     2341      211     64
   9    1     0.00   0.19   0.02    0.60     231 K    882 K    0.74    0.08    0.01    0.02      112        5        8     61
  10    0     0.07   0.86   0.08    0.60    1127 K   3939 K    0.71    0.45    0.00    0.01        0       36        1     62
  11    1     0.17   0.37   0.45    0.94      97 M    111 M    0.12    0.16    0.06    0.07     4032      159     5288     59
  12    0     0.30   0.42   0.73    1.20      92 M    114 M    0.19    0.28    0.03    0.04     2688     4997        1     63
  13    1     0.10   0.82   0.12    0.60    1306 K   5696 K    0.77    0.43    0.00    0.01      224      106        3     60
  14    0     0.21   0.40   0.53    1.03      89 M    102 M    0.13    0.28    0.04    0.05     7336      131    11656     63
  15    1     0.06   0.25   0.22    0.65      69 M     78 M    0.12    0.23    0.12    0.14      280     3953        9     60
  16    0     0.09   0.83   0.11    0.61    1192 K   4472 K    0.73    0.47    0.00    0.00      112       49        1     63
  17    1     0.00   0.43   0.00    0.60      96 K    137 K    0.30    0.09    0.02    0.02      224        2        3     61
  18    0     0.07   0.13   0.53    1.06     127 M    142 M    0.10    0.14    0.18    0.20     6216       22     9843     64
  19    1     0.13   0.50   0.27    0.70    4723 K     16 M    0.71    0.78    0.00    0.01     1120      100        0     62
  20    0     0.10   0.76   0.13    0.60    4719 K   6247 K    0.24    0.31    0.00    0.01      280      156        0     65
  21    1     0.07   0.38   0.20    0.61      14 M     25 M    0.43    0.61    0.02    0.03     1512      505        1     62
  22    0     0.05   0.18   0.30    0.77      91 M     99 M    0.08    0.15    0.17    0.19     7672      150     6861     65
  23    1     0.05   0.60   0.09    0.60    3356 K   3859 K    0.13    0.08    0.01    0.01      224      499       58     63
  24    0     0.02   0.60   0.03    0.60     374 K   1031 K    0.64    0.10    0.00    0.01      280       16        1     65
  25    1     0.09   0.25   0.38    0.85      58 M     81 M    0.28    0.38    0.06    0.09      448      832        3     62
  26    0     0.07   0.25   0.30    0.76      97 M    105 M    0.07    0.16    0.13    0.14     1568        3      608     64
  27    1     0.12   0.67   0.18    0.60    6678 K   8348 K    0.20    0.24    0.01    0.01      112      109        4     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.36   0.26    0.87     607 M    723 M    0.16    0.28    0.05    0.06    31976     9504    29316     57
 SKT    1     0.11   0.43   0.24    0.78     540 M    659 M    0.18    0.30    0.04    0.04    31752     7101    33132     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.39   0.25    0.82    1148 M   1382 M    0.17    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.38 %

 C1 core residency: 55.47 %; C3 core residency: 0.72 %; C6 core residency: 13.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.46 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   40%    40%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  164 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.28    60.99     287.39      53.05         129.92
 SKT   1    42.66    59.11     282.69      54.40         127.61
---------------------------------------------------------------------------------------------------------------
       *    84.94    120.10     570.08     107.45         128.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d89
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1858.45 --||-- Mem Ch  0: Reads (MB/s):  2376.31 --|
|--            Writes(MB/s):  2746.20 --||--            Writes(MB/s):  2944.54 --|
|-- Mem Ch  1: Reads (MB/s):  1843.11 --||-- Mem Ch  1: Reads (MB/s):  2353.89 --|
|--            Writes(MB/s):  2738.33 --||--            Writes(MB/s):  2933.66 --|
|-- Mem Ch  2: Reads (MB/s):  1846.29 --||-- Mem Ch  2: Reads (MB/s):  2378.98 --|
|--            Writes(MB/s):  2740.31 --||--            Writes(MB/s):  2939.64 --|
|-- Mem Ch  3: Reads (MB/s):  1849.56 --||-- Mem Ch  3: Reads (MB/s):  2390.74 --|
|--            Writes(MB/s):  2741.74 --||--            Writes(MB/s):  2937.22 --|
|-- NODE 0 Mem Read (MB/s) :  7397.41 --||-- NODE 1 Mem Read (MB/s) :  9499.93 --|
|-- NODE 0 Mem Write(MB/s) : 10966.58 --||-- NODE 1 Mem Write(MB/s) : 11755.05 --|
|-- NODE 0 P. Write (T/s):     145101 --||-- NODE 1 P. Write (T/s):     155090 --|
|-- NODE 0 Memory (MB/s):    18363.99 --||-- NODE 1 Memory (MB/s):    21254.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16897.34                --|
            |--                System Write Throughput(MB/s):      22721.63                --|
            |--               System Memory Throughput(MB/s):      39618.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e5f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     983 K       691 K    30 M   287 M    197 M     0     932 K
 1     937 K       739 K    22 M   209 M    194 M     0     820 K
-----------------------------------------------------------------------
 *    1921 K      1430 K    53 M   496 M    391 M     0    1752 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.99        Core1: 38.72        
Core2: 26.15        Core3: 30.54        
Core4: 21.61        Core5: 33.94        
Core6: 36.81        Core7: 34.52        
Core8: 16.39        Core9: 42.10        
Core10: 30.39        Core11: 32.35        
Core12: 15.67        Core13: 21.69        
Core14: 39.14        Core15: 20.33        
Core16: 21.47        Core17: 23.67        
Core18: 33.56        Core19: 27.36        
Core20: 26.40        Core21: 20.15        
Core22: 41.79        Core23: 25.27        
Core24: 26.42        Core25: 18.18        
Core26: 43.59        Core27: 30.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 29.29
DDR read Latency(ns)
Socket0: 1466.55
Socket1: 1164.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.08        Core1: 38.81        
Core2: 26.16        Core3: 29.81        
Core4: 21.45        Core5: 33.43        
Core6: 36.77        Core7: 34.80        
Core8: 16.72        Core9: 37.18        
Core10: 31.95        Core11: 32.65        
Core12: 15.38        Core13: 21.94        
Core14: 39.10        Core15: 20.83        
Core16: 21.48        Core17: 23.36        
Core18: 33.81        Core19: 27.50        
Core20: 26.33        Core21: 19.89        
Core22: 41.62        Core23: 25.22        
Core24: 26.36        Core25: 17.72        
Core26: 43.54        Core27: 30.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 29.25
DDR read Latency(ns)
Socket0: 1479.99
Socket1: 1165.40
irq_total: 356159.917483858
cpu_total: 27.74
cpu_0: 21.01
cpu_1: 65.76
cpu_2: 40.36
cpu_3: 5.45
cpu_4: 32.85
cpu_5: 31.91
cpu_6: 0.20
cpu_7: 29.59
cpu_8: 41.36
cpu_9: 32.38
cpu_10: 9.64
cpu_11: 39.43
cpu_12: 49.47
cpu_13: 8.51
cpu_14: 68.35
cpu_15: 31.32
cpu_16: 11.17
cpu_17: 2.06
cpu_18: 38.03
cpu_19: 35.11
cpu_20: 13.23
cpu_21: 24.53
cpu_22: 47.07
cpu_23: 15.89
cpu_24: 1.40
cpu_25: 23.40
cpu_26: 45.68
cpu_27: 11.44
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1363292
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382675
Total_rx_packets_phy: 2745967
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1363316
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382631
Total_rx_packets: 2745947
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8752336
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10612164
Total_tx_bytes_phy: 19364500
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 125034
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 151584
Total_tx_packets: 276618
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 125033
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 151601
Total_tx_packets_phy: 276634
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12240911060
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12416507553
Total_rx_bytes: 24657418613
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12294075304
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12468244446
Total_rx_bytes_phy: 24762319750
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8252277
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10004646
Total_tx_bytes: 18256923


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.45        Core1: 38.73        
Core2: 26.24        Core3: 29.61        
Core4: 22.90        Core5: 29.80        
Core6: 33.29        Core7: 34.34        
Core8: 17.45        Core9: 43.13        
Core10: 28.91        Core11: 32.41        
Core12: 15.90        Core13: 23.06        
Core14: 39.31        Core15: 12.12        
Core16: 21.56        Core17: 24.70        
Core18: 33.51        Core19: 27.38        
Core20: 26.13        Core21: 19.98        
Core22: 39.54        Core23: 22.01        
Core24: 27.16        Core25: 17.61        
Core26: 44.74        Core27: 31.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.37
Socket1: 26.80
DDR read Latency(ns)
Socket0: 1446.93
Socket1: 1217.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.43        Core1: 38.77        
Core2: 26.44        Core3: 29.89        
Core4: 22.16        Core5: 31.08        
Core6: 38.36        Core7: 32.32        
Core8: 16.94        Core9: 41.43        
Core10: 30.68        Core11: 33.66        
Core12: 16.36        Core13: 22.89        
Core14: 38.85        Core15: 12.93        
Core16: 22.10        Core17: 23.34        
Core18: 34.58        Core19: 27.05        
Core20: 25.80        Core21: 19.92        
Core22: 41.26        Core23: 23.10        
Core24: 25.82        Core25: 18.20        
Core26: 43.28        Core27: 30.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.34
Socket1: 27.62
DDR read Latency(ns)
Socket0: 1446.79
Socket1: 1214.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.39        Core1: 39.08        
Core2: 27.01        Core3: 29.62        
Core4: 23.20        Core5: 31.13        
Core6: 40.69        Core7: 31.99        
Core8: 17.85        Core9: 40.92        
Core10: 31.07        Core11: 34.47        
Core12: 16.27        Core13: 22.75        
Core14: 38.82        Core15: 12.97        
Core16: 22.05        Core17: 23.88        
Core18: 34.39        Core19: 26.45        
Core20: 25.62        Core21: 20.01        
Core22: 41.16        Core23: 23.05        
Core24: 27.49        Core25: 18.15        
Core26: 43.27        Core27: 30.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.66
Socket1: 27.61
DDR read Latency(ns)
Socket0: 1433.92
Socket1: 1213.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.27        Core1: 39.07        
Core2: 26.65        Core3: 29.36        
Core4: 21.89        Core5: 30.06        
Core6: 37.30        Core7: 32.88        
Core8: 16.72        Core9: 41.87        
Core10: 31.98        Core11: 33.43        
Core12: 15.38        Core13: 22.92        
Core14: 39.08        Core15: 12.98        
Core16: 21.67        Core17: 22.78        
Core18: 34.30        Core19: 26.24        
Core20: 25.59        Core21: 19.38        
Core22: 41.29        Core23: 23.13        
Core24: 27.60        Core25: 18.17        
Core26: 43.69        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.40
Socket1: 27.53
DDR read Latency(ns)
Socket0: 1465.92
Socket1: 1213.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8191
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422083910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422089182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211109929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211109929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7211115407; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7211115407; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211120956; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211120956; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7211126048; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7211126048; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009288931; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5798270; Consumed Joules: 353.90; Watts: 58.89; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4000335; Consumed DRAM Joules: 61.21; DRAM Watts: 10.19
S1P0; QPIClocks: 14422197898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422201246; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211164174; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211164174; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7211165681; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7211165681; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211167491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211167491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7211169226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7211169226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009324034; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5573353; Consumed Joules: 340.17; Watts: 56.61; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4313184; Consumed DRAM Joules: 65.99; DRAM Watts: 10.98
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20d0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.47   0.16    0.60    4596 K     12 M    0.63    0.72    0.01    0.02      616      143        6     64
   1    1     0.14   0.17   0.81    1.20     174 M    195 M    0.11    0.15    0.12    0.14      784      589     1077     61
   2    0     0.46   1.37   0.34    0.81    9916 K     18 M    0.47    0.30    0.00    0.00      336      420        6     63
   3    1     0.05   0.63   0.07    0.60    1685 K   2678 K    0.37    0.21    0.00    0.01       56       66        9     62
   4    0     0.09   0.31   0.29    0.75      34 M     48 M    0.28    0.53    0.04    0.06     8680     1144       10     64
   5    1     0.14   0.49   0.29    0.73      56 M     65 M    0.14    0.26    0.04    0.05     5544       25     6485     62
   6    0     0.00   0.27   0.00    0.60      91 K    142 K    0.36    0.07    0.02    0.03       56        5        0     64
   7    1     0.10   0.42   0.24    0.67      59 M     64 M    0.07    0.25    0.06    0.06     4816       20     6671     61
   8    0     0.19   0.37   0.50    0.99      29 M     52 M    0.44    0.53    0.02    0.03     3808     1007      427     63
   9    1     0.21   1.20   0.18    0.62    9980 K     13 M    0.26    0.21    0.00    0.01      112     1561     1883     61
  10    0     0.07   0.72   0.09    0.60    3290 K   4226 K    0.22    0.36    0.00    0.01       56       10       29     62
  11    1     0.24   0.72   0.33    0.80      61 M     70 M    0.12    0.22    0.03    0.03     4872        4     7086     60
  12    0     0.18   0.29   0.62    1.19      56 M     96 M    0.42    0.43    0.03    0.05      784      563        1     62
  13    1     0.09   0.86   0.11    0.60    1019 K   4415 K    0.77    0.46    0.00    0.00      224       70        5     60
  14    0     0.08   0.16   0.52    1.00     134 M    149 M    0.10    0.13    0.16    0.18     7952       13     7903     62
  15    1     0.06   0.29   0.21    0.64      24 M     36 M    0.32    0.54    0.04    0.06    10752      732        4     60
  16    0     0.12   0.83   0.14    0.63    1402 K   5538 K    0.75    0.44    0.00    0.00        0       39        0     63
  17    1     0.01   0.36   0.03    0.60     358 K   1684 K    0.79    0.05    0.00    0.01      168       64        2     61
  18    0     0.18   0.35   0.50    1.00      91 M    107 M    0.15    0.22    0.05    0.06     4928       45    11085     63
  19    1     0.06   0.22   0.26    0.70      64 M     77 M    0.17    0.26    0.11    0.13     2296     1277       11     62
  20    0     0.10   0.70   0.14    0.60    3374 K   5367 K    0.37    0.38    0.00    0.01      168      274        1     64
  21    1     0.09   0.39   0.23    0.67      15 M     27 M    0.45    0.63    0.02    0.03     1512      378        0     62
  22    0     0.10   0.22   0.45    0.94     109 M    122 M    0.11    0.15    0.11    0.12     3864       72     5892     64
  23    1     0.12   0.76   0.15    0.60    2725 K   6329 K    0.57    0.46    0.00    0.01      336      362        2     63
  24    0     0.01   0.49   0.02    0.60     338 K    972 K    0.65    0.08    0.00    0.01       56       12        0     64
  25    1     0.07   0.34   0.21    0.64      16 M     27 M    0.41    0.60    0.02    0.04      672      456        1     62
  26    0     0.08   0.19   0.40    0.88     108 M    120 M    0.10    0.14    0.14    0.16      560     2045     4098     63
  27    1     0.10   0.72   0.14    0.60    5362 K   6505 K    0.18    0.32    0.01    0.01      112       24      100     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.41   0.30    0.89     586 M    743 M    0.21    0.31    0.03    0.04    31864     5792    29458     57
 SKT    1     0.11   0.45   0.23    0.75     494 M    600 M    0.18    0.31    0.03    0.04    32256     5628    23336     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.43   0.27    0.82    1080 M   1343 M    0.20    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.35 %

 C1 core residency: 61.35 %; C3 core residency: 2.16 %; C6 core residency: 4.13 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       37 G     37 G   |   39%    39%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  161 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.31    54.32     294.38      50.25         133.19
 SKT   1    43.81    58.79     282.43      54.67         125.53
---------------------------------------------------------------------------------------------------------------
       *    79.12    113.12     576.81     104.93         129.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21b6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2153.28 --||-- Mem Ch  0: Reads (MB/s):  2209.26 --|
|--            Writes(MB/s):  3032.68 --||--            Writes(MB/s):  2841.40 --|
|-- Mem Ch  1: Reads (MB/s):  2145.73 --||-- Mem Ch  1: Reads (MB/s):  2204.56 --|
|--            Writes(MB/s):  3026.77 --||--            Writes(MB/s):  2836.10 --|
|-- Mem Ch  2: Reads (MB/s):  2155.87 --||-- Mem Ch  2: Reads (MB/s):  2207.96 --|
|--            Writes(MB/s):  3029.08 --||--            Writes(MB/s):  2836.37 --|
|-- Mem Ch  3: Reads (MB/s):  2147.75 --||-- Mem Ch  3: Reads (MB/s):  2231.90 --|
|--            Writes(MB/s):  3025.75 --||--            Writes(MB/s):  2837.73 --|
|-- NODE 0 Mem Read (MB/s) :  8602.62 --||-- NODE 1 Mem Read (MB/s) :  8853.68 --|
|-- NODE 0 Mem Write(MB/s) : 12114.28 --||-- NODE 1 Mem Write(MB/s) : 11351.59 --|
|-- NODE 0 P. Write (T/s):     149173 --||-- NODE 1 P. Write (T/s):     147098 --|
|-- NODE 0 Memory (MB/s):    20716.90 --||-- NODE 1 Memory (MB/s):    20205.28 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17456.30                --|
            |--                System Write Throughput(MB/s):      23465.88                --|
            |--               System Memory Throughput(MB/s):      40922.18                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 228c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     620 K      1043 K    30 M   237 M    196 M     0     668 K
 1     583 K      1021 K    26 M   228 M    192 M     0     601 K
-----------------------------------------------------------------------
 *    1204 K      2065 K    56 M   466 M    388 M     0    1270 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.25        Core1: 44.27        
Core2: 37.91        Core3: 38.05        
Core4: 19.79        Core5: 30.51        
Core6: 37.00        Core7: 40.61        
Core8: 21.57        Core9: 34.47        
Core10: 23.99        Core11: 35.59        
Core12: 21.82        Core13: 40.05        
Core14: 34.38        Core15: 16.49        
Core16: 22.12        Core17: 25.76        
Core18: 35.33        Core19: 26.92        
Core20: 20.88        Core21: 24.34        
Core22: 45.12        Core23: 30.47        
Core24: 20.56        Core25: 20.26        
Core26: 35.12        Core27: 23.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.28
Socket1: 29.27
DDR read Latency(ns)
Socket0: 1319.30
Socket1: 1267.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.72        Core1: 43.93        
Core2: 37.96        Core3: 35.74        
Core4: 19.99        Core5: 30.67        
Core6: 46.60        Core7: 41.11        
Core8: 31.02        Core9: 35.20        
Core10: 24.48        Core11: 35.66        
Core12: 22.97        Core13: 43.55        
Core14: 34.61        Core15: 15.52        
Core16: 23.06        Core17: 24.85        
Core18: 35.60        Core19: 28.62        
Core20: 22.11        Core21: 22.71        
Core22: 45.11        Core23: 29.91        
Core24: 23.79        Core25: 19.03        
Core26: 37.65        Core27: 23.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 28.78
DDR read Latency(ns)
Socket0: 1198.82
Socket1: 1300.35
irq_total: 294096.897315568
cpu_total: 25.18
cpu_0: 28.52
cpu_1: 37.63
cpu_2: 18.75
cpu_3: 9.51
cpu_4: 35.64
cpu_5: 39.69
cpu_6: 0.20
cpu_7: 45.41
cpu_8: 41.09
cpu_9: 0.40
cpu_10: 7.85
cpu_11: 34.57
cpu_12: 48.94
cpu_13: 0.13
cpu_14: 39.16
cpu_15: 36.17
cpu_16: 11.24
cpu_17: 14.36
cpu_18: 40.16
cpu_19: 34.97
cpu_20: 2.73
cpu_21: 43.35
cpu_22: 32.38
cpu_23: 4.32
cpu_24: 8.58
cpu_25: 37.30
cpu_26: 38.76
cpu_27: 13.16
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 96445
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 105242
Total_tx_packets_phy: 201687
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6751110
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7366889
Total_tx_bytes_phy: 14117999
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6364459
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6945004
Total_tx_bytes: 13309463
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1349594
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382677
Total_rx_packets: 2732271
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12096211506
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12394504820
Total_rx_bytes: 24490716326
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12170316867
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12469006812
Total_rx_bytes_phy: 24639323679
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1349585
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382685
Total_rx_packets_phy: 2732270
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 96431
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 105227
Total_tx_packets: 201658


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.76        Core1: 44.36        
Core2: 38.79        Core3: 35.14        
Core4: 19.85        Core5: 30.91        
Core6: 25.49        Core7: 40.47        
Core8: 19.45        Core9: 32.55        
Core10: 23.54        Core11: 36.17        
Core12: 21.09        Core13: 39.62        
Core14: 34.58        Core15: 15.16        
Core16: 21.25        Core17: 26.57        
Core18: 35.96        Core19: 27.81        
Core20: 22.31        Core21: 23.61        
Core22: 45.08        Core23: 29.47        
Core24: 20.29        Core25: 22.24        
Core26: 38.14        Core27: 23.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.95
Socket1: 29.47
DDR read Latency(ns)
Socket0: 1372.76
Socket1: 1271.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 45.19        
Core2: 37.50        Core3: 35.61        
Core4: 19.85        Core5: 31.34        
Core6: 41.38        Core7: 39.43        
Core8: 29.71        Core9: 35.18        
Core10: 24.07        Core11: 36.61        
Core12: 22.48        Core13: 38.43        
Core14: 34.92        Core15: 14.17        
Core16: 22.01        Core17: 26.40        
Core18: 36.05        Core19: 27.98        
Core20: 22.77        Core21: 22.62        
Core22: 44.63        Core23: 29.44        
Core24: 24.03        Core25: 22.67        
Core26: 37.10        Core27: 22.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 29.40
DDR read Latency(ns)
Socket0: 1214.37
Socket1: 1286.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.76        Core1: 45.00        
Core2: 38.95        Core3: 36.08        
Core4: 20.31        Core5: 30.75        
Core6: 36.78        Core7: 42.00        
Core8: 31.76        Core9: 35.63        
Core10: 25.16        Core11: 35.83        
Core12: 23.77        Core13: 39.02        
Core14: 34.86        Core15: 14.21        
Core16: 22.99        Core17: 26.61        
Core18: 36.90        Core19: 27.58        
Core20: 22.55        Core21: 25.20        
Core22: 44.63        Core23: 28.23        
Core24: 24.30        Core25: 23.10        
Core26: 37.53        Core27: 23.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 29.79
DDR read Latency(ns)
Socket0: 1182.03
Socket1: 1251.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.92        Core1: 43.87        
Core2: 38.64        Core3: 35.84        
Core4: 20.19        Core5: 30.73        
Core6: 39.64        Core7: 41.88        
Core8: 25.90        Core9: 36.70        
Core10: 24.96        Core11: 35.97        
Core12: 23.21        Core13: 42.24        
Core14: 34.68        Core15: 16.27        
Core16: 22.50        Core17: 26.31        
Core18: 35.89        Core19: 28.30        
Core20: 22.43        Core21: 21.62        
Core22: 45.25        Core23: 29.84        
Core24: 21.62        Core25: 21.66        
Core26: 39.22        Core27: 23.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.03
Socket1: 29.09
DDR read Latency(ns)
Socket0: 1244.80
Socket1: 1267.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9260
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414795690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414802146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207475784; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207475784; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207478955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207478955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207481834; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207481834; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207485105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207485105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006248979; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5702108; Consumed Joules: 348.03; Watts: 57.96; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4198285; Consumed DRAM Joules: 64.23; DRAM Watts: 10.70
S1P0; QPIClocks: 14414702134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414704302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207421191; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207421191; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207418382; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207418382; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207415712; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207415712; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207412967; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207412967; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006176691; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5523779; Consumed Joules: 337.14; Watts: 56.14; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4342688; Consumed DRAM Joules: 66.44; DRAM Watts: 11.06
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24fd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.34   0.20    0.61      14 M     25 M    0.43    0.61    0.02    0.04      280      456        2     65
   1    1     0.06   0.20   0.33    0.79      92 M    102 M    0.09    0.14    0.14    0.16     3248      227     4426     62
   2    0     0.15   1.13   0.13    0.60    7707 K     10 M    0.27    0.19    0.01    0.01      168       31        2     63
   3    1     0.07   0.85   0.08    0.60    3896 K   4558 K    0.15    0.27    0.01    0.01      336       92       13     62
   4    0     0.07   0.34   0.20    0.61      19 M     30 M    0.37    0.55    0.03    0.05      728      670       21     64
   5    1     0.16   0.38   0.42    0.89      93 M    101 M    0.08    0.27    0.06    0.06     4256       16    10355     61
   6    0     0.00   0.26   0.00    0.60      67 K    122 K    0.44    0.08    0.02    0.03       56        4        0     63
   7    1     0.13   0.28   0.47    0.96      92 M    105 M    0.12    0.16    0.07    0.08     2968       22     4598     61
   8    0     0.13   0.26   0.51    1.01     117 M    135 M    0.13    0.17    0.09    0.10     3640     7319      165     63
   9    1     0.00   0.25   0.00    0.60     139 K    239 K    0.42    0.08    0.02    0.03       56        2        5     61
  10    0     0.06   0.88   0.07    0.60    1051 K   4487 K    0.77    0.18    0.00    0.01      280       12        1     62
  11    1     0.08   0.28   0.28    0.73      92 M    100 M    0.08    0.18    0.11    0.13     4144       24    11322     60
  12    0     0.15   0.24   0.64    1.20      91 M    112 M    0.19    0.29    0.06    0.07    10416     3764        1     62
  13    1     0.00   0.27   0.00    0.60      60 K     79 K    0.24    0.06    0.03    0.04       56        4        5     61
  14    0     0.14   0.36   0.39    0.85      76 M     85 M    0.10    0.22    0.05    0.06     3024      199     8339     63
  15    1     0.23   0.72   0.31    0.77      13 M     28 M    0.51    0.56    0.01    0.01      280      294        2     60
  16    0     0.09   0.88   0.10    0.60    1274 K   4409 K    0.71    0.50    0.00    0.01      112       53        0     63
  17    1     0.12   0.92   0.13    0.60    3972 K   6601 K    0.40    0.46    0.00    0.01        0       15       82     61
  18    0     0.09   0.25   0.36    0.83     103 M    114 M    0.10    0.18    0.11    0.13     4816       22    13980     63
  19    1     0.05   0.19   0.28    0.73      71 M     84 M    0.15    0.27    0.13    0.16     2856     1911       12     61
  20    0     0.03   0.68   0.05    0.60     757 K   1532 K    0.51    0.10    0.00    0.00        0       12        0     64
  21    1     0.07   0.17   0.40    0.88      96 M    109 M    0.12    0.32    0.14    0.16    11648     3160       17     61
  22    0     0.04   0.19   0.23    0.65      77 M     84 M    0.08    0.13    0.18    0.19      336       64     3027     65
  23    1     0.04   0.64   0.06    0.60    1217 K   1942 K    0.37    0.10    0.00    0.01      168       80        1     62
  24    0     0.06   0.98   0.06    0.60    1346 K   2930 K    0.54    0.26    0.00    0.00      392       23      138     64
  25    1     0.16   0.46   0.35    0.83      35 M     51 M    0.32    0.45    0.02    0.03      952     1550        1     61
  26    0     0.05   0.16   0.33    0.80     112 M    122 M    0.08    0.15    0.22    0.24     7672        6     7700     63
  27    1     0.10   0.76   0.13    0.60    2263 K   5243 K    0.57    0.48    0.00    0.01      336       22        4     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.35   0.23    0.81     624 M    734 M    0.15    0.25    0.05    0.06    31920    12635    33375     57
 SKT    1     0.09   0.39   0.23    0.79     599 M    702 M    0.15    0.28    0.05    0.06    31304     7419    30843     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.37   0.23    0.80    1224 M   1437 M    0.15    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   65 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.04 %

 C1 core residency: 56.74 %; C3 core residency: 3.18 %; C6 core residency: 11.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.37 => corresponds to 9.23 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       40 G     40 G   |   41%    41%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  160 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.24    60.72     288.39      53.45         124.93
 SKT   1    43.41    57.04     281.38      55.05         127.14
---------------------------------------------------------------------------------------------------------------
       *    89.66    117.75     569.77     108.51         126.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25e1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2587.33 --||-- Mem Ch  0: Reads (MB/s):  1932.05 --|
|--            Writes(MB/s):  3099.12 --||--            Writes(MB/s):  2810.45 --|
|-- Mem Ch  1: Reads (MB/s):  2582.24 --||-- Mem Ch  1: Reads (MB/s):  1903.92 --|
|--            Writes(MB/s):  3095.18 --||--            Writes(MB/s):  2801.01 --|
|-- Mem Ch  2: Reads (MB/s):  2590.90 --||-- Mem Ch  2: Reads (MB/s):  1912.19 --|
|--            Writes(MB/s):  3096.99 --||--            Writes(MB/s):  2804.37 --|
|-- Mem Ch  3: Reads (MB/s):  2592.13 --||-- Mem Ch  3: Reads (MB/s):  1935.20 --|
|--            Writes(MB/s):  3095.42 --||--            Writes(MB/s):  2805.31 --|
|-- NODE 0 Mem Read (MB/s) : 10352.61 --||-- NODE 1 Mem Read (MB/s) :  7683.36 --|
|-- NODE 0 Mem Write(MB/s) : 12386.73 --||-- NODE 1 Mem Write(MB/s) : 11221.13 --|
|-- NODE 0 P. Write (T/s):     152690 --||-- NODE 1 P. Write (T/s):     144107 --|
|-- NODE 0 Memory (MB/s):    22739.34 --||-- NODE 1 Memory (MB/s):    18904.49 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18035.97                --|
            |--                System Write Throughput(MB/s):      23607.86                --|
            |--               System Memory Throughput(MB/s):      41643.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26b7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     329 K      1155 K    26 M   242 M    195 M     0     360 K
 1     526 K      1032 K    27 M   212 M    193 M   372     759 K
-----------------------------------------------------------------------
 *     856 K      2188 K    54 M   455 M    389 M   372    1119 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 37.37        
Core2: 35.18        Core3: 36.62        
Core4: 19.72        Core5: 33.54        
Core6: 21.38        Core7: 35.93        
Core8: 24.34        Core9: 25.72        
Core10: 25.00        Core11: 36.56        
Core12: 12.12        Core13: 21.94        
Core14: 43.96        Core15: 24.51        
Core16: 24.92        Core17: 38.84        
Core18: 34.49        Core19: 20.44        
Core20: 17.81        Core21: 17.49        
Core22: 37.12        Core23: 30.13        
Core24: 24.71        Core25: 19.14        
Core26: 42.44        Core27: 29.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 26.24
DDR read Latency(ns)
Socket0: 1386.19
Socket1: 1430.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.94        Core1: 39.29        
Core2: 36.90        Core3: 37.09        
Core4: 17.91        Core5: 35.64        
Core6: 28.85        Core7: 37.92        
Core8: 26.26        Core9: 25.84        
Core10: 26.52        Core11: 38.29        
Core12: 31.97        Core13: 22.29        
Core14: 44.28        Core15: 23.70        
Core16: 24.09        Core17: 35.00        
Core18: 35.00        Core19: 23.03        
Core20: 25.99        Core21: 18.36        
Core22: 36.90        Core23: 31.12        
Core24: 25.62        Core25: 19.19        
Core26: 43.11        Core27: 31.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.82
Socket1: 28.36
DDR read Latency(ns)
Socket0: 1063.01
Socket1: 1421.56
irq_total: 284087.786333786
cpu_total: 24.35
cpu_0: 47.27
cpu_1: 50.47
cpu_2: 7.45
cpu_3: 11.37
cpu_4: 46.21
cpu_5: 34.64
cpu_6: 7.91
cpu_7: 29.99
cpu_8: 33.31
cpu_9: 1.73
cpu_10: 1.20
cpu_11: 28.59
cpu_12: 45.35
cpu_13: 9.57
cpu_14: 35.44
cpu_15: 30.78
cpu_16: 14.76
cpu_17: 0.27
cpu_18: 36.70
cpu_19: 31.38
cpu_20: 1.40
cpu_21: 43.62
cpu_22: 37.37
cpu_23: 4.85
cpu_24: 2.26
cpu_25: 29.85
cpu_26: 44.61
cpu_27: 13.43
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1357039
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382668
Total_rx_packets_phy: 2739707
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12237475930
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12468777204
Total_rx_bytes_phy: 24706253134
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7745019
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5381596
Total_tx_bytes_phy: 13126615
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1357022
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382671
Total_rx_packets: 2739693
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12165001397
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12386539463
Total_rx_bytes: 24551540860
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 110645
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 76882
Total_tx_packets_phy: 187527
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 110616
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 76854
Total_tx_packets: 187470
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7300693
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5072400
Total_tx_bytes: 12373093


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.41        Core1: 40.65        
Core2: 38.77        Core3: 36.95        
Core4: 24.89        Core5: 35.67        
Core6: 29.70        Core7: 37.86        
Core8: 32.59        Core9: 24.71        
Core10: 30.34        Core11: 38.55        
Core12: 32.71        Core13: 22.25        
Core14: 43.81        Core15: 24.86        
Core16: 26.23        Core17: 31.39        
Core18: 34.78        Core19: 23.67        
Core20: 25.03        Core21: 17.65        
Core22: 37.54        Core23: 31.39        
Core24: 25.27        Core25: 19.40        
Core26: 41.81        Core27: 31.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.70
Socket1: 28.68
DDR read Latency(ns)
Socket0: 979.28
Socket1: 1357.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.85        Core1: 41.75        
Core2: 44.26        Core3: 37.38        
Core4: 28.91        Core5: 33.23        
Core6: 31.67        Core7: 36.21        
Core8: 34.74        Core9: 25.17        
Core10: 34.11        Core11: 36.56        
Core12: 34.48        Core13: 22.43        
Core14: 44.43        Core15: 25.12        
Core16: 30.59        Core17: 40.84        
Core18: 34.85        Core19: 26.25        
Core20: 27.08        Core21: 19.05        
Core22: 37.76        Core23: 30.19        
Core24: 24.45        Core25: 19.57        
Core26: 42.27        Core27: 32.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.61
Socket1: 28.56
DDR read Latency(ns)
Socket0: 940.87
Socket1: 1331.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.36        Core1: 41.37        
Core2: 42.54        Core3: 36.99        
Core4: 28.09        Core5: 33.02        
Core6: 30.59        Core7: 36.14        
Core8: 33.73        Core9: 24.70        
Core10: 33.50        Core11: 36.39        
Core12: 33.49        Core13: 22.61        
Core14: 43.33        Core15: 18.97        
Core16: 28.62        Core17: 32.54        
Core18: 34.55        Core19: 24.69        
Core20: 25.32        Core21: 20.16        
Core22: 37.31        Core23: 27.83        
Core24: 24.29        Core25: 19.31        
Core26: 41.12        Core27: 31.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.05
Socket1: 27.74
DDR read Latency(ns)
Socket0: 953.98
Socket1: 1367.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.24        Core1: 41.76        
Core2: 43.91        Core3: 36.94        
Core4: 28.58        Core5: 33.60        
Core6: 31.89        Core7: 36.98        
Core8: 34.90        Core9: 24.98        
Core10: 34.91        Core11: 36.50        
Core12: 34.44        Core13: 23.35        
Core14: 44.11        Core15: 12.63        
Core16: 30.23        Core17: 32.58        
Core18: 34.97        Core19: 24.09        
Core20: 26.81        Core21: 24.46        
Core22: 37.24        Core23: 23.98        
Core24: 24.74        Core25: 19.43        
Core26: 42.41        Core27: 31.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.60
Socket1: 27.41
DDR read Latency(ns)
Socket0: 939.96
Socket1: 1365.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10327
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414077766; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414081594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207140499; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207140499; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207141462; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207141462; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207142359; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207142359; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207143479; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207143479; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005931757; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5838127; Consumed Joules: 356.33; Watts: 59.34; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4269180; Consumed DRAM Joules: 65.32; DRAM Watts: 10.88
S1P0; QPIClocks: 14414097198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414099878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207120005; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207120005; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207116467; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207116467; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207113264; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207113264; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207110031; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207110031; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005928902; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5433392; Consumed Joules: 331.63; Watts: 55.23; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4304151; Consumed DRAM Joules: 65.85; DRAM Watts: 10.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2928
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.20   0.47    0.96     134 M    149 M    0.11    0.16    0.14    0.16     8680     7936        3     63
   1    1     0.53   0.62   0.85    1.20     100 M    118 M    0.16    0.21    0.02    0.02     8848      346    11699     61
   2    0     0.09   0.74   0.12    0.60    5181 K   5951 K    0.13    0.34    0.01    0.01      168      113        3     62
   3    1     0.07   0.79   0.09    0.60    4369 K   6147 K    0.29    0.22    0.01    0.01      336       74       30     62
   4    0     0.16   0.30   0.54    1.05      63 M     87 M    0.27    0.40    0.04    0.05     4536     2814      116     63
   5    1     0.13   0.43   0.30    0.75      63 M     73 M    0.14    0.24    0.05    0.06     4984       32     6924     61
   6    0     0.05   0.77   0.06    0.60    1332 K   3584 K    0.63    0.11    0.00    0.01      112        6        0     63
   7    1     0.11   0.37   0.29    0.74      65 M     72 M    0.09    0.22    0.06    0.07     6048      670     7467     60
   8    0     0.09   0.33   0.26    0.70      33 M     46 M    0.27    0.42    0.04    0.05     1176     1436      224     63
   9    1     0.03   0.68   0.04    0.60    1128 K   1753 K    0.36    0.14    0.00    0.01      112        7        2     61
  10    0     0.02   0.58   0.03    0.60     551 K   1271 K    0.57    0.07    0.00    0.01        0        8        0     62
  11    1     0.07   0.34   0.19    0.61      66 M     71 M    0.08    0.20    0.10    0.11     5824      131     7351     60
  12    0     0.09   0.19   0.47    0.95     132 M    147 M    0.10    0.16    0.14    0.16     6160     8036       20     63
  13    1     0.08   0.80   0.11    0.60     981 K   4895 K    0.80    0.40    0.00    0.01      168       80       16     60
  14    0     0.12   0.16   0.77    1.20     163 M    184 M    0.11    0.13    0.13    0.15      168      105      429     62
  15    1     0.09   0.50   0.18    0.63    6831 K     14 M    0.54    0.73    0.01    0.02     1064      115        2     60
  16    0     0.12   0.99   0.12    0.60    3895 K   6311 K    0.38    0.44    0.00    0.01       56       60        0     62
  17    1     0.00   0.30   0.00    0.60      93 K    181 K    0.48    0.10    0.01    0.03        0        1        2     62
  18    0     0.12   0.21   0.58    1.12     132 M    149 M    0.11    0.15    0.11    0.12     6888      103    16149     63
  19    1     0.05   0.27   0.18    0.60      26 M     36 M    0.26    0.47    0.05    0.07     2744      800        4     61
  20    0     0.01   0.28   0.02    0.60     216 K   1003 K    0.78    0.08    0.00    0.02        0       11        2     63
  21    1     0.10   0.44   0.22    0.65      26 M     37 M    0.29    0.48    0.03    0.04     1176      697        3     62
  22    0     0.07   0.34   0.20    0.63      67 M     72 M    0.06    0.21    0.10    0.11     2688       42     7593     64
  23    1     0.07   0.61   0.12    0.61    3225 K   4153 K    0.22    0.12    0.00    0.01      112       56       82     63
  24    0     0.02   0.66   0.04    0.60     661 K   1277 K    0.48    0.09    0.00    0.01       56       22        1     64
  25    1     0.10   0.51   0.21    0.63      16 M     27 M    0.41    0.52    0.02    0.03      672      430        1     62
  26    0     0.12   0.15   0.76    1.20     163 M    183 M    0.11    0.13    0.14    0.16      280       11     1053     63
  27    1     0.08   0.71   0.12    0.60    4320 K   5288 K    0.18    0.35    0.01    0.01      224       22       11     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.26   0.32    0.96     903 M   1040 M    0.13    0.20    0.08    0.09    30968    20703    25593     56
 SKT    1     0.11   0.52   0.21    0.75     386 M    475 M    0.19    0.34    0.03    0.03    32312     3461    33594     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.36   0.26    0.86    1289 M   1516 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.33 %

 C1 core residency: 61.01 %; C3 core residency: 2.78 %; C6 core residency: 5.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   40%    39%   
 SKT    1       48 G     49 G   |   50%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  175 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    49.09    61.57     308.81      54.65         129.33
 SKT   1    48.09    62.34     281.21      56.11         125.12
---------------------------------------------------------------------------------------------------------------
       *    97.18    123.91     590.02     110.75         128.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a12
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1890.20 --||-- Mem Ch  0: Reads (MB/s):  2197.89 --|
|--            Writes(MB/s):  2583.85 --||--            Writes(MB/s):  2719.32 --|
|-- Mem Ch  1: Reads (MB/s):  1890.86 --||-- Mem Ch  1: Reads (MB/s):  2164.96 --|
|--            Writes(MB/s):  2578.77 --||--            Writes(MB/s):  2710.45 --|
|-- Mem Ch  2: Reads (MB/s):  1896.80 --||-- Mem Ch  2: Reads (MB/s):  2173.33 --|
|--            Writes(MB/s):  2581.77 --||--            Writes(MB/s):  2708.60 --|
|-- Mem Ch  3: Reads (MB/s):  1887.26 --||-- Mem Ch  3: Reads (MB/s):  2224.37 --|
|--            Writes(MB/s):  2577.62 --||--            Writes(MB/s):  2714.62 --|
|-- NODE 0 Mem Read (MB/s) :  7565.11 --||-- NODE 1 Mem Read (MB/s) :  8760.55 --|
|-- NODE 0 Mem Write(MB/s) : 10322.00 --||-- NODE 1 Mem Write(MB/s) : 10852.99 --|
|-- NODE 0 P. Write (T/s):     140202 --||-- NODE 1 P. Write (T/s):     153508 --|
|-- NODE 0 Memory (MB/s):    17887.11 --||-- NODE 1 Memory (MB/s):    19613.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16325.66                --|
            |--                System Write Throughput(MB/s):      21175.00                --|
            |--               System Memory Throughput(MB/s):      37500.65                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ae8
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     555 K      1161 K    33 M   259 M    196 M     0     806 K
 1    1021 K       461 K    25 M   223 M    194 M     0     722 K
-----------------------------------------------------------------------
 *    1577 K      1623 K    58 M   483 M    391 M     0    1529 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.53        Core1: 38.11        
Core2: 23.76        Core3: 31.73        
Core4: 17.94        Core5: 33.02        
Core6: 36.43        Core7: 34.45        
Core8: 18.57        Core9: 39.50        
Core10: 21.89        Core11: 35.70        
Core12: 18.70        Core13: 44.73        
Core14: 42.57        Core15: 21.40        
Core16: 21.86        Core17: 36.83        
Core18: 36.73        Core19: 28.42        
Core20: 37.01        Core21: 15.48        
Core22: 43.67        Core23: 23.25        
Core24: 37.73        Core25: 20.70        
Core26: 38.04        Core27: 28.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 28.72
DDR read Latency(ns)
Socket0: 1375.98
Socket1: 1133.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.08        Core1: 38.09        
Core2: 23.29        Core3: 32.52        
Core4: 15.79        Core5: 34.03        
Core6: 35.97        Core7: 34.08        
Core8: 18.46        Core9: 40.99        
Core10: 21.79        Core11: 35.42        
Core12: 18.50        Core13: 42.27        
Core14: 43.23        Core15: 21.85        
Core16: 21.98        Core17: 36.66        
Core18: 37.62        Core19: 28.40        
Core20: 36.80        Core21: 16.45        
Core22: 44.41        Core23: 23.89        
Core24: 36.56        Core25: 20.44        
Core26: 38.08        Core27: 28.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.49
Socket1: 28.92
DDR read Latency(ns)
Socket0: 1403.91
Socket1: 1129.85
irq_total: 325156.884981725
cpu_total: 26.26
cpu_0: 37.37
cpu_1: 59.97
cpu_2: 7.78
cpu_3: 6.52
cpu_4: 27.66
cpu_5: 29.12
cpu_6: 0.27
cpu_7: 44.55
cpu_8: 45.01
cpu_9: 0.20
cpu_10: 10.64
cpu_11: 24.80
cpu_12: 24.27
cpu_13: 0.13
cpu_14: 42.95
cpu_15: 33.31
cpu_16: 9.18
cpu_17: 8.78
cpu_18: 41.29
cpu_19: 35.51
cpu_20: 9.64
cpu_21: 49.53
cpu_22: 41.49
cpu_23: 16.09
cpu_24: 7.78
cpu_25: 56.32
cpu_26: 58.38
cpu_27: 6.85
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 147067
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 111846
Total_tx_packets_phy: 258913
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1366382
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1383024
Total_rx_packets_phy: 2749406
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9706158
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7381708
Total_tx_bytes: 17087866
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 147063
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 111844
Total_tx_packets: 258907
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12288688793
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12385537749
Total_rx_bytes: 24674226542
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10294717
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7829224
Total_tx_bytes_phy: 18123941
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12321966165
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12468609597
Total_rx_bytes_phy: 24790575762
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1366379
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1383042
Total_rx_packets: 2749421


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 38.12        
Core2: 23.43        Core3: 32.35        
Core4: 16.22        Core5: 33.76        
Core6: 26.25        Core7: 34.82        
Core8: 18.56        Core9: 42.64        
Core10: 21.90        Core11: 34.20        
Core12: 18.35        Core13: 43.97        
Core14: 43.07        Core15: 21.62        
Core16: 22.23        Core17: 36.65        
Core18: 37.16        Core19: 28.52        
Core20: 36.44        Core21: 16.81        
Core22: 44.29        Core23: 24.29        
Core24: 37.51        Core25: 21.14        
Core26: 38.08        Core27: 28.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 29.06
DDR read Latency(ns)
Socket0: 1392.80
Socket1: 1123.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.00        Core1: 38.02        
Core2: 23.76        Core3: 31.32        
Core4: 15.42        Core5: 33.01        
Core6: 35.77        Core7: 34.28        
Core8: 17.95        Core9: 45.32        
Core10: 21.84        Core11: 33.74        
Core12: 18.34        Core13: 45.85        
Core14: 42.48        Core15: 21.20        
Core16: 21.87        Core17: 36.49        
Core18: 35.55        Core19: 27.40        
Core20: 36.99        Core21: 15.59        
Core22: 43.66        Core23: 23.44        
Core24: 37.74        Core25: 20.83        
Core26: 37.77        Core27: 28.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 28.47
DDR read Latency(ns)
Socket0: 1413.17
Socket1: 1138.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.60        Core1: 37.84        
Core2: 23.87        Core3: 31.88        
Core4: 15.64        Core5: 33.23        
Core6: 36.75        Core7: 34.83        
Core8: 19.08        Core9: 46.25        
Core10: 21.72        Core11: 36.31        
Core12: 20.86        Core13: 44.49        
Core14: 42.18        Core15: 21.23        
Core16: 20.86        Core17: 36.48        
Core18: 36.00        Core19: 28.68        
Core20: 36.19        Core21: 16.03        
Core22: 43.35        Core23: 23.53        
Core24: 38.50        Core25: 20.75        
Core26: 37.80        Core27: 28.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 28.87
DDR read Latency(ns)
Socket0: 1365.70
Socket1: 1136.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.79        Core1: 35.74        
Core2: 24.99        Core3: 32.10        
Core4: 16.40        Core5: 33.38        
Core6: 36.56        Core7: 35.69        
Core8: 18.44        Core9: 48.70        
Core10: 22.21        Core11: 36.02        
Core12: 15.96        Core13: 43.87        
Core14: 42.93        Core15: 20.99        
Core16: 21.61        Core17: 36.39        
Core18: 36.82        Core19: 28.23        
Core20: 33.99        Core21: 16.26        
Core22: 44.03        Core23: 23.73        
Core24: 38.45        Core25: 20.47        
Core26: 37.99        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 28.46
DDR read Latency(ns)
Socket0: 1358.69
Socket1: 1133.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11399
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412443330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412449434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206297180; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206297180; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206298302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206298302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206295729; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206295729; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206296411; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206296411; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005188045; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5730273; Consumed Joules: 349.75; Watts: 58.24; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4069166; Consumed DRAM Joules: 62.26; DRAM Watts: 10.37
S1P0; QPIClocks: 14412166334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412169634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206232412; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206232412; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206139803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206139803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206139856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206139856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206140076; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206140076; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005124665; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5679740; Consumed Joules: 346.66; Watts: 57.73; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4292969; Consumed DRAM Joules: 65.68; DRAM Watts: 10.94
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d58
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.35   0.34    0.81      35 M     54 M    0.35    0.46    0.03    0.05     1904     1794        6     64
   1    1     0.10   0.13   0.74    1.20     167 M    188 M    0.11    0.14    0.17    0.19    12600      399    17411     60
   2    0     0.06   0.84   0.08    0.60    1391 K   4040 K    0.66    0.49    0.00    0.01      336       81        4     63
   3    1     0.05   0.62   0.08    0.60    2532 K   3444 K    0.26    0.18    0.00    0.01      224       90       20     61
   4    0     0.11   0.49   0.22    0.64      11 M     21 M    0.48    0.59    0.01    0.02      840      377       12     64
   5    1     0.10   0.41   0.25    0.69      61 M     67 M    0.08    0.25    0.06    0.07     4088       12     6899     61
   6    0     0.00   0.31   0.00    0.60     146 K    239 K    0.39    0.07    0.02    0.03       56        6        1     64
   7    1     0.12   0.23   0.50    1.00     115 M    128 M    0.10    0.18    0.10    0.11     9184       51    13475     60
   8    0     0.11   0.23   0.48    0.98      67 M     86 M    0.22    0.40    0.06    0.08    15344     1414      178     63
   9    1     0.00   0.32   0.00    0.60     125 K    162 K    0.23    0.06    0.03    0.05       56        1        7     61
  10    0     0.08   0.94   0.08    0.60     981 K   3761 K    0.74    0.48    0.00    0.00        0       10        0     62
  11    1     0.06   0.35   0.17    0.60      62 M     66 M    0.06    0.21    0.11    0.11     3864        2     6948     60
  12    0     0.10   0.48   0.20    0.62    7156 K     16 M    0.58    0.66    0.01    0.02      784      265        8     63
  13    1     0.00   0.28   0.00    0.60      58 K     75 K    0.23    0.07    0.03    0.04      224        3        5     60
  14    0     0.09   0.21   0.43    0.91     109 M    122 M    0.10    0.14    0.12    0.14      280        8     4374     63
  15    1     0.10   0.36   0.27    0.72      41 M     61 M    0.32    0.38    0.04    0.06      616       65        0     60
  16    0     0.08   1.00   0.08    0.60    1124 K   3529 K    0.68    0.31    0.00    0.00       56       21        2     63
  17    1     0.06   0.80   0.07    0.60    3464 K   3976 K    0.13    0.31    0.01    0.01        0        6        4     60
  18    0     0.15   0.38   0.39    0.86      78 M     88 M    0.12    0.22    0.05    0.06     6216      150     9660     63
  19    1     0.06   0.32   0.19    0.62      45 M     56 M    0.19    0.31    0.07    0.09      784      367       14     60
  20    0     0.07   0.87   0.09    0.60    4910 K   6603 K    0.26    0.17    0.01    0.01      168      165        0     63
  21    1     0.37   0.67   0.54    1.06      27 M     49 M    0.43    0.46    0.01    0.01      840      710        1     60
  22    0     0.07   0.19   0.38    0.86     108 M    120 M    0.09    0.14    0.15    0.17     1960       12     4465     64
  23    1     0.13   0.77   0.17    0.60    2973 K   6318 K    0.53    0.44    0.00    0.00      224       59        3     61
  24    0     0.05   0.74   0.07    0.60    3562 K   4139 K    0.14    0.34    0.01    0.01      504       46      183     64
  25    1     0.49   0.80   0.62    1.19      40 M     62 M    0.36    0.35    0.01    0.01      168      165        4     60
  26    0     0.13   0.16   0.82    1.17     187 M    210 M    0.11    0.14    0.14    0.16     3416       42     8158     64
  27    1     0.04   0.63   0.07    0.60    1405 K   2170 K    0.35    0.13    0.00    0.00       56       42        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.33   0.26    0.85     617 M    743 M    0.17    0.27    0.05    0.06    31864     4391    27051     56
 SKT    1     0.12   0.45   0.26    0.89     572 M    696 M    0.18    0.26    0.03    0.04    32928     1972    44795     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.39   0.26    0.87    1190 M   1440 M    0.17    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.27 %

 C1 core residency: 58.23 %; C3 core residency: 0.94 %; C6 core residency: 10.57 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       47 G     47 G   |   49%    49%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  187 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.86    55.40     291.62      51.82         133.63
 SKT   1    47.44    57.40     290.44      54.68         128.11
---------------------------------------------------------------------------------------------------------------
       *    88.29    112.80     582.06     106.49         130.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e3c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2529.53 --||-- Mem Ch  0: Reads (MB/s):  2240.58 --|
|--            Writes(MB/s):  3002.13 --||--            Writes(MB/s):  2974.11 --|
|-- Mem Ch  1: Reads (MB/s):  2515.68 --||-- Mem Ch  1: Reads (MB/s):  2217.43 --|
|--            Writes(MB/s):  2994.92 --||--            Writes(MB/s):  2967.94 --|
|-- Mem Ch  2: Reads (MB/s):  2527.12 --||-- Mem Ch  2: Reads (MB/s):  2236.19 --|
|--            Writes(MB/s):  2997.06 --||--            Writes(MB/s):  2975.15 --|
|-- Mem Ch  3: Reads (MB/s):  2525.66 --||-- Mem Ch  3: Reads (MB/s):  2255.43 --|
|--            Writes(MB/s):  2992.36 --||--            Writes(MB/s):  2970.70 --|
|-- NODE 0 Mem Read (MB/s) : 10098.00 --||-- NODE 1 Mem Read (MB/s) :  8949.63 --|
|-- NODE 0 Mem Write(MB/s) : 11986.47 --||-- NODE 1 Mem Write(MB/s) : 11887.90 --|
|-- NODE 0 P. Write (T/s):     153867 --||-- NODE 1 P. Write (T/s):     152534 --|
|-- NODE 0 Memory (MB/s):    22084.46 --||-- NODE 1 Memory (MB/s):    20837.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19047.63                --|
            |--                System Write Throughput(MB/s):      23874.37                --|
            |--               System Memory Throughput(MB/s):      42922.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f11
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1027 K       584 K    35 M   232 M    197 M     0     776 K
 1     813 K       714 K    29 M   263 M    194 M     0     720 K
-----------------------------------------------------------------------
 *    1840 K      1299 K    64 M   495 M    392 M     0    1497 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 33.08        
Core2: 38.40        Core3: 32.64        
Core4: 17.44        Core5: 40.77        
Core6: 36.86        Core7: 37.42        
Core8: 14.70        Core9: 33.05        
Core10: 41.62        Core11: 39.35        
Core12: 22.54        Core13: 21.54        
Core14: 42.97        Core15: 30.25        
Core16: 18.80        Core17: 24.24        
Core18: 36.92        Core19: 21.92        
Core20: 20.05        Core21: 20.89        
Core22: 40.36        Core23: 29.80        
Core24: 42.45        Core25: 30.08        
Core26: 37.47        Core27: 27.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.56
Socket1: 30.83
DDR read Latency(ns)
Socket0: 1173.42
Socket1: 1160.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.00        Core1: 33.17        
Core2: 36.64        Core3: 32.43        
Core4: 17.83        Core5: 40.75        
Core6: 43.40        Core7: 37.12        
Core8: 14.86        Core9: 33.03        
Core10: 36.42        Core11: 40.09        
Core12: 22.84        Core13: 20.87        
Core14: 43.08        Core15: 30.49        
Core16: 18.83        Core17: 24.40        
Core18: 38.01        Core19: 22.40        
Core20: 19.92        Core21: 21.48        
Core22: 41.28        Core23: 30.14        
Core24: 44.55        Core25: 29.77        
Core26: 37.05        Core27: 27.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 31.01
DDR read Latency(ns)
Socket0: 1167.57
Socket1: 1154.79
irq_total: 286203.772676998
cpu_total: 26.56
cpu_0: 40.89
cpu_1: 66.29
cpu_2: 0.53
cpu_3: 5.92
cpu_4: 38.76
cpu_5: 63.10
cpu_6: 0.07
cpu_7: 34.31
cpu_8: 48.07
cpu_9: 20.88
cpu_10: 0.13
cpu_11: 32.65
cpu_12: 44.55
cpu_13: 1.53
cpu_14: 39.63
cpu_15: 31.78
cpu_16: 3.52
cpu_17: 1.33
cpu_18: 44.68
cpu_19: 48.47
cpu_20: 11.57
cpu_21: 36.70
cpu_22: 31.91
cpu_23: 25.47
cpu_24: 0.13
cpu_25: 35.44
cpu_26: 29.79
cpu_27: 5.65
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7734983
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8435076
Total_tx_bytes: 16170059
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 117199
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 127811
Total_tx_packets_phy: 245010
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12209137782
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12469775587
Total_rx_bytes_phy: 24678913369
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1353907
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382761
Total_rx_packets: 2736668
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8203946
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8946717
Total_tx_bytes_phy: 17150663
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1353880
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382765
Total_rx_packets_phy: 2736645
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 117196
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 127804
Total_tx_packets: 245000
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12155700927
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12415768974
Total_rx_bytes: 24571469901


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.23        Core1: 33.08        
Core2: 36.49        Core3: 32.02        
Core4: 17.63        Core5: 40.72        
Core6: 35.21        Core7: 37.99        
Core8: 15.11        Core9: 33.07        
Core10: 40.67        Core11: 40.14        
Core12: 22.63        Core13: 21.11        
Core14: 43.05        Core15: 31.08        
Core16: 19.52        Core17: 24.30        
Core18: 37.76        Core19: 22.40        
Core20: 19.42        Core21: 21.86        
Core22: 41.53        Core23: 30.11        
Core24: 31.26        Core25: 30.87        
Core26: 37.50        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.89
Socket1: 31.26
DDR read Latency(ns)
Socket0: 1173.16
Socket1: 1144.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.77        Core1: 33.01        
Core2: 38.49        Core3: 32.74        
Core4: 17.74        Core5: 40.74        
Core6: 40.02        Core7: 37.59        
Core8: 15.12        Core9: 33.13        
Core10: 40.19        Core11: 40.22        
Core12: 22.75        Core13: 21.19        
Core14: 42.88        Core15: 31.22        
Core16: 18.80        Core17: 24.17        
Core18: 37.64        Core19: 22.46        
Core20: 19.83        Core21: 21.54        
Core22: 41.01        Core23: 30.30        
Core24: 43.67        Core25: 30.23        
Core26: 37.78        Core27: 27.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 31.17
DDR read Latency(ns)
Socket0: 1166.37
Socket1: 1146.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.08        Core1: 33.26        
Core2: 39.86        Core3: 32.14        
Core4: 18.47        Core5: 41.03        
Core6: 40.16        Core7: 38.12        
Core8: 15.06        Core9: 33.09        
Core10: 38.17        Core11: 40.37        
Core12: 23.09        Core13: 21.00        
Core14: 42.78        Core15: 29.19        
Core16: 18.86        Core17: 24.67        
Core18: 37.67        Core19: 25.89        
Core20: 19.90        Core21: 22.67        
Core22: 40.98        Core23: 30.53        
Core24: 43.03        Core25: 29.56        
Core26: 38.37        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 32.30
DDR read Latency(ns)
Socket0: 1153.95
Socket1: 1095.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.53        Core1: 33.13        
Core2: 41.39        Core3: 31.32        
Core4: 18.71        Core5: 41.24        
Core6: 39.11        Core7: 37.85        
Core8: 15.33        Core9: 32.96        
Core10: 38.04        Core11: 40.19        
Core12: 23.34        Core13: 21.03        
Core14: 43.30        Core15: 27.22        
Core16: 19.19        Core17: 25.04        
Core18: 37.03        Core19: 28.87        
Core20: 19.88        Core21: 22.19        
Core22: 40.55        Core23: 28.89        
Core24: 40.75        Core25: 30.25        
Core26: 37.55        Core27: 29.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 32.45
DDR read Latency(ns)
Socket0: 1140.94
Socket1: 1060.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12465
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410463066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410468178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205294369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205294369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205297273; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205297273; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205298819; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205298819; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205300288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205300288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004423313; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5679489; Consumed Joules: 346.65; Watts: 57.74; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4136450; Consumed DRAM Joules: 63.29; DRAM Watts: 10.54
S1P0; QPIClocks: 14410299986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410304554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205317620; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205317620; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205222042; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205222042; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205220729; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205220729; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205219912; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205219912; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004371058; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5775356; Consumed Joules: 352.50; Watts: 58.71; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4430839; Consumed DRAM Joules: 67.79; DRAM Watts: 11.29
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3184
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.27   0.72   0.37    0.85      67 M     81 M    0.17    0.20    0.02    0.03      224       24        6     64
   1    1     0.30   0.39   0.78    1.20     130 M    154 M    0.16    0.18    0.04    0.05    11480      438    18056     60
   2    0     0.00   0.27   0.01    0.60     351 K    591 K    0.41    0.07    0.02    0.03      224        7        3     63
   3    1     0.05   0.61   0.09    0.60    2502 K   3504 K    0.29    0.19    0.00    0.01      168       89      289     60
   4    0     0.16   0.38   0.43    0.91      49 M     79 M    0.37    0.39    0.03    0.05      280       44        5     63
   5    1     0.18   0.22   0.83    1.20     146 M    167 M    0.12    0.17    0.08    0.09      448       84      337     60
   6    0     0.00   0.36   0.00    0.60      66 K    105 K    0.37    0.10    0.02    0.03      112        3        2     63
   7    1     0.10   0.32   0.30    0.76      76 M     83 M    0.09    0.21    0.08    0.08     5096       13     8744     59
   8    0     0.48   0.72   0.66    1.20      21 M     45 M    0.52    0.48    0.00    0.01     1736      152      285     62
   9    1     0.19   1.24   0.15    0.60    6744 K     10 M    0.36    0.24    0.00    0.01      112      129        4     60
  10    0     0.00   0.31   0.00    0.60      43 K     64 K    0.33    0.10    0.02    0.03        0        5        1     62
  11    1     0.05   0.25   0.20    0.62      76 M     82 M    0.07    0.17    0.15    0.16     4984        4     8650     59
  12    0     0.20   0.30   0.66    1.20      84 M    110 M    0.23    0.29    0.04    0.06     3416      771        1     63
  13    1     0.01   0.63   0.01    0.60     432 K    730 K    0.41    0.19    0.00    0.01      224       60        2     59
  14    0     0.08   0.19   0.39    0.87     108 M    120 M    0.10    0.14    0.14    0.16     4088       11     5450     63
  15    1     0.11   0.36   0.30    0.76      65 M     78 M    0.17    0.27    0.06    0.07      392      557        3     59
  16    0     0.04   0.69   0.06    0.60     900 K   1950 K    0.54    0.10    0.00    0.00       56       28        1     63
  17    1     0.01   0.30   0.03    0.60     271 K   1508 K    0.82    0.04    0.00    0.02       56        7        2     60
  18    0     0.11   0.25   0.45    0.94     105 M    118 M    0.11    0.17    0.09    0.10     9408       22    10865     63
  19    1     0.06   0.20   0.31    0.77      73 M     88 M    0.16    0.27    0.12    0.14     6104      976        9     60
  20    0     0.10   0.84   0.12    0.60    1288 K   5217 K    0.75    0.45    0.00    0.01      224       42        1     64
  21    1     0.08   0.31   0.25    0.70      44 M     59 M    0.25    0.38    0.06    0.07     1176      447        1     61
  22    0     0.08   0.23   0.34    0.82      99 M    109 M    0.09    0.16    0.13    0.14     3024      274     5806     64
  23    1     0.22   1.04   0.21    0.64    7449 K     12 M    0.38    0.33    0.00    0.01      224      848        0     61
  24    0     0.00   0.28   0.00    0.60      68 K    103 K    0.34    0.07    0.02    0.03        0        5        1     65
  25    1     0.06   0.21   0.28    0.72      73 M     86 M    0.15    0.24    0.13    0.15     1120     1046       11     61
  26    0     0.14   0.35   0.40    0.89      98 M    107 M    0.08    0.25    0.07    0.08     7112       25    10496     65
  27    1     0.04   0.62   0.07    0.61    1701 K   2387 K    0.29    0.12    0.00    0.01      280       23        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.43   0.28    0.94     638 M    779 M    0.18    0.25    0.04    0.05    29904     1413    32923     56
 SKT    1     0.10   0.38   0.27    0.84     706 M    831 M    0.15    0.23    0.05    0.06    31864     4721    36108     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.40   0.28    0.89    1344 M   1611 M    0.17    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.89 %

 C1 core residency: 53.01 %; C3 core residency: 1.54 %; C6 core residency: 14.55 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 10.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   46%    46%   
 SKT    1       45 G     45 G   |   47%    47%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  182 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    48.40    57.37     293.71      53.48         130.16
 SKT   1    50.64    60.76     298.32      56.37         129.02
---------------------------------------------------------------------------------------------------------------
       *    99.04    118.13     592.02     109.85         129.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 326a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2372.31 --||-- Mem Ch  0: Reads (MB/s):  1911.24 --|
|--            Writes(MB/s):  3053.94 --||--            Writes(MB/s):  2808.34 --|
|-- Mem Ch  1: Reads (MB/s):  2345.50 --||-- Mem Ch  1: Reads (MB/s):  1887.77 --|
|--            Writes(MB/s):  3042.46 --||--            Writes(MB/s):  2796.19 --|
|-- Mem Ch  2: Reads (MB/s):  2357.48 --||-- Mem Ch  2: Reads (MB/s):  1902.81 --|
|--            Writes(MB/s):  3047.08 --||--            Writes(MB/s):  2802.38 --|
|-- Mem Ch  3: Reads (MB/s):  2371.92 --||-- Mem Ch  3: Reads (MB/s):  1917.53 --|
|--            Writes(MB/s):  3046.38 --||--            Writes(MB/s):  2799.57 --|
|-- NODE 0 Mem Read (MB/s) :  9447.20 --||-- NODE 1 Mem Read (MB/s) :  7619.34 --|
|-- NODE 0 Mem Write(MB/s) : 12189.86 --||-- NODE 1 Mem Write(MB/s) : 11206.48 --|
|-- NODE 0 P. Write (T/s):     146588 --||-- NODE 1 P. Write (T/s):     135967 --|
|-- NODE 0 Memory (MB/s):    21637.06 --||-- NODE 1 Memory (MB/s):    18825.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17066.54                --|
            |--                System Write Throughput(MB/s):      23396.34                --|
            |--               System Memory Throughput(MB/s):      40462.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 333f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     442 K      1138 K    29 M   222 M    195 M     0     633 K
 1     888 K       810 K    32 M   251 M    195 M     0     749 K
-----------------------------------------------------------------------
 *    1330 K      1948 K    61 M   474 M    391 M     0    1382 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.32        Core1: 40.82        
Core2: 25.63        Core3: 31.85        
Core4: 25.86        Core5: 32.51        
Core6: 29.11        Core7: 33.32        
Core8: 23.36        Core9: 40.38        
Core10: 37.17        Core11: 39.41        
Core12: 17.94        Core13: 23.85        
Core14: 34.17        Core15: 17.70        
Core16: 21.70        Core17: 45.38        
Core18: 42.74        Core19: 17.88        
Core20: 33.54        Core21: 19.10        
Core22: 36.32        Core23: 23.16        
Core24: 26.68        Core25: 18.55        
Core26: 43.30        Core27: 25.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.92
Socket1: 28.45
DDR read Latency(ns)
Socket0: 1203.19
Socket1: 1389.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.71        Core1: 40.39        
Core2: 26.32        Core3: 30.77        
Core4: 26.16        Core5: 32.79        
Core6: 29.36        Core7: 33.41        
Core8: 25.71        Core9: 42.66        
Core10: 43.14        Core11: 40.45        
Core12: 18.10        Core13: 24.05        
Core14: 34.64        Core15: 17.71        
Core16: 22.33        Core17: 53.84        
Core18: 43.12        Core19: 17.27        
Core20: 33.48        Core21: 19.12        
Core22: 32.33        Core23: 23.22        
Core24: 26.50        Core25: 19.02        
Core26: 43.29        Core27: 27.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 28.69
DDR read Latency(ns)
Socket0: 1163.38
Socket1: 1382.64
irq_total: 325349.00680446
cpu_total: 25.71
cpu_0: 23.34
cpu_1: 55.59
cpu_2: 1.73
cpu_3: 5.78
cpu_4: 38.10
cpu_5: 35.57
cpu_6: 15.23
cpu_7: 35.97
cpu_8: 36.10
cpu_9: 0.27
cpu_10: 0.07
cpu_11: 58.05
cpu_12: 24.00
cpu_13: 1.66
cpu_14: 44.88
cpu_15: 34.64
cpu_16: 9.31
cpu_17: 0.13
cpu_18: 41.69
cpu_19: 37.50
cpu_20: 8.11
cpu_21: 42.62
cpu_22: 44.41
cpu_23: 27.26
cpu_24: 17.75
cpu_25: 32.58
cpu_26: 40.43
cpu_27: 7.18
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12286728535
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12468204698
Total_rx_bytes_phy: 24754933233
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1362496
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382684
Total_rx_packets: 2745180
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1362487
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382681
Total_rx_packets_phy: 2745168
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12225349903
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12384964973
Total_rx_bytes: 24610314876
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 137680
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 89034
Total_tx_packets_phy: 226714
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9637543
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6232332
Total_tx_bytes_phy: 15869875
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9086150
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5875370
Total_tx_bytes: 14961520
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 137668
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 89020
Total_tx_packets: 226688


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.84        Core1: 40.98        
Core2: 26.03        Core3: 26.14        
Core4: 21.64        Core5: 33.15        
Core6: 25.78        Core7: 31.94        
Core8: 25.03        Core9: 35.05        
Core10: 28.87        Core11: 40.63        
Core12: 18.08        Core13: 24.31        
Core14: 34.44        Core15: 17.75        
Core16: 22.38        Core17: 32.57        
Core18: 42.71        Core19: 14.56        
Core20: 31.29        Core21: 18.72        
Core22: 30.47        Core23: 22.78        
Core24: 26.74        Core25: 18.69        
Core26: 42.87        Core27: 26.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 28.27
DDR read Latency(ns)
Socket0: 1203.29
Socket1: 1407.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.79        Core1: 41.08        
Core2: 25.63        Core3: 31.32        
Core4: 25.00        Core5: 33.00        
Core6: 28.04        Core7: 32.05        
Core8: 24.29        Core9: 40.20        
Core10: 40.38        Core11: 39.55        
Core12: 17.84        Core13: 24.76        
Core14: 34.18        Core15: 18.75        
Core16: 22.26        Core17: 47.45        
Core18: 43.25        Core19: 12.75        
Core20: 33.21        Core21: 20.29        
Core22: 29.88        Core23: 23.77        
Core24: 26.68        Core25: 19.15        
Core26: 43.65        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 28.19
DDR read Latency(ns)
Socket0: 1192.91
Socket1: 1407.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.53        Core1: 41.34        
Core2: 26.07        Core3: 30.80        
Core4: 24.85        Core5: 33.19        
Core6: 27.53        Core7: 31.52        
Core8: 24.95        Core9: 34.21        
Core10: 32.47        Core11: 40.06        
Core12: 18.04        Core13: 24.00        
Core14: 34.25        Core15: 18.48        
Core16: 22.34        Core17: 49.18        
Core18: 39.84        Core19: 12.69        
Core20: 33.22        Core21: 18.98        
Core22: 30.24        Core23: 23.07        
Core24: 26.62        Core25: 18.91        
Core26: 40.67        Core27: 24.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 27.89
DDR read Latency(ns)
Socket0: 1189.89
Socket1: 1435.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.82        Core1: 41.03        
Core2: 25.87        Core3: 30.67        
Core4: 23.11        Core5: 32.06        
Core6: 26.78        Core7: 31.65        
Core8: 24.32        Core9: 42.97        
Core10: 34.09        Core11: 40.48        
Core12: 17.95        Core13: 23.64        
Core14: 34.06        Core15: 19.49        
Core16: 22.29        Core17: 42.71        
Core18: 42.80        Core19: 12.64        
Core20: 33.25        Core21: 18.82        
Core22: 29.93        Core23: 23.38        
Core24: 26.73        Core25: 19.14        
Core26: 43.03        Core27: 24.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 28.10
DDR read Latency(ns)
Socket0: 1202.09
Socket1: 1409.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13538
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413599914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413605438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206872393; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206872393; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206877851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206877851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206883476; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206883476; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206887997; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206887997; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005770338; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5649662; Consumed Joules: 344.83; Watts: 57.42; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4203543; Consumed DRAM Joules: 64.31; DRAM Watts: 10.71
S1P0; QPIClocks: 14413745298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413748830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206941787; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206941787; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206943571; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206943571; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206945073; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206945073; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206946672; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206946672; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005804939; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5705663; Consumed Joules: 348.25; Watts: 57.99; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4230068; Consumed DRAM Joules: 64.72; DRAM Watts: 10.78
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35b4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.41   0.17    0.60    8679 K     17 M    0.51    0.64    0.01    0.02      560      304        5     64
   1    1     0.08   0.12   0.68    1.19     146 M    164 M    0.11    0.14    0.18    0.20     9408      103    11773     60
   2    0     0.01   0.45   0.03    0.60     563 K   1539 K    0.63    0.09    0.00    0.01      224       23        6     63
   3    1     0.05   0.63   0.08    0.60    2138 K   3215 K    0.34    0.19    0.00    0.01      224      106       33     61
   4    0     0.08   0.20   0.38    0.88      86 M    101 M    0.15    0.28    0.11    0.13    10360     3660       12     63
   5    1     0.15   0.46   0.33    0.79      63 M     74 M    0.14    0.25    0.04    0.05     2912      368     6930     61
   6    0     0.12   1.01   0.12    0.62    5207 K   7929 K    0.34    0.27    0.00    0.01       56       57        1     63
   7    1     0.17   0.44   0.37    0.84      64 M     75 M    0.15    0.26    0.04    0.05     4424       90     8029     60
   8    0     0.08   0.26   0.30    0.76      57 M     71 M    0.19    0.37    0.07    0.09     3696     2887       71     63
   9    1     0.00   0.28   0.00    0.60     149 K    247 K    0.40    0.08    0.02    0.03      280        1       11     60
  10    0     0.00   0.29   0.00    0.60      63 K    109 K    0.42    0.10    0.02    0.03      112        7        1     63
  11    1     0.12   0.19   0.65    1.14     142 M    160 M    0.11    0.15    0.12    0.13     9576       19    12688     59
  12    0     0.08   0.42   0.18    0.61    8856 K     18 M    0.52    0.63    0.01    0.02      560      336        3     63
  13    1     0.02   0.65   0.02    0.60     514 K    951 K    0.46    0.18    0.00    0.01      336       90        6     59
  14    0     0.16   0.30   0.53    1.05     104 M    119 M    0.13    0.21    0.07    0.07     4872      130    11459     63
  15    1     0.09   0.35   0.26    0.70      24 M     42 M    0.43    0.49    0.03    0.05      616      424        1     59
  16    0     0.08   0.82   0.10    0.60    1021 K   3722 K    0.73    0.53    0.00    0.00        0       60        1     63
  17    1     0.00   0.25   0.00    0.60      56 K     65 K    0.15    0.04    0.05    0.06        0        1        2     61
  18    0     0.07   0.19   0.39    0.87     106 M    117 M    0.10    0.14    0.14    0.16     3360        7     4308     63
  19    1     0.18   0.45   0.41    0.88      18 M     37 M    0.50    0.61    0.01    0.02     1456      912        1     60
  20    0     0.06   0.76   0.08    0.60    3382 K   4033 K    0.16    0.36    0.01    0.01       56      109        1     64
  21    1     0.25   0.60   0.41    0.89      36 M     52 M    0.31    0.43    0.01    0.02     1848      921        2     60
  22    0     0.15   0.32   0.48    0.98     101 M    117 M    0.14    0.19    0.07    0.08     5656      121    14043     63
  23    1     0.24   1.13   0.22    0.66    3299 K     10 M    0.70    0.42    0.00    0.00      224       47        0     61
  24    0     0.13   0.89   0.15    0.61    5765 K   9196 K    0.37    0.39    0.00    0.01      280       66       67     64
  25    1     0.08   0.34   0.24    0.68      24 M     40 M    0.41    0.50    0.03    0.05      784      463        5     61
  26    0     0.06   0.17   0.37    0.85     109 M    119 M    0.09    0.14    0.17    0.19     2016       17     4600     64
  27    1     0.07   0.62   0.12    0.63    2362 K   3756 K    0.37    0.15    0.00    0.01        0       27        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.35   0.23    0.80     598 M    710 M    0.16    0.27    0.05    0.06    31808     7784    34578     57
 SKT    1     0.11   0.40   0.27    0.87     529 M    667 M    0.21    0.31    0.03    0.04    32088     3572    39481     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.38   0.25    0.84    1127 M   1377 M    0.18    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.06 %

 C1 core residency: 57.97 %; C3 core residency: 1.24 %; C6 core residency: 10.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.40 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       44 G     44 G   |   46%    45%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  169 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.65    60.52     287.45      53.46         129.59
 SKT   1    38.93    56.80     290.03      53.83         133.50
---------------------------------------------------------------------------------------------------------------
       *    85.58    117.32     577.48     107.29         131.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 369a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2308.72 --||-- Mem Ch  0: Reads (MB/s):  2301.26 --|
|--            Writes(MB/s):  3136.63 --||--            Writes(MB/s):  3065.72 --|
|-- Mem Ch  1: Reads (MB/s):  2287.91 --||-- Mem Ch  1: Reads (MB/s):  2266.29 --|
|--            Writes(MB/s):  3129.38 --||--            Writes(MB/s):  3055.44 --|
|-- Mem Ch  2: Reads (MB/s):  2300.90 --||-- Mem Ch  2: Reads (MB/s):  2282.88 --|
|--            Writes(MB/s):  3130.73 --||--            Writes(MB/s):  3060.56 --|
|-- Mem Ch  3: Reads (MB/s):  2314.80 --||-- Mem Ch  3: Reads (MB/s):  2323.18 --|
|--            Writes(MB/s):  3131.55 --||--            Writes(MB/s):  3065.82 --|
|-- NODE 0 Mem Read (MB/s) :  9212.32 --||-- NODE 1 Mem Read (MB/s) :  9173.61 --|
|-- NODE 0 Mem Write(MB/s) : 12528.29 --||-- NODE 1 Mem Write(MB/s) : 12247.54 --|
|-- NODE 0 P. Write (T/s):     144449 --||-- NODE 1 P. Write (T/s):     145719 --|
|-- NODE 0 Memory (MB/s):    21740.62 --||-- NODE 1 Memory (MB/s):    21421.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18385.94                --|
            |--                System Write Throughput(MB/s):      24775.84                --|
            |--               System Memory Throughput(MB/s):      43161.77                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3770
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     548 K      1170 K    25 M   205 M    195 M     0     717 K
 1     416 K      1148 K    28 M   248 M    194 M     0    1034 K
-----------------------------------------------------------------------
 *     965 K      2319 K    54 M   454 M    389 M     0    1752 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 37.67        
Core2: 22.57        Core3: 29.21        
Core4: 23.24        Core5: 35.43        
Core6: 26.96        Core7: 38.39        
Core8: 19.82        Core9: 26.79        
Core10: 25.18        Core11: 41.00        
Core12: 22.18        Core13: 23.12        
Core14: 40.56        Core15: 18.37        
Core16: 22.30        Core17: 33.98        
Core18: 35.19        Core19: 30.05        
Core20: 22.57        Core21: 22.99        
Core22: 35.55        Core23: 29.33        
Core24: 37.51        Core25: 18.28        
Core26: 38.98        Core27: 34.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.97
Socket1: 31.74
DDR read Latency(ns)
Socket0: 1163.81
Socket1: 1201.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.86        Core1: 34.36        
Core2: 22.14        Core3: 29.70        
Core4: 23.14        Core5: 37.62        
Core6: 25.92        Core7: 36.47        
Core8: 19.09        Core9: 27.48        
Core10: 25.78        Core11: 40.94        
Core12: 22.20        Core13: 22.30        
Core14: 41.11        Core15: 18.64        
Core16: 22.38        Core17: 44.03        
Core18: 35.18        Core19: 12.59        
Core20: 23.05        Core21: 25.05        
Core22: 36.47        Core23: 26.18        
Core24: 34.65        Core25: 19.84        
Core26: 31.81        Core27: 30.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 28.66
DDR read Latency(ns)
Socket0: 1198.95
Socket1: 1371.70
irq_total: 311041.077251508
cpu_total: 24.72
cpu_0: 34.57
cpu_1: 58.24
cpu_2: 14.03
cpu_3: 15.89
cpu_4: 28.79
cpu_5: 41.95
cpu_6: 15.36
cpu_7: 36.10
cpu_8: 31.85
cpu_9: 1.20
cpu_10: 2.53
cpu_11: 53.39
cpu_12: 30.85
cpu_13: 8.24
cpu_14: 49.93
cpu_15: 25.33
cpu_16: 2.19
cpu_17: 0.20
cpu_18: 31.05
cpu_19: 42.82
cpu_20: 1.93
cpu_21: 41.49
cpu_22: 23.01
cpu_23: 3.72
cpu_24: 8.11
cpu_25: 19.08
cpu_26: 56.85
cpu_27: 13.10
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6711570
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7218448
Total_tx_bytes_phy: 13930018
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12105849048
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12387993986
Total_rx_bytes: 24493843034
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12186739053
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12470045973
Total_rx_bytes_phy: 24656785026
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6327585
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6805466
Total_tx_bytes: 13133051
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1351444
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382804
Total_rx_packets_phy: 2734248
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 95872
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 103113
Total_tx_packets: 198985
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1351451
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382808
Total_rx_packets: 2734259
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 95880
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 103121
Total_tx_packets_phy: 199001


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.22        Core1: 35.49        
Core2: 22.10        Core3: 29.03        
Core4: 19.76        Core5: 37.28        
Core6: 26.39        Core7: 37.31        
Core8: 19.36        Core9: 25.84        
Core10: 25.65        Core11: 41.23        
Core12: 22.45        Core13: 24.90        
Core14: 36.32        Core15: 18.34        
Core16: 22.19        Core17: 34.08        
Core18: 33.41        Core19: 20.43        
Core20: 22.94        Core21: 25.31        
Core22: 38.64        Core23: 30.02        
Core24: 33.95        Core25: 17.41        
Core26: 36.26        Core27: 31.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.85
Socket1: 30.43
DDR read Latency(ns)
Socket0: 1203.96
Socket1: 1250.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 36.38        
Core2: 22.11        Core3: 28.03        
Core4: 19.35        Core5: 36.35        
Core6: 25.70        Core7: 39.37        
Core8: 19.19        Core9: 27.75        
Core10: 24.58        Core11: 40.91        
Core12: 22.41        Core13: 23.19        
Core14: 31.40        Core15: 16.40        
Core16: 21.94        Core17: 32.78        
Core18: 31.34        Core19: 31.08        
Core20: 22.75        Core21: 17.69        
Core22: 34.26        Core23: 31.93        
Core24: 35.50        Core25: 21.17        
Core26: 40.74        Core27: 35.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 30.93
DDR read Latency(ns)
Socket0: 1186.38
Socket1: 1272.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.44        Core1: 37.03        
Core2: 22.51        Core3: 27.09        
Core4: 23.28        Core5: 31.82        
Core6: 26.21        Core7: 38.61        
Core8: 19.65        Core9: 23.57        
Core10: 27.61        Core11: 41.24        
Core12: 22.10        Core13: 23.41        
Core14: 32.07        Core15: 14.78        
Core16: 22.43        Core17: 37.74        
Core18: 31.54        Core19: 21.27        
Core20: 22.57        Core21: 18.86        
Core22: 39.57        Core23: 30.51        
Core24: 41.55        Core25: 14.15        
Core26: 32.24        Core27: 33.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.34
Socket1: 28.10
DDR read Latency(ns)
Socket0: 1156.86
Socket1: 1484.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.27        Core1: 36.71        
Core2: 22.24        Core3: 26.78        
Core4: 23.14        Core5: 33.01        
Core6: 26.02        Core7: 38.39        
Core8: 19.09        Core9: 23.25        
Core10: 26.42        Core11: 40.91        
Core12: 22.09        Core13: 22.52        
Core14: 37.12        Core15: 16.28        
Core16: 22.54        Core17: 37.39        
Core18: 31.48        Core19: 20.39        
Core20: 22.63        Core21: 18.54        
Core22: 40.36        Core23: 29.98        
Core24: 41.16        Core25: 20.04        
Core26: 31.54        Core27: 34.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.80
Socket1: 28.98
DDR read Latency(ns)
Socket0: 1174.03
Socket1: 1456.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14607
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413639098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413636854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206912904; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206912904; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206904629; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206904629; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206901692; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206901692; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206899417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206899417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005748597; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5661029; Consumed Joules: 345.52; Watts: 57.54; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4219259; Consumed DRAM Joules: 64.55; DRAM Watts: 10.75
S1P0; QPIClocks: 14413670286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413673978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206894967; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206894967; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206897610; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206897610; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206901029; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206901029; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206903725; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206903725; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005782583; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5791912; Consumed Joules: 353.51; Watts: 58.87; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4284407; Consumed DRAM Joules: 65.55; DRAM Watts: 10.92
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 39e0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.38   0.29    0.75      39 M     52 M    0.25    0.42    0.04    0.05     1064     1974        6     64
   1    1     0.13   0.19   0.71    1.20     143 M    165 M    0.14    0.15    0.11    0.12     9016      273    17031     60
   2    0     0.11   1.00   0.11    0.60    1857 K   5419 K    0.66    0.52    0.00    0.00      168       46        4     63
   3    1     0.14   0.92   0.15    0.61    5062 K   7731 K    0.35    0.42    0.00    0.01      168       69       24     60
   4    0     0.06   0.29   0.19    0.61      32 M     43 M    0.24    0.41    0.06    0.08     2744     1682       22     64
   5    1     0.15   0.32   0.48    0.97      97 M    110 M    0.12    0.21    0.06    0.07     3752       76    10762     60
   6    0     0.11   1.01   0.11    0.60    4758 K   7447 K    0.36    0.36    0.00    0.01       56       63        6     63
   7    1     0.08   0.27   0.32    0.78      85 M     95 M    0.10    0.17    0.10    0.11     3864       98     9644     60
   8    0     0.09   0.36   0.26    0.70      24 M     37 M    0.34    0.49    0.03    0.04     1736     1079      166     63
   9    1     0.01   0.53   0.03    0.60     450 K   1238 K    0.64    0.11    0.00    0.01      112        5       12     59
  10    0     0.03   0.58   0.04    0.64     393 K   1149 K    0.66    0.12    0.00    0.00        0       15        4     62
  11    1     0.13   0.19   0.66    1.19     127 M    147 M    0.14    0.14    0.10    0.12     7168       55    10381     59
  12    0     0.09   0.34   0.26    0.69      35 M     46 M    0.24    0.40    0.04    0.05     2800     1693        2     63
  13    1     0.08   0.91   0.09    0.60    1138 K   4368 K    0.74    0.48    0.00    0.01        0      156        4     59
  14    0     0.08   0.25   0.33    0.79      92 M    102 M    0.10    0.17    0.11    0.12     6720       57    13431     63
  15    1     0.12   0.32   0.39    0.86      48 M     66 M    0.27    0.44    0.04    0.05     2856     2635        4     59
  16    0     0.02   0.61   0.03    0.60     287 K   1040 K    0.72    0.09    0.00    0.01       56       18        0     63
  17    1     0.00   0.35   0.00    0.60     126 K    193 K    0.34    0.09    0.01    0.02      280        3        5     60
  18    0     0.12   0.32   0.36    0.84      89 M    103 M    0.13    0.18    0.08    0.09     5936       40     9933     63
  19    1     0.06   0.30   0.21    0.64      31 M     43 M    0.28    0.43    0.05    0.07      952     1525        1     61
  20    0     0.02   0.55   0.03    0.60     251 K   1131 K    0.78    0.08    0.00    0.01       56        8        0     65
  21    1     0.09   0.26   0.35    0.82      52 M     69 M    0.24    0.41    0.06    0.08     3248     2821        1     60
  22    0     0.05   0.20   0.26    0.71      93 M    101 M    0.08    0.16    0.17    0.19     3752       36     6411     64
  23    1     0.06   0.63   0.09    0.60    1784 K   2698 K    0.34    0.11    0.00    0.00      112       82        7     62
  24    0     0.07   0.80   0.08    0.60    4174 K   4832 K    0.14    0.28    0.01    0.01      336       57       56     64
  25    1     0.08   0.36   0.21    0.63      13 M     25 M    0.46    0.62    0.02    0.03      448      597        0     61
  26    0     0.14   0.37   0.38    0.85      93 M    105 M    0.11    0.19    0.07    0.07     5992      149    11007     64
  27    1     0.09   0.74   0.13    0.60    5105 K   6069 K    0.16    0.34    0.01    0.01      448      394       21     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.40   0.20    0.72     512 M    612 M    0.16    0.28    0.05    0.06    31416     6917    41046     57
 SKT    1     0.09   0.32   0.27    0.87     613 M    746 M    0.18    0.28    0.05    0.06    32424     8789    47897     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.36   0.23    0.80    1125 M   1359 M    0.17    0.28    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   65 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.23 %

 C1 core residency: 66.41 %; C3 core residency: 0.91 %; C6 core residency: 3.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.08 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   48%    48%   
 SKT    1       40 G     40 G   |   41%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  174 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    47.03    62.62     284.54      54.08         126.50
 SKT   1    37.71    61.77     295.48      54.64         131.92
---------------------------------------------------------------------------------------------------------------
       *    84.73    124.39     580.02     108.72         129.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ac5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2394.23 --||-- Mem Ch  0: Reads (MB/s):  2136.12 --|
|--            Writes(MB/s):  2976.67 --||--            Writes(MB/s):  3064.15 --|
|-- Mem Ch  1: Reads (MB/s):  2371.61 --||-- Mem Ch  1: Reads (MB/s):  2111.20 --|
|--            Writes(MB/s):  2968.21 --||--            Writes(MB/s):  3055.98 --|
|-- Mem Ch  2: Reads (MB/s):  2391.97 --||-- Mem Ch  2: Reads (MB/s):  2125.27 --|
|--            Writes(MB/s):  2969.84 --||--            Writes(MB/s):  3060.59 --|
|-- Mem Ch  3: Reads (MB/s):  2394.73 --||-- Mem Ch  3: Reads (MB/s):  2147.33 --|
|--            Writes(MB/s):  2966.94 --||--            Writes(MB/s):  3060.30 --|
|-- NODE 0 Mem Read (MB/s) :  9552.54 --||-- NODE 1 Mem Read (MB/s) :  8519.92 --|
|-- NODE 0 Mem Write(MB/s) : 11881.66 --||-- NODE 1 Mem Write(MB/s) : 12241.03 --|
|-- NODE 0 P. Write (T/s):     140250 --||-- NODE 1 P. Write (T/s):     142154 --|
|-- NODE 0 Memory (MB/s):    21434.20 --||-- NODE 1 Memory (MB/s):    20760.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18072.46                --|
            |--                System Write Throughput(MB/s):      24122.69                --|
            |--               System Memory Throughput(MB/s):      42195.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b9a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     740 K       930 K    30 M   219 M    196 M     0     789 K
 1     467 K      1155 K    31 M   249 M    193 M     0    1049 K
-----------------------------------------------------------------------
 *    1207 K      2086 K    61 M   468 M    389 M     0    1838 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.48        Core1: 38.85        
Core2: 36.30        Core3: 24.97        
Core4: 22.00        Core5: 34.67        
Core6: 23.13        Core7: 37.58        
Core8: 22.53        Core9: 35.45        
Core10: 30.09        Core11: 35.52        
Core12: 28.75        Core13: 33.30        
Core14: 34.89        Core15: 17.12        
Core16: 21.23        Core17: 24.00        
Core18: 30.22        Core19: 33.46        
Core20: 25.67        Core21: 19.34        
Core22: 33.17        Core23: 26.44        
Core24: 28.94        Core25: 20.19        
Core26: 35.92        Core27: 25.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 29.76
DDR read Latency(ns)
Socket0: 1140.00
Socket1: 1246.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.84        Core1: 38.53        
Core2: 36.66        Core3: 26.46        
Core4: 22.31        Core5: 34.91        
Core6: 22.98        Core7: 37.75        
Core8: 22.30        Core9: 33.38        
Core10: 30.11        Core11: 36.00        
Core12: 28.70        Core13: 31.32        
Core14: 35.24        Core15: 21.10        
Core16: 20.81        Core17: 23.45        
Core18: 30.59        Core19: 33.81        
Core20: 26.48        Core21: 21.05        
Core22: 34.25        Core23: 27.81        
Core24: 29.19        Core25: 20.00        
Core26: 38.33        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.39
Socket1: 30.69
DDR read Latency(ns)
Socket0: 1151.66
Socket1: 1177.73
irq_total: 320471.19442892
cpu_total: 25.84
cpu_0: 33.71
cpu_1: 36.64
cpu_2: 7.78
cpu_3: 16.02
cpu_4: 28.32
cpu_5: 42.69
cpu_6: 7.38
cpu_7: 60.51
cpu_8: 34.38
cpu_9: 6.78
cpu_10: 28.06
cpu_11: 41.16
cpu_12: 41.42
cpu_13: 1.40
cpu_14: 36.97
cpu_15: 42.22
cpu_16: 3.26
cpu_17: 9.91
cpu_18: 44.28
cpu_19: 41.42
cpu_20: 1.06
cpu_21: 23.27
cpu_22: 29.59
cpu_23: 3.72
cpu_24: 6.85
cpu_25: 34.31
cpu_26: 48.34
cpu_27: 12.10
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 103840
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 119356
Total_tx_packets_phy: 223196
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 103842
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 119350
Total_tx_packets: 223192
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1365299
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382846
Total_rx_packets: 2748145
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1365299
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382847
Total_rx_packets_phy: 2748146
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12311640853
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12470477018
Total_rx_bytes_phy: 24782117871
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6853581
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7877138
Total_tx_bytes: 14730719
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12230119397
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12403721997
Total_rx_bytes: 24633841394
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7268779
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8354901
Total_tx_bytes_phy: 15623680


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.75        Core1: 37.14        
Core2: 35.96        Core3: 26.06        
Core4: 22.11        Core5: 34.39        
Core6: 23.57        Core7: 37.70        
Core8: 21.99        Core9: 31.52        
Core10: 30.06        Core11: 35.40        
Core12: 28.49        Core13: 27.25        
Core14: 34.64        Core15: 19.92        
Core16: 21.77        Core17: 22.37        
Core18: 33.24        Core19: 33.44        
Core20: 25.40        Core21: 14.91        
Core22: 33.87        Core23: 28.53        
Core24: 27.36        Core25: 19.81        
Core26: 35.85        Core27: 24.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 29.32
DDR read Latency(ns)
Socket0: 1145.55
Socket1: 1232.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.52        Core1: 38.47        
Core2: 31.94        Core3: 25.12        
Core4: 22.04        Core5: 34.30        
Core6: 22.90        Core7: 37.49        
Core8: 22.27        Core9: 33.29        
Core10: 29.99        Core11: 35.23        
Core12: 28.88        Core13: 22.26        
Core14: 34.39        Core15: 20.74        
Core16: 21.89        Core17: 23.48        
Core18: 32.44        Core19: 33.74        
Core20: 25.76        Core21: 21.76        
Core22: 38.36        Core23: 29.51        
Core24: 29.12        Core25: 19.43        
Core26: 36.83        Core27: 24.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 30.49
DDR read Latency(ns)
Socket0: 1154.60
Socket1: 1186.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.85        Core1: 38.69        
Core2: 34.52        Core3: 24.99        
Core4: 22.11        Core5: 34.24        
Core6: 23.01        Core7: 37.57        
Core8: 22.18        Core9: 33.58        
Core10: 30.14        Core11: 35.39        
Core12: 29.00        Core13: 25.82        
Core14: 34.66        Core15: 16.41        
Core16: 22.15        Core17: 23.45        
Core18: 32.21        Core19: 33.38        
Core20: 25.30        Core21: 21.79        
Core22: 32.49        Core23: 26.11        
Core24: 28.84        Core25: 19.38        
Core26: 36.05        Core27: 24.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.15
Socket1: 29.68
DDR read Latency(ns)
Socket0: 1140.62
Socket1: 1248.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.20        Core1: 38.05        
Core2: 31.92        Core3: 25.21        
Core4: 21.91        Core5: 34.11        
Core6: 23.00        Core7: 37.62        
Core8: 22.17        Core9: 36.31        
Core10: 29.88        Core11: 36.14        
Core12: 28.55        Core13: 22.71        
Core14: 34.76        Core15: 21.13        
Core16: 21.26        Core17: 24.14        
Core18: 32.16        Core19: 33.72        
Core20: 25.54        Core21: 17.35        
Core22: 38.67        Core23: 29.44        
Core24: 29.13        Core25: 19.55        
Core26: 37.13        Core27: 24.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 30.13
DDR read Latency(ns)
Socket0: 1158.15
Socket1: 1198.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15673
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411119342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411124278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205631076; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205631076; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205634155; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205634155; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205634994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205634994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205638634; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205638634; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004720790; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5671378; Consumed Joules: 346.15; Watts: 57.65; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4201373; Consumed DRAM Joules: 64.28; DRAM Watts: 10.71
S1P0; QPIClocks: 14411229690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411232890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205673984; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205673984; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205674130; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205674130; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205674859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205674859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205675449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205675449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004735599; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5746589; Consumed Joules: 350.74; Watts: 58.42; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4447344; Consumed DRAM Joules: 68.04; DRAM Watts: 11.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e0b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.42   0.26    0.70      26 M     40 M    0.35    0.47    0.02    0.04      728      936      107     64
   1    1     0.08   0.25   0.32    0.78      87 M     97 M    0.10    0.17    0.11    0.12     5544      229    10528     61
   2    0     0.06   0.85   0.06    0.60    3231 K   3882 K    0.17    0.32    0.01    0.01       56       51       12     63
   3    1     0.14   1.01   0.13    0.60    2733 K   6827 K    0.60    0.42    0.00    0.01      448      173       25     60
   4    0     0.05   0.29   0.19    0.60      26 M     36 M    0.29    0.48    0.05    0.07      952      958       16     64
   5    1     0.18   0.35   0.51    1.02      88 M    101 M    0.13    0.24    0.05    0.06     4088       70    10704     60
   6    0     0.06   0.92   0.06    0.60    1192 K   3115 K    0.62    0.46    0.00    0.01       56       10        2     63
   7    1     0.12   0.15   0.77    1.20     164 M    186 M    0.12    0.13    0.14    0.16     5208       41     9795     58
   8    0     0.11   0.37   0.30    0.75      41 M     58 M    0.29    0.35    0.04    0.05      224       49      156     63
   9    1     0.06   0.81   0.07    0.60    3416 K   3896 K    0.12    0.36    0.01    0.01      336       99        3     59
  10    0     0.27   1.39   0.19    0.61    6954 K     11 M    0.40    0.31    0.00    0.00      168        7        1     62
  11    1     0.15   0.37   0.42    0.90      90 M    102 M    0.11    0.21    0.06    0.07     4984       44    10581     59
  12    0     0.08   0.20   0.41    0.89     110 M    122 M    0.10    0.20    0.14    0.15    10248     6632        1     63
  13    1     0.02   0.57   0.03    0.60     542 K   1341 K    0.60    0.14    0.00    0.01      560       89        7     59
  14    0     0.16   0.34   0.45    0.93      82 M     93 M    0.12    0.22    0.05    0.06     2744       53    10843     63
  15    1     0.07   0.25   0.28    0.74      41 M     54 M    0.25    0.46    0.06    0.08     4760     1726        4     58
  16    0     0.03   0.68   0.05    0.60     587 K   1465 K    0.60    0.12    0.00    0.00        0       42        3     63
  17    1     0.10   0.81   0.12    0.60    1374 K   5318 K    0.74    0.40    0.00    0.01       56       29       61     60
  18    0     0.15   0.30   0.50    1.00      93 M    106 M    0.13    0.20    0.06    0.07     3864       24    11301     63
  19    1     0.06   0.16   0.35    0.82     104 M    117 M    0.11    0.20    0.18    0.20     3864     3628        7     61
  20    0     0.01   0.29   0.02    0.60     166 K    974 K    0.83    0.07    0.00    0.02       56        5        2     64
  21    1     0.10   0.45   0.22    0.67      11 M     21 M    0.49    0.68    0.01    0.02      784      452        1     61
  22    0     0.07   0.27   0.27    0.72      81 M     89 M    0.09    0.18    0.11    0.12     2464       97     9276     64
  23    1     0.04   0.63   0.06    0.60    1417 K   2065 K    0.31    0.10    0.00    0.01      112       59        5     62
  24    0     0.04   0.78   0.06    0.60    1005 K   3072 K    0.67    0.12    0.00    0.01      224       27        1     64
  25    1     0.14   0.44   0.31    0.77      23 M     38 M    0.39    0.53    0.02    0.03      280     1015        2     60
  26    0     0.09   0.17   0.55    1.09     132 M    149 M    0.11    0.16    0.14    0.16    10752       36    18484     63
  27    1     0.10   0.81   0.12    0.60    2373 K   5303 K    0.55    0.46    0.00    0.01      392      129        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.38   0.24    0.81     607 M    723 M    0.16    0.25    0.05    0.06    32536     8927    50205     56
 SKT    1     0.10   0.36   0.27    0.84     624 M    745 M    0.16    0.28    0.05    0.06    31416     7783    41725     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.37   0.25    0.83    1232 M   1469 M    0.16    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.76 %

 C1 core residency: 64.07 %; C3 core residency: 2.35 %; C6 core residency: 2.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.37 => corresponds to 9.26 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       47 G     47 G   |   49%    49%   
 SKT    1       47 G     47 G   |   49%    49%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  190 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    47.89    59.74     290.69      53.42         127.02
 SKT   1    43.61    61.52     295.40      55.66         128.11
---------------------------------------------------------------------------------------------------------------
       *    91.49    121.26     586.09     109.08         127.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ef1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2194.53 --||-- Mem Ch  0: Reads (MB/s):  1827.15 --|
|--            Writes(MB/s):  3085.98 --||--            Writes(MB/s):  2919.74 --|
|-- Mem Ch  1: Reads (MB/s):  2180.26 --||-- Mem Ch  1: Reads (MB/s):  1808.80 --|
|--            Writes(MB/s):  3076.52 --||--            Writes(MB/s):  2910.43 --|
|-- Mem Ch  2: Reads (MB/s):  2195.49 --||-- Mem Ch  2: Reads (MB/s):  1836.74 --|
|--            Writes(MB/s):  3080.84 --||--            Writes(MB/s):  2917.69 --|
|-- Mem Ch  3: Reads (MB/s):  2193.55 --||-- Mem Ch  3: Reads (MB/s):  1831.47 --|
|--            Writes(MB/s):  3077.04 --||--            Writes(MB/s):  2912.22 --|
|-- NODE 0 Mem Read (MB/s) :  8763.85 --||-- NODE 1 Mem Read (MB/s) :  7304.16 --|
|-- NODE 0 Mem Write(MB/s) : 12320.38 --||-- NODE 1 Mem Write(MB/s) : 11660.08 --|
|-- NODE 0 P. Write (T/s):     143103 --||-- NODE 1 P. Write (T/s):     134795 --|
|-- NODE 0 Memory (MB/s):    21084.22 --||-- NODE 1 Memory (MB/s):    18964.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16068.01                --|
            |--                System Write Throughput(MB/s):      23980.45                --|
            |--               System Memory Throughput(MB/s):      40048.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fc7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     676 K      1137 K    31 M   205 M    195 M     0     828 K
 1     615 K       937 K    38 M   269 M    194 M     0     884 K
-----------------------------------------------------------------------
 *    1292 K      2074 K    70 M   475 M    390 M     0    1713 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.37        Core1: 36.24        
Core2: 22.81        Core3: 30.96        
Core4: 26.51        Core5: 34.74        
Core6: 29.44        Core7: 34.76        
Core8: 19.00        Core9: 19.56        
Core10: 23.78        Core11: 38.37        
Core12: 16.71        Core13: 20.61        
Core14: 34.31        Core15: 16.33        
Core16: 23.22        Core17: 22.94        
Core18: 35.02        Core19: 16.84        
Core20: 31.21        Core21: 23.17        
Core22: 37.48        Core23: 23.19        
Core24: 33.44        Core25: 19.80        
Core26: 39.36        Core27: 28.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.83
Socket1: 26.97
DDR read Latency(ns)
Socket0: 1245.26
Socket1: 1497.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.96        Core1: 37.04        
Core2: 22.93        Core3: 31.99        
Core4: 29.75        Core5: 34.43        
Core6: 31.59        Core7: 35.11        
Core8: 19.26        Core9: 19.51        
Core10: 23.90        Core11: 37.28        
Core12: 17.02        Core13: 22.84        
Core14: 35.39        Core15: 17.69        
Core16: 23.05        Core17: 24.13        
Core18: 35.90        Core19: 17.97        
Core20: 31.27        Core21: 24.72        
Core22: 38.44        Core23: 23.49        
Core24: 35.73        Core25: 17.96        
Core26: 39.95        Core27: 28.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.14
Socket1: 27.68
DDR read Latency(ns)
Socket0: 1218.75
Socket1: 1416.76
irq_total: 369333.199605568
cpu_total: 25.79
cpu_0: 36.64
cpu_1: 67.09
cpu_2: 7.85
cpu_3: 4.99
cpu_4: 39.63
cpu_5: 39.49
cpu_6: 10.44
cpu_7: 41.89
cpu_8: 28.79
cpu_9: 3.66
cpu_10: 18.22
cpu_11: 40.43
cpu_12: 31.58
cpu_13: 1.60
cpu_14: 43.15
cpu_15: 55.65
cpu_16: 1.80
cpu_17: 8.31
cpu_18: 34.51
cpu_19: 31.32
cpu_20: 12.03
cpu_21: 36.64
cpu_22: 30.65
cpu_23: 16.16
cpu_24: 7.65
cpu_25: 25.93
cpu_26: 41.42
cpu_27: 4.72
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 126338
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 121189
Total_tx_packets: 247527
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1368077
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382721
Total_rx_packets_phy: 2750798
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 126347
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 121198
Total_tx_packets_phy: 247545
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1368087
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382710
Total_rx_packets: 2750797
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12272173156
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12385955800
Total_rx_bytes: 24658128956
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8338367
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7998486
Total_tx_bytes: 16336853
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12337133046
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12469082652
Total_rx_bytes_phy: 24806215698
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8844265
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8483840
Total_tx_bytes_phy: 17328105


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.01        Core1: 35.31        
Core2: 23.17        Core3: 30.38        
Core4: 30.15        Core5: 33.78        
Core6: 30.28        Core7: 35.29        
Core8: 17.78        Core9: 19.92        
Core10: 24.33        Core11: 41.01        
Core12: 17.00        Core13: 23.35        
Core14: 32.52        Core15: 21.20        
Core16: 23.31        Core17: 21.76        
Core18: 37.30        Core19: 18.17        
Core20: 31.94        Core21: 14.81        
Core22: 39.63        Core23: 24.44        
Core24: 34.47        Core25: 17.51        
Core26: 40.98        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 27.23
DDR read Latency(ns)
Socket0: 1189.51
Socket1: 1419.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.62        Core1: 40.91        
Core2: 22.99        Core3: 31.87        
Core4: 20.55        Core5: 35.46        
Core6: 37.41        Core7: 34.34        
Core8: 14.77        Core9: 19.37        
Core10: 24.65        Core11: 37.51        
Core12: 15.71        Core13: 23.60        
Core14: 34.97        Core15: 19.72        
Core16: 21.35        Core17: 23.91        
Core18: 38.86        Core19: 18.80        
Core20: 30.93        Core21: 24.19        
Core22: 39.36        Core23: 24.20        
Core24: 34.67        Core25: 24.93        
Core26: 40.05        Core27: 28.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.85
Socket1: 29.64
DDR read Latency(ns)
Socket0: 1307.71
Socket1: 1335.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 41.27        
Core2: 23.84        Core3: 32.50        
Core4: 20.92        Core5: 35.57        
Core6: 38.98        Core7: 34.74        
Core8: 15.64        Core9: 21.26        
Core10: 27.48        Core11: 37.74        
Core12: 16.48        Core13: 33.94        
Core14: 34.60        Core15: 27.58        
Core16: 22.62        Core17: 24.37        
Core18: 41.31        Core19: 20.65        
Core20: 31.66        Core21: 21.58        
Core22: 39.07        Core23: 25.13        
Core24: 35.45        Core25: 30.34        
Core26: 43.68        Core27: 27.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.69
Socket1: 31.99
DDR read Latency(ns)
Socket0: 1216.46
Socket1: 1138.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.85        Core1: 33.34        
Core2: 23.27        Core3: 31.87        
Core4: 30.50        Core5: 35.75        
Core6: 35.60        Core7: 35.61        
Core8: 15.81        Core9: 21.38        
Core10: 25.61        Core11: 42.29        
Core12: 17.28        Core13: 33.77        
Core14: 34.88        Core15: 25.27        
Core16: 22.40        Core17: 23.70        
Core18: 41.48        Core19: 19.52        
Core20: 32.69        Core21: 21.36        
Core22: 38.90        Core23: 24.80        
Core24: 36.54        Core25: 30.33        
Core26: 42.79        Core27: 27.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.52
Socket1: 30.98
DDR read Latency(ns)
Socket0: 1142.21
Socket1: 1149.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16743
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411375654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411380354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205767728; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205767728; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205773977; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205773977; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205776579; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205776579; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205778188; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205778188; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004825872; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5590960; Consumed Joules: 341.25; Watts: 56.84; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4240571; Consumed DRAM Joules: 64.88; DRAM Watts: 10.81
S1P0; QPIClocks: 14411232202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411235374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205809074; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205809074; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205693035; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205693035; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205694261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205694261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205698453; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205698453; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004759609; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5802484; Consumed Joules: 354.16; Watts: 58.99; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4201103; Consumed DRAM Joules: 64.28; DRAM Watts: 10.71
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4239
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.43   0.35    0.82      22 M     41 M    0.46    0.53    0.01    0.03     1568     1027       20     64
   1    1     0.19   0.25   0.76    1.20     127 M    147 M    0.14    0.18    0.07    0.08     6832      330    12115     60
   2    0     0.06   0.90   0.07    0.60    1075 K   3349 K    0.68    0.51    0.00    0.01       56       42        4     63
   3    1     0.03   0.62   0.06    0.60    1371 K   2443 K    0.44    0.20    0.00    0.01      168      217       11     60
   4    0     0.08   0.19   0.40    0.90     101 M    116 M    0.13    0.26    0.13    0.15    14112     5117       11     63
   5    1     0.12   0.37   0.32    0.78      75 M     87 M    0.13    0.21    0.06    0.07     4592      141     9071     61
   6    0     0.06   0.81   0.08    0.61    4013 K   5149 K    0.22    0.25    0.01    0.01      112       18        3     63
   7    1     0.11   0.26   0.43    0.91     109 M    121 M    0.10    0.19    0.10    0.11     7336       14    14171     60
   8    0     0.09   0.39   0.23    0.66      18 M     30 M    0.38    0.52    0.02    0.03     1400      808      150     63
   9    1     0.04   0.67   0.06    0.60    1207 K   2164 K    0.44    0.14    0.00    0.01      112       11        1     60
  10    0     0.13   0.90   0.15    0.60    3584 K   6971 K    0.49    0.51    0.00    0.01      112       13       69     62
  11    1     0.06   0.17   0.35    0.82     113 M    123 M    0.08    0.16    0.18    0.20     6944        3    12917     59
  12    0     0.14   0.53   0.26    0.70      13 M     24 M    0.45    0.63    0.01    0.02      784      608        4     63
  13    1     0.02   0.62   0.02    0.60     484 K    952 K    0.49    0.18    0.00    0.01      224       93        2     59
  14    0     0.11   0.24   0.44    0.93     112 M    126 M    0.10    0.18    0.10    0.12     5152       43    12880     63
  15    1     0.38   0.54   0.71    1.20      73 M    104 M    0.29    0.36    0.02    0.03     2296     1476        1     58
  16    0     0.02   0.41   0.04    0.60     271 K   1656 K    0.84    0.06    0.00    0.01      112       13        2     63
  17    1     0.06   0.93   0.06    0.60    1069 K   3213 K    0.67    0.40    0.00    0.01      168       12       70     59
  18    0     0.10   0.34   0.30    0.75      72 M     80 M    0.10    0.21    0.07    0.08     3864       23     8251     64
  19    1     0.08   0.34   0.23    0.67      17 M     29 M    0.42    0.61    0.02    0.04      448      567        1     61
  20    0     0.09   0.80   0.11    0.60    4505 K   5761 K    0.22    0.33    0.00    0.01      168      163        4     64
  21    1     0.10   0.32   0.31    0.77      51 M     65 M    0.21    0.37    0.05    0.07     2184     2466       47     61
  22    0     0.06   0.29   0.19    0.61      73 M     78 M    0.07    0.18    0.13    0.14     2856       24     7590     64
  23    1     0.12   0.78   0.15    0.60    2531 K   6516 K    0.61    0.46    0.00    0.01      224      171        6     62
  24    0     0.06   0.84   0.07    0.60    3289 K   4351 K    0.24    0.28    0.01    0.01        0      170        9     65
  25    1     0.06   0.35   0.17    0.60      17 M     27 M    0.36    0.51    0.03    0.05      392      578        0     61
  26    0     0.08   0.22   0.36    0.83     114 M    123 M    0.07    0.15    0.14    0.16      448        2      182     64
  27    1     0.04   0.63   0.06    0.61    1123 K   1859 K    0.40    0.16    0.00    0.00        0       18        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.40   0.22    0.75     546 M    649 M    0.16    0.29    0.04    0.05    30744     8071    29179     56
 SKT    1     0.10   0.38   0.26    0.87     594 M    724 M    0.18    0.28    0.04    0.05    31920     6097    48415     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.39   0.24    0.81    1140 M   1374 M    0.17    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   67 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.72 %

 C1 core residency: 67.10 %; C3 core residency: 2.32 %; C6 core residency: 0.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.34 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  175 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.66    61.90     288.18      53.96         124.82
 SKT   1    38.76    59.01     296.32      54.12         128.61
---------------------------------------------------------------------------------------------------------------
       *    83.42    120.91     584.50     108.09         126.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
