Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:22:44 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/iscsi_interface_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.459        0.000                      0                12325        0.252        0.000                      0                12325        3.750        0.000                       0                  5767  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.459        0.000                      0                12325        0.252        0.000                      0                12325        3.750        0.000                       0                  5767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 7.702ns (89.917%)  route 0.864ns (10.083%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.036    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__1_n_126
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.554 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, unplaced)         0.800     7.354    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__2_n_125
                         LUT2 (Prop_lut2_I0_O)        0.124     7.478 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, unplaced)         0.000     7.478    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455[19]_i_4_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.011 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.020    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[19]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.137    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[23]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.254    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[27]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.371    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[31]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.488    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[35]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.605    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[36]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.722 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.722    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[40]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.839 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.839    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[44]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.956 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.956    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[48]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.073 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.073    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[52]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.190 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.190    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[56]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.307 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[60]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.307    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[60]_i_1_n_20
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.539 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.539    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_fu_288_p2__3[64]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  1.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_V_0_payload_A_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_V_0_payload_A_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/tcp_in_V_V_0_payload_A_reg[23]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_585/grp_read_byte_array_1_fu_127/p_Result_2_reg_251_reg[7]_1[23]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_585/grp_read_byte_array_1_fu_127/p_Result_1_reg_246[7]_i_1/O
                         net (fo=4, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/tcp_in_V_V_TDATA[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5782, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_read_from_tcp_1_fu_1111/grp_read_byte_array_1_fu_127/p_Result_1_reg_246_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK



