[{"id": "1", "content": "Define the module TopModule with input ports y (6 bits) and w, and output ports Y1 and Y3.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified. - input  y (6 bits) - input  w - output Y1 - output Y3", "parent_tasks": []}, {"id": "2", "content": "Implement the logic for output Y1. Y1 is high when transitioning to state B, which occurs from state A when w is 1.", "source": "A (0) --1--> B", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the logic for output Y3. Y3 is high when transitioning to state D, which occurs from state B when w is 0 or from state C when w is 0.", "source": "B (0) --0--> D, C (0) --0--> D", "parent_tasks": ["2"]}]