ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_ubuf,agg, 1,sram, 1,tb, 900,
ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_ubuf,agg, 256,sram, 480,tb, 960,
ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_ubuf,agg, 256,sram, 480,tb, 960,
ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_ubuf,agg, 256,sram, 480,tb, 960,
ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_ubuf,agg, 256,sram, 480,tb, 960,
