-o D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilog_HDL_and_FPGA_Workshop/compile -lc D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilog_HDL_and_FPGA_Workshop/library.cfg -fl D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilog_HDL_and_FPGA_Workshop/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilog_HDL_and_FPGA_Workshop/compile/Workshop.epr -O2 -sve -msg 5 -sv2k12 -work Workshop D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilog_HDL_and_FPGA_Workshop/src/FullAdder.v 