---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
---------------
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA, USA (2017 – 2021)
  * Ph.D. in Electrical Engineering & Computer Science
  * Advisor: Prof. Anantha P. Chandrakasan
  * Minor: <i>Quantum and Solid-State Physics</i>
  * GPA: 5.0 / 5.0
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA, USA (2015 – 2017)
  * S.M. in Electrical Engineering & Computer Science
  * Advisor: Prof. Anantha P. Chandrakasan
  * Thesis Title: <i>Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security</i>
  * GPA: 5.0 / 5.0
* <b>Indian Institute of Technology Kharagpur</b>, Kharagpur, WB, India (2009 – 2013)
  * B.Tech. (Hons.) in Electronics & Electrical Communication Engineering
  * GPA: 9.79 / 10.00

Awards and Fellowships
---------------
* Qualcomm Innovation Fellowship, 2016 (and finalist in 2020).
* Irwin Mark Jacobs & Joan Klein Jacobs MIT Presidential Fellowship, 2015 (MIT).
* President of India Gold Medal, 2013 (IIT Kharagpur).
* Institute Silver Medal, 2013 (IIT Kharagpur).
* KVPY Fellowship, 2008 (IISc).

Teaching
---------------
* <b>Guest Lecturer</b>, <i>6.374 - Analysis and Design of Digital Integrated Circuits</i>, Fall 2020, MIT
  * Instructor: Prof. Vivienne Sze
  * Advanced topic lecture on "Circuits and Architectures for Cryptography and Hardware Security"
* <b>Guest Lecturer</b>, <i>6.374 - Analysis and Design of Digital Integrated Circuits</i>, Fall 2019, MIT
  * Instructor: Prof. Vivienne Sze
  * Two lectures on "Combinational Logic Design"
  * Advanced topic lecture on "Efficient Circuits and Systems for Cryptography and Hardware Security"
* <b>Teaching Assistant</b>, <i>6.374 - Analysis and Design of Digital Integrated Circuits</i>, Fall 2018, MIT
  * Instructor: Prof. Vivienne Sze
  * Advanced topic lecture on "Efficient Circuits and Systems for Cryptography and Hardware Security"
  * Designed new assignment on ASIC design flow and digital architecture trade-offs
  * Assisted in curation of relevant research papers for the new paper review assignment
  * Graded homework problem sets, exams and course projects; held office hours and tutorials
  * Received overall rating of 6.7 / 7.0

Service
---------------
* <b>Session Chair</b>, <i>Communication and Information Systems Security (CISS) Symposium - Session 9: Crypto II</i>, <i>IEEE International Conference on Communications (ICC)</i>, 2020.
* <b>Reviewer</b>:
  * <i>IEEE Internet of Things Journal</i>, 2020.
  * <i>Springer Journal of Cryptographic Engineering</i>, 2020.
  * <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i>, 2019, 2020.
  * <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, 2019, 2020.
  * <i>IEEE Transactions on Very Large Scale Integration Systems</i>, 2019, 2020.
  * <i>IEEE Journal of Solid-State Circuits</i>, 2018.
* <b>External Reviewer</b>:
  * <i>IEEE Circuits and Systems Magazine</i>, 2020.
  * <i>IEEE Symposium on VLSI Circuits</i>, 2016, 2017.

<!--
* Student Member, <i>Institute of Electrical and Electronics Engineers (IEEE)</i>, 2015 - present.
* Student Member, <i>International Association for Cryptologic Research (IACR)</i>, 2016 - present.
* Member, <i>IEEE Solid-State Circuits Society (SSCS)</i>, 2016 - present.
* Member, <i>IEEE Computer Society Technical Committee on Security and Privacy</i>, 2019 - present.
-->

Industry Experience
---------------
* Digital Design Intern, <b>Analog Devices</b>, Wilmington, MA, USA (June 2017 – August 2017)
  * Implementation of low-cost data encryption protocols and hardware based on compressed sensing theory.
* Associate Engineer, <b>Qualcomm</b>, Bengaluru, KA, India (June 2013 – March 2015)
  * Design and verification of power management architectures for Snapdragon mobile SoCs.
* Engineering Intern, <b>Qualcomm</b>, Bengaluru, KA, India (May 2012 – July 2012)
  * Development of empirical models for early estimation of clock-tree dynamic power.


