// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _poly6_HH_
#define _poly6_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "poly6_mac_muladd_16s_20s_23ns_32_1_1.h"
#include "poly6_mul_mul_16s_16s_32_1_1.h"
#include "poly6_mac_muladd_16s_10ns_16s_25_1_1.h"
#include "poly6_mac_muladd_16s_13ns_22s_28_1_1.h"
#include "poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1.h"
#include "poly6_am_addmul_16s_8s_16s_32_1_1.h"
#include "poly6_mac_muladd_16s_8ns_13ns_23_1_1.h"
#include "poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1.h"

namespace ap_rtl {

struct poly6 : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_in< sc_lv<16> > a_q0;
    sc_out< sc_lv<7> > b_address0;
    sc_out< sc_logic > b_ce0;
    sc_in< sc_lv<16> > b_q0;
    sc_out< sc_lv<7> > c_address0;
    sc_out< sc_logic > c_ce0;
    sc_in< sc_lv<16> > c_q0;
    sc_out< sc_lv<7> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<32> > out_r_d0;
    sc_in< sc_lv<32> > out_r_q0;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    poly6(sc_module_name name);
    SC_HAS_PROCESS(poly6);

    ~poly6();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    poly6_mac_muladd_16s_20s_23ns_32_1_1<1,1,16,20,23,32>* poly6_mac_muladd_16s_20s_23ns_32_1_1_U1;
    poly6_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* poly6_mul_mul_16s_16s_32_1_1_U2;
    poly6_mac_muladd_16s_10ns_16s_25_1_1<1,1,16,10,16,25>* poly6_mac_muladd_16s_10ns_16s_25_1_1_U3;
    poly6_mac_muladd_16s_13ns_22s_28_1_1<1,1,16,13,22,28>* poly6_mac_muladd_16s_13ns_22s_28_1_1_U4;
    poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1<1,1,16,6,16,32,32>* poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1_U5;
    poly6_am_addmul_16s_8s_16s_32_1_1<1,1,16,8,16,32>* poly6_am_addmul_16s_8s_16s_32_1_1_U6;
    poly6_mac_muladd_16s_8ns_13ns_23_1_1<1,1,16,8,13,23>* poly6_mac_muladd_16s_8ns_13ns_23_1_1_U7;
    poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1<1,1,16,11,16,19,32>* poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1_U8;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > i_fu_150_p2;
    sc_signal< sc_lv<7> > i_reg_410;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > k_fu_162_p2;
    sc_signal< sc_lv<7> > k_reg_418;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln13_fu_168_p1;
    sc_signal< sc_lv<64> > zext_ln13_reg_423;
    sc_signal< sc_lv<1> > icmp_ln12_fu_156_p2;
    sc_signal< sc_lv<32> > sext_ln13_1_fu_178_p1;
    sc_signal< sc_lv<32> > sext_ln13_1_reg_439;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > mul_ln13_1_fu_339_p2;
    sc_signal< sc_lv<32> > mul_ln13_1_reg_451;
    sc_signal< sc_lv<32> > grp_fu_364_p4;
    sc_signal< sc_lv<32> > add_ln13_5_reg_456;
    sc_signal< sc_lv<32> > sub_ln13_fu_266_p2;
    sc_signal< sc_lv<32> > sub_ln13_reg_461;
    sc_signal< sc_lv<32> > sub_ln13_2_fu_277_p2;
    sc_signal< sc_lv<32> > sub_ln13_2_reg_466;
    sc_signal< sc_lv<32> > grp_fu_331_p3;
    sc_signal< sc_lv<32> > tmp12_reg_471;
    sc_signal< sc_lv<32> > sext_ln13_2_fu_283_p1;
    sc_signal< sc_lv<32> > sext_ln13_2_reg_476;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > sub_ln13_3_fu_311_p2;
    sc_signal< sc_lv<32> > sub_ln13_3_reg_481;
    sc_signal< sc_lv<32> > tmp13_fu_317_p2;
    sc_signal< sc_lv<32> > tmp13_reg_486;
    sc_signal< sc_lv<7> > i_0_reg_122;
    sc_signal< sc_lv<7> > k_0_reg_133;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln10_fu_144_p2;
    sc_signal< sc_lv<16> > sext_ln13_fu_174_p0;
    sc_signal< sc_lv<16> > sext_ln13_1_fu_178_p0;
    sc_signal< sc_lv<16> > sext_ln13_4_fu_186_p0;
    sc_signal< sc_lv<16> > shl_ln_fu_198_p1;
    sc_signal< sc_lv<19> > shl_ln_fu_198_p3;
    sc_signal< sc_lv<20> > sext_ln13_7_fu_206_p1;
    sc_signal< sc_lv<20> > tmp_fu_210_p2;
    sc_signal< sc_lv<16> > p_shl_fu_220_p1;
    sc_signal< sc_lv<17> > p_shl_fu_220_p3;
    sc_signal< sc_lv<18> > p_shl11_cast_fu_228_p1;
    sc_signal< sc_lv<18> > add_ln13_10_fu_232_p2;
    sc_signal< sc_lv<20> > sext_ln13_8_fu_238_p1;
    sc_signal< sc_lv<20> > add_ln13_fu_242_p2;
    sc_signal< sc_lv<20> > mul_ln13_2_fu_252_p0;
    sc_signal< sc_lv<25> > grp_fu_346_p3;
    sc_signal< sc_lv<28> > grp_fu_355_p3;
    sc_signal< sc_lv<23> > grp_fu_382_p3;
    sc_signal< sc_lv<32> > grp_fu_391_p4;
    sc_signal< sc_lv<32> > sext_ln13_14_fu_263_p1;
    sc_signal< sc_lv<32> > mul_ln13_2_fu_252_p2;
    sc_signal< sc_lv<32> > sext_ln13_11_fu_260_p1;
    sc_signal< sc_lv<32> > sub_ln13_1_fu_271_p2;
    sc_signal< sc_lv<32> > sext_ln13_10_fu_257_p1;
    sc_signal< sc_lv<16> > mul_ln13_10_fu_291_p0;
    sc_signal< sc_lv<32> > mul_ln13_10_fu_291_p2;
    sc_signal< sc_lv<32> > mul_ln13_7_fu_287_p2;
    sc_signal< sc_lv<16> > mul_ln13_11_fu_301_p0;
    sc_signal< sc_lv<32> > add_ln13_9_fu_295_p2;
    sc_signal< sc_lv<16> > mul_ln13_12_fu_307_p0;
    sc_signal< sc_lv<32> > mul_ln13_12_fu_307_p2;
    sc_signal< sc_lv<32> > mul_ln13_11_fu_301_p2;
    sc_signal< sc_lv<16> > tmp13_fu_317_p0;
    sc_signal< sc_lv<16> > mul_ln13_13_fu_321_p0;
    sc_signal< sc_lv<32> > mul_ln13_13_fu_321_p2;
    sc_signal< sc_lv<16> > grp_fu_331_p0;
    sc_signal< sc_lv<32> > sext_ln13_fu_174_p1;
    sc_signal< sc_lv<23> > grp_fu_331_p2;
    sc_signal< sc_lv<16> > mul_ln13_1_fu_339_p0;
    sc_signal< sc_lv<16> > mul_ln13_1_fu_339_p1;
    sc_signal< sc_lv<10> > grp_fu_346_p1;
    sc_signal< sc_lv<16> > grp_fu_346_p2;
    sc_signal< sc_lv<13> > grp_fu_355_p1;
    sc_signal< sc_lv<22> > grp_fu_355_p2;
    sc_signal< sc_lv<16> > grp_fu_364_p0;
    sc_signal< sc_lv<17> > sext_ln13_4_fu_186_p1;
    sc_signal< sc_lv<6> > grp_fu_364_p1;
    sc_signal< sc_lv<16> > grp_fu_364_p2;
    sc_signal< sc_lv<32> > grp_fu_373_p3;
    sc_signal< sc_lv<16> > grp_fu_373_p0;
    sc_signal< sc_lv<8> > grp_fu_373_p1;
    sc_signal< sc_lv<16> > grp_fu_373_p2;
    sc_signal< sc_lv<8> > grp_fu_382_p1;
    sc_signal< sc_lv<13> > grp_fu_382_p2;
    sc_signal< sc_lv<16> > grp_fu_391_p0;
    sc_signal< sc_lv<11> > grp_fu_391_p1;
    sc_signal< sc_lv<16> > grp_fu_391_p2;
    sc_signal< sc_lv<19> > grp_fu_391_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<20> ap_const_lv20_1ECC0;
    static const sc_lv<18> ap_const_lv18_3FE50;
    static const sc_lv<32> ap_const_lv32_2D9000;
    static const sc_lv<25> ap_const_lv25_19E;
    static const sc_lv<25> ap_const_lv25_1FFAF00;
    static const sc_lv<28> ap_const_lv28_D80;
    static const sc_lv<28> ap_const_lv28_FE93800;
    static const sc_lv<17> ap_const_lv17_1FFE0;
    static const sc_lv<17> ap_const_lv17_1FFB8;
    static const sc_lv<23> ap_const_lv23_57;
    static const sc_lv<23> ap_const_lv23_A20;
    static const sc_lv<17> ap_const_lv17_1FCA0;
    static const sc_lv<32> ap_const_lv32_FFFD2700;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_ce0();
    void thread_add_ln13_10_fu_232_p2();
    void thread_add_ln13_9_fu_295_p2();
    void thread_add_ln13_fu_242_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_b_address0();
    void thread_b_ce0();
    void thread_c_address0();
    void thread_c_ce0();
    void thread_grp_fu_331_p0();
    void thread_grp_fu_331_p2();
    void thread_grp_fu_346_p1();
    void thread_grp_fu_346_p2();
    void thread_grp_fu_355_p1();
    void thread_grp_fu_355_p2();
    void thread_grp_fu_364_p0();
    void thread_grp_fu_364_p1();
    void thread_grp_fu_364_p2();
    void thread_grp_fu_373_p0();
    void thread_grp_fu_373_p1();
    void thread_grp_fu_373_p2();
    void thread_grp_fu_382_p1();
    void thread_grp_fu_382_p2();
    void thread_grp_fu_391_p0();
    void thread_grp_fu_391_p1();
    void thread_grp_fu_391_p2();
    void thread_grp_fu_391_p3();
    void thread_i_fu_150_p2();
    void thread_icmp_ln10_fu_144_p2();
    void thread_icmp_ln12_fu_156_p2();
    void thread_k_fu_162_p2();
    void thread_mul_ln13_10_fu_291_p0();
    void thread_mul_ln13_10_fu_291_p2();
    void thread_mul_ln13_11_fu_301_p0();
    void thread_mul_ln13_11_fu_301_p2();
    void thread_mul_ln13_12_fu_307_p0();
    void thread_mul_ln13_12_fu_307_p2();
    void thread_mul_ln13_13_fu_321_p0();
    void thread_mul_ln13_13_fu_321_p2();
    void thread_mul_ln13_1_fu_339_p0();
    void thread_mul_ln13_1_fu_339_p1();
    void thread_mul_ln13_2_fu_252_p0();
    void thread_mul_ln13_2_fu_252_p2();
    void thread_mul_ln13_7_fu_287_p2();
    void thread_out_r_address0();
    void thread_out_r_ce0();
    void thread_out_r_d0();
    void thread_out_r_we0();
    void thread_p_shl11_cast_fu_228_p1();
    void thread_p_shl_fu_220_p1();
    void thread_p_shl_fu_220_p3();
    void thread_sext_ln13_10_fu_257_p1();
    void thread_sext_ln13_11_fu_260_p1();
    void thread_sext_ln13_14_fu_263_p1();
    void thread_sext_ln13_1_fu_178_p0();
    void thread_sext_ln13_1_fu_178_p1();
    void thread_sext_ln13_2_fu_283_p1();
    void thread_sext_ln13_4_fu_186_p0();
    void thread_sext_ln13_4_fu_186_p1();
    void thread_sext_ln13_7_fu_206_p1();
    void thread_sext_ln13_8_fu_238_p1();
    void thread_sext_ln13_fu_174_p0();
    void thread_sext_ln13_fu_174_p1();
    void thread_shl_ln_fu_198_p1();
    void thread_shl_ln_fu_198_p3();
    void thread_sub_ln13_1_fu_271_p2();
    void thread_sub_ln13_2_fu_277_p2();
    void thread_sub_ln13_3_fu_311_p2();
    void thread_sub_ln13_fu_266_p2();
    void thread_tmp13_fu_317_p0();
    void thread_tmp13_fu_317_p2();
    void thread_tmp_fu_210_p2();
    void thread_zext_ln13_fu_168_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
