
*** Running vivado
    with args -log RISCV_RB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_RB.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RISCV_RB.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 459.672 ; gain = 185.410
Command: synth_design -top RISCV_RB -part xc7z020clg400-1 -no_iobuf
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12076
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 905.688 ; gain = 442.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_RB' [C:/repo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/Verilog/model/RISCV_RB.v:40]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_RB' (0#1) [C:/repo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/Verilog/model/RISCV_RB.v:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.711 ; gain = 553.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.711 ; gain = 553.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.711 ; gain = 553.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.711 ; gain = 553.055
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log RISCV_RB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_RB.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RISCV_RB.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 457.914 ; gain = 185.203
Command: synth_design -top RISCV_RB -part xc7z020clg400-1 -no_iobuf
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1400
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 906.820 ; gain = 443.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_RB' [C:/repo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/Verilog/model/RISCV_RB.v:40]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_RB' (0#1) [C:/repo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/Verilog/model/RISCV_RB.v:40]
WARNING: [Synth 8-7129] Port RWr in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[4] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[3] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[2] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[1] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[0] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[31] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[30] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[29] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[28] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[27] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[26] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[25] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[24] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[23] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[22] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[21] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[20] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[19] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[18] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[17] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[16] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[15] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[14] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[13] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[12] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[11] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[10] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[9] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[8] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[7] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[6] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[5] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[4] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[3] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[2] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[1] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[0] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module RISCV_RB is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.102 ; gain = 552.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.102 ; gain = 552.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.102 ; gain = 552.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.102 ; gain = 552.219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RWr in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[4] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[3] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[2] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[1] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd[0] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[31] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[30] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[29] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[28] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[27] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[26] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[25] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[24] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[23] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[22] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[21] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[20] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[19] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[18] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[17] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[16] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[15] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[14] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[13] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[12] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[11] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[10] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[9] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[8] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[7] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[6] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[5] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[4] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[3] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[2] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[1] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port WBDat[0] in module RISCV_RB is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module RISCV_RB is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.410 ; gain = 753.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1216.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: e1c5736f
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.934 ; gain = 874.020
INFO: [Common 17-1381] The checkpoint 'C:/repo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/Verilog/AMDprj/RISCV_RB.runs/synth_1/RISCV_RB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_RB_utilization_synth.rpt -pb RISCV_RB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 13:31:41 2024...
