# Changelog 2026-02

- Full PCB-courtyard feature set – circle, rect, outline + top/bottom layers – implemented across Core (#1892,#1901,#1907), pcb-viewer (#644), SVG/Canvas (#505,#504,#151,#147,#149) and KiCad exporter (#115,#119,#122); schema updated in circuit-json (#454,#456)
- Introduced pcbSx carrier-board linkage (core #1908, props #584,#585,#586, circuit-json #460)
- Manual pcbPath now supports vias with multi-layer KiCad export fix (core #1899, props #578, kicad #117)
- Knock-out silkscreen text end-to-end (core #1886, SVG #506, Canvas #159)
- Keepout getPcbSize API & false trace-overlap DRC fix (core #1914,#1916; checks #94)
- Subcircuit import upgrades: inflate source traces & disable auto-layout/autoroute (core #1906,#1903)
- 3D-viewer performance & stability: STEP blob cache, texture cap, GPU-leak fix, bottom-layer alignment, relative asset paths (#675,#672,#673,#674,#680)
- PCB-viewer fixes: plated-hole z-order (#646), min outline stroke (#652), bright solder-mask traces (#648)
- Schematic-viewer: live debug grid & dynamic port props (#163)
- CLI quality-of-life: new `tsci doctor`, fatalErrors halt build, DevServer timeout tips, relative GLB/STEP paths (#1893,#1879,#1902,#1916,#1936)
- Footprinter: refined SOP-8, new VSON w/ exposed pad, screen outline sizing, mountedpcbmodule screen option (#430,#500,#499,#496)
- STEP export robustness for pill holes & degenerate outlines (c-json-to-step #50,#48)
- Graphics engine gains first-class polygons & per-polygon stroke widths (graphics-debug #95,#97; hypergraph #42)
- Contribution-tracker scheduling & count accuracy tweaks (#303,#301)
- New IsolatedCircuit base component & clearer creation errors (core #1911,#1894)
