// generated by newgenasym  Wed Sep 12 10:23:27 2012


module cn120p_v4 (bmode1, clkout, eeprom_a0, gnd1, gnd10, gnd11, gnd12, gnd13,
        gnd14, gnd15, gnd16, gnd17, gnd18, gnd19, gnd2, gnd20, gnd21,
        gnd22, gnd23, gnd24, gnd3, gnd4, gnd5, gnd6, gnd7, gnd8, gnd9,
        gpio0, gpio1, gpio2, gpio3, gpio4, gpio5, gpio6, gpio7, nc1,
        nc10, nc12, nc13, nc2, nc3, nc4, nc5, nc6, nc7, nc8, nc9, par_a0,
        par_a1, par_a2, par_a3, par_clk, par_cs_n, par_d0, par_d1,
        par_d10, par_d11, par_d12, par_d13, par_d14, par_d15,
        par_d16, par_d17, par_d18, par_d19, par_d2, par_d20,
        par_d21, par_d22, par_d23, par_d3, par_d4, par_d5, par_d6,
        par_d7, par_d8, par_d9, par_fs1, par_fs2, par_fs3, par_int,
        par_rd_n, par_wr_n, reset_in_n, reset_out_n, scl_0, scl_1,
        sda_0, sda_1, serial_int, sleep_n, spi_clk, spi_d2, spi_d3,
        spi_miso, spi_mosi, \spi_sel1/spi_ss_n , spi_sel_a,
        spi_sel_b_n, spi_sel_c_n, sport_dr0, sport_dr1, sport_dt0,
        sport_dt1, sport_rfs, sport_rsclk, sport_tdv0, sport_tdv1,
        sport_tfs, sport_tsclk, tmr_a, tmr_b, tmr_c, tmr_d, uart_rx,
        uart_tx, usb_vbus, vin, \vio(+3.3v) , wake_n);
    inout bmode1;
    inout clkout;
    inout eeprom_a0;
    inout gnd1;
    inout gnd10;
    inout gnd11;
    inout gnd12;
    inout gnd13;
    inout gnd14;
    inout gnd15;
    inout gnd16;
    inout gnd17;
    inout gnd18;
    inout gnd19;
    inout gnd2;
    inout gnd20;
    inout gnd21;
    inout gnd22;
    inout gnd23;
    inout gnd24;
    inout gnd3;
    inout gnd4;
    inout gnd5;
    inout gnd6;
    inout gnd7;
    inout gnd8;
    inout gnd9;
    inout gpio0;
    inout gpio1;
    inout gpio2;
    inout gpio3;
    inout gpio4;
    inout gpio5;
    inout gpio6;
    inout gpio7;
    inout nc1;
    inout nc10;
    inout nc12;
    inout nc13;
    inout nc2;
    inout nc3;
    inout nc4;
    inout nc5;
    inout nc6;
    inout nc7;
    inout nc8;
    inout nc9;
    inout par_a0;
    inout par_a1;
    inout par_a2;
    inout par_a3;
    inout par_clk;
    inout par_cs_n;
    inout par_d0;
    inout par_d1;
    inout par_d10;
    inout par_d11;
    inout par_d12;
    inout par_d13;
    inout par_d14;
    inout par_d15;
    inout par_d16;
    inout par_d17;
    inout par_d18;
    inout par_d19;
    inout par_d2;
    inout par_d20;
    inout par_d21;
    inout par_d22;
    inout par_d23;
    inout par_d3;
    inout par_d4;
    inout par_d5;
    inout par_d6;
    inout par_d7;
    inout par_d8;
    inout par_d9;
    inout par_fs1;
    inout par_fs2;
    inout par_fs3;
    inout par_int;
    inout par_rd_n;
    inout par_wr_n;
    inout reset_in_n;
    inout reset_out_n;
    inout scl_0;
    inout scl_1;
    inout sda_0;
    inout sda_1;
    inout serial_int;
    inout sleep_n;
    inout spi_clk;
    inout spi_d2;
    inout spi_d3;
    inout spi_miso;
    inout spi_mosi;
    inout \spi_sel1/spi_ss_n ;
    inout spi_sel_a;
    inout spi_sel_b_n;
    inout spi_sel_c_n;
    inout sport_dr0;
    inout sport_dr1;
    inout sport_dt0;
    inout sport_dt1;
    inout sport_rfs;
    inout sport_rsclk;
    inout sport_tdv0;
    inout sport_tdv1;
    inout sport_tfs;
    inout sport_tsclk;
    inout tmr_a;
    inout tmr_b;
    inout tmr_c;
    inout tmr_d;
    inout uart_rx;
    inout uart_tx;
    inout usb_vbus;
    inout vin;
    inout \vio(+3.3v) ;
    inout wake_n;


    initial
        begin
        end

endmodule
