// Seed: 830725994
module module_0;
  supply0 id_1;
  assign module_2.id_17 = 0;
  assign module_1.type_5 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    output uwire id_14
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output tri0 id_1,
    output wand id_2,
    input wand id_3,
    input wire id_4,
    output tri id_5,
    input uwire id_6,
    output supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    input wand id_10,
    output logic id_11,
    output uwire id_12
);
  initial begin : LABEL_0
    id_11 <= 1;
  end
  wire id_14;
  module_0 modCall_1 ();
  wire  id_15;
  uwire id_16 = 'd0;
  uwire id_17 = 1;
endmodule
