// Seed: 1800907098
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output tri  id_2
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 ();
  always force id_1 = 1;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  assign module_3.type_3 = 0;
endmodule
module module_3;
  tri1 id_2 = !id_2;
  module_2 modCall_1 ();
endmodule
