@W: MT529 :"c:\users\royaa\desktop\alu_sturcture\register.v":10:0:10:5|Found inferred clock ALU_STURCTURE|CLK which controls 8 sequential elements including b2v_inst5.F[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
