#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n3741.in[3] (.names)                                           0.382     0.631
n_n3741.out[0] (.names)                                          0.258     0.889
n_n3994.in[1] (.names)                                           0.272     1.161
n_n3994.out[0] (.names)                                          0.258     1.419
[904].in[3] (.names)                                             0.493     1.912
[904].out[0] (.names)                                            0.258     2.170
n_n3986.in[2] (.names)                                           0.493     2.662
n_n3986.out[0] (.names)                                          0.258     2.920
[899].in[2] (.names)                                             0.382     3.303
[899].out[0] (.names)                                            0.258     3.561
n_n3786.in[2] (.names)                                           0.272     3.833
n_n3786.out[0] (.names)                                          0.258     4.091
[2060].in[0] (.names)                                            0.073     4.164
[2060].out[0] (.names)                                           0.258     4.422
[6290].in[1] (.names)                                            0.493     4.914
[6290].out[0] (.names)                                           0.258     5.172
[1063].in[3] (.names)                                            0.073     5.245
[1063].out[0] (.names)                                           0.258     5.503
[6376].in[2] (.names)                                            0.493     5.996
[6376].out[0] (.names)                                           0.258     6.254
n_n128.in[1] (.names)                                            0.493     6.746
n_n128.out[0] (.names)                                           0.258     7.004
n_n3831.D[0] (.latch)                                            0.000     7.004
data arrival time                                                          7.004

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -7.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.143


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[947].in[0] (.names)                                             0.272     5.865
[947].out[0] (.names)                                            0.258     6.123
[1280].in[1] (.names)                                            0.272     6.395
[1280].out[0] (.names)                                           0.258     6.653
n_n3184.in[1] (.names)                                           0.073     6.726
n_n3184.out[0] (.names)                                          0.258     6.984
n_n3766.D[0] (.latch)                                            0.000     6.984
data arrival time                                                          6.984

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.984
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.122


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[982].in[0] (.names)                                             0.382     5.975
[982].out[0] (.names)                                            0.258     6.233
[1538].in[1] (.names)                                            0.073     6.305
[1538].out[0] (.names)                                           0.258     6.564
n_n3466.in[3] (.names)                                           0.073     6.636
n_n3466.out[0] (.names)                                          0.258     6.894
n_n3483.D[0] (.latch)                                            0.000     6.894
data arrival time                                                          6.894

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.033


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[1069].in[0] (.names)                                            0.493     6.085
[1069].out[0] (.names)                                           0.258     6.343
n_n3592.in[1] (.names)                                           0.272     6.615
n_n3592.out[0] (.names)                                          0.258     6.873
n_n3959.D[0] (.latch)                                            0.000     6.873
data arrival time                                                          6.873

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.012


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[947].in[0] (.names)                                             0.272     5.865
[947].out[0] (.names)                                            0.258     6.123
[1042].in[0] (.names)                                            0.073     6.195
[1042].out[0] (.names)                                           0.258     6.453
n_n3009.in[1] (.names)                                           0.073     6.526
n_n3009.out[0] (.names)                                          0.258     6.784
n_n4275.D[0] (.latch)                                            0.000     6.784
data arrival time                                                          6.784

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.784
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.922


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[1082].in[3] (.names)                                            0.382     5.004
[1082].out[0] (.names)                                           0.258     5.262
[937].in[1] (.names)                                             0.272     5.534
[937].out[0] (.names)                                            0.258     5.792
[921].in[3] (.names)                                             0.382     6.174
[921].out[0] (.names)                                            0.258     6.432
n_n132.in[1] (.names)                                            0.073     6.505
n_n132.out[0] (.names)                                           0.258     6.763
n_n4093.D[0] (.latch)                                            0.000     6.763
data arrival time                                                          6.763

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.901


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[982].in[0] (.names)                                             0.382     5.975
[982].out[0] (.names)                                            0.258     6.233
n_n4011.in[1] (.names)                                           0.272     6.505
n_n4011.out[0] (.names)                                          0.258     6.763
n_n4012.D[0] (.latch)                                            0.000     6.763
data arrival time                                                          6.763

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.901


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[1925].in[2] (.names)                                            0.493     6.085
[1925].out[0] (.names)                                           0.258     6.343
n_n3913.in[0] (.names)                                           0.073     6.416
n_n3913.out[0] (.names)                                          0.258     6.674
n_n4040.D[0] (.latch)                                            0.000     6.674
data arrival time                                                          6.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.812


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[1752].in[2] (.names)                                            0.493     6.085
[1752].out[0] (.names)                                           0.258     6.343
n_n3987.in[0] (.names)                                           0.073     6.416
n_n3987.out[0] (.names)                                          0.258     6.674
n_n3988.D[0] (.latch)                                            0.000     6.674
data arrival time                                                          6.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.812


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[1165].in[2] (.names)                                            0.493     6.085
[1165].out[0] (.names)                                           0.258     6.343
n_n3292.in[0] (.names)                                           0.073     6.416
n_n3292.out[0] (.names)                                          0.258     6.674
n_n4080.D[0] (.latch)                                            0.000     6.674
data arrival time                                                          6.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.812


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[947].in[0] (.names)                                             0.272     5.865
[947].out[0] (.names)                                            0.258     6.123
n_n3217.in[3] (.names)                                           0.272     6.395
n_n3217.out[0] (.names)                                          0.258     6.653
n_n3724.D[0] (.latch)                                            0.000     6.653
data arrival time                                                          6.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.791


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
[1022].in[2] (.names)                                            0.272     5.534
[1022].out[0] (.names)                                           0.258     5.792
n_n129.in[3] (.names)                                            0.073     5.865
n_n129.out[0] (.names)                                           0.258     6.123
n_n3833.D[0] (.latch)                                            0.530     6.653
data arrival time                                                          6.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.791


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
n_n3199.in[0] (.names)                                           0.272     5.865
n_n3199.out[0] (.names)                                          0.258     6.123
n_n3709.D[0] (.latch)                                            0.530     6.653
data arrival time                                                          6.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.791


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[947].in[0] (.names)                                             0.272     5.865
[947].out[0] (.names)                                            0.258     6.123
n_n3026.in[1] (.names)                                           0.272     6.395
n_n3026.out[0] (.names)                                          0.258     6.653
n_n4227.D[0] (.latch)                                            0.000     6.653
data arrival time                                                          6.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.791


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[1391].in[2] (.names)                                            0.382     5.975
[1391].out[0] (.names)                                           0.258     6.233
n_n3817.in[0] (.names)                                           0.073     6.305
n_n3817.out[0] (.names)                                          0.258     6.564
n_n3818.D[0] (.latch)                                            0.000     6.564
data arrival time                                                          6.564

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.702


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[2261].in[2] (.names)                                            0.382     5.975
[2261].out[0] (.names)                                           0.258     6.233
n_n3444.in[0] (.names)                                           0.073     6.305
n_n3444.out[0] (.names)                                          0.258     6.564
n_n3574.D[0] (.latch)                                            0.000     6.564
data arrival time                                                          6.564

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.702


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[982].in[0] (.names)                                             0.382     5.975
[982].out[0] (.names)                                            0.258     6.233
n_n3907.in[2] (.names)                                           0.073     6.305
n_n3907.out[0] (.names)                                          0.258     6.564
n_n4334.D[0] (.latch)                                            0.000     6.564
data arrival time                                                          6.564

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.702


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[2240].in[2] (.names)                                            0.382     5.975
[2240].out[0] (.names)                                           0.258     6.233
n_n3725.in[0] (.names)                                           0.073     6.305
n_n3725.out[0] (.names)                                          0.258     6.564
n_n3726.D[0] (.latch)                                            0.000     6.564
data arrival time                                                          6.564

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.702


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[946].in[1] (.names)                                             0.382     5.975
[946].out[0] (.names)                                            0.258     6.233
n_n3813.in[2] (.names)                                           0.073     6.305
n_n3813.out[0] (.names)                                          0.258     6.564
n_n3814.D[0] (.latch)                                            0.000     6.564
data arrival time                                                          6.564

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.702


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
nak3_17.in[3] (.names)                                           0.382     5.644
nak3_17.out[0] (.names)                                          0.258     5.902
n_n124.in[1] (.names)                                            0.382     6.285
n_n124.out[0] (.names)                                           0.258     6.543
n_n3707.D[0] (.latch)                                            0.000     6.543
data arrival time                                                          6.543

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.681


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
nak3_17.in[3] (.names)                                           0.382     5.644
nak3_17.out[0] (.names)                                          0.258     5.902
n_n3140.in[2] (.names)                                           0.382     6.285
n_n3140.out[0] (.names)                                          0.258     6.543
n_n4026.D[0] (.latch)                                            0.000     6.543
data arrival time                                                          6.543

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.681


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
n_n3832.in[1] (.names)                                           0.073     5.334
n_n3832.out[0] (.names)                                          0.258     5.592
[1771].in[2] (.names)                                            0.272     5.865
[1771].out[0] (.names)                                           0.258     6.123
n_n3235.in[0] (.names)                                           0.073     6.195
n_n3235.out[0] (.names)                                          0.258     6.453
n_n3995.D[0] (.latch)                                            0.000     6.453
data arrival time                                                          6.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.592


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
[2264].in[3] (.names)                                            0.382     5.004
[2264].out[0] (.names)                                           0.258     5.262
nak3_17.in[3] (.names)                                           0.382     5.644
nak3_17.out[0] (.names)                                          0.258     5.902
n_n127.in[2] (.names)                                            0.272     6.174
n_n127.out[0] (.names)                                           0.258     6.432
nsr3_17.D[0] (.latch)                                            0.000     6.432
data arrival time                                                          6.432

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.571


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
[1041].in[2] (.names)                                            0.272     5.534
[1041].out[0] (.names)                                           0.258     5.792
n_n3866.in[2] (.names)                                           0.272     6.064
n_n3866.out[0] (.names)                                          0.258     6.322
n_n4067.D[0] (.latch)                                            0.000     6.322
data arrival time                                                          6.322

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.322
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.461


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n3741.in[3] (.names)                                           0.382     0.631
n_n3741.out[0] (.names)                                          0.258     0.889
n_n3994.in[1] (.names)                                           0.272     1.161
n_n3994.out[0] (.names)                                          0.258     1.419
[904].in[3] (.names)                                             0.493     1.912
[904].out[0] (.names)                                            0.258     2.170
n_n3986.in[2] (.names)                                           0.493     2.662
n_n3986.out[0] (.names)                                          0.258     2.920
[899].in[2] (.names)                                             0.382     3.303
[899].out[0] (.names)                                            0.258     3.561
n_n3786.in[2] (.names)                                           0.272     3.833
n_n3786.out[0] (.names)                                          0.258     4.091
[2060].in[0] (.names)                                            0.073     4.164
[2060].out[0] (.names)                                           0.258     4.422
[6290].in[1] (.names)                                            0.493     4.914
[6290].out[0] (.names)                                           0.258     5.172
n_n3377.in[3] (.names)                                           0.272     5.444
n_n3377.out[0] (.names)                                          0.258     5.703
n_n3198.D[0] (.latch)                                            0.530     6.233
data arrival time                                                          6.233

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.233
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.371


#Path 26
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3563.in[2] (.names)                                           0.073     4.363
n_n3563.out[0] (.names)                                          0.258     4.621
n_n3788.in[2] (.names)                                           0.272     4.893
n_n3788.out[0] (.names)                                          0.258     5.152
[936].in[0] (.names)                                             0.382     5.534
[936].out[0] (.names)                                            0.258     5.792
n_n3070.in[3] (.names)                                           0.073     5.865
n_n3070.out[0] (.names)                                          0.258     6.123
n_n3851.D[0] (.latch)                                            0.000     6.123
data arrival time                                                          6.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.261


#Path 27
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n3964.in[1] (.names)                                           0.382     5.644
n_n3964.out[0] (.names)                                          0.258     5.902
n_n3966.D[0] (.latch)                                            0.000     5.902
data arrival time                                                          5.902

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.902
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 28
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n3821.in[1] (.names)                                           0.382     5.644
n_n3821.out[0] (.names)                                          0.258     5.902
n_n3823.D[0] (.latch)                                            0.000     5.902
data arrival time                                                          5.902

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.902
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n3582.in[1] (.names)                                           0.382     5.644
n_n3582.out[0] (.names)                                          0.258     5.902
n_n3583.D[0] (.latch)                                            0.000     5.902
data arrival time                                                          5.902

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.902
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 30
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n3512.in[1] (.names)                                           0.272     5.534
n_n3512.out[0] (.names)                                          0.258     5.792
n_n3514.D[0] (.latch)                                            0.000     5.792
data arrival time                                                          5.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.930


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n4140.in[1] (.names)                                           0.272     5.534
n_n4140.out[0] (.names)                                          0.258     5.792
n_n4142.D[0] (.latch)                                            0.000     5.792
data arrival time                                                          5.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.930


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n3375.in[1] (.names)                                           0.272     5.534
n_n3375.out[0] (.names)                                          0.258     5.792
n_n3376.D[0] (.latch)                                            0.000     5.792
data arrival time                                                          5.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.930


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n4276.in[1] (.names)                                           0.272     5.534
n_n4276.out[0] (.names)                                          0.258     5.792
n_n4279.D[0] (.latch)                                            0.000     5.792
data arrival time                                                          5.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.930


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4069.in[1] (.names)                                           0.272     2.221
n_n4069.out[0] (.names)                                          0.258     2.480
[901].in[1] (.names)                                             0.272     2.752
[901].out[0] (.names)                                            0.258     3.010
n_n3240.in[2] (.names)                                           0.272     3.282
n_n3240.out[0] (.names)                                          0.258     3.540
[905].in[2] (.names)                                             0.493     4.033
[905].out[0] (.names)                                            0.258     4.291
n_n3852.in[2] (.names)                                           0.073     4.363
n_n3852.out[0] (.names)                                          0.258     4.621
n_n3830.in[2] (.names)                                           0.382     5.004
n_n3830.out[0] (.names)                                          0.258     5.262
n_n3206.in[1] (.names)                                           0.272     5.534
n_n3206.out[0] (.names)                                          0.258     5.792
n_n3207.D[0] (.latch)                                            0.000     5.792
data arrival time                                                          5.792

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.930


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
[1076].in[3] (.names)                                            0.073     2.022
[1076].out[0] (.names)                                           0.258     2.280
n_n3334.in[2] (.names)                                           0.493     2.773
n_n3334.out[0] (.names)                                          0.258     3.031
[1104].in[0] (.names)                                            0.073     3.103
[1104].out[0] (.names)                                           0.258     3.361
[1898].in[3] (.names)                                            0.272     3.633
[1898].out[0] (.names)                                           0.258     3.892
[914].in[2] (.names)                                             0.272     4.164
[914].out[0] (.names)                                            0.258     4.422
[1708].in[3] (.names)                                            0.272     4.694
[1708].out[0] (.names)                                           0.258     4.952
n_n3271.in[1] (.names)                                           0.272     5.224
n_n3271.out[0] (.names)                                          0.258     5.482
n_n4233.D[0] (.latch)                                            0.000     5.482
data arrival time                                                          5.482

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.621


#Path 36
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
[1076].in[3] (.names)                                            0.073     2.022
[1076].out[0] (.names)                                           0.258     2.280
n_n3334.in[2] (.names)                                           0.493     2.773
n_n3334.out[0] (.names)                                          0.258     3.031
[1104].in[0] (.names)                                            0.073     3.103
[1104].out[0] (.names)                                           0.258     3.361
[1898].in[3] (.names)                                            0.272     3.633
[1898].out[0] (.names)                                           0.258     3.892
[914].in[2] (.names)                                             0.272     4.164
[914].out[0] (.names)                                            0.258     4.422
[1213].in[3] (.names)                                            0.272     4.694
[1213].out[0] (.names)                                           0.258     4.952
n_n3526.in[1] (.names)                                           0.073     5.025
n_n3526.out[0] (.names)                                          0.258     5.283
n_n3841.D[0] (.latch)                                            0.000     5.283
data arrival time                                                          5.283

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.421


#Path 37
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
n_n4034.in[3] (.names)                                           0.493     2.442
n_n4034.out[0] (.names)                                          0.258     2.700
n_n4259.in[2] (.names)                                           0.073     2.773
n_n4259.out[0] (.names)                                          0.258     3.031
[1078].in[2] (.names)                                            0.272     3.303
[1078].out[0] (.names)                                           0.258     3.561
n_n3324.in[2] (.names)                                           0.603     4.164
n_n3324.out[0] (.names)                                          0.258     4.422
[1885].in[1] (.names)                                            0.272     4.694
[1885].out[0] (.names)                                           0.258     4.952
n_n3241.in[1] (.names)                                           0.073     5.025
n_n3241.out[0] (.names)                                          0.258     5.283
n_n3242.D[0] (.latch)                                            0.000     5.283
data arrival time                                                          5.283

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.421


#Path 38
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
[1076].in[3] (.names)                                            0.073     2.022
[1076].out[0] (.names)                                           0.258     2.280
n_n3334.in[2] (.names)                                           0.493     2.773
n_n3334.out[0] (.names)                                          0.258     3.031
[1086].in[0] (.names)                                            0.272     3.303
[1086].out[0] (.names)                                           0.258     3.561
n_n4158.in[3] (.names)                                           0.073     3.633
n_n4158.out[0] (.names)                                          0.258     3.892
n_n3459.in[1] (.names)                                           0.272     4.164
n_n3459.out[0] (.names)                                          0.258     4.422
n_n3898.D[0] (.latch)                                            0.640     5.062
data arrival time                                                          5.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.201


#Path 39
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
n_n4034.in[3] (.names)                                           0.493     2.442
n_n4034.out[0] (.names)                                          0.258     2.700
[1075].in[3] (.names)                                            0.073     2.773
[1075].out[0] (.names)                                           0.258     3.031
n_n4096.in[2] (.names)                                           0.382     3.413
n_n4096.out[0] (.names)                                          0.258     3.671
[1094].in[0] (.names)                                            0.073     3.744
[1094].out[0] (.names)                                           0.258     4.002
[1648].in[1] (.names)                                            0.382     4.384
[1648].out[0] (.names)                                           0.258     4.642
n_n3972.in[1] (.names)                                           0.073     4.715
n_n3972.out[0] (.names)                                          0.258     4.973
n_n4145.D[0] (.latch)                                            0.000     4.973
data arrival time                                                          4.973

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.111


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
n_n4034.in[3] (.names)                                           0.493     2.442
n_n4034.out[0] (.names)                                          0.258     2.700
[1075].in[3] (.names)                                            0.073     2.773
[1075].out[0] (.names)                                           0.258     3.031
n_n4096.in[2] (.names)                                           0.382     3.413
n_n4096.out[0] (.names)                                          0.258     3.671
[1094].in[0] (.names)                                            0.073     3.744
[1094].out[0] (.names)                                           0.258     4.002
[1613].in[1] (.names)                                            0.272     4.274
[1613].out[0] (.names)                                           0.258     4.532
n_n4121.in[1] (.names)                                           0.073     4.605
n_n4121.out[0] (.names)                                          0.258     4.863
n_n4122.D[0] (.latch)                                            0.000     4.863
data arrival time                                                          4.863

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.001


#Path 41
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
n_n4034.in[3] (.names)                                           0.493     2.442
n_n4034.out[0] (.names)                                          0.258     2.700
[1075].in[3] (.names)                                            0.073     2.773
[1075].out[0] (.names)                                           0.258     3.031
n_n4096.in[2] (.names)                                           0.382     3.413
n_n4096.out[0] (.names)                                          0.258     3.671
[1094].in[0] (.names)                                            0.073     3.744
[1094].out[0] (.names)                                           0.258     4.002
[1260].in[1] (.names)                                            0.272     4.274
[1260].out[0] (.names)                                           0.258     4.532
n_n4094.in[1] (.names)                                           0.073     4.605
n_n4094.out[0] (.names)                                          0.258     4.863
n_n4095.D[0] (.latch)                                            0.000     4.863
data arrival time                                                          4.863

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.001


#Path 42
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4019.in[2] (.names)                                           0.603     2.552
n_n4019.out[0] (.names)                                          0.258     2.810
[1122].in[0] (.names)                                            0.272     3.082
[1122].out[0] (.names)                                           0.258     3.340
n_n3226.in[2] (.names)                                           0.272     3.613
n_n3226.out[0] (.names)                                          0.258     3.871
n_n3916.D[0] (.latch)                                            0.751     4.621
data arrival time                                                          4.621

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.760


#Path 43
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
[1076].in[3] (.names)                                            0.073     2.022
[1076].out[0] (.names)                                           0.258     2.280
n_n3334.in[2] (.names)                                           0.493     2.773
n_n3334.out[0] (.names)                                          0.258     3.031
[1086].in[0] (.names)                                            0.272     3.303
[1086].out[0] (.names)                                           0.258     3.561
n_n4158.in[3] (.names)                                           0.073     3.633
n_n4158.out[0] (.names)                                          0.258     3.892
n_n3302.in[1] (.names)                                           0.382     4.274
n_n3302.out[0] (.names)                                          0.258     4.532
n_n4288.D[0] (.latch)                                            0.000     4.532
data arrival time                                                          4.532

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.532
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.670


#Path 44
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
[1076].in[3] (.names)                                            0.073     2.022
[1076].out[0] (.names)                                           0.258     2.280
n_n3334.in[2] (.names)                                           0.493     2.773
n_n3334.out[0] (.names)                                          0.258     3.031
[1086].in[0] (.names)                                            0.272     3.303
[1086].out[0] (.names)                                           0.258     3.561
n_n4158.in[3] (.names)                                           0.073     3.633
n_n4158.out[0] (.names)                                          0.258     3.892
n_n4156.in[1] (.names)                                           0.272     4.164
n_n4156.out[0] (.names)                                          0.258     4.422
n_n4157.D[0] (.latch)                                            0.000     4.422
data arrival time                                                          4.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.422
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.560


#Path 45
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
[6281].in[1] (.names)                                            0.382     1.691
[6281].out[0] (.names)                                           0.258     1.949
[1129].in[2] (.names)                                            0.272     2.221
[1129].out[0] (.names)                                           0.258     2.480
n_n4015.in[3] (.names)                                           0.272     2.752
n_n4015.out[0] (.names)                                          0.258     3.010
n_n3518.in[0] (.names)                                           0.382     3.392
n_n3518.out[0] (.names)                                          0.258     3.650
n_n4316.D[0] (.latch)                                            0.751     4.401
data arrival time                                                          4.401

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.401
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.539


#Path 46
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
n_n4034.in[3] (.names)                                           0.493     2.442
n_n4034.out[0] (.names)                                          0.258     2.700
n_n4259.in[2] (.names)                                           0.073     2.773
n_n4259.out[0] (.names)                                          0.258     3.031
[1078].in[2] (.names)                                            0.272     3.303
[1078].out[0] (.names)                                           0.258     3.561
n_n3110.in[2] (.names)                                           0.493     4.053
n_n3110.out[0] (.names)                                          0.258     4.312
n_n3111.D[0] (.latch)                                            0.000     4.312
data arrival time                                                          4.312

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.450


#Path 47
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
[6281].in[1] (.names)                                            0.382     1.691
[6281].out[0] (.names)                                           0.258     1.949
[1129].in[2] (.names)                                            0.272     2.221
[1129].out[0] (.names)                                           0.258     2.480
n_n4015.in[3] (.names)                                           0.272     2.752
n_n4015.out[0] (.names)                                          0.258     3.010
n_n3148.in[0] (.names)                                           0.382     3.392
n_n3148.out[0] (.names)                                          0.258     3.650
n_n3495.D[0] (.latch)                                            0.530     4.180
data arrival time                                                          4.180

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.319


#Path 48
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.098     0.098
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n3900.in[0] (.names)                                           0.713     0.961
n_n3900.out[0] (.names)                                          0.258     1.219
n_n3899.in[2] (.names)                                           0.073     1.292
n_n3899.out[0] (.names)                                          0.258     1.550
n_n3870.in[2] (.names)                                           0.382     1.932
n_n3870.out[0] (.names)                                          0.258     2.191
n_n3869.in[2] (.names)                                           0.272     2.463
n_n3869.out[0] (.names)                                          0.258     2.721
[1019].in[3] (.names)                                            0.382     3.103
[1019].out[0] (.names)                                           0.258     3.361
n_n3166.in[3] (.names)                                           0.493     3.854
n_n3166.out[0] (.names)                                          0.258     4.112
n_n3475.D[0] (.latch)                                            0.000     4.112
data arrival time                                                          4.112

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.112
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.250


#Path 49
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
[1096].in[3] (.names)                                            0.272     1.691
[1096].out[0] (.names)                                           0.258     1.949
n_n4019.in[2] (.names)                                           0.603     2.552
n_n4019.out[0] (.names)                                          0.258     2.810
[1122].in[0] (.names)                                            0.272     3.082
[1122].out[0] (.names)                                           0.258     3.340
n_n3147.in[2] (.names)                                           0.493     3.833
n_n3147.out[0] (.names)                                          0.258     4.091
n_n3458.D[0] (.latch)                                            0.000     4.091
data arrival time                                                          4.091

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.091
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.229


#Path 50
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.098     0.098
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n3900.in[0] (.names)                                           0.713     0.961
n_n3900.out[0] (.names)                                          0.258     1.219
n_n3899.in[2] (.names)                                           0.073     1.292
n_n3899.out[0] (.names)                                          0.258     1.550
n_n3870.in[2] (.names)                                           0.382     1.932
n_n3870.out[0] (.names)                                          0.258     2.191
n_n3869.in[2] (.names)                                           0.272     2.463
n_n3869.out[0] (.names)                                          0.258     2.721
n_n3205.in[2] (.names)                                           0.382     3.103
n_n3205.out[0] (.names)                                          0.258     3.361
[1062].in[3] (.names)                                            0.073     3.434
[1062].out[0] (.names)                                           0.258     3.692
n_n3585.in[3] (.names)                                           0.073     3.765
n_n3585.out[0] (.names)                                          0.258     4.023
n_n4324.D[0] (.latch)                                            0.000     4.023
data arrival time                                                          4.023

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.023
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.161


#Path 51
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[941].in[0] (.names)                                             0.073     2.043
[941].out[0] (.names)                                            0.258     2.301
[2049].in[3] (.names)                                            0.272     2.573
[2049].out[0] (.names)                                           0.258     2.831
[1552].in[2] (.names)                                            0.272     3.103
[1552].out[0] (.names)                                           0.258     3.361
n_n4228.in[1] (.names)                                           0.382     3.744
n_n4228.out[0] (.names)                                          0.258     4.002
n_n4229.D[0] (.latch)                                            0.000     4.002
data arrival time                                                          4.002

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -4.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.140


#Path 52
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[941].in[0] (.names)                                             0.073     2.043
[941].out[0] (.names)                                            0.258     2.301
[2049].in[3] (.names)                                            0.272     2.573
[2049].out[0] (.names)                                           0.258     2.831
[1487].in[2] (.names)                                            0.382     3.213
[1487].out[0] (.names)                                           0.258     3.472
n_n3058.in[1] (.names)                                           0.073     3.544
n_n3058.out[0] (.names)                                          0.258     3.802
n_n3085.D[0] (.latch)                                            0.000     3.802
data arrival time                                                          3.802

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.802
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.941


#Path 53
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
n_n4034.in[3] (.names)                                           0.493     2.442
n_n4034.out[0] (.names)                                          0.258     2.700
[1075].in[3] (.names)                                            0.073     2.773
[1075].out[0] (.names)                                           0.258     3.031
n_n3236.in[2] (.names)                                           0.493     3.523
n_n3236.out[0] (.names)                                          0.258     3.781
n_n3237.D[0] (.latch)                                            0.000     3.781
data arrival time                                                          3.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.920


#Path 54
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
[6281].in[1] (.names)                                            0.382     1.691
[6281].out[0] (.names)                                           0.258     1.949
[1129].in[2] (.names)                                            0.272     2.221
[1129].out[0] (.names)                                           0.258     2.480
n_n4015.in[3] (.names)                                           0.272     2.752
n_n4015.out[0] (.names)                                          0.258     3.010
n_n3017.in[1] (.names)                                           0.493     3.502
n_n3017.out[0] (.names)                                          0.258     3.760
n_n3657.D[0] (.latch)                                            0.000     3.760
data arrival time                                                          3.760

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.760
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.899


#Path 55
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[941].in[0] (.names)                                             0.073     2.043
[941].out[0] (.names)                                            0.258     2.301
[2049].in[3] (.names)                                            0.272     2.573
[2049].out[0] (.names)                                           0.258     2.831
[1509].in[2] (.names)                                            0.272     3.103
[1509].out[0] (.names)                                           0.258     3.361
n_n3308.in[1] (.names)                                           0.073     3.434
n_n3308.out[0] (.names)                                          0.258     3.692
n_n4351.D[0] (.latch)                                            0.000     3.692
data arrival time                                                          3.692

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.830


#Path 56
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[941].in[0] (.names)                                             0.073     2.043
[941].out[0] (.names)                                            0.258     2.301
[2049].in[3] (.names)                                            0.272     2.573
[2049].out[0] (.names)                                           0.258     2.831
n_n4345.in[2] (.names)                                           0.073     2.904
n_n4345.out[0] (.names)                                          0.258     3.162
n_n4073.in[1] (.names)                                           0.272     3.434
n_n4073.out[0] (.names)                                          0.258     3.692
n_n4074.D[0] (.latch)                                            0.000     3.692
data arrival time                                                          3.692

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.830


#Path 57
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.098     0.098
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     0.248
pready_0_0_.in[1] (.names)                                       0.493     0.741
pready_0_0_.out[0] (.names)                                      0.258     0.999
[1155].in[0] (.names)                                            0.382     1.381
[1155].out[0] (.names)                                           0.258     1.639
[1329].in[2] (.names)                                            0.493     2.132
[1329].out[0] (.names)                                           0.258     2.390
n_n3045.in[2] (.names)                                           0.272     2.662
n_n3045.out[0] (.names)                                          0.258     2.920
n_n3208.D[0] (.latch)                                            0.530     3.451
data arrival time                                                          3.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.589


#Path 58
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.098     0.098
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n3900.in[0] (.names)                                           0.713     0.961
n_n3900.out[0] (.names)                                          0.258     1.219
n_n3899.in[2] (.names)                                           0.073     1.292
n_n3899.out[0] (.names)                                          0.258     1.550
n_n3870.in[2] (.names)                                           0.382     1.932
n_n3870.out[0] (.names)                                          0.258     2.191
[1034].in[3] (.names)                                            0.382     2.573
[1034].out[0] (.names)                                           0.258     2.831
n_n3382.in[3] (.names)                                           0.272     3.103
n_n3382.out[0] (.names)                                          0.258     3.361
n_n4366.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.500


#Path 59
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[1128].in[1] (.names)                                            0.493     2.463
[1128].out[0] (.names)                                           0.258     2.721
n_n3059.in[2] (.names)                                           0.382     3.103
n_n3059.out[0] (.names)                                          0.258     3.361
n_n3099.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.500


#Path 60
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[1128].in[1] (.names)                                            0.493     2.463
[1128].out[0] (.names)                                           0.258     2.721
n_n3168.in[2] (.names)                                           0.382     3.103
n_n3168.out[0] (.names)                                          0.258     3.361
n_n4222.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.500


#Path 61
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1182].in[2] (.names)                                            0.603     2.552
[1182].out[0] (.names)                                           0.258     2.810
n_n3104.in[1] (.names)                                           0.272     3.082
n_n3104.out[0] (.names)                                          0.258     3.340
n_n3865.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 62
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1006].in[1] (.names)                                            0.493     2.442
[1006].out[0] (.names)                                           0.258     2.700
n_n3680.in[0] (.names)                                           0.382     3.082
n_n3680.out[0] (.names)                                          0.258     3.340
n_n3845.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 63
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
[2011].in[2] (.names)                                            0.493     1.801
[2011].out[0] (.names)                                           0.258     2.060
[2009].in[2] (.names)                                            0.493     2.552
[2009].out[0] (.names)                                           0.258     2.810
n_n3296.in[2] (.names)                                           0.272     3.082
n_n3296.out[0] (.names)                                          0.258     3.340
n_n4381.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 64
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1006].in[1] (.names)                                            0.493     2.442
[1006].out[0] (.names)                                           0.258     2.700
n_n4028.in[0] (.names)                                           0.382     3.082
n_n4028.out[0] (.names)                                          0.258     3.340
n_n4029.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 65
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1006].in[1] (.names)                                            0.493     2.442
[1006].out[0] (.names)                                           0.258     2.700
n_n3540.in[0] (.names)                                           0.382     3.082
n_n3540.out[0] (.names)                                          0.258     3.340
n_n4052.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 66
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1006].in[1] (.names)                                            0.493     2.442
[1006].out[0] (.names)                                           0.258     2.700
n_n3693.in[0] (.names)                                           0.382     3.082
n_n3693.out[0] (.names)                                          0.258     3.340
n_n4099.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 67
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1470].in[2] (.names)                                            0.603     2.552
[1470].out[0] (.names)                                           0.258     2.810
n_n121.in[1] (.names)                                            0.272     3.082
n_n121.out[0] (.names)                                           0.258     3.340
n_n3954.D[0] (.latch)                                            0.000     3.340
data arrival time                                                          3.340

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.479


#Path 68
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.098     0.098
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n3900.in[0] (.names)                                           0.713     0.961
n_n3900.out[0] (.names)                                          0.258     1.219
n_n3899.in[2] (.names)                                           0.073     1.292
n_n3899.out[0] (.names)                                          0.258     1.550
[1038].in[3] (.names)                                            0.272     1.822
[1038].out[0] (.names)                                           0.258     2.080
[1659].in[2] (.names)                                            0.073     2.153
[1659].out[0] (.names)                                           0.258     2.411
n_n4046.in[3] (.names)                                           0.073     2.484
n_n4046.out[0] (.names)                                          0.258     2.742
n_n4047.D[0] (.latch)                                            0.530     3.272
data arrival time                                                          3.272

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 69
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1510].in[3] (.names)                                            1.484     2.373
[1510].out[0] (.names)                                           0.258     2.631
n_n3285.in[2] (.names)                                           0.382     3.014
n_n3285.out[0] (.names)                                          0.258     3.272
n_n3287.D[0] (.latch)                                            0.000     3.272
data arrival time                                                          3.272

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3287.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 70
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1362].in[2] (.names)                                            0.073     2.022
[1362].out[0] (.names)                                           0.258     2.280
n_n3552.in[3] (.names)                                           0.073     2.353
n_n3552.out[0] (.names)                                          0.258     2.611
n_n3934.D[0] (.latch)                                            0.640     3.251
data arrival time                                                          3.251

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.389


#Path 71
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
n_n3519.in[2] (.names)                                           0.382     2.353
n_n3519.out[0] (.names)                                          0.258     2.611
n_n3976.D[0] (.latch)                                            0.640     3.251
data arrival time                                                          3.251

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.389


#Path 72
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
[1006].in[1] (.names)                                            0.493     2.442
[1006].out[0] (.names)                                           0.258     2.700
n_n3579.in[0] (.names)                                           0.272     2.972
n_n3579.out[0] (.names)                                          0.258     3.230
n_n3955.D[0] (.latch)                                            0.000     3.230
data arrival time                                                          3.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.368


#Path 73
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n4126.in[1] (.names)                                           0.382     1.691
n_n4126.out[0] (.names)                                          0.258     1.949
n_n3632.in[2] (.names)                                           0.382     2.332
n_n3632.out[0] (.names)                                          0.258     2.590
n_n3769.D[0] (.latch)                                            0.640     3.230
data arrival time                                                          3.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.368


#Path 74
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3733.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n3732.in[1] (.names)                                           1.595     2.814
n_n3732.out[0] (.names)                                          0.258     3.072
n_n3733.D[0] (.latch)                                            0.000     3.072
data arrival time                                                          3.072

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3733.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.210


#Path 75
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
[1128].in[1] (.names)                                            0.493     2.463
[1128].out[0] (.names)                                           0.258     2.721
n_n3309.in[2] (.names)                                           0.073     2.793
n_n3309.out[0] (.names)                                          0.258     3.052
n_n4392.D[0] (.latch)                                            0.000     3.052
data arrival time                                                          3.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.190


#Path 76
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
n_n4155.in[3] (.names)                                           0.382     0.631
n_n4155.out[0] (.names)                                          0.258     0.889
n_n3923.in[2] (.names)                                           0.272     1.161
n_n3923.out[0] (.names)                                          0.258     1.419
n_n4267.in[2] (.names)                                           0.272     1.691
n_n4267.out[0] (.names)                                          0.258     1.949
[1076].in[3] (.names)                                            0.073     2.022
[1076].out[0] (.names)                                           0.258     2.280
n_n3406.in[2] (.names)                                           0.493     2.773
n_n3406.out[0] (.names)                                          0.258     3.031
n_n3408.D[0] (.latch)                                            0.000     3.031
data arrival time                                                          3.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.169


#Path 77
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3578.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[988].in[0] (.names)                                             1.251     1.251
[988].out[0] (.names)                                            0.258     1.509
n_n3494.in[1] (.names)                                           0.493     2.002
n_n3494.out[0] (.names)                                          0.258     2.260
n_n3578.D[0] (.latch)                                            0.751     3.011
data arrival time                                                          3.011

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3578.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -3.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.149


#Path 78
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1246].in[3] (.names)                                            1.484     2.373
[1246].out[0] (.names)                                           0.258     2.631
n_n3340.in[2] (.names)                                           0.073     2.704
n_n3340.out[0] (.names)                                          0.258     2.962
n_n3342.D[0] (.latch)                                            0.000     2.962
data arrival time                                                          2.962

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3342.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.100


#Path 79
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1242].in[3] (.names)                                            1.484     2.373
[1242].out[0] (.names)                                           0.258     2.631
n_n4207.in[2] (.names)                                           0.073     2.704
n_n4207.out[0] (.names)                                          0.258     2.962
n_n4209.D[0] (.latch)                                            0.000     2.962
data arrival time                                                          2.962

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4209.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.100


#Path 80
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3225.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[2224].in[3] (.names)                                            1.484     2.373
[2224].out[0] (.names)                                           0.258     2.631
n_n3224.in[2] (.names)                                           0.073     2.704
n_n3224.out[0] (.names)                                          0.258     2.962
n_n3225.D[0] (.latch)                                            0.000     2.962
data arrival time                                                          2.962

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3225.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.100


#Path 81
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n3056.in[1] (.names)                                           1.484     2.704
n_n3056.out[0] (.names)                                          0.258     2.962
n_n3057.D[0] (.latch)                                            0.000     2.962
data arrival time                                                          2.962

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3057.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.100


#Path 82
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n4307.in[1] (.names)                                           1.484     2.704
n_n4307.out[0] (.names)                                          0.258     2.962
n_n4309.D[0] (.latch)                                            0.000     2.962
data arrival time                                                          2.962

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4309.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.100


#Path 83
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.098     0.098
n_n3968.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[6266].in[0] (.names)                                            0.272     0.521
[6266].out[0] (.names)                                           0.258     0.779
n_n4367.in[3] (.names)                                           0.272     1.051
n_n4367.out[0] (.names)                                          0.258     1.309
n_n3656.in[1] (.names)                                           0.493     1.801
n_n3656.out[0] (.names)                                          0.258     2.060
[1068].in[1] (.names)                                            0.272     2.332
[1068].out[0] (.names)                                           0.258     2.590
n_n3473.in[2] (.names)                                           0.073     2.662
n_n3473.out[0] (.names)                                          0.258     2.920
n_n4056.D[0] (.latch)                                            0.000     2.920
data arrival time                                                          2.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.059


#Path 84
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.098     0.098
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     0.248
pready_0_0_.in[1] (.names)                                       0.493     0.741
pready_0_0_.out[0] (.names)                                      0.258     0.999
[1155].in[0] (.names)                                            0.382     1.381
[1155].out[0] (.names)                                           0.258     1.639
[2141].in[2] (.names)                                            0.493     2.132
[2141].out[0] (.names)                                           0.258     2.390
n_n3510.in[2] (.names)                                           0.272     2.662
n_n3510.out[0] (.names)                                          0.258     2.920
n_n3511.D[0] (.latch)                                            0.000     2.920
data arrival time                                                          2.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.059


#Path 85
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[988].in[0] (.names)                                             1.251     1.251
[988].out[0] (.names)                                            0.258     1.509
n_n3249.in[1] (.names)                                           0.603     2.112
n_n3249.out[0] (.names)                                          0.258     2.370
n_n3250.D[0] (.latch)                                            0.530     2.901
data arrival time                                                          2.901

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3250.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.039


#Path 86
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[988].in[0] (.names)                                             1.251     1.251
[988].out[0] (.names)                                            0.258     1.509
n_n3935.in[1] (.names)                                           0.603     2.112
n_n3935.out[0] (.names)                                          0.258     2.370
n_n3936.D[0] (.latch)                                            0.530     2.901
data arrival time                                                          2.901

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3936.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.039


#Path 87
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1412].in[3] (.names)                                            1.374     2.263
[1412].out[0] (.names)                                           0.258     2.521
n_n4134.in[2] (.names)                                           0.073     2.594
n_n4134.out[0] (.names)                                          0.258     2.852
n_n4136.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4136.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 88
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1301].in[3] (.names)                                            1.374     2.263
[1301].out[0] (.names)                                           0.258     2.521
n_n3757.in[2] (.names)                                           0.073     2.594
n_n3757.out[0] (.names)                                          0.258     2.852
n_n3758.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3758.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 89
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1265].in[3] (.names)                                            1.374     2.263
[1265].out[0] (.names)                                           0.258     2.521
n_n4165.in[2] (.names)                                           0.073     2.594
n_n4165.out[0] (.names)                                          0.258     2.852
n_n4166.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4166.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 90
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3627.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n3625.in[1] (.names)                                           1.374     2.594
n_n3625.out[0] (.names)                                          0.258     2.852
n_n3627.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3627.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 91
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n4370.in[1] (.names)                                           1.374     2.594
n_n4370.out[0] (.names)                                          0.258     2.852
n_n4372.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4372.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 92
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3722.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n3721.in[1] (.names)                                           1.374     2.594
n_n3721.out[0] (.names)                                          0.258     2.852
n_n3722.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3722.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 93
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.098     0.098
pdn.Q[0] (.latch) [clock-to-output]                              0.151     0.248
[894].in[1] (.names)                                             0.713     0.961
[894].out[0] (.names)                                            0.258     1.219
n_n3011.in[2] (.names)                                           1.374     2.594
n_n3011.out[0] (.names)                                          0.258     2.852
n_n3012.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3012.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.990


#Path 94
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.098     0.098
n_n3976.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[2182].in[2] (.names)                                            0.493     0.741
[2182].out[0] (.names)                                           0.258     0.999
[6278].in[3] (.names)                                            0.073     1.072
[6278].out[0] (.names)                                           0.258     1.330
n_n3974.in[3] (.names)                                           0.382     1.712
n_n3974.out[0] (.names)                                          0.258     1.970
n_n3018.in[2] (.names)                                           0.603     2.573
n_n3018.out[0] (.names)                                          0.258     2.831
n_n3688.D[0] (.latch)                                            0.000     2.831
data arrival time                                                          2.831

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.831
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.969


#Path 95
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.098     0.098
n_n4029.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[984].in[2] (.names)                                             0.382     0.631
[984].out[0] (.names)                                            0.258     0.889
n_n3294.in[1] (.names)                                           0.272     1.161
n_n3294.out[0] (.names)                                          0.258     1.419
[6349].in[0] (.names)                                            0.272     1.691
[6349].out[0] (.names)                                           0.258     1.949
[1565].in[3] (.names)                                            0.272     2.221
[1565].out[0] (.names)                                           0.258     2.480
n_n131.in[0] (.names)                                            0.073     2.552
n_n131.out[0] (.names)                                           0.258     2.810
n_n4057.D[0] (.latch)                                            0.000     2.810
data arrival time                                                          2.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.949


#Path 96
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.098     0.098
n_n4029.Q[0] (.latch) [clock-to-output]                          0.151     0.248
[984].in[2] (.names)                                             0.382     0.631
[984].out[0] (.names)                                            0.258     0.889
n_n3294.in[1] (.names)                                           0.272     1.161
n_n3294.out[0] (.names)                                          0.258     1.419
[6349].in[0] (.names)                                            0.272     1.691
[6349].out[0] (.names)                                           0.258     1.949
[1477].in[2] (.names)                                            0.272     2.221
[1477].out[0] (.names)                                           0.258     2.480
n_n130.in[1] (.names)                                            0.073     2.552
n_n130.out[0] (.names)                                           0.258     2.810
n_n4045.D[0] (.latch)                                            0.000     2.810
data arrival time                                                          2.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.949


#Path 97
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.098     0.098
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     0.248
pready_0_0_.in[1] (.names)                                       0.493     0.741
pready_0_0_.out[0] (.names)                                      0.258     0.999
[1155].in[0] (.names)                                            0.382     1.381
[1155].out[0] (.names)                                           0.258     1.639
[1728].in[2] (.names)                                            0.382     2.022
[1728].out[0] (.names)                                           0.258     2.280
n_n4293.in[2] (.names)                                           0.272     2.552
n_n4293.out[0] (.names)                                          0.258     2.810
n_n4294.D[0] (.latch)                                            0.000     2.810
data arrival time                                                          2.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.948


#Path 98
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.098     0.098
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     0.248
pready_0_0_.in[1] (.names)                                       0.493     0.741
pready_0_0_.out[0] (.names)                                      0.258     0.999
[1155].in[0] (.names)                                            0.382     1.381
[1155].out[0] (.names)                                           0.258     1.639
[1780].in[2] (.names)                                            0.382     2.022
[1780].out[0] (.names)                                           0.258     2.280
n_n3837.in[2] (.names)                                           0.272     2.552
n_n3837.out[0] (.names)                                          0.258     2.810
n_n3886.D[0] (.latch)                                            0.000     2.810
data arrival time                                                          2.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.948


#Path 99
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4211.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[988].in[0] (.names)                                             1.251     1.251
[988].out[0] (.names)                                            0.258     1.509
n_n4210.in[1] (.names)                                           0.493     2.002
n_n4210.out[0] (.names)                                          0.258     2.260
n_n4211.D[0] (.latch)                                            0.530     2.790
data arrival time                                                          2.790

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4211.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.929


#Path 100
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.098     0.098
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     0.248
nrq1_3.in[1] (.names)                                            0.382     0.631
nrq1_3.out[0] (.names)                                           0.258     0.889
[1285].in[3] (.names)                                            1.264     2.153
[1285].out[0] (.names)                                           0.258     2.411
n_n4245.in[2] (.names)                                           0.073     2.483
n_n4245.out[0] (.names)                                          0.258     2.742
n_n4247.D[0] (.latch)                                            0.000     2.742
data arrival time                                                          2.742

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4247.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -2.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.880


#End of timing report
