{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619797228741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619797228742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 18:40:28 2021 " "Processing started: Fri Apr 30 18:40:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619797228742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797228742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tku_spi -c tku_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tku_spi -c tku_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797228742 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1619797228898 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "m top.v(6) " "Verilog HDL Compiler Directive warning at top.v(6): text macro \"m\" is undefined" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 6 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619797237172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619797237177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797237177 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/hex_to_seg.v " "Can't analyze file -- file ../src/hex_to_seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619797237178 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/hex_display.v " "Can't analyze file -- file ../src/hex_display.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619797237179 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/my_block.v " "Can't analyze file -- file ../src/my_block.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619797237179 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/URXD_CRC_BL.v " "Can't analyze file -- file ../src/URXD_CRC_BL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619797237180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/RET_TXD_CRC_BL.v " "Can't analyze file -- file ../src/RET_TXD_CRC_BL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619797237180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MISO top.v(16) " "Verilog HDL Implicit Net warning at top.v(16): created implicit net for \"MISO\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797237180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOSI top.v(18) " "Verilog HDL Implicit Net warning at top.v(18): created implicit net for \"MOSI\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797237180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SCLK top.v(19) " "Verilog HDL Implicit Net warning at top.v(19): created implicit net for \"SCLK\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797237180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOAD top.v(20) " "Verilog HDL Implicit Net warning at top.v(20): created implicit net for \"LOAD\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619797237180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619797237227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(6) " "Verilog HDL assignment warning at top.v(6): truncated value with size 32 to match size of target (2)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797237228 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(9) " "Verilog HDL assignment warning at top.v(9): truncated value with size 32 to match size of target (2)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619797237228 "|top"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "master SPI_MASTER " "Node instance \"master\" instantiates undefined entity \"SPI_MASTER\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../src/top.v" "master" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619797237243 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "slave SPI_SLAVE " "Node instance \"slave\" instantiates undefined entity \"SPI_SLAVE\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../src/top.v" "slave" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_spi/src/top.v" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619797237243 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619797237289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 30 18:40:37 2021 " "Processing ended: Fri Apr 30 18:40:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619797237289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619797237289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619797237289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797237289 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619797237388 ""}
