Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /u/j/t/jtong/ChampSim/ipc1_public/server_001.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3154860 heartbeat IPC: 3.16971 cumulative IPC: 3.16971 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6369049 heartbeat IPC: 3.1112 cumulative IPC: 3.14019 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9554470 heartbeat IPC: 3.1393 cumulative IPC: 3.13989 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12761632 heartbeat IPC: 3.11802 cumulative IPC: 3.1344 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15980157 heartbeat IPC: 3.10701 cumulative IPC: 3.12888 (Simulation time: 0 hr 2 min 6 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15980157 (Simulation time: 0 hr 2 min 6 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24001284 heartbeat IPC: 1.24671 cumulative IPC: 1.24671 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 31541527 heartbeat IPC: 1.32622 cumulative IPC: 1.28523 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 39224902 heartbeat IPC: 1.30151 cumulative IPC: 1.29061 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47217113 heartbeat IPC: 1.25122 cumulative IPC: 1.28053 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 54752873 heartbeat IPC: 1.32701 cumulative IPC: 1.28957 (Simulation time: 0 hr 4 min 9 sec) 
Finished CPU 0 instructions: 50000000 cycles: 38772716 cumulative IPC: 1.28957 (Simulation time: 0 hr 4 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.28957 instructions: 50000000 cycles: 38772716
L1D TOTAL     ACCESS:   17996026  HIT:   17484743  MISS:     511283
L1D LOAD      ACCESS:    6628435  HIT:    6425981  MISS:     202454
L1D RFO       ACCESS:    5066448  HIT:    4983862  MISS:      82586
L1D PREFETCH  ACCESS:    6301143  HIT:    6074900  MISS:     226243
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15445752  ISSUED:   15020163  USEFUL:     319621  USELESS:     178354
L1D AVERAGE MISS LATENCY: 92.9598 cycles
L1I TOTAL     ACCESS:    8470504  HIT:    7798898  MISS:     671606
L1I LOAD      ACCESS:    8114050  HIT:    7679390  MISS:     434660
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     356454  HIT:     119508  MISS:     236946
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1651370  ISSUED:    1651370  USEFUL:     334599  USELESS:     171767
L1I AVERAGE MISS LATENCY: 24.8747 cycles
L2C TOTAL     ACCESS:    1910650  HIT:    1423895  MISS:     486755
L2C LOAD      ACCESS:     492357  HIT:     351334  MISS:     141023
L2C RFO       ACCESS:      80990  HIT:      10417  MISS:      70573
L2C PREFETCH  ACCESS:    1129458  HIT:     854736  MISS:     274722
L2C WRITEBACK ACCESS:     207845  HIT:     207408  MISS:        437
L2C PREFETCH  REQUESTED:    3405221  ISSUED:    3398735  USEFUL:      48299  USELESS:     489557
L2C AVERAGE MISS LATENCY: 113.746 cycles
LLC TOTAL     ACCESS:    1190725  HIT:     852646  MISS:     338079
LLC LOAD      ACCESS:     140854  HIT:      98963  MISS:      41891
LLC RFO       ACCESS:      70571  HIT:       6800  MISS:      63771
LLC PREFETCH  ACCESS:     811824  HIT:     579732  MISS:     232092
LLC WRITEBACK ACCESS:     167476  HIT:     167151  MISS:        325
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      74175  USELESS:     375046
LLC AVERAGE MISS LATENCY: 208.42 cycles
Major fault: 0 Minor fault: 16701
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      98153  ROW_BUFFER_MISS:     239576
 DBUS_CONGESTED:     230909
 WQ ROW_BUFFER_HIT:      35600  ROW_BUFFER_MISS:     124205  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.5889% MPKI: 0.70108 Average ROB Occupancy at Mispredict: 89.2453

Branch types
NOT_BRANCH: 41473571 82.9471%
BRANCH_DIRECT_JUMP: 347941 0.695882%
BRANCH_INDIRECT: 148212 0.296424%
BRANCH_CONDITIONAL: 6817277 13.6346%
BRANCH_DIRECT_CALL: 570724 1.14145%
BRANCH_INDIRECT_CALL: 25133 0.050266%
BRANCH_RETURN: 617123 1.23425%
BRANCH_OTHER: 0 0%

