Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun  2 11:35:53 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file UPDOWN_7SEG_timing_summary_routed.rpt -pb UPDOWN_7SEG_timing_summary_routed.pb -rpx UPDOWN_7SEG_timing_summary_routed.rpx -warn_on_violation
| Design       : UPDOWN_7SEG
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.937        0.000                      0                   31        0.276        0.000                      0                   31       41.160        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.937        0.000                      0                   31        0.276        0.000                      0                   31       41.160        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.937ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.168ns (40.200%)  route 3.225ns (59.800%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.227 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.561 r  tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.561    tmp_count_reg[20]_i_1_n_6
    SLICE_X65Y62         FDCE                                         r  tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    88.199    CLK_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  tmp_count_reg[21]/C
                         clock pessimism              0.271    88.471    
                         clock uncertainty           -0.035    88.435    
    SLICE_X65Y62         FDCE (Setup_fdce_C_D)        0.062    88.497    tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.497    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                 77.937    

Slack (MET) :             78.032ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.073ns (39.128%)  route 3.225ns (60.872%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.227 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.466 r  tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.466    tmp_count_reg[20]_i_1_n_5
    SLICE_X65Y62         FDCE                                         r  tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    88.199    CLK_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  tmp_count_reg[22]/C
                         clock pessimism              0.271    88.471    
                         clock uncertainty           -0.035    88.435    
    SLICE_X65Y62         FDCE (Setup_fdce_C_D)        0.062    88.497    tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.497    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                 78.032    

Slack (MET) :             78.048ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 2.057ns (38.943%)  route 3.225ns (61.057%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.227 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.450 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.450    tmp_count_reg[20]_i_1_n_7
    SLICE_X65Y62         FDCE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    88.199    CLK_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  tmp_count_reg[20]/C
                         clock pessimism              0.271    88.471    
                         clock uncertainty           -0.035    88.435    
    SLICE_X65Y62         FDCE (Setup_fdce_C_D)        0.062    88.497    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.497    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 78.048    

Slack (MET) :             78.052ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.054ns (38.908%)  route 3.225ns (61.092%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.447 r  tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.447    tmp_count_reg[16]_i_1_n_6
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    88.200    CLK_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[17]/C
                         clock pessimism              0.271    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X65Y61         FDCE (Setup_fdce_C_D)        0.062    88.498    tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.498    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 78.052    

Slack (MET) :             78.073ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.033ns (38.664%)  route 3.225ns (61.336%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.426 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.426    tmp_count_reg[16]_i_1_n_4
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    88.200    CLK_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism              0.271    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X65Y61         FDCE (Setup_fdce_C_D)        0.062    88.498    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.498    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                 78.073    

Slack (MET) :             78.147ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.959ns (37.789%)  route 3.225ns (62.211%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.352 r  tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.352    tmp_count_reg[16]_i_1_n_5
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    88.200    CLK_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[18]/C
                         clock pessimism              0.271    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X65Y61         FDCE (Setup_fdce_C_D)        0.062    88.498    tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.498    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 78.147    

Slack (MET) :             78.163ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.943ns (37.596%)  route 3.225ns (62.404%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.113 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.336 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.336    tmp_count_reg[16]_i_1_n_7
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    88.200    CLK_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[16]/C
                         clock pessimism              0.271    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X65Y61         FDCE (Setup_fdce_C_D)        0.062    88.498    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.498    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 78.163    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.940ns (37.560%)  route 3.225ns (62.440%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.333 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.333    tmp_count_reg[12]_i_1_n_6
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    88.201    CLK_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[13]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X65Y60         FDCE (Setup_fdce_C_D)        0.062    88.499    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.499    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.188ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.919ns (37.305%)  route 3.225ns (62.695%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.312 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.312    tmp_count_reg[12]_i_1_n_4
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    88.201    CLK_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X65Y60         FDCE (Setup_fdce_C_D)        0.062    88.499    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.499    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 78.188    

Slack (MET) :             78.262ns  (required time - arrival time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.845ns (36.390%)  route 3.225ns (63.610%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.168    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.456     5.624 f  tmp_count_reg[8]/Q
                         net (fo=2, routed)           1.011     6.634    tmp_count_reg[8]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  COUNT_TMP[3]_i_7/O
                         net (fo=1, routed)           0.973     7.731    COUNT_TMP[3]_i_7_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.855 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          1.241     9.097    ENABLE
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.221    tmp_count[0]_i_5_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.771    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.238 r  tmp_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.238    tmp_count_reg[12]_i_1_n_5
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    88.201    CLK_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[14]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X65Y60         FDCE (Setup_fdce_C_D)        0.062    88.499    tmp_count_reg[14]
  -------------------------------------------------------------------
                         required time                         88.499    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 78.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 COUNT_TMP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_TMP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  COUNT_TMP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     1.660 f  COUNT_TMP_reg[0]/Q
                         net (fo=11, routed)          0.187     1.847    COUNT_TMP[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  COUNT_TMP[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    COUNT_TMP[0]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  COUNT_TMP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  COUNT_TMP_reg[0]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.120     1.616    COUNT_TMP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 COUNT_TMP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_TMP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.936%)  route 0.181ns (42.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X64Y58         FDCE                                         r  COUNT_TMP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.148     1.644 r  COUNT_TMP_reg[2]/Q
                         net (fo=10, routed)          0.181     1.825    COUNT_TMP[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I3_O)        0.101     1.926 r  COUNT_TMP[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    COUNT_TMP[2]_i_1_n_0
    SLICE_X64Y58         FDCE                                         r  COUNT_TMP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X64Y58         FDCE                                         r  COUNT_TMP_reg[2]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y58         FDCE (Hold_fdce_C_D)         0.131     1.627    COUNT_TMP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 COUNT_TMP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_TMP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.246ns (57.640%)  route 0.181ns (42.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X64Y58         FDCE                                         r  COUNT_TMP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.148     1.644 r  COUNT_TMP_reg[2]/Q
                         net (fo=10, routed)          0.181     1.825    COUNT_TMP[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I3_O)        0.098     1.923 r  COUNT_TMP[1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    COUNT_TMP[1]_i_1_n_0
    SLICE_X64Y58         FDCE                                         r  COUNT_TMP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X64Y58         FDCE                                         r  COUNT_TMP_reg[1]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y58         FDCE (Hold_fdce_C_D)         0.120     1.616    COUNT_TMP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  tmp_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.806    tmp_count_reg[11]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  tmp_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.851    tmp_count[8]_i_2_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.914 r  tmp_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    tmp_count_reg[8]_i_1_n_4
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X65Y59         FDCE                                         r  tmp_count_reg[11]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X65Y59         FDCE (Hold_fdce_C_D)         0.105     1.601    tmp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.806    tmp_count_reg[3]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.851    tmp_count[0]_i_3_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.914 r  tmp_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    tmp_count_reg[0]_i_1_n_4
    SLICE_X65Y57         FDCE                                         r  tmp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  tmp_count_reg[3]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X65Y57         FDCE (Hold_fdce_C_D)         0.105     1.601    tmp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 tmp_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.495    CLK_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  tmp_count_reg[19]/Q
                         net (fo=2, routed)           0.169     1.805    tmp_count_reg[19]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  tmp_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.850    tmp_count[16]_i_2_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    tmp_count_reg[16]_i_1_n_4
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.011    CLK_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X65Y61         FDCE (Hold_fdce_C_D)         0.105     1.600    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tmp_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  tmp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  tmp_count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.807    tmp_count_reg[7]
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.852 r  tmp_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.852    tmp_count[4]_i_2_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.915 r  tmp_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    tmp_count_reg[4]_i_1_n_4
    SLICE_X65Y58         FDCE                                         r  tmp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  tmp_count_reg[7]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.105     1.601    tmp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tmp_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.495    CLK_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  tmp_count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.806    tmp_count_reg[15]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  tmp_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.851    tmp_count[12]_i_2_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.914 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    tmp_count_reg[12]_i_1_n_4
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.011    CLK_IBUF_BUFG
    SLICE_X65Y60         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.105     1.600    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tmp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  tmp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.141     1.637 f  tmp_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.804    tmp_count_reg[0]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.849 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.849    tmp_count[0]_i_6_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.919 r  tmp_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    tmp_count_reg[0]_i_1_n_7
    SLICE_X65Y57         FDCE                                         r  tmp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  tmp_count_reg[0]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X65Y57         FDCE (Hold_fdce_C_D)         0.105     1.601    tmp_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.496    CLK_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  tmp_count_reg[4]/Q
                         net (fo=2, routed)           0.167     1.804    tmp_count_reg[4]
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.849 r  tmp_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.849    tmp_count[4]_i_5_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.919 r  tmp_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    tmp_count_reg[4]_i_1_n_7
    SLICE_X65Y58         FDCE                                         r  tmp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.012    CLK_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  tmp_count_reg[4]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.105     1.601    tmp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y57   COUNT_TMP_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y58   COUNT_TMP_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y58   COUNT_TMP_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y58   COUNT_TMP_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y57   tmp_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y59   tmp_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y59   tmp_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y60   tmp_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y60   tmp_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y57   COUNT_TMP_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y58   COUNT_TMP_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y58   COUNT_TMP_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y58   COUNT_TMP_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y57   tmp_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y59   tmp_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y59   tmp_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y57   tmp_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y57   tmp_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y57   tmp_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y59   tmp_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y59   tmp_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y60   tmp_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y60   tmp_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y60   tmp_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y60   tmp_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y62   tmp_count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y62   tmp_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y62   tmp_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y59   tmp_count_reg[8]/C



