## REFERENCES  

[1] J. Chen, J. Kuang, G. Zhao, D. J.- H. Huang, and E. F. Young, "Pros: A plug- in for routability optimization applied in the state- of- the- art commercial eda tool using deep learning," in Proceedings of the 39th International Conference on Computer- Aided Design, 2020, pp. 1- 8. [2] A. Mirhoseini, A. Goldie, M. Yazgan, J. W. Jiang, E. Songhori, S. Wang, Y.- J. Lee, E. Johnson, O. Pathak, A. Nazi et al., "A graph placement methodology for fast chip design," Nature, vol. 594, no. 7862, pp. 207- 212, 2021. [3] W. L. Neto, M. Austin, S. Temple, L. Amaru, X. Tang, and P.- E. Gaillardon, "Losaic: A logic synthesis framework driven by artificial intelligence," in 2019 IEEE/ACM International Conference on Computer- Aided Design (ICCAD). IEEE, 2019, pp. 1- 6. [4] W. Haaswijk, E. Collins, B. Seguin, M. Soeken, F. Kaplan, S. Susstrunk, and G. De Micheli, "Deep learning for logic optimization algorithms," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2018, pp. 1- 4. [5] Z. Shi, M. Li, S. Khan, L. Wang, N. Wang, Y. Huang, and Q. Xu, "Deeptpi: Test point insertion with deep reinforcement learning," in 2022 IEEE International Test Conference (ITC). IEEE, 2022, pp. 194- 203. [6] J. Huang, H.- L. Zhen, N. Wang, H. Mao, M. Yuan, and Y. Huang, "Neural fault analysis for sat- based atpg," in 2022 IEEE International Test Conference (ITC). IEEE, 2022, pp. 36- 45. [7] M. Li, S. Khan, Z. Shi, N. Wang, H. Yu, and Q. Xu, "Deepgate: Learning neural representations of logic gates," in Proceedings of the 59th ACM/IEEE Design Automation Conference, 2022, pp. 667- 672. [8] Z. Wang, C. Bai, Z. He, G. Zhang, Q. Xu, T.- Y. Ho, B. Yu, and Y. Huang, "Functionality matters in netlist representation learning," in Proceedings of the 59th ACM/IEEE Design Automation Conference, 2022, pp. 61- 66. [9] K. Zhu, H. Chen, W. J. Turner, G. F. Kokai, P.- H. Wei, D. Z. Pan, and H. Ren, "Tag: Learning circuit spatial embedding from layouts," in Proceedings of the 41st IEEE/ACM International Conference on Computer- Aided Design, 2022, pp. 1- 9. [10] Y. Lai, Y. Mu, and P. Luo, "Maskplace: Fast chip placement via reinforced visual representation learning," arXiv preprint arXiv:2211.13382, 2022. [11] A. Fayyazi, S. Shababi, P. Nuzzo, S. Nazarian, and M. Pedram, "Deep learning- based circuit recognition using sparse mapping and level- dependent decaying sum circuit representations," in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2019, pp. 638- 641. [12] Z. He, Z. Wang, C. Bail, H. Yang, and B. Yu, "Graph learning- based arithmetic block identification," in 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 2021, pp. 1- 8. [13] M. Li, Z. Shi, Q. Lai, S. Khan, and Q. Xu, "Deepsat: An eda- driven learning framework for sat," arXiv preprint arXiv:2205.13745, 2022. [14] A. Mishchenko, S. Chatterjee, R. Jiang, and R. K. Brayton, "Fraigs: A unifying representation for logic synthesis and verification," ERL Technical Report, Tech. Rep., 2005. [15] S. D. QUEUE, "Cadical at the sat race 2019," SAT RACE 2019, p. 8, 2019. [16] T. Brown, B. Mann, N. Ryder, M. Subbiah, J. D. Kaplan, P. Dhariwal, A. Neelakantan, P. Shyam, G. Sastry, A. Askell et al., "Language models are few- shot learners," Advances in neural information processing systems, vol. 33, pp. 1877- 1901, 2020. [17] J. Devlin, M.- W. Chang, K. Lee, and K. Toutanova, "Bert: Pre- training of deep bidirectional transformers for language understanding," arXiv preprint arXiv:1810.04805, 2018.  

[18] Z. Wu, Y. Xiong, S. X. Yu, and D. Lin, "Unsupervised feature learning via non- parametric instance discrimination," in Proceedings of the IEEE conference on computer vision and pattern recognition, 2018, pp. 3733- 3742. [19] E. Hoffer and N. Ailon, "Deep metric learning using triplet network," in Similarity- Based Pattern Recognition: Third International Workshop, SIMBAD 2015, Copenhagen, Denmark, October 12- 14, 2015. Proceedings 3. Springer, 2015, pp. 84- 92. [20] A. Vaswani, N. Shazeer, N. Parmar, J. Uszkoreit, L. Jones, A. N. Gomez, L. Kaiser, and I. Polosukhin, "Attention is all you need," Advances in neural information processing systems, vol. 30, 2017. [21] Y. Bengio, J. Louradour, R. Collobert, and J. Weston, "Curriculum learning," in Proceedings of the 26th annual international conference on machine learning, 2009, pp. 41- 48. [22] S. Ruder, "An overview of multi- task learning in deep neural networks," arXiv preprint arXiv:1706.05098, 2017. [23] S. Davidson, "Characteristics of the itc'99 benchmark circuits," in ITSW, 1999. [24] C. Albrecht, "Iwls 2005 benchmarks," in IWLS, 2005. [25] L. Amar√∫, P.- E. Gaillardon, and G. De Micheli, "The epfl combinational benchmark suite," in IWLS, no. CONF, 2015. [26] O. Team, "Opencores," https://opencores.org/. [27] D. P. Kingma and J. Ba, "Adam: A method for stochastic optimization," arXiv preprint arXiv:1412.6980, 2014. [28] A. Kuehlmann, V. Paruthi, F. Krohm, and M. K. Ganai, "Robust boolean reasoning for equivalence checking and functional property verification," IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, vol. 21, no. 12, pp. 1377- 1394, 2002. [29] A. Mishchenko and R. Brayton, "Integrating an aig package, simulator, and sat solver," in International Workshop on Logic and Synthesis (IWLS), 2018, pp. 11- 16. [30] B. L. Synthesis and V. Group, "Abc: A system for sequential synthesis and verification." http://www.cad.eecs.berkeley.edu/alanmi/abc, 2023. [31] E. I. Goldberg, M. R. Prasad, and R. K. Brayton, "Using sat for combinational equivalence checking," in Proceedings Design, Automation and Test in Europe, Conference and Exhibition 2001. IEEE, 2001, pp. 114- 121. [32] K. L. McMillan, "Interpolation and sat- based model checking," in Computer Aided Verification: 15th International Conference, CAV 2003, Boulder, CO, USA, July 8- 12, 2003. Proceedings 15. Springer, 2003, pp. 1- 13. [33] K. Yang, K.- T. Cheng, and L.- C. Wang, "Trangen: A sat- based atpg for path- oriented transition faults," in ASP- DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No. 04EX753). IEEE, 2004, pp. 92- 97. [34] F. Lu, L.- C. Wang, K.- T. Cheng, and R.- Y. Huang, "A circuit sat solver with signal correlation guided learning," in 2003 Design, Automation and Test in Europe Conference and Exhibition. IEEE, 2003, pp. 892- 897. [35] G. Audemard and L. Simon, "Glucose: a solver that predicts learnt clauses quality," SAT Competition, pp. 7- 8, 2009. [36] "On the glucose sat solver," International Journal on Artificial Intelligence Tools, vol. 27, no. 01, p. 1840001, 2018. [37] G. S. Tseitin, "On the complexity of derivation in propositional calculus," Automation of reasoning: 2. Classical papers on computational logic 1967- 1970, pp. 466- 483, 1983. [38] J. Marques- Silva, I. Lynce, and S. Malik, "Conflict- driven clause learning sat solvers," in Handbook of satisfiability. IOS press, 2021, pp. 133- 182.