<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathTanOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64MathSinOp.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64Move.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathTanOp.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
   4  * Intel Math Library (LIBM) Source Code
   5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   6  *
   7  * This code is free software; you can redistribute it and/or modify it
   8  * under the terms of the GNU General Public License version 2 only, as
   9  * published by the Free Software Foundation.
  10  *
  11  * This code is distributed in the hope that it will be useful, but WITHOUT
  12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  14  * version 2 for more details (a copy is included in the LICENSE file that
  15  * accompanied this code).
  16  *
  17  * You should have received a copy of the GNU General Public License version
  18  * 2 along with this work; if not, write to the Free Software Foundation,
  19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  20  *
  21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
  34 import static jdk.vm.ci.amd64.AMD64.rbx;
  35 import static jdk.vm.ci.amd64.AMD64.rcx;
  36 import static jdk.vm.ci.amd64.AMD64.rdi;
  37 import static jdk.vm.ci.amd64.AMD64.rdx;
  38 import static jdk.vm.ci.amd64.AMD64.rsi;
  39 import static jdk.vm.ci.amd64.AMD64.rsp;
  40 import static jdk.vm.ci.amd64.AMD64.xmm0;
  41 import static jdk.vm.ci.amd64.AMD64.xmm1;
  42 import static jdk.vm.ci.amd64.AMD64.xmm2;
  43 import static jdk.vm.ci.amd64.AMD64.xmm3;
  44 import static jdk.vm.ci.amd64.AMD64.xmm4;
  45 import static jdk.vm.ci.amd64.AMD64.xmm5;
  46 import static jdk.vm.ci.amd64.AMD64.xmm6;
  47 import static jdk.vm.ci.amd64.AMD64.xmm7;
  48 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.pointerConstant;
  49 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.recordExternalAddress;
  50 
  51 import org.graalvm.compiler.asm.Label;
  52 import org.graalvm.compiler.asm.amd64.AMD64Address;
  53 import org.graalvm.compiler.asm.amd64.AMD64Assembler;

  54 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
  55 import org.graalvm.compiler.lir.LIRInstructionClass;
  56 import org.graalvm.compiler.lir.asm.ArrayDataPointerConstant;
  57 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
  58 
  59 import jdk.vm.ci.amd64.AMD64;
  60 
  61 /**
  62  * &lt;pre&gt;
  63  *                     ALGORITHM DESCRIPTION - TAN()
  64  *                     ---------------------
  65  *
  66  * Polynomials coefficients and other constants.
  67  *
  68  * Note that in this algorithm, there is a different polynomial for
  69  * each breakpoint, so there are 32 sets of polynomial coefficients
  70  * as well as 32 instances of the other constants.
  71  *
  72  * The polynomial coefficients and constants are offset from the start
  73  * of the main block as follows:
</pre>
<hr />
<pre>
 562         Label block3 = new Label();
 563         Label block4 = new Label();
 564         Label block5 = new Label();
 565         Label block6 = new Label();
 566         Label block7 = new Label();
 567         Label block8 = new Label();
 568         Label block9 = new Label();
 569         Label block10 = new Label();
 570         Label block11 = new Label();
 571         Label block12 = new Label();
 572         Label block13 = new Label();
 573         Label block14 = new Label();
 574 
 575         masm.push(rbx);
 576         masm.subq(rsp, 16);
 577         masm.movsd(new AMD64Address(rsp, 8), xmm0);
 578 
 579         masm.pextrw(rax, xmm0, 3);
 580         masm.andl(rax, 32767);
 581         masm.subl(rax, 16314);
<span class="line-modified"> 582         masm.cmpl(rax, 270);</span>
<span class="line-removed"> 583         masm.jcc(AMD64Assembler.ConditionFlag.Above, block0);</span>
 584         masm.movdqu(xmm5, recordExternalAddress(crb, onehalf));        // 0x00000000, 0x3fe00000,
 585                                                                        // 0x00000000, 0x3fe00000
 586         masm.movdqu(xmm6, recordExternalAddress(crb, mul16));          // 0x00000000, 0x40300000,
 587                                                                        // 0x00000000, 0x3ff00000
 588         masm.unpcklpd(xmm0, xmm0);
 589         masm.movdqu(xmm4, recordExternalAddress(crb, signMask));       // 0x00000000, 0x80000000,
 590                                                                        // 0x00000000, 0x80000000
 591         masm.andpd(xmm4, xmm0);
 592         masm.movdqu(xmm1, recordExternalAddress(crb, pi32Inv));        // 0x6dc9c883, 0x3fe45f30,
 593                                                                        // 0x6dc9c883, 0x40245f30
 594         masm.mulpd(xmm1, xmm0);
 595         masm.por(xmm5, xmm4);
 596         masm.addpd(xmm1, xmm5);
 597         masm.movdqu(xmm7, xmm1);
 598         masm.unpckhpd(xmm7, xmm7);
 599         masm.cvttsd2sil(rdx, xmm7);
 600         masm.cvttpd2dq(xmm1, xmm1);
 601         masm.cvtdq2pd(xmm1, xmm1);
 602         masm.mulpd(xmm1, xmm6);
 603         masm.movdqu(xmm3, recordExternalAddress(crb, p1));             // 0x54444000, 0x3fb921fb,
</pre>
<hr />
<pre>
 684         masm.andpd(xmm2, xmm6);
 685         masm.mulsd(xmm5, xmm2);
 686         masm.mulsd(xmm6, new AMD64Address(rax, 160));
 687         masm.subsd(xmm7, xmm5);
 688         masm.subsd(xmm2, new AMD64Address(rax, 128));
 689         masm.subsd(xmm7, xmm4);
 690         masm.mulsd(xmm7, xmm6);
 691         masm.movdqu(xmm4, xmm3);
 692         masm.subsd(xmm3, xmm2);
 693         masm.addsd(xmm2, xmm3);
 694         masm.subsd(xmm4, xmm2);
 695         masm.addsd(xmm0, xmm4);
 696         masm.subsd(xmm0, xmm7);
 697         masm.addsd(xmm0, xmm3);
 698         masm.jmp(block14);
 699 
 700         masm.bind(block0);
 701         masm.jcc(AMD64Assembler.ConditionFlag.Greater, block1);
 702         masm.pextrw(rax, xmm0, 3);
 703         masm.movl(rdx, rax);
<span class="line-modified"> 704         masm.andl(rax, 32752);</span>
<span class="line-removed"> 705         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block2);</span>
 706         masm.andl(rdx, 32767);
<span class="line-modified"> 707         masm.cmpl(rdx, 15904);</span>
<span class="line-removed"> 708         masm.jcc(AMD64Assembler.ConditionFlag.Below, block3);</span>
 709         masm.movdqu(xmm2, xmm0);
 710         masm.movdqu(xmm3, xmm0);
 711         masm.movq(xmm1, recordExternalAddress(crb, q11));              // 0xb8fe4d77, 0x3f82609a
 712         masm.mulsd(xmm2, xmm0);
 713         masm.mulsd(xmm3, xmm2);
 714         masm.mulsd(xmm1, xmm2);
 715         masm.addsd(xmm1, recordExternalAddress(crb, q9));              // 0xbf847a43, 0x3f9664a0
 716         masm.mulsd(xmm1, xmm2);
 717         masm.addsd(xmm1, recordExternalAddress(crb, q7));              // 0x52c4c8ab, 0x3faba1ba
 718         masm.mulsd(xmm1, xmm2);
 719         masm.addsd(xmm1, recordExternalAddress(crb, q5));              // 0x11092746, 0x3fc11111
 720         masm.mulsd(xmm1, xmm2);
 721         masm.addsd(xmm1, recordExternalAddress(crb, q3));              // 0x55555612, 0x3fd55555
 722         masm.mulsd(xmm1, xmm3);
 723         masm.addsd(xmm0, xmm1);
 724         masm.jmp(block14);
 725 
 726         masm.bind(block3);
 727         masm.movq(xmm3, recordExternalAddress(crb, twoPow55));         // 0x00000000, 0x43600000
 728         masm.mulsd(xmm3, xmm0);
 729         masm.addsd(xmm0, xmm3);
 730         masm.mulsd(xmm0, recordExternalAddress(crb, twoPowM55));       // 0x00000000, 0x3c800000
 731         masm.jmp(block14);
 732 
 733         masm.bind(block2);
 734         masm.movdqu(xmm1, xmm0);
 735         masm.mulsd(xmm1, xmm1);
 736         masm.jmp(block14);
 737 
 738         masm.bind(block1);
 739         masm.pextrw(rax, xmm0, 3);
 740         masm.andl(rax, 32752);
<span class="line-modified"> 741         masm.cmpl(rax, 32752);</span>
<span class="line-removed"> 742         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block4);</span>
 743         masm.pextrw(rcx, xmm0, 3);
 744         masm.andl(rcx, 32752);
 745         masm.subl(rcx, 16224);
 746         masm.shrl(rcx, 7);
 747         masm.andl(rcx, 65532);
 748         masm.leaq(r11, recordExternalAddress(crb, piInvTable));
 749         masm.addq(rcx, r11);
 750         masm.movdq(rax, xmm0);
 751         masm.movl(r10, new AMD64Address(rcx, 20));
 752         masm.movl(r8, new AMD64Address(rcx, 24));
 753         masm.movl(rdx, rax);
 754         masm.shrq(rax, 21);
 755         masm.orl(rax, Integer.MIN_VALUE);
 756         masm.shrl(rax, 11);
 757         masm.movl(r9, r10);
 758         masm.imulq(r10, rdx);
 759         masm.imulq(r9, rax);
 760         masm.imulq(r8, rax);
 761         masm.movl(rsi, new AMD64Address(rcx, 16));
 762         masm.movl(rdi, new AMD64Address(rcx, 12));
</pre>
<hr />
<pre>
 814         masm.shrq(rdi, 32);
 815         masm.addq(r9, rsi);
 816         masm.addq(r9, rdi);
 817         masm.imulq(rdx, rax);
 818         masm.pextrw(rbx, xmm0, 3);
 819         masm.leaq(rdi, recordExternalAddress(crb, piInvTable));
 820         masm.subq(rcx, rdi);
 821         masm.addl(rcx, rcx);
 822         masm.addl(rcx, rcx);
 823         masm.addl(rcx, rcx);
 824         masm.addl(rcx, 19);
 825         masm.movl(rsi, 32768);
 826         masm.andl(rsi, rbx);
 827         masm.shrl(rbx, 4);
 828         masm.andl(rbx, 2047);
 829         masm.subl(rbx, 1023);
 830         masm.subl(rcx, rbx);
 831         masm.addq(r9, rdx);
 832         masm.movl(rdx, rcx);
 833         masm.addl(rdx, 32);
<span class="line-modified"> 834         masm.cmpl(rcx, 0);</span>
<span class="line-removed"> 835         masm.jcc(AMD64Assembler.ConditionFlag.Less, block5);</span>
 836         masm.negl(rcx);
 837         masm.addl(rcx, 29);
 838         masm.shll(r9);
 839         masm.movl(rdi, r9);
 840         masm.andl(r9, 1073741823);
<span class="line-modified"> 841         masm.testl(r9, 536870912);</span>
<span class="line-removed"> 842         masm.jcc(AMD64Assembler.ConditionFlag.NotEqual, block6);</span>
 843         masm.shrl(r9);
 844         masm.movl(rbx, 0);
 845         masm.shlq(r9, 32);
 846         masm.orq(r9, r11);
 847 
 848         masm.bind(block7);
 849 
 850         masm.bind(block8);
<span class="line-modified"> 851         masm.cmpq(r9, 0);</span>
<span class="line-removed"> 852         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block9);</span>
 853 
 854         masm.bind(block10);
 855         masm.bsrq(r11, r9);
 856         masm.movl(rcx, 29);
<span class="line-modified"> 857         masm.subl(rcx, r11);</span>
<span class="line-removed"> 858         masm.jcc(AMD64Assembler.ConditionFlag.LessEqual, block11);</span>
 859         masm.shlq(r9);
 860         masm.movq(rax, r10);
 861         masm.shlq(r10);
 862         masm.addl(rdx, rcx);
 863         masm.negl(rcx);
 864         masm.addl(rcx, 64);
 865         masm.shrq(rax);
 866         masm.shrq(r8);
 867         masm.orq(r9, rax);
 868         masm.orq(r10, r8);
 869 
 870         masm.bind(block12);
 871         masm.cvtsi2sdq(xmm0, r9);
 872         masm.shrq(r10, 1);
 873         masm.cvtsi2sdq(xmm3, r10);
 874         masm.xorpd(xmm4, xmm4);
 875         masm.shll(rdx, 4);
 876         masm.negl(rdx);
 877         masm.addl(rdx, 16368);
 878         masm.orl(rdx, rsi);
</pre>
<hr />
<pre>
1019         masm.mulsd(xmm5, xmm2);
1020         masm.mulsd(xmm6, new AMD64Address(rax, 160));
1021         masm.subsd(xmm7, xmm5);
1022         masm.subsd(xmm2, new AMD64Address(rax, 128));
1023         masm.subsd(xmm7, xmm4);
1024         masm.mulsd(xmm7, xmm6);
1025         masm.movdqu(xmm4, xmm3);
1026         masm.subsd(xmm3, xmm2);
1027         masm.addsd(xmm2, xmm3);
1028         masm.subsd(xmm4, xmm2);
1029         masm.addsd(xmm0, xmm4);
1030         masm.subsd(xmm0, xmm7);
1031         masm.addsd(xmm0, xmm3);
1032         masm.jmp(block14);
1033 
1034         masm.bind(block9);
1035         masm.addl(rdx, 64);
1036         masm.movq(r9, r10);
1037         masm.movq(r10, r8);
1038         masm.movl(r8, 0);
<span class="line-modified">1039         masm.cmpq(r9, 0);</span>
<span class="line-removed">1040         masm.jcc(AMD64Assembler.ConditionFlag.NotEqual, block10);</span>
1041         masm.addl(rdx, 64);
1042         masm.movq(r9, r10);
1043         masm.movq(r10, r8);
<span class="line-modified">1044         masm.cmpq(r9, 0);</span>
<span class="line-removed">1045         masm.jcc(AMD64Assembler.ConditionFlag.NotEqual, block10);</span>
1046         masm.jmp(block12);
1047 
1048         masm.bind(block11);
1049         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block12);
1050         masm.negl(rcx);
1051         masm.shrq(r10);
1052         masm.movq(rax, r9);
1053         masm.shrq(r9);
1054         masm.subl(rdx, rcx);
1055         masm.negl(rcx);
1056         masm.addl(rcx, 64);
1057         masm.shlq(rax);
1058         masm.orq(r10, rax);
1059         masm.jmp(block12);
1060 
1061         masm.bind(block5);
1062         masm.notl(rcx);
1063         masm.shlq(r9, 32);
1064         masm.orq(r9, r11);
1065         masm.shlq(r9);
1066         masm.movq(rdi, r9);
<span class="line-modified">1067         masm.testl(r9, Integer.MIN_VALUE);</span>
<span class="line-removed">1068         masm.jcc(AMD64Assembler.ConditionFlag.NotEqual, block13);</span>
1069         masm.shrl(r9);
1070         masm.movl(rbx, 0);
1071         masm.shrq(rdi, 2);
1072         masm.jmp(block8);
1073 
1074         masm.bind(block6);
1075         masm.shrl(r9);
1076         masm.movl(rbx, 1073741824);
1077         masm.shrl(rbx);
1078         masm.shlq(r9, 32);
1079         masm.orq(r9, r11);
1080         masm.shlq(rbx, 32);
1081         masm.addl(rdi, 1073741824);
1082         masm.movl(rcx, 0);
1083         masm.movl(r11, 0);
1084         masm.subq(rcx, r8);
1085         masm.sbbq(r11, r10);
1086         masm.sbbq(rbx, r9);
1087         masm.movq(r8, rcx);
1088         masm.movq(r10, r11);
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
   4  * Intel Math Library (LIBM) Source Code
   5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   6  *
   7  * This code is free software; you can redistribute it and/or modify it
   8  * under the terms of the GNU General Public License version 2 only, as
   9  * published by the Free Software Foundation.
  10  *
  11  * This code is distributed in the hope that it will be useful, but WITHOUT
  12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  14  * version 2 for more details (a copy is included in the LICENSE file that
  15  * accompanied this code).
  16  *
  17  * You should have received a copy of the GNU General Public License version
  18  * 2 along with this work; if not, write to the Free Software Foundation,
  19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  20  *
  21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
  34 import static jdk.vm.ci.amd64.AMD64.rbx;
  35 import static jdk.vm.ci.amd64.AMD64.rcx;
  36 import static jdk.vm.ci.amd64.AMD64.rdi;
  37 import static jdk.vm.ci.amd64.AMD64.rdx;
  38 import static jdk.vm.ci.amd64.AMD64.rsi;
  39 import static jdk.vm.ci.amd64.AMD64.rsp;
  40 import static jdk.vm.ci.amd64.AMD64.xmm0;
  41 import static jdk.vm.ci.amd64.AMD64.xmm1;
  42 import static jdk.vm.ci.amd64.AMD64.xmm2;
  43 import static jdk.vm.ci.amd64.AMD64.xmm3;
  44 import static jdk.vm.ci.amd64.AMD64.xmm4;
  45 import static jdk.vm.ci.amd64.AMD64.xmm5;
  46 import static jdk.vm.ci.amd64.AMD64.xmm6;
  47 import static jdk.vm.ci.amd64.AMD64.xmm7;
  48 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.pointerConstant;
  49 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.recordExternalAddress;
  50 
  51 import org.graalvm.compiler.asm.Label;
  52 import org.graalvm.compiler.asm.amd64.AMD64Address;
  53 import org.graalvm.compiler.asm.amd64.AMD64Assembler;
<span class="line-added">  54 import org.graalvm.compiler.asm.amd64.AMD64Assembler.ConditionFlag;</span>
  55 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
  56 import org.graalvm.compiler.lir.LIRInstructionClass;
  57 import org.graalvm.compiler.lir.asm.ArrayDataPointerConstant;
  58 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
  59 
  60 import jdk.vm.ci.amd64.AMD64;
  61 
  62 /**
  63  * &lt;pre&gt;
  64  *                     ALGORITHM DESCRIPTION - TAN()
  65  *                     ---------------------
  66  *
  67  * Polynomials coefficients and other constants.
  68  *
  69  * Note that in this algorithm, there is a different polynomial for
  70  * each breakpoint, so there are 32 sets of polynomial coefficients
  71  * as well as 32 instances of the other constants.
  72  *
  73  * The polynomial coefficients and constants are offset from the start
  74  * of the main block as follows:
</pre>
<hr />
<pre>
 563         Label block3 = new Label();
 564         Label block4 = new Label();
 565         Label block5 = new Label();
 566         Label block6 = new Label();
 567         Label block7 = new Label();
 568         Label block8 = new Label();
 569         Label block9 = new Label();
 570         Label block10 = new Label();
 571         Label block11 = new Label();
 572         Label block12 = new Label();
 573         Label block13 = new Label();
 574         Label block14 = new Label();
 575 
 576         masm.push(rbx);
 577         masm.subq(rsp, 16);
 578         masm.movsd(new AMD64Address(rsp, 8), xmm0);
 579 
 580         masm.pextrw(rax, xmm0, 3);
 581         masm.andl(rax, 32767);
 582         masm.subl(rax, 16314);
<span class="line-modified"> 583         masm.cmplAndJcc(rax, 270, ConditionFlag.Above, block0, false);</span>

 584         masm.movdqu(xmm5, recordExternalAddress(crb, onehalf));        // 0x00000000, 0x3fe00000,
 585                                                                        // 0x00000000, 0x3fe00000
 586         masm.movdqu(xmm6, recordExternalAddress(crb, mul16));          // 0x00000000, 0x40300000,
 587                                                                        // 0x00000000, 0x3ff00000
 588         masm.unpcklpd(xmm0, xmm0);
 589         masm.movdqu(xmm4, recordExternalAddress(crb, signMask));       // 0x00000000, 0x80000000,
 590                                                                        // 0x00000000, 0x80000000
 591         masm.andpd(xmm4, xmm0);
 592         masm.movdqu(xmm1, recordExternalAddress(crb, pi32Inv));        // 0x6dc9c883, 0x3fe45f30,
 593                                                                        // 0x6dc9c883, 0x40245f30
 594         masm.mulpd(xmm1, xmm0);
 595         masm.por(xmm5, xmm4);
 596         masm.addpd(xmm1, xmm5);
 597         masm.movdqu(xmm7, xmm1);
 598         masm.unpckhpd(xmm7, xmm7);
 599         masm.cvttsd2sil(rdx, xmm7);
 600         masm.cvttpd2dq(xmm1, xmm1);
 601         masm.cvtdq2pd(xmm1, xmm1);
 602         masm.mulpd(xmm1, xmm6);
 603         masm.movdqu(xmm3, recordExternalAddress(crb, p1));             // 0x54444000, 0x3fb921fb,
</pre>
<hr />
<pre>
 684         masm.andpd(xmm2, xmm6);
 685         masm.mulsd(xmm5, xmm2);
 686         masm.mulsd(xmm6, new AMD64Address(rax, 160));
 687         masm.subsd(xmm7, xmm5);
 688         masm.subsd(xmm2, new AMD64Address(rax, 128));
 689         masm.subsd(xmm7, xmm4);
 690         masm.mulsd(xmm7, xmm6);
 691         masm.movdqu(xmm4, xmm3);
 692         masm.subsd(xmm3, xmm2);
 693         masm.addsd(xmm2, xmm3);
 694         masm.subsd(xmm4, xmm2);
 695         masm.addsd(xmm0, xmm4);
 696         masm.subsd(xmm0, xmm7);
 697         masm.addsd(xmm0, xmm3);
 698         masm.jmp(block14);
 699 
 700         masm.bind(block0);
 701         masm.jcc(AMD64Assembler.ConditionFlag.Greater, block1);
 702         masm.pextrw(rax, xmm0, 3);
 703         masm.movl(rdx, rax);
<span class="line-modified"> 704         masm.andlAndJcc(rax, 32752, ConditionFlag.Equal, block2, false);</span>

 705         masm.andl(rdx, 32767);
<span class="line-modified"> 706         masm.cmplAndJcc(rdx, 15904, ConditionFlag.Below, block3, false);</span>

 707         masm.movdqu(xmm2, xmm0);
 708         masm.movdqu(xmm3, xmm0);
 709         masm.movq(xmm1, recordExternalAddress(crb, q11));              // 0xb8fe4d77, 0x3f82609a
 710         masm.mulsd(xmm2, xmm0);
 711         masm.mulsd(xmm3, xmm2);
 712         masm.mulsd(xmm1, xmm2);
 713         masm.addsd(xmm1, recordExternalAddress(crb, q9));              // 0xbf847a43, 0x3f9664a0
 714         masm.mulsd(xmm1, xmm2);
 715         masm.addsd(xmm1, recordExternalAddress(crb, q7));              // 0x52c4c8ab, 0x3faba1ba
 716         masm.mulsd(xmm1, xmm2);
 717         masm.addsd(xmm1, recordExternalAddress(crb, q5));              // 0x11092746, 0x3fc11111
 718         masm.mulsd(xmm1, xmm2);
 719         masm.addsd(xmm1, recordExternalAddress(crb, q3));              // 0x55555612, 0x3fd55555
 720         masm.mulsd(xmm1, xmm3);
 721         masm.addsd(xmm0, xmm1);
 722         masm.jmp(block14);
 723 
 724         masm.bind(block3);
 725         masm.movq(xmm3, recordExternalAddress(crb, twoPow55));         // 0x00000000, 0x43600000
 726         masm.mulsd(xmm3, xmm0);
 727         masm.addsd(xmm0, xmm3);
 728         masm.mulsd(xmm0, recordExternalAddress(crb, twoPowM55));       // 0x00000000, 0x3c800000
 729         masm.jmp(block14);
 730 
 731         masm.bind(block2);
 732         masm.movdqu(xmm1, xmm0);
 733         masm.mulsd(xmm1, xmm1);
 734         masm.jmp(block14);
 735 
 736         masm.bind(block1);
 737         masm.pextrw(rax, xmm0, 3);
 738         masm.andl(rax, 32752);
<span class="line-modified"> 739         masm.cmplAndJcc(rax, 32752, ConditionFlag.Equal, block4, false);</span>

 740         masm.pextrw(rcx, xmm0, 3);
 741         masm.andl(rcx, 32752);
 742         masm.subl(rcx, 16224);
 743         masm.shrl(rcx, 7);
 744         masm.andl(rcx, 65532);
 745         masm.leaq(r11, recordExternalAddress(crb, piInvTable));
 746         masm.addq(rcx, r11);
 747         masm.movdq(rax, xmm0);
 748         masm.movl(r10, new AMD64Address(rcx, 20));
 749         masm.movl(r8, new AMD64Address(rcx, 24));
 750         masm.movl(rdx, rax);
 751         masm.shrq(rax, 21);
 752         masm.orl(rax, Integer.MIN_VALUE);
 753         masm.shrl(rax, 11);
 754         masm.movl(r9, r10);
 755         masm.imulq(r10, rdx);
 756         masm.imulq(r9, rax);
 757         masm.imulq(r8, rax);
 758         masm.movl(rsi, new AMD64Address(rcx, 16));
 759         masm.movl(rdi, new AMD64Address(rcx, 12));
</pre>
<hr />
<pre>
 811         masm.shrq(rdi, 32);
 812         masm.addq(r9, rsi);
 813         masm.addq(r9, rdi);
 814         masm.imulq(rdx, rax);
 815         masm.pextrw(rbx, xmm0, 3);
 816         masm.leaq(rdi, recordExternalAddress(crb, piInvTable));
 817         masm.subq(rcx, rdi);
 818         masm.addl(rcx, rcx);
 819         masm.addl(rcx, rcx);
 820         masm.addl(rcx, rcx);
 821         masm.addl(rcx, 19);
 822         masm.movl(rsi, 32768);
 823         masm.andl(rsi, rbx);
 824         masm.shrl(rbx, 4);
 825         masm.andl(rbx, 2047);
 826         masm.subl(rbx, 1023);
 827         masm.subl(rcx, rbx);
 828         masm.addq(r9, rdx);
 829         masm.movl(rdx, rcx);
 830         masm.addl(rdx, 32);
<span class="line-modified"> 831         masm.cmplAndJcc(rcx, 0, ConditionFlag.Less, block5, false);</span>

 832         masm.negl(rcx);
 833         masm.addl(rcx, 29);
 834         masm.shll(r9);
 835         masm.movl(rdi, r9);
 836         masm.andl(r9, 1073741823);
<span class="line-modified"> 837         masm.testlAndJcc(r9, 536870912, ConditionFlag.NotEqual, block6, false);</span>

 838         masm.shrl(r9);
 839         masm.movl(rbx, 0);
 840         masm.shlq(r9, 32);
 841         masm.orq(r9, r11);
 842 
 843         masm.bind(block7);
 844 
 845         masm.bind(block8);
<span class="line-modified"> 846         masm.cmpqAndJcc(r9, 0, ConditionFlag.Equal, block9, false);</span>

 847 
 848         masm.bind(block10);
 849         masm.bsrq(r11, r9);
 850         masm.movl(rcx, 29);
<span class="line-modified"> 851         masm.sublAndJcc(rcx, r11, ConditionFlag.LessEqual, block11, false);</span>

 852         masm.shlq(r9);
 853         masm.movq(rax, r10);
 854         masm.shlq(r10);
 855         masm.addl(rdx, rcx);
 856         masm.negl(rcx);
 857         masm.addl(rcx, 64);
 858         masm.shrq(rax);
 859         masm.shrq(r8);
 860         masm.orq(r9, rax);
 861         masm.orq(r10, r8);
 862 
 863         masm.bind(block12);
 864         masm.cvtsi2sdq(xmm0, r9);
 865         masm.shrq(r10, 1);
 866         masm.cvtsi2sdq(xmm3, r10);
 867         masm.xorpd(xmm4, xmm4);
 868         masm.shll(rdx, 4);
 869         masm.negl(rdx);
 870         masm.addl(rdx, 16368);
 871         masm.orl(rdx, rsi);
</pre>
<hr />
<pre>
1012         masm.mulsd(xmm5, xmm2);
1013         masm.mulsd(xmm6, new AMD64Address(rax, 160));
1014         masm.subsd(xmm7, xmm5);
1015         masm.subsd(xmm2, new AMD64Address(rax, 128));
1016         masm.subsd(xmm7, xmm4);
1017         masm.mulsd(xmm7, xmm6);
1018         masm.movdqu(xmm4, xmm3);
1019         masm.subsd(xmm3, xmm2);
1020         masm.addsd(xmm2, xmm3);
1021         masm.subsd(xmm4, xmm2);
1022         masm.addsd(xmm0, xmm4);
1023         masm.subsd(xmm0, xmm7);
1024         masm.addsd(xmm0, xmm3);
1025         masm.jmp(block14);
1026 
1027         masm.bind(block9);
1028         masm.addl(rdx, 64);
1029         masm.movq(r9, r10);
1030         masm.movq(r10, r8);
1031         masm.movl(r8, 0);
<span class="line-modified">1032         masm.cmpqAndJcc(r9, 0, ConditionFlag.NotEqual, block10, false);</span>

1033         masm.addl(rdx, 64);
1034         masm.movq(r9, r10);
1035         masm.movq(r10, r8);
<span class="line-modified">1036         masm.cmpqAndJcc(r9, 0, ConditionFlag.NotEqual, block10, false);</span>

1037         masm.jmp(block12);
1038 
1039         masm.bind(block11);
1040         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block12);
1041         masm.negl(rcx);
1042         masm.shrq(r10);
1043         masm.movq(rax, r9);
1044         masm.shrq(r9);
1045         masm.subl(rdx, rcx);
1046         masm.negl(rcx);
1047         masm.addl(rcx, 64);
1048         masm.shlq(rax);
1049         masm.orq(r10, rax);
1050         masm.jmp(block12);
1051 
1052         masm.bind(block5);
1053         masm.notl(rcx);
1054         masm.shlq(r9, 32);
1055         masm.orq(r9, r11);
1056         masm.shlq(r9);
1057         masm.movq(rdi, r9);
<span class="line-modified">1058         masm.testlAndJcc(r9, Integer.MIN_VALUE, ConditionFlag.NotEqual, block13, false);</span>

1059         masm.shrl(r9);
1060         masm.movl(rbx, 0);
1061         masm.shrq(rdi, 2);
1062         masm.jmp(block8);
1063 
1064         masm.bind(block6);
1065         masm.shrl(r9);
1066         masm.movl(rbx, 1073741824);
1067         masm.shrl(rbx);
1068         masm.shlq(r9, 32);
1069         masm.orq(r9, r11);
1070         masm.shlq(rbx, 32);
1071         masm.addl(rdi, 1073741824);
1072         masm.movl(rcx, 0);
1073         masm.movl(r11, 0);
1074         masm.subq(rcx, r8);
1075         masm.sbbq(r11, r10);
1076         masm.sbbq(rbx, r9);
1077         masm.movq(r8, rcx);
1078         masm.movq(r10, r11);
</pre>
</td>
</tr>
</table>
<center><a href="AMD64MathSinOp.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64Move.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>