
S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08006d00  08006d00  00007d00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070bc  080070bc  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070bc  080070bc  000080bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070c4  080070c4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070c4  080070c4  000080c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070c8  080070c8  000080c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080070cc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200001d4  080072a0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  080072a0  0000941c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000baf5  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b7c  00000000  00000000  00014cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  00016870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097a  00000000  00000000  00017490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018553  00000000  00000000  00017e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c62a  00000000  00000000  0003035d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c019  00000000  00000000  0003c987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c89a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004490  00000000  00000000  000c89e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000cce74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006ce8 	.word	0x08006ce8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006ce8 	.word	0x08006ce8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f44:	b5b0      	push	{r4, r5, r7, lr}
 8000f46:	b096      	sub	sp, #88	@ 0x58
 8000f48:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f4a:	f000 fc3b 	bl	80017c4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4e:	f000 f87b 	bl	8001048 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f52:	f000 f9e5 	bl	8001320 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f56:	f000 f9b9 	bl	80012cc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000f5a:	f000 f8bb 	bl	80010d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f5e:	f000 f92f 	bl	80011c0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000f62:	2100      	movs	r1, #0
 8000f64:	4832      	ldr	r0, [pc, #200]	@ (8001030 <main+0xec>)
 8000f66:	f001 fbfd 	bl	8002764 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4831      	ldr	r0, [pc, #196]	@ (8001034 <main+0xf0>)
 8000f6e:	f001 fcf3 	bl	8002958 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);
 8000f72:	2104      	movs	r1, #4
 8000f74:	482f      	ldr	r0, [pc, #188]	@ (8001034 <main+0xf0>)
 8000f76:	f001 fcef 	bl	8002958 <HAL_TIM_IC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_CC1) == RESET);
 8000f7a:	bf00      	nop
 8000f7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001034 <main+0xf0>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d1f8      	bne.n	8000f7c <main+0x38>
	  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_CC1);
 8000f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001034 <main+0xf0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f06f 0202 	mvn.w	r2, #2
 8000f92:	611a      	str	r2, [r3, #16]

	  uint32_t period     = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8000f94:	2100      	movs	r1, #0
 8000f96:	4827      	ldr	r0, [pc, #156]	@ (8001034 <main+0xf0>)
 8000f98:	f002 f8f6 	bl	8003188 <HAL_TIM_ReadCapturedValue>
 8000f9c:	64f8      	str	r0, [r7, #76]	@ 0x4c
	  uint32_t pulseWidth = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 8000f9e:	2104      	movs	r1, #4
 8000fa0:	4824      	ldr	r0, [pc, #144]	@ (8001034 <main+0xf0>)
 8000fa2:	f002 f8f1 	bl	8003188 <HAL_TIM_ReadCapturedValue>
 8000fa6:	64b8      	str	r0, [r7, #72]	@ 0x48

	  if (period > 0)
 8000fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d03a      	beq.n	8001024 <main+0xe0>
	          {
	              float timerClock = 1000000.0f;  // 72MHz / (PSC+1) = 1MHz
 8000fae:	4b22      	ldr	r3, [pc, #136]	@ (8001038 <main+0xf4>)
 8000fb0:	647b      	str	r3, [r7, #68]	@ 0x44
	              float frequency  = timerClock / (float)period;
 8000fb2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000fb4:	f7ff fe1e 	bl	8000bf4 <__aeabi_ui2f>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4619      	mov	r1, r3
 8000fbc:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000fbe:	f7ff ff25 	bl	8000e0c <__aeabi_fdiv>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	643b      	str	r3, [r7, #64]	@ 0x40
	              float dutyCycle  = (pulseWidth * 100.0f) / (float)period;
 8000fc6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000fc8:	f7ff fe14 	bl	8000bf4 <__aeabi_ui2f>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	491b      	ldr	r1, [pc, #108]	@ (800103c <main+0xf8>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fe67 	bl	8000ca4 <__aeabi_fmul>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	461c      	mov	r4, r3
 8000fda:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000fdc:	f7ff fe0a 	bl	8000bf4 <__aeabi_ui2f>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	f7ff ff11 	bl	8000e0c <__aeabi_fdiv>
 8000fea:	4603      	mov	r3, r0
 8000fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
	              char buffer[50];
	              int len = sprintf(buffer, "Freq: %.2f Hz | Duty: %.2f %%\r\n", frequency, dutyCycle);
 8000fee:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000ff0:	f7ff fa1a 	bl	8000428 <__aeabi_f2d>
 8000ff4:	4604      	mov	r4, r0
 8000ff6:	460d      	mov	r5, r1
 8000ff8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000ffa:	f7ff fa15 	bl	8000428 <__aeabi_f2d>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	1d38      	adds	r0, r7, #4
 8001004:	e9cd 2300 	strd	r2, r3, [sp]
 8001008:	4622      	mov	r2, r4
 800100a:	462b      	mov	r3, r5
 800100c:	490c      	ldr	r1, [pc, #48]	@ (8001040 <main+0xfc>)
 800100e:	f003 fd2d 	bl	8004a6c <siprintf>
 8001012:	63b8      	str	r0, [r7, #56]	@ 0x38
	              HAL_UART_Transmit(&huart1, (uint8_t*)buffer, len, HAL_MAX_DELAY);
 8001014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001016:	b29a      	uxth	r2, r3
 8001018:	1d39      	adds	r1, r7, #4
 800101a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800101e:	4809      	ldr	r0, [pc, #36]	@ (8001044 <main+0x100>)
 8001020:	f002 fe34 	bl	8003c8c <HAL_UART_Transmit>



	          }
	  HAL_Delay(500);
 8001024:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001028:	f000 fc2e 	bl	8001888 <HAL_Delay>
  {
 800102c:	e7a5      	b.n	8000f7a <main+0x36>
 800102e:	bf00      	nop
 8001030:	200001f0 	.word	0x200001f0
 8001034:	20000238 	.word	0x20000238
 8001038:	49742400 	.word	0x49742400
 800103c:	42c80000 	.word	0x42c80000
 8001040:	08006d00 	.word	0x08006d00
 8001044:	20000280 	.word	0x20000280

08001048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b090      	sub	sp, #64	@ 0x40
 800104c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	2228      	movs	r2, #40	@ 0x28
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f003 fd6d 	bl	8004b36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800106a:	2301      	movs	r3, #1
 800106c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800106e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001072:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001078:	2301      	movs	r3, #1
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107c:	2302      	movs	r3, #2
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001080:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001084:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001086:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800108a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108c:	f107 0318 	add.w	r3, r7, #24
 8001090:	4618      	mov	r0, r3
 8001092:	f000 feaf 	bl	8001df4 <HAL_RCC_OscConfig>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800109c:	f000 f962 	bl	8001364 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a0:	230f      	movs	r3, #15
 80010a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a4:	2302      	movs	r3, #2
 80010a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2102      	movs	r1, #2
 80010ba:	4618      	mov	r0, r3
 80010bc:	f001 f91c 	bl	80022f8 <HAL_RCC_ClockConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010c6:	f000 f94d 	bl	8001364 <Error_Handler>
  }
}
 80010ca:	bf00      	nop
 80010cc:	3740      	adds	r7, #64	@ 0x40
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08e      	sub	sp, #56	@ 0x38
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e8:	f107 0320 	add.w	r3, r7, #32
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
 8001100:	615a      	str	r2, [r3, #20]
 8001102:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001104:	4b2d      	ldr	r3, [pc, #180]	@ (80011bc <MX_TIM2_Init+0xe8>)
 8001106:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800110a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800110c:	4b2b      	ldr	r3, [pc, #172]	@ (80011bc <MX_TIM2_Init+0xe8>)
 800110e:	2247      	movs	r2, #71	@ 0x47
 8001110:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001112:	4b2a      	ldr	r3, [pc, #168]	@ (80011bc <MX_TIM2_Init+0xe8>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001118:	4b28      	ldr	r3, [pc, #160]	@ (80011bc <MX_TIM2_Init+0xe8>)
 800111a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800111e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b26      	ldr	r3, [pc, #152]	@ (80011bc <MX_TIM2_Init+0xe8>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b25      	ldr	r3, [pc, #148]	@ (80011bc <MX_TIM2_Init+0xe8>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800112c:	4823      	ldr	r0, [pc, #140]	@ (80011bc <MX_TIM2_Init+0xe8>)
 800112e:	f001 fa71 	bl	8002614 <HAL_TIM_Base_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001138:	f000 f914 	bl	8001364 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001140:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001142:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001146:	4619      	mov	r1, r3
 8001148:	481c      	ldr	r0, [pc, #112]	@ (80011bc <MX_TIM2_Init+0xe8>)
 800114a:	f001 ff13 	bl	8002f74 <HAL_TIM_ConfigClockSource>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001154:	f000 f906 	bl	8001364 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001158:	4818      	ldr	r0, [pc, #96]	@ (80011bc <MX_TIM2_Init+0xe8>)
 800115a:	f001 faaa 	bl	80026b2 <HAL_TIM_PWM_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001164:	f000 f8fe 	bl	8001364 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001168:	2300      	movs	r3, #0
 800116a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800116c:	2300      	movs	r3, #0
 800116e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001170:	f107 0320 	add.w	r3, r7, #32
 8001174:	4619      	mov	r1, r3
 8001176:	4811      	ldr	r0, [pc, #68]	@ (80011bc <MX_TIM2_Init+0xe8>)
 8001178:	f002 fcc8 	bl	8003b0c <HAL_TIMEx_MasterConfigSynchronization>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001182:	f000 f8ef 	bl	8001364 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001186:	2360      	movs	r3, #96	@ 0x60
 8001188:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 400;
 800118a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800118e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	2200      	movs	r2, #0
 800119c:	4619      	mov	r1, r3
 800119e:	4807      	ldr	r0, [pc, #28]	@ (80011bc <MX_TIM2_Init+0xe8>)
 80011a0:	f001 fe26 	bl	8002df0 <HAL_TIM_PWM_ConfigChannel>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80011aa:	f000 f8db 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011ae:	4803      	ldr	r0, [pc, #12]	@ (80011bc <MX_TIM2_Init+0xe8>)
 80011b0:	f000 f968 	bl	8001484 <HAL_TIM_MspPostInit>

}
 80011b4:	bf00      	nop
 80011b6:	3738      	adds	r7, #56	@ 0x38
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200001f0 	.word	0x200001f0

080011c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	60da      	str	r2, [r3, #12]
 80011d4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011ec:	4b35      	ldr	r3, [pc, #212]	@ (80012c4 <MX_TIM3_Init+0x104>)
 80011ee:	4a36      	ldr	r2, [pc, #216]	@ (80012c8 <MX_TIM3_Init+0x108>)
 80011f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80011f2:	4b34      	ldr	r3, [pc, #208]	@ (80012c4 <MX_TIM3_Init+0x104>)
 80011f4:	2247      	movs	r2, #71	@ 0x47
 80011f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f8:	4b32      	ldr	r3, [pc, #200]	@ (80012c4 <MX_TIM3_Init+0x104>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011fe:	4b31      	ldr	r3, [pc, #196]	@ (80012c4 <MX_TIM3_Init+0x104>)
 8001200:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001204:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001206:	4b2f      	ldr	r3, [pc, #188]	@ (80012c4 <MX_TIM3_Init+0x104>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120c:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <MX_TIM3_Init+0x104>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001212:	482c      	ldr	r0, [pc, #176]	@ (80012c4 <MX_TIM3_Init+0x104>)
 8001214:	f001 f9fe 	bl	8002614 <HAL_TIM_Base_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 800121e:	f000 f8a1 	bl	8001364 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001222:	4828      	ldr	r0, [pc, #160]	@ (80012c4 <MX_TIM3_Init+0x104>)
 8001224:	f001 fb40 	bl	80028a8 <HAL_TIM_IC_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800122e:	f000 f899 	bl	8001364 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001232:	2304      	movs	r3, #4
 8001234:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001236:	2350      	movs	r3, #80	@ 0x50
 8001238:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800123a:	2300      	movs	r3, #0
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	4619      	mov	r1, r3
 8001248:	481e      	ldr	r0, [pc, #120]	@ (80012c4 <MX_TIM3_Init+0x104>)
 800124a:	f001 ff5a 	bl	8003102 <HAL_TIM_SlaveConfigSynchro>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001254:	f000 f886 	bl	8001364 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	4619      	mov	r1, r3
 8001266:	4817      	ldr	r0, [pc, #92]	@ (80012c4 <MX_TIM3_Init+0x104>)
 8001268:	f002 fc50 	bl	8003b0c <HAL_TIMEx_MasterConfigSynchronization>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001272:	f000 f877 	bl	8001364 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800127a:	2301      	movs	r3, #1
 800127c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	2200      	movs	r2, #0
 800128a:	4619      	mov	r1, r3
 800128c:	480d      	ldr	r0, [pc, #52]	@ (80012c4 <MX_TIM3_Init+0x104>)
 800128e:	f001 fd13 	bl	8002cb8 <HAL_TIM_IC_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8001298:	f000 f864 	bl	8001364 <Error_Handler>
  }
  sConfigIC.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 800129c:	2302      	movs	r3, #2
 800129e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80012a0:	2302      	movs	r3, #2
 80012a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	2204      	movs	r2, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	4806      	ldr	r0, [pc, #24]	@ (80012c4 <MX_TIM3_Init+0x104>)
 80012ac:	f001 fd04 	bl	8002cb8 <HAL_TIM_IC_ConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM3_Init+0xfa>
  {
    Error_Handler();
 80012b6:	f000 f855 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	3730      	adds	r7, #48	@ 0x30
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000238 	.word	0x20000238
 80012c8:	40000400 	.word	0x40000400

080012cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012d0:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012d2:	4a12      	ldr	r2, [pc, #72]	@ (800131c <MX_USART1_UART_Init+0x50>)
 80012d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012d6:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012f0:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012f2:	220c      	movs	r2, #12
 80012f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f6:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001302:	4805      	ldr	r0, [pc, #20]	@ (8001318 <MX_USART1_UART_Init+0x4c>)
 8001304:	f002 fc72 	bl	8003bec <HAL_UART_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800130e:	f000 f829 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000280 	.word	0x20000280
 800131c:	40013800 	.word	0x40013800

08001320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001326:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <MX_GPIO_Init+0x40>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <MX_GPIO_Init+0x40>)
 800132c:	f043 0320 	orr.w	r3, r3, #32
 8001330:	6193      	str	r3, [r2, #24]
 8001332:	4b0b      	ldr	r3, [pc, #44]	@ (8001360 <MX_GPIO_Init+0x40>)
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	f003 0320 	and.w	r3, r3, #32
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800133e:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <MX_GPIO_Init+0x40>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	4a07      	ldr	r2, [pc, #28]	@ (8001360 <MX_GPIO_Init+0x40>)
 8001344:	f043 0304 	orr.w	r3, r3, #4
 8001348:	6193      	str	r3, [r2, #24]
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <MX_GPIO_Init+0x40>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	f003 0304 	and.w	r3, r3, #4
 8001352:	603b      	str	r3, [r7, #0]
 8001354:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	40021000 	.word	0x40021000

08001364 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001368:	b672      	cpsid	i
}
 800136a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1) {}
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <Error_Handler+0x8>

08001370 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001376:	4b15      	ldr	r3, [pc, #84]	@ (80013cc <HAL_MspInit+0x5c>)
 8001378:	699b      	ldr	r3, [r3, #24]
 800137a:	4a14      	ldr	r2, [pc, #80]	@ (80013cc <HAL_MspInit+0x5c>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6193      	str	r3, [r2, #24]
 8001382:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <HAL_MspInit+0x5c>)
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <HAL_MspInit+0x5c>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	4a0e      	ldr	r2, [pc, #56]	@ (80013cc <HAL_MspInit+0x5c>)
 8001394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001398:	61d3      	str	r3, [r2, #28]
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <HAL_MspInit+0x5c>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80013a6:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <HAL_MspInit+0x60>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	4a04      	ldr	r2, [pc, #16]	@ (80013d0 <HAL_MspInit+0x60>)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013c2:	bf00      	nop
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr
 80013cc:	40021000 	.word	0x40021000
 80013d0:	40010000 	.word	0x40010000

080013d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 0318 	add.w	r3, r7, #24
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013f2:	d114      	bne.n	800141e <HAL_TIM_Base_MspInit+0x4a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	4a1f      	ldr	r2, [pc, #124]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	61d3      	str	r3, [r2, #28]
 8001400:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800140c:	2200      	movs	r2, #0
 800140e:	2100      	movs	r1, #0
 8001410:	201c      	movs	r0, #28
 8001412:	f000 fb34 	bl	8001a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001416:	201c      	movs	r0, #28
 8001418:	f000 fb4d 	bl	8001ab6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800141c:	e028      	b.n	8001470 <HAL_TIM_Base_MspInit+0x9c>
  else if(htim_base->Instance==TIM3)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a16      	ldr	r2, [pc, #88]	@ (800147c <HAL_TIM_Base_MspInit+0xa8>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d123      	bne.n	8001470 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001428:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	4a12      	ldr	r2, [pc, #72]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 800142e:	f043 0302 	orr.w	r3, r3, #2
 8001432:	61d3      	str	r3, [r2, #28]
 8001434:	4b10      	ldr	r3, [pc, #64]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001440:	4b0d      	ldr	r3, [pc, #52]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a0c      	ldr	r2, [pc, #48]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 8001446:	f043 0304 	orr.w	r3, r3, #4
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <HAL_TIM_Base_MspInit+0xa4>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001458:	2340      	movs	r3, #64	@ 0x40
 800145a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145c:	2300      	movs	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001464:	f107 0318 	add.w	r3, r7, #24
 8001468:	4619      	mov	r1, r3
 800146a:	4805      	ldr	r0, [pc, #20]	@ (8001480 <HAL_TIM_Base_MspInit+0xac>)
 800146c:	f000 fb3e 	bl	8001aec <HAL_GPIO_Init>
}
 8001470:	bf00      	nop
 8001472:	3728      	adds	r7, #40	@ 0x28
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40021000 	.word	0x40021000
 800147c:	40000400 	.word	0x40000400
 8001480:	40010800 	.word	0x40010800

08001484 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b088      	sub	sp, #32
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014a2:	d117      	bne.n	80014d4 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a4:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <HAL_TIM_MspPostInit+0x58>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a0c      	ldr	r2, [pc, #48]	@ (80014dc <HAL_TIM_MspPostInit+0x58>)
 80014aa:	f043 0304 	orr.w	r3, r3, #4
 80014ae:	6193      	str	r3, [r2, #24]
 80014b0:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <HAL_TIM_MspPostInit+0x58>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014bc:	2301      	movs	r3, #1
 80014be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c0:	2302      	movs	r3, #2
 80014c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2302      	movs	r3, #2
 80014c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	f107 0310 	add.w	r3, r7, #16
 80014cc:	4619      	mov	r1, r3
 80014ce:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <HAL_TIM_MspPostInit+0x5c>)
 80014d0:	f000 fb0c 	bl	8001aec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80014d4:	bf00      	nop
 80014d6:	3720      	adds	r7, #32
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010800 	.word	0x40010800

080014e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b088      	sub	sp, #32
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 0310 	add.w	r3, r7, #16
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001570 <HAL_UART_MspInit+0x8c>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d131      	bne.n	8001568 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001504:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <HAL_UART_MspInit+0x90>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a1a      	ldr	r2, [pc, #104]	@ (8001574 <HAL_UART_MspInit+0x90>)
 800150a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b18      	ldr	r3, [pc, #96]	@ (8001574 <HAL_UART_MspInit+0x90>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151c:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <HAL_UART_MspInit+0x90>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a14      	ldr	r2, [pc, #80]	@ (8001574 <HAL_UART_MspInit+0x90>)
 8001522:	f043 0304 	orr.w	r3, r3, #4
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b12      	ldr	r3, [pc, #72]	@ (8001574 <HAL_UART_MspInit+0x90>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001534:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001538:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153a:	2302      	movs	r3, #2
 800153c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800153e:	2303      	movs	r3, #3
 8001540:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001542:	f107 0310 	add.w	r3, r7, #16
 8001546:	4619      	mov	r1, r3
 8001548:	480b      	ldr	r0, [pc, #44]	@ (8001578 <HAL_UART_MspInit+0x94>)
 800154a:	f000 facf 	bl	8001aec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800154e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001552:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	4619      	mov	r1, r3
 8001562:	4805      	ldr	r0, [pc, #20]	@ (8001578 <HAL_UART_MspInit+0x94>)
 8001564:	f000 fac2 	bl	8001aec <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001568:	bf00      	nop
 800156a:	3720      	adds	r7, #32
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40013800 	.word	0x40013800
 8001574:	40021000 	.word	0x40021000
 8001578:	40010800 	.word	0x40010800

0800157c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <NMI_Handler+0x4>

08001584 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <HardFault_Handler+0x4>

0800158c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <MemManage_Handler+0x4>

08001594 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <BusFault_Handler+0x4>

0800159c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <UsageFault_Handler+0x4>

080015a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr

080015b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015cc:	f000 f940 	bl	8001850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015d8:	4802      	ldr	r0, [pc, #8]	@ (80015e4 <TIM2_IRQHandler+0x10>)
 80015da:	f001 fa7d 	bl	8002ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	200001f0 	.word	0x200001f0

080015e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return 1;
 80015ec:	2301      	movs	r3, #1
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr

080015f6 <_kill>:

int _kill(int pid, int sig)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001600:	f003 faec 	bl	8004bdc <__errno>
 8001604:	4603      	mov	r3, r0
 8001606:	2216      	movs	r2, #22
 8001608:	601a      	str	r2, [r3, #0]
  return -1;
 800160a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <_exit>:

void _exit (int status)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800161e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff ffe7 	bl	80015f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <_exit+0x12>

0800162c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
 800163c:	e00a      	b.n	8001654 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800163e:	f3af 8000 	nop.w
 8001642:	4601      	mov	r1, r0
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	60ba      	str	r2, [r7, #8]
 800164a:	b2ca      	uxtb	r2, r1
 800164c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3301      	adds	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	429a      	cmp	r2, r3
 800165a:	dbf0      	blt.n	800163e <_read+0x12>
  }

  return len;
 800165c:	687b      	ldr	r3, [r7, #4]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b086      	sub	sp, #24
 800166a:	af00      	add	r7, sp, #0
 800166c:	60f8      	str	r0, [r7, #12]
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
 8001676:	e009      	b.n	800168c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	1c5a      	adds	r2, r3, #1
 800167c:	60ba      	str	r2, [r7, #8]
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3301      	adds	r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	697a      	ldr	r2, [r7, #20]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	429a      	cmp	r2, r3
 8001692:	dbf1      	blt.n	8001678 <_write+0x12>
  }
  return len;
 8001694:	687b      	ldr	r3, [r7, #4]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <_close>:

int _close(int file)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr

080016b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016c4:	605a      	str	r2, [r3, #4]
  return 0;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <_isatty>:

int _isatty(int file)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016da:	2301      	movs	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr

080016e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b085      	sub	sp, #20
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
	...

08001700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001708:	4a14      	ldr	r2, [pc, #80]	@ (800175c <_sbrk+0x5c>)
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <_sbrk+0x60>)
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d102      	bne.n	8001722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <_sbrk+0x64>)
 800171e:	4a12      	ldr	r2, [pc, #72]	@ (8001768 <_sbrk+0x68>)
 8001720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	429a      	cmp	r2, r3
 800172e:	d207      	bcs.n	8001740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001730:	f003 fa54 	bl	8004bdc <__errno>
 8001734:	4603      	mov	r3, r0
 8001736:	220c      	movs	r2, #12
 8001738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800173e:	e009      	b.n	8001754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <_sbrk+0x64>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <_sbrk+0x64>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <_sbrk+0x64>)
 8001750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20005000 	.word	0x20005000
 8001760:	00000400 	.word	0x00000400
 8001764:	200002c8 	.word	0x200002c8
 8001768:	20000420 	.word	0x20000420

0800176c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr

08001778 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001778:	f7ff fff8 	bl	800176c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800177c:	480b      	ldr	r0, [pc, #44]	@ (80017ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800177e:	490c      	ldr	r1, [pc, #48]	@ (80017b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001780:	4a0c      	ldr	r2, [pc, #48]	@ (80017b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001784:	e002      	b.n	800178c <LoopCopyDataInit>

08001786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178a:	3304      	adds	r3, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800178c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001790:	d3f9      	bcc.n	8001786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001792:	4a09      	ldr	r2, [pc, #36]	@ (80017b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001794:	4c09      	ldr	r4, [pc, #36]	@ (80017bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001798:	e001      	b.n	800179e <LoopFillZerobss>

0800179a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800179c:	3204      	adds	r2, #4

0800179e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a0:	d3fb      	bcc.n	800179a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017a2:	f003 fa21 	bl	8004be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017a6:	f7ff fbcd 	bl	8000f44 <main>
  bx lr
 80017aa:	4770      	bx	lr
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017b4:	080070cc 	.word	0x080070cc
  ldr r2, =_sbss
 80017b8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017bc:	2000041c 	.word	0x2000041c

080017c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC1_2_IRQHandler>
	...

080017c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <HAL_Init+0x28>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a07      	ldr	r2, [pc, #28]	@ (80017ec <HAL_Init+0x28>)
 80017ce:	f043 0310 	orr.w	r3, r3, #16
 80017d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d4:	2003      	movs	r0, #3
 80017d6:	f000 f947 	bl	8001a68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017da:	200f      	movs	r0, #15
 80017dc:	f000 f808 	bl	80017f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e0:	f7ff fdc6 	bl	8001370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40022000 	.word	0x40022000

080017f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <HAL_InitTick+0x54>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <HAL_InitTick+0x58>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4619      	mov	r1, r3
 8001802:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001806:	fbb3 f3f1 	udiv	r3, r3, r1
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f95f 	bl	8001ad2 <HAL_SYSTICK_Config>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e00e      	b.n	800183c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b0f      	cmp	r3, #15
 8001822:	d80a      	bhi.n	800183a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001824:	2200      	movs	r2, #0
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800182c:	f000 f927 	bl	8001a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001830:	4a06      	ldr	r2, [pc, #24]	@ (800184c <HAL_InitTick+0x5c>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001836:	2300      	movs	r3, #0
 8001838:	e000      	b.n	800183c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000000 	.word	0x20000000
 8001848:	20000008 	.word	0x20000008
 800184c:	20000004 	.word	0x20000004

08001850 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001854:	4b05      	ldr	r3, [pc, #20]	@ (800186c <HAL_IncTick+0x1c>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <HAL_IncTick+0x20>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4413      	add	r3, r2
 8001860:	4a03      	ldr	r2, [pc, #12]	@ (8001870 <HAL_IncTick+0x20>)
 8001862:	6013      	str	r3, [r2, #0]
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr
 800186c:	20000008 	.word	0x20000008
 8001870:	200002cc 	.word	0x200002cc

08001874 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return uwTick;
 8001878:	4b02      	ldr	r3, [pc, #8]	@ (8001884 <HAL_GetTick+0x10>)
 800187a:	681b      	ldr	r3, [r3, #0]
}
 800187c:	4618      	mov	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	200002cc 	.word	0x200002cc

08001888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001890:	f7ff fff0 	bl	8001874 <HAL_GetTick>
 8001894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018a0:	d005      	beq.n	80018ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018a2:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <HAL_Delay+0x44>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	461a      	mov	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018ae:	bf00      	nop
 80018b0:	f7ff ffe0 	bl	8001874 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d8f7      	bhi.n	80018b0 <HAL_Delay+0x28>
  {
  }
}
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000008 	.word	0x20000008

080018d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <__NVIC_SetPriorityGrouping+0x44>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e6:	68ba      	ldr	r2, [r7, #8]
 80018e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018ec:	4013      	ands	r3, r2
 80018ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001902:	4a04      	ldr	r2, [pc, #16]	@ (8001914 <__NVIC_SetPriorityGrouping+0x44>)
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	60d3      	str	r3, [r2, #12]
}
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	bc80      	pop	{r7}
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800191c:	4b04      	ldr	r3, [pc, #16]	@ (8001930 <__NVIC_GetPriorityGrouping+0x18>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	0a1b      	lsrs	r3, r3, #8
 8001922:	f003 0307 	and.w	r3, r3, #7
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	2b00      	cmp	r3, #0
 8001944:	db0b      	blt.n	800195e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	f003 021f 	and.w	r2, r3, #31
 800194c:	4906      	ldr	r1, [pc, #24]	@ (8001968 <__NVIC_EnableIRQ+0x34>)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	095b      	lsrs	r3, r3, #5
 8001954:	2001      	movs	r0, #1
 8001956:	fa00 f202 	lsl.w	r2, r0, r2
 800195a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr
 8001968:	e000e100 	.word	0xe000e100

0800196c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	6039      	str	r1, [r7, #0]
 8001976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197c:	2b00      	cmp	r3, #0
 800197e:	db0a      	blt.n	8001996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	b2da      	uxtb	r2, r3
 8001984:	490c      	ldr	r1, [pc, #48]	@ (80019b8 <__NVIC_SetPriority+0x4c>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	0112      	lsls	r2, r2, #4
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	440b      	add	r3, r1
 8001990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001994:	e00a      	b.n	80019ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4908      	ldr	r1, [pc, #32]	@ (80019bc <__NVIC_SetPriority+0x50>)
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	3b04      	subs	r3, #4
 80019a4:	0112      	lsls	r2, r2, #4
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	440b      	add	r3, r1
 80019aa:	761a      	strb	r2, [r3, #24]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	e000e100 	.word	0xe000e100
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b089      	sub	sp, #36	@ 0x24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	f1c3 0307 	rsb	r3, r3, #7
 80019da:	2b04      	cmp	r3, #4
 80019dc:	bf28      	it	cs
 80019de:	2304      	movcs	r3, #4
 80019e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3304      	adds	r3, #4
 80019e6:	2b06      	cmp	r3, #6
 80019e8:	d902      	bls.n	80019f0 <NVIC_EncodePriority+0x30>
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3b03      	subs	r3, #3
 80019ee:	e000      	b.n	80019f2 <NVIC_EncodePriority+0x32>
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43da      	mvns	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	401a      	ands	r2, r3
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a12:	43d9      	mvns	r1, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	4313      	orrs	r3, r2
         );
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3724      	adds	r7, #36	@ 0x24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr

08001a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a34:	d301      	bcc.n	8001a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a36:	2301      	movs	r3, #1
 8001a38:	e00f      	b.n	8001a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <SysTick_Config+0x40>)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a42:	210f      	movs	r1, #15
 8001a44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a48:	f7ff ff90 	bl	800196c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a4c:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <SysTick_Config+0x40>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a52:	4b04      	ldr	r3, [pc, #16]	@ (8001a64 <SysTick_Config+0x40>)
 8001a54:	2207      	movs	r2, #7
 8001a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	e000e010 	.word	0xe000e010

08001a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ff2d 	bl	80018d0 <__NVIC_SetPriorityGrouping>
}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	4603      	mov	r3, r0
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
 8001a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a90:	f7ff ff42 	bl	8001918 <__NVIC_GetPriorityGrouping>
 8001a94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	68b9      	ldr	r1, [r7, #8]
 8001a9a:	6978      	ldr	r0, [r7, #20]
 8001a9c:	f7ff ff90 	bl	80019c0 <NVIC_EncodePriority>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff5f 	bl	800196c <__NVIC_SetPriority>
}
 8001aae:	bf00      	nop
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff35 	bl	8001934 <__NVIC_EnableIRQ>
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff ffa2 	bl	8001a24 <SysTick_Config>
 8001ae0:	4603      	mov	r3, r0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b08b      	sub	sp, #44	@ 0x2c
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001af6:	2300      	movs	r3, #0
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afe:	e169      	b.n	8001dd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b00:	2201      	movs	r2, #1
 8001b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	69fa      	ldr	r2, [r7, #28]
 8001b10:	4013      	ands	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	f040 8158 	bne.w	8001dce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	4a9a      	ldr	r2, [pc, #616]	@ (8001d8c <HAL_GPIO_Init+0x2a0>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d05e      	beq.n	8001be6 <HAL_GPIO_Init+0xfa>
 8001b28:	4a98      	ldr	r2, [pc, #608]	@ (8001d8c <HAL_GPIO_Init+0x2a0>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d875      	bhi.n	8001c1a <HAL_GPIO_Init+0x12e>
 8001b2e:	4a98      	ldr	r2, [pc, #608]	@ (8001d90 <HAL_GPIO_Init+0x2a4>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d058      	beq.n	8001be6 <HAL_GPIO_Init+0xfa>
 8001b34:	4a96      	ldr	r2, [pc, #600]	@ (8001d90 <HAL_GPIO_Init+0x2a4>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d86f      	bhi.n	8001c1a <HAL_GPIO_Init+0x12e>
 8001b3a:	4a96      	ldr	r2, [pc, #600]	@ (8001d94 <HAL_GPIO_Init+0x2a8>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d052      	beq.n	8001be6 <HAL_GPIO_Init+0xfa>
 8001b40:	4a94      	ldr	r2, [pc, #592]	@ (8001d94 <HAL_GPIO_Init+0x2a8>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d869      	bhi.n	8001c1a <HAL_GPIO_Init+0x12e>
 8001b46:	4a94      	ldr	r2, [pc, #592]	@ (8001d98 <HAL_GPIO_Init+0x2ac>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d04c      	beq.n	8001be6 <HAL_GPIO_Init+0xfa>
 8001b4c:	4a92      	ldr	r2, [pc, #584]	@ (8001d98 <HAL_GPIO_Init+0x2ac>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d863      	bhi.n	8001c1a <HAL_GPIO_Init+0x12e>
 8001b52:	4a92      	ldr	r2, [pc, #584]	@ (8001d9c <HAL_GPIO_Init+0x2b0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d046      	beq.n	8001be6 <HAL_GPIO_Init+0xfa>
 8001b58:	4a90      	ldr	r2, [pc, #576]	@ (8001d9c <HAL_GPIO_Init+0x2b0>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d85d      	bhi.n	8001c1a <HAL_GPIO_Init+0x12e>
 8001b5e:	2b12      	cmp	r3, #18
 8001b60:	d82a      	bhi.n	8001bb8 <HAL_GPIO_Init+0xcc>
 8001b62:	2b12      	cmp	r3, #18
 8001b64:	d859      	bhi.n	8001c1a <HAL_GPIO_Init+0x12e>
 8001b66:	a201      	add	r2, pc, #4	@ (adr r2, 8001b6c <HAL_GPIO_Init+0x80>)
 8001b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6c:	08001be7 	.word	0x08001be7
 8001b70:	08001bc1 	.word	0x08001bc1
 8001b74:	08001bd3 	.word	0x08001bd3
 8001b78:	08001c15 	.word	0x08001c15
 8001b7c:	08001c1b 	.word	0x08001c1b
 8001b80:	08001c1b 	.word	0x08001c1b
 8001b84:	08001c1b 	.word	0x08001c1b
 8001b88:	08001c1b 	.word	0x08001c1b
 8001b8c:	08001c1b 	.word	0x08001c1b
 8001b90:	08001c1b 	.word	0x08001c1b
 8001b94:	08001c1b 	.word	0x08001c1b
 8001b98:	08001c1b 	.word	0x08001c1b
 8001b9c:	08001c1b 	.word	0x08001c1b
 8001ba0:	08001c1b 	.word	0x08001c1b
 8001ba4:	08001c1b 	.word	0x08001c1b
 8001ba8:	08001c1b 	.word	0x08001c1b
 8001bac:	08001c1b 	.word	0x08001c1b
 8001bb0:	08001bc9 	.word	0x08001bc9
 8001bb4:	08001bdd 	.word	0x08001bdd
 8001bb8:	4a79      	ldr	r2, [pc, #484]	@ (8001da0 <HAL_GPIO_Init+0x2b4>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d013      	beq.n	8001be6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bbe:	e02c      	b.n	8001c1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	623b      	str	r3, [r7, #32]
          break;
 8001bc6:	e029      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	623b      	str	r3, [r7, #32]
          break;
 8001bd0:	e024      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	3308      	adds	r3, #8
 8001bd8:	623b      	str	r3, [r7, #32]
          break;
 8001bda:	e01f      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	330c      	adds	r3, #12
 8001be2:	623b      	str	r3, [r7, #32]
          break;
 8001be4:	e01a      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d102      	bne.n	8001bf4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bee:	2304      	movs	r3, #4
 8001bf0:	623b      	str	r3, [r7, #32]
          break;
 8001bf2:	e013      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d105      	bne.n	8001c08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bfc:	2308      	movs	r3, #8
 8001bfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69fa      	ldr	r2, [r7, #28]
 8001c04:	611a      	str	r2, [r3, #16]
          break;
 8001c06:	e009      	b.n	8001c1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c08:	2308      	movs	r3, #8
 8001c0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69fa      	ldr	r2, [r7, #28]
 8001c10:	615a      	str	r2, [r3, #20]
          break;
 8001c12:	e003      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c14:	2300      	movs	r3, #0
 8001c16:	623b      	str	r3, [r7, #32]
          break;
 8001c18:	e000      	b.n	8001c1c <HAL_GPIO_Init+0x130>
          break;
 8001c1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	2bff      	cmp	r3, #255	@ 0xff
 8001c20:	d801      	bhi.n	8001c26 <HAL_GPIO_Init+0x13a>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	e001      	b.n	8001c2a <HAL_GPIO_Init+0x13e>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	2bff      	cmp	r3, #255	@ 0xff
 8001c30:	d802      	bhi.n	8001c38 <HAL_GPIO_Init+0x14c>
 8001c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	e002      	b.n	8001c3e <HAL_GPIO_Init+0x152>
 8001c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3a:	3b08      	subs	r3, #8
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	210f      	movs	r1, #15
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	401a      	ands	r2, r3
 8001c50:	6a39      	ldr	r1, [r7, #32]
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	fa01 f303 	lsl.w	r3, r1, r3
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 80b1 	beq.w	8001dce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c6c:	4b4d      	ldr	r3, [pc, #308]	@ (8001da4 <HAL_GPIO_Init+0x2b8>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	4a4c      	ldr	r2, [pc, #304]	@ (8001da4 <HAL_GPIO_Init+0x2b8>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6193      	str	r3, [r2, #24]
 8001c78:	4b4a      	ldr	r3, [pc, #296]	@ (8001da4 <HAL_GPIO_Init+0x2b8>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	f003 0301 	and.w	r3, r3, #1
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c84:	4a48      	ldr	r2, [pc, #288]	@ (8001da8 <HAL_GPIO_Init+0x2bc>)
 8001c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	3302      	adds	r3, #2
 8001c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	220f      	movs	r2, #15
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a40      	ldr	r2, [pc, #256]	@ (8001dac <HAL_GPIO_Init+0x2c0>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d013      	beq.n	8001cd8 <HAL_GPIO_Init+0x1ec>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a3f      	ldr	r2, [pc, #252]	@ (8001db0 <HAL_GPIO_Init+0x2c4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d00d      	beq.n	8001cd4 <HAL_GPIO_Init+0x1e8>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a3e      	ldr	r2, [pc, #248]	@ (8001db4 <HAL_GPIO_Init+0x2c8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d007      	beq.n	8001cd0 <HAL_GPIO_Init+0x1e4>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a3d      	ldr	r2, [pc, #244]	@ (8001db8 <HAL_GPIO_Init+0x2cc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d101      	bne.n	8001ccc <HAL_GPIO_Init+0x1e0>
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e006      	b.n	8001cda <HAL_GPIO_Init+0x1ee>
 8001ccc:	2304      	movs	r3, #4
 8001cce:	e004      	b.n	8001cda <HAL_GPIO_Init+0x1ee>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e002      	b.n	8001cda <HAL_GPIO_Init+0x1ee>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <HAL_GPIO_Init+0x1ee>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cdc:	f002 0203 	and.w	r2, r2, #3
 8001ce0:	0092      	lsls	r2, r2, #2
 8001ce2:	4093      	lsls	r3, r2
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cea:	492f      	ldr	r1, [pc, #188]	@ (8001da8 <HAL_GPIO_Init+0x2bc>)
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	089b      	lsrs	r3, r3, #2
 8001cf0:	3302      	adds	r3, #2
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d006      	beq.n	8001d12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d04:	4b2d      	ldr	r3, [pc, #180]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	492c      	ldr	r1, [pc, #176]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	608b      	str	r3, [r1, #8]
 8001d10:	e006      	b.n	8001d20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d12:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	4928      	ldr	r1, [pc, #160]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d006      	beq.n	8001d3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d2c:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	4922      	ldr	r1, [pc, #136]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	60cb      	str	r3, [r1, #12]
 8001d38:	e006      	b.n	8001d48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d3a:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d3c:	68da      	ldr	r2, [r3, #12]
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	43db      	mvns	r3, r3
 8001d42:	491e      	ldr	r1, [pc, #120]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d44:	4013      	ands	r3, r2
 8001d46:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d006      	beq.n	8001d62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	4918      	ldr	r1, [pc, #96]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]
 8001d60:	e006      	b.n	8001d70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d62:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	4914      	ldr	r1, [pc, #80]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d021      	beq.n	8001dc0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	490e      	ldr	r1, [pc, #56]	@ (8001dbc <HAL_GPIO_Init+0x2d0>)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	600b      	str	r3, [r1, #0]
 8001d88:	e021      	b.n	8001dce <HAL_GPIO_Init+0x2e2>
 8001d8a:	bf00      	nop
 8001d8c:	10320000 	.word	0x10320000
 8001d90:	10310000 	.word	0x10310000
 8001d94:	10220000 	.word	0x10220000
 8001d98:	10210000 	.word	0x10210000
 8001d9c:	10120000 	.word	0x10120000
 8001da0:	10110000 	.word	0x10110000
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40010000 	.word	0x40010000
 8001dac:	40010800 	.word	0x40010800
 8001db0:	40010c00 	.word	0x40010c00
 8001db4:	40011000 	.word	0x40011000
 8001db8:	40011400 	.word	0x40011400
 8001dbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <HAL_GPIO_Init+0x304>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	4909      	ldr	r1, [pc, #36]	@ (8001df0 <HAL_GPIO_Init+0x304>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dda:	fa22 f303 	lsr.w	r3, r2, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f47f ae8e 	bne.w	8001b00 <HAL_GPIO_Init+0x14>
  }
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	372c      	adds	r7, #44	@ 0x2c
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	40010400 	.word	0x40010400

08001df4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e272      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	f000 8087 	beq.w	8001f22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e14:	4b92      	ldr	r3, [pc, #584]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 030c 	and.w	r3, r3, #12
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	d00c      	beq.n	8001e3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e20:	4b8f      	ldr	r3, [pc, #572]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d112      	bne.n	8001e52 <HAL_RCC_OscConfig+0x5e>
 8001e2c:	4b8c      	ldr	r3, [pc, #560]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e38:	d10b      	bne.n	8001e52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3a:	4b89      	ldr	r3, [pc, #548]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d06c      	beq.n	8001f20 <HAL_RCC_OscConfig+0x12c>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d168      	bne.n	8001f20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e24c      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e5a:	d106      	bne.n	8001e6a <HAL_RCC_OscConfig+0x76>
 8001e5c:	4b80      	ldr	r3, [pc, #512]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a7f      	ldr	r2, [pc, #508]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	e02e      	b.n	8001ec8 <HAL_RCC_OscConfig+0xd4>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10c      	bne.n	8001e8c <HAL_RCC_OscConfig+0x98>
 8001e72:	4b7b      	ldr	r3, [pc, #492]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a7a      	ldr	r2, [pc, #488]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	4b78      	ldr	r3, [pc, #480]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a77      	ldr	r2, [pc, #476]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	e01d      	b.n	8001ec8 <HAL_RCC_OscConfig+0xd4>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e94:	d10c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0xbc>
 8001e96:	4b72      	ldr	r3, [pc, #456]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a71      	ldr	r2, [pc, #452]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	4b6f      	ldr	r3, [pc, #444]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a6e      	ldr	r2, [pc, #440]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e00b      	b.n	8001ec8 <HAL_RCC_OscConfig+0xd4>
 8001eb0:	4b6b      	ldr	r3, [pc, #428]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a6a      	ldr	r2, [pc, #424]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eba:	6013      	str	r3, [r2, #0]
 8001ebc:	4b68      	ldr	r3, [pc, #416]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a67      	ldr	r2, [pc, #412]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ec6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d013      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fcd0 	bl	8001874 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff fccc 	bl	8001874 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	@ 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e200      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	4b5d      	ldr	r3, [pc, #372]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d0f0      	beq.n	8001ed8 <HAL_RCC_OscConfig+0xe4>
 8001ef6:	e014      	b.n	8001f22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7ff fcbc 	bl	8001874 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f00:	f7ff fcb8 	bl	8001874 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b64      	cmp	r3, #100	@ 0x64
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e1ec      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f12:	4b53      	ldr	r3, [pc, #332]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x10c>
 8001f1e:	e000      	b.n	8001f22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d063      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f2e:	4b4c      	ldr	r3, [pc, #304]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 030c 	and.w	r3, r3, #12
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00b      	beq.n	8001f52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f3a:	4b49      	ldr	r3, [pc, #292]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f003 030c 	and.w	r3, r3, #12
 8001f42:	2b08      	cmp	r3, #8
 8001f44:	d11c      	bne.n	8001f80 <HAL_RCC_OscConfig+0x18c>
 8001f46:	4b46      	ldr	r3, [pc, #280]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d116      	bne.n	8001f80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f52:	4b43      	ldr	r3, [pc, #268]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d005      	beq.n	8001f6a <HAL_RCC_OscConfig+0x176>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d001      	beq.n	8001f6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e1c0      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4939      	ldr	r1, [pc, #228]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f7e:	e03a      	b.n	8001ff6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d020      	beq.n	8001fca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f88:	4b36      	ldr	r3, [pc, #216]	@ (8002064 <HAL_RCC_OscConfig+0x270>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8e:	f7ff fc71 	bl	8001874 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f96:	f7ff fc6d 	bl	8001874 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e1a1      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0f0      	beq.n	8001f96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb4:	4b2a      	ldr	r3, [pc, #168]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	4927      	ldr	r1, [pc, #156]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	600b      	str	r3, [r1, #0]
 8001fc8:	e015      	b.n	8001ff6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fca:	4b26      	ldr	r3, [pc, #152]	@ (8002064 <HAL_RCC_OscConfig+0x270>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd0:	f7ff fc50 	bl	8001874 <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd8:	f7ff fc4c 	bl	8001874 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e180      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fea:	4b1d      	ldr	r3, [pc, #116]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f0      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0308 	and.w	r3, r3, #8
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d03a      	beq.n	8002078 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d019      	beq.n	800203e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800200a:	4b17      	ldr	r3, [pc, #92]	@ (8002068 <HAL_RCC_OscConfig+0x274>)
 800200c:	2201      	movs	r2, #1
 800200e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002010:	f7ff fc30 	bl	8001874 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002018:	f7ff fc2c 	bl	8001874 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e160      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800202a:	4b0d      	ldr	r3, [pc, #52]	@ (8002060 <HAL_RCC_OscConfig+0x26c>)
 800202c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d0f0      	beq.n	8002018 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002036:	2001      	movs	r0, #1
 8002038:	f000 face 	bl	80025d8 <RCC_Delay>
 800203c:	e01c      	b.n	8002078 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800203e:	4b0a      	ldr	r3, [pc, #40]	@ (8002068 <HAL_RCC_OscConfig+0x274>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002044:	f7ff fc16 	bl	8001874 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800204a:	e00f      	b.n	800206c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800204c:	f7ff fc12 	bl	8001874 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d908      	bls.n	800206c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e146      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
 800205e:	bf00      	nop
 8002060:	40021000 	.word	0x40021000
 8002064:	42420000 	.word	0x42420000
 8002068:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800206c:	4b92      	ldr	r3, [pc, #584]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800206e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1e9      	bne.n	800204c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 80a6 	beq.w	80021d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002086:	2300      	movs	r3, #0
 8002088:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800208a:	4b8b      	ldr	r3, [pc, #556]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10d      	bne.n	80020b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002096:	4b88      	ldr	r3, [pc, #544]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	4a87      	ldr	r2, [pc, #540]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800209c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020a0:	61d3      	str	r3, [r2, #28]
 80020a2:	4b85      	ldr	r3, [pc, #532]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020aa:	60bb      	str	r3, [r7, #8]
 80020ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ae:	2301      	movs	r3, #1
 80020b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b2:	4b82      	ldr	r3, [pc, #520]	@ (80022bc <HAL_RCC_OscConfig+0x4c8>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d118      	bne.n	80020f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020be:	4b7f      	ldr	r3, [pc, #508]	@ (80022bc <HAL_RCC_OscConfig+0x4c8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a7e      	ldr	r2, [pc, #504]	@ (80022bc <HAL_RCC_OscConfig+0x4c8>)
 80020c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ca:	f7ff fbd3 	bl	8001874 <HAL_GetTick>
 80020ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d0:	e008      	b.n	80020e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d2:	f7ff fbcf 	bl	8001874 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b64      	cmp	r3, #100	@ 0x64
 80020de:	d901      	bls.n	80020e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e103      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e4:	4b75      	ldr	r3, [pc, #468]	@ (80022bc <HAL_RCC_OscConfig+0x4c8>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d0f0      	beq.n	80020d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d106      	bne.n	8002106 <HAL_RCC_OscConfig+0x312>
 80020f8:	4b6f      	ldr	r3, [pc, #444]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	4a6e      	ldr	r2, [pc, #440]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6213      	str	r3, [r2, #32]
 8002104:	e02d      	b.n	8002162 <HAL_RCC_OscConfig+0x36e>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10c      	bne.n	8002128 <HAL_RCC_OscConfig+0x334>
 800210e:	4b6a      	ldr	r3, [pc, #424]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	4a69      	ldr	r2, [pc, #420]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002114:	f023 0301 	bic.w	r3, r3, #1
 8002118:	6213      	str	r3, [r2, #32]
 800211a:	4b67      	ldr	r3, [pc, #412]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	4a66      	ldr	r2, [pc, #408]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002120:	f023 0304 	bic.w	r3, r3, #4
 8002124:	6213      	str	r3, [r2, #32]
 8002126:	e01c      	b.n	8002162 <HAL_RCC_OscConfig+0x36e>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	2b05      	cmp	r3, #5
 800212e:	d10c      	bne.n	800214a <HAL_RCC_OscConfig+0x356>
 8002130:	4b61      	ldr	r3, [pc, #388]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	4a60      	ldr	r2, [pc, #384]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002136:	f043 0304 	orr.w	r3, r3, #4
 800213a:	6213      	str	r3, [r2, #32]
 800213c:	4b5e      	ldr	r3, [pc, #376]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	6a1b      	ldr	r3, [r3, #32]
 8002140:	4a5d      	ldr	r2, [pc, #372]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6213      	str	r3, [r2, #32]
 8002148:	e00b      	b.n	8002162 <HAL_RCC_OscConfig+0x36e>
 800214a:	4b5b      	ldr	r3, [pc, #364]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	4a5a      	ldr	r2, [pc, #360]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002150:	f023 0301 	bic.w	r3, r3, #1
 8002154:	6213      	str	r3, [r2, #32]
 8002156:	4b58      	ldr	r3, [pc, #352]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002158:	6a1b      	ldr	r3, [r3, #32]
 800215a:	4a57      	ldr	r2, [pc, #348]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800215c:	f023 0304 	bic.w	r3, r3, #4
 8002160:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d015      	beq.n	8002196 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216a:	f7ff fb83 	bl	8001874 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002170:	e00a      	b.n	8002188 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002172:	f7ff fb7f 	bl	8001874 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002180:	4293      	cmp	r3, r2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e0b1      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002188:	4b4b      	ldr	r3, [pc, #300]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d0ee      	beq.n	8002172 <HAL_RCC_OscConfig+0x37e>
 8002194:	e014      	b.n	80021c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002196:	f7ff fb6d 	bl	8001874 <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800219c:	e00a      	b.n	80021b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219e:	f7ff fb69 	bl	8001874 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e09b      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b4:	4b40      	ldr	r3, [pc, #256]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1ee      	bne.n	800219e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021c0:	7dfb      	ldrb	r3, [r7, #23]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d105      	bne.n	80021d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c6:	4b3c      	ldr	r3, [pc, #240]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	4a3b      	ldr	r2, [pc, #236]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f000 8087 	beq.w	80022ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021dc:	4b36      	ldr	r3, [pc, #216]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 030c 	and.w	r3, r3, #12
 80021e4:	2b08      	cmp	r3, #8
 80021e6:	d061      	beq.n	80022ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69db      	ldr	r3, [r3, #28]
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d146      	bne.n	800227e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f0:	4b33      	ldr	r3, [pc, #204]	@ (80022c0 <HAL_RCC_OscConfig+0x4cc>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f6:	f7ff fb3d 	bl	8001874 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021fe:	f7ff fb39 	bl	8001874 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e06d      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002210:	4b29      	ldr	r3, [pc, #164]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1f0      	bne.n	80021fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002224:	d108      	bne.n	8002238 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002226:	4b24      	ldr	r3, [pc, #144]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	4921      	ldr	r1, [pc, #132]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002234:	4313      	orrs	r3, r2
 8002236:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002238:	4b1f      	ldr	r3, [pc, #124]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a19      	ldr	r1, [r3, #32]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002248:	430b      	orrs	r3, r1
 800224a:	491b      	ldr	r1, [pc, #108]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 800224c:	4313      	orrs	r3, r2
 800224e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002250:	4b1b      	ldr	r3, [pc, #108]	@ (80022c0 <HAL_RCC_OscConfig+0x4cc>)
 8002252:	2201      	movs	r2, #1
 8002254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002256:	f7ff fb0d 	bl	8001874 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225e:	f7ff fb09 	bl	8001874 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e03d      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002270:	4b11      	ldr	r3, [pc, #68]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <HAL_RCC_OscConfig+0x46a>
 800227c:	e035      	b.n	80022ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800227e:	4b10      	ldr	r3, [pc, #64]	@ (80022c0 <HAL_RCC_OscConfig+0x4cc>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002284:	f7ff faf6 	bl	8001874 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800228c:	f7ff faf2 	bl	8001874 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e026      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_RCC_OscConfig+0x4c4>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f0      	bne.n	800228c <HAL_RCC_OscConfig+0x498>
 80022aa:	e01e      	b.n	80022ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d107      	bne.n	80022c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e019      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40007000 	.word	0x40007000
 80022c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022c4:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <HAL_RCC_OscConfig+0x500>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d001      	beq.n	80022ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40021000 	.word	0x40021000

080022f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e0d0      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800230c:	4b6a      	ldr	r3, [pc, #424]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0307 	and.w	r3, r3, #7
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	429a      	cmp	r2, r3
 8002318:	d910      	bls.n	800233c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231a:	4b67      	ldr	r3, [pc, #412]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f023 0207 	bic.w	r2, r3, #7
 8002322:	4965      	ldr	r1, [pc, #404]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	4313      	orrs	r3, r2
 8002328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800232a:	4b63      	ldr	r3, [pc, #396]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d001      	beq.n	800233c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e0b8      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d020      	beq.n	800238a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	d005      	beq.n	8002360 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002354:	4b59      	ldr	r3, [pc, #356]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	4a58      	ldr	r2, [pc, #352]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800235e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0308 	and.w	r3, r3, #8
 8002368:	2b00      	cmp	r3, #0
 800236a:	d005      	beq.n	8002378 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800236c:	4b53      	ldr	r3, [pc, #332]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	4a52      	ldr	r2, [pc, #328]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002376:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002378:	4b50      	ldr	r3, [pc, #320]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	494d      	ldr	r1, [pc, #308]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	4313      	orrs	r3, r2
 8002388:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b00      	cmp	r3, #0
 8002394:	d040      	beq.n	8002418 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d107      	bne.n	80023ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239e:	4b47      	ldr	r3, [pc, #284]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d115      	bne.n	80023d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e07f      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d107      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023b6:	4b41      	ldr	r3, [pc, #260]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d109      	bne.n	80023d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e073      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c6:	4b3d      	ldr	r3, [pc, #244]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e06b      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023d6:	4b39      	ldr	r3, [pc, #228]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f023 0203 	bic.w	r2, r3, #3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	4936      	ldr	r1, [pc, #216]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023e8:	f7ff fa44 	bl	8001874 <HAL_GetTick>
 80023ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ee:	e00a      	b.n	8002406 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f0:	f7ff fa40 	bl	8001874 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023fe:	4293      	cmp	r3, r2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e053      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002406:	4b2d      	ldr	r3, [pc, #180]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 020c 	and.w	r2, r3, #12
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	429a      	cmp	r2, r3
 8002416:	d1eb      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002418:	4b27      	ldr	r3, [pc, #156]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d210      	bcs.n	8002448 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002426:	4b24      	ldr	r3, [pc, #144]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 0207 	bic.w	r2, r3, #7
 800242e:	4922      	ldr	r1, [pc, #136]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	4313      	orrs	r3, r2
 8002434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002436:	4b20      	ldr	r3, [pc, #128]	@ (80024b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	429a      	cmp	r2, r3
 8002442:	d001      	beq.n	8002448 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e032      	b.n	80024ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b00      	cmp	r3, #0
 8002452:	d008      	beq.n	8002466 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002454:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	4916      	ldr	r1, [pc, #88]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	4313      	orrs	r3, r2
 8002464:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0308 	and.w	r3, r3, #8
 800246e:	2b00      	cmp	r3, #0
 8002470:	d009      	beq.n	8002486 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002472:	4b12      	ldr	r3, [pc, #72]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	490e      	ldr	r1, [pc, #56]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	4313      	orrs	r3, r2
 8002484:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002486:	f000 f821 	bl	80024cc <HAL_RCC_GetSysClockFreq>
 800248a:	4602      	mov	r2, r0
 800248c:	4b0b      	ldr	r3, [pc, #44]	@ (80024bc <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	091b      	lsrs	r3, r3, #4
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	490a      	ldr	r1, [pc, #40]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c8>)
 8002498:	5ccb      	ldrb	r3, [r1, r3]
 800249a:	fa22 f303 	lsr.w	r3, r2, r3
 800249e:	4a09      	ldr	r2, [pc, #36]	@ (80024c4 <HAL_RCC_ClockConfig+0x1cc>)
 80024a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024a2:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <HAL_RCC_ClockConfig+0x1d0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff f9a2 	bl	80017f0 <HAL_InitTick>

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40022000 	.word	0x40022000
 80024bc:	40021000 	.word	0x40021000
 80024c0:	08006d20 	.word	0x08006d20
 80024c4:	20000000 	.word	0x20000000
 80024c8:	20000004 	.word	0x20000004

080024cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x94>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d002      	beq.n	80024fc <HAL_RCC_GetSysClockFreq+0x30>
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d003      	beq.n	8002502 <HAL_RCC_GetSysClockFreq+0x36>
 80024fa:	e027      	b.n	800254c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024fc:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x98>)
 80024fe:	613b      	str	r3, [r7, #16]
      break;
 8002500:	e027      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	0c9b      	lsrs	r3, r3, #18
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	4a17      	ldr	r2, [pc, #92]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x9c>)
 800250c:	5cd3      	ldrb	r3, [r2, r3]
 800250e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d010      	beq.n	800253c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800251a:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x94>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	0c5b      	lsrs	r3, r3, #17
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	4a11      	ldr	r2, [pc, #68]	@ (800256c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002526:	5cd3      	ldrb	r3, [r2, r3]
 8002528:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a0d      	ldr	r2, [pc, #52]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x98>)
 800252e:	fb03 f202 	mul.w	r2, r3, r2
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	fbb2 f3f3 	udiv	r3, r2, r3
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	e004      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a0c      	ldr	r2, [pc, #48]	@ (8002570 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002540:	fb02 f303 	mul.w	r3, r2, r3
 8002544:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	613b      	str	r3, [r7, #16]
      break;
 800254a:	e002      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800254c:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x98>)
 800254e:	613b      	str	r3, [r7, #16]
      break;
 8002550:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002552:	693b      	ldr	r3, [r7, #16]
}
 8002554:	4618      	mov	r0, r3
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	40021000 	.word	0x40021000
 8002564:	007a1200 	.word	0x007a1200
 8002568:	08006d38 	.word	0x08006d38
 800256c:	08006d48 	.word	0x08006d48
 8002570:	003d0900 	.word	0x003d0900

08002574 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002578:	4b02      	ldr	r3, [pc, #8]	@ (8002584 <HAL_RCC_GetHCLKFreq+0x10>)
 800257a:	681b      	ldr	r3, [r3, #0]
}
 800257c:	4618      	mov	r0, r3
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr
 8002584:	20000000 	.word	0x20000000

08002588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800258c:	f7ff fff2 	bl	8002574 <HAL_RCC_GetHCLKFreq>
 8002590:	4602      	mov	r2, r0
 8002592:	4b05      	ldr	r3, [pc, #20]	@ (80025a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	0a1b      	lsrs	r3, r3, #8
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	4903      	ldr	r1, [pc, #12]	@ (80025ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800259e:	5ccb      	ldrb	r3, [r1, r3]
 80025a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40021000 	.word	0x40021000
 80025ac:	08006d30 	.word	0x08006d30

080025b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025b4:	f7ff ffde 	bl	8002574 <HAL_RCC_GetHCLKFreq>
 80025b8:	4602      	mov	r2, r0
 80025ba:	4b05      	ldr	r3, [pc, #20]	@ (80025d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	0adb      	lsrs	r3, r3, #11
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	4903      	ldr	r1, [pc, #12]	@ (80025d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025c6:	5ccb      	ldrb	r3, [r1, r3]
 80025c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40021000 	.word	0x40021000
 80025d4:	08006d30 	.word	0x08006d30

080025d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025e0:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <RCC_Delay+0x34>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002610 <RCC_Delay+0x38>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	0a5b      	lsrs	r3, r3, #9
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025f4:	bf00      	nop
  }
  while (Delay --);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1e5a      	subs	r2, r3, #1
 80025fa:	60fa      	str	r2, [r7, #12]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1f9      	bne.n	80025f4 <RCC_Delay+0x1c>
}
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr
 800260c:	20000000 	.word	0x20000000
 8002610:	10624dd3 	.word	0x10624dd3

08002614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e041      	b.n	80026aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe feca 	bl	80013d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	4619      	mov	r1, r3
 8002652:	4610      	mov	r0, r2
 8002654:	f000 fe0a 	bl	800326c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e041      	b.n	8002748 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d106      	bne.n	80026de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f839 	bl	8002750 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2202      	movs	r2, #2
 80026e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3304      	adds	r3, #4
 80026ee:	4619      	mov	r1, r3
 80026f0:	4610      	mov	r0, r2
 80026f2:	f000 fdbb 	bl	800326c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2201      	movs	r2, #1
 8002712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
	...

08002764 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d109      	bne.n	8002788 <HAL_TIM_PWM_Start+0x24>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b01      	cmp	r3, #1
 800277e:	bf14      	ite	ne
 8002780:	2301      	movne	r3, #1
 8002782:	2300      	moveq	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	e022      	b.n	80027ce <HAL_TIM_PWM_Start+0x6a>
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	2b04      	cmp	r3, #4
 800278c:	d109      	bne.n	80027a2 <HAL_TIM_PWM_Start+0x3e>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b01      	cmp	r3, #1
 8002798:	bf14      	ite	ne
 800279a:	2301      	movne	r3, #1
 800279c:	2300      	moveq	r3, #0
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	e015      	b.n	80027ce <HAL_TIM_PWM_Start+0x6a>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	2b08      	cmp	r3, #8
 80027a6:	d109      	bne.n	80027bc <HAL_TIM_PWM_Start+0x58>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	bf14      	ite	ne
 80027b4:	2301      	movne	r3, #1
 80027b6:	2300      	moveq	r3, #0
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	e008      	b.n	80027ce <HAL_TIM_PWM_Start+0x6a>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	bf14      	ite	ne
 80027c8:	2301      	movne	r3, #1
 80027ca:	2300      	moveq	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e05e      	b.n	8002894 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d104      	bne.n	80027e6 <HAL_TIM_PWM_Start+0x82>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027e4:	e013      	b.n	800280e <HAL_TIM_PWM_Start+0xaa>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d104      	bne.n	80027f6 <HAL_TIM_PWM_Start+0x92>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027f4:	e00b      	b.n	800280e <HAL_TIM_PWM_Start+0xaa>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d104      	bne.n	8002806 <HAL_TIM_PWM_Start+0xa2>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002804:	e003      	b.n	800280e <HAL_TIM_PWM_Start+0xaa>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2201      	movs	r2, #1
 8002814:	6839      	ldr	r1, [r7, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f001 f953 	bl	8003ac2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a1e      	ldr	r2, [pc, #120]	@ (800289c <HAL_TIM_PWM_Start+0x138>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d107      	bne.n	8002836 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002834:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a18      	ldr	r2, [pc, #96]	@ (800289c <HAL_TIM_PWM_Start+0x138>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d00e      	beq.n	800285e <HAL_TIM_PWM_Start+0xfa>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002848:	d009      	beq.n	800285e <HAL_TIM_PWM_Start+0xfa>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a14      	ldr	r2, [pc, #80]	@ (80028a0 <HAL_TIM_PWM_Start+0x13c>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d004      	beq.n	800285e <HAL_TIM_PWM_Start+0xfa>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a12      	ldr	r2, [pc, #72]	@ (80028a4 <HAL_TIM_PWM_Start+0x140>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d111      	bne.n	8002882 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2b06      	cmp	r3, #6
 800286e:	d010      	beq.n	8002892 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0201 	orr.w	r2, r2, #1
 800287e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002880:	e007      	b.n	8002892 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f042 0201 	orr.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40012c00 	.word	0x40012c00
 80028a0:	40000400 	.word	0x40000400
 80028a4:	40000800 	.word	0x40000800

080028a8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e041      	b.n	800293e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d106      	bne.n	80028d4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f839 	bl	8002946 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2202      	movs	r2, #2
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3304      	adds	r3, #4
 80028e4:	4619      	mov	r1, r3
 80028e6:	4610      	mov	r0, r2
 80028e8:	f000 fcc0 	bl	800326c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d104      	bne.n	8002972 <HAL_TIM_IC_Start+0x1a>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800296e:	b2db      	uxtb	r3, r3
 8002970:	e013      	b.n	800299a <HAL_TIM_IC_Start+0x42>
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	2b04      	cmp	r3, #4
 8002976:	d104      	bne.n	8002982 <HAL_TIM_IC_Start+0x2a>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800297e:	b2db      	uxtb	r3, r3
 8002980:	e00b      	b.n	800299a <HAL_TIM_IC_Start+0x42>
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	2b08      	cmp	r3, #8
 8002986:	d104      	bne.n	8002992 <HAL_TIM_IC_Start+0x3a>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800298e:	b2db      	uxtb	r3, r3
 8002990:	e003      	b.n	800299a <HAL_TIM_IC_Start+0x42>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002998:	b2db      	uxtb	r3, r3
 800299a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d104      	bne.n	80029ac <HAL_TIM_IC_Start+0x54>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e013      	b.n	80029d4 <HAL_TIM_IC_Start+0x7c>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	d104      	bne.n	80029bc <HAL_TIM_IC_Start+0x64>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	e00b      	b.n	80029d4 <HAL_TIM_IC_Start+0x7c>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	2b08      	cmp	r3, #8
 80029c0:	d104      	bne.n	80029cc <HAL_TIM_IC_Start+0x74>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	e003      	b.n	80029d4 <HAL_TIM_IC_Start+0x7c>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d102      	bne.n	80029e2 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80029dc:	7bbb      	ldrb	r3, [r7, #14]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d001      	beq.n	80029e6 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e06d      	b.n	8002ac2 <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d104      	bne.n	80029f6 <HAL_TIM_IC_Start+0x9e>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029f4:	e013      	b.n	8002a1e <HAL_TIM_IC_Start+0xc6>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d104      	bne.n	8002a06 <HAL_TIM_IC_Start+0xae>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a04:	e00b      	b.n	8002a1e <HAL_TIM_IC_Start+0xc6>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	2b08      	cmp	r3, #8
 8002a0a:	d104      	bne.n	8002a16 <HAL_TIM_IC_Start+0xbe>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a14:	e003      	b.n	8002a1e <HAL_TIM_IC_Start+0xc6>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2202      	movs	r2, #2
 8002a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d104      	bne.n	8002a2e <HAL_TIM_IC_Start+0xd6>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2202      	movs	r2, #2
 8002a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a2c:	e013      	b.n	8002a56 <HAL_TIM_IC_Start+0xfe>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	d104      	bne.n	8002a3e <HAL_TIM_IC_Start+0xe6>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2202      	movs	r2, #2
 8002a38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a3c:	e00b      	b.n	8002a56 <HAL_TIM_IC_Start+0xfe>
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d104      	bne.n	8002a4e <HAL_TIM_IC_Start+0xf6>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2202      	movs	r2, #2
 8002a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a4c:	e003      	b.n	8002a56 <HAL_TIM_IC_Start+0xfe>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2202      	movs	r2, #2
 8002a52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	6839      	ldr	r1, [r7, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f001 f82f 	bl	8003ac2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a18      	ldr	r2, [pc, #96]	@ (8002acc <HAL_TIM_IC_Start+0x174>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00e      	beq.n	8002a8c <HAL_TIM_IC_Start+0x134>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a76:	d009      	beq.n	8002a8c <HAL_TIM_IC_Start+0x134>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a14      	ldr	r2, [pc, #80]	@ (8002ad0 <HAL_TIM_IC_Start+0x178>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d004      	beq.n	8002a8c <HAL_TIM_IC_Start+0x134>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a13      	ldr	r2, [pc, #76]	@ (8002ad4 <HAL_TIM_IC_Start+0x17c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d111      	bne.n	8002ab0 <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b06      	cmp	r3, #6
 8002a9c:	d010      	beq.n	8002ac0 <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f042 0201 	orr.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aae:	e007      	b.n	8002ac0 <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40000400 	.word	0x40000400
 8002ad4:	40000800 	.word	0x40000800

08002ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d020      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01b      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f06f 0202 	mvn.w	r2, #2
 8002b0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fb86 	bl	8003234 <HAL_TIM_IC_CaptureCallback>
 8002b28:	e005      	b.n	8002b36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 fb79 	bl	8003222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fb88 	bl	8003246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d020      	beq.n	8002b88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d01b      	beq.n	8002b88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f06f 0204 	mvn.w	r2, #4
 8002b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 fb60 	bl	8003234 <HAL_TIM_IC_CaptureCallback>
 8002b74:	e005      	b.n	8002b82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 fb53 	bl	8003222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 fb62 	bl	8003246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d020      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d01b      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f06f 0208 	mvn.w	r2, #8
 8002ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2204      	movs	r2, #4
 8002baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fb3a 	bl	8003234 <HAL_TIM_IC_CaptureCallback>
 8002bc0:	e005      	b.n	8002bce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 fb2d 	bl	8003222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 fb3c 	bl	8003246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f003 0310 	and.w	r3, r3, #16
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d020      	beq.n	8002c20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f003 0310 	and.w	r3, r3, #16
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d01b      	beq.n	8002c20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f06f 0210 	mvn.w	r2, #16
 8002bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2208      	movs	r2, #8
 8002bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 fb14 	bl	8003234 <HAL_TIM_IC_CaptureCallback>
 8002c0c:	e005      	b.n	8002c1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 fb07 	bl	8003222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 fb16 	bl	8003246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00c      	beq.n	8002c44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d007      	beq.n	8002c44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f06f 0201 	mvn.w	r2, #1
 8002c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fae6 	bl	8003210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00c      	beq.n	8002c68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d007      	beq.n	8002c68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 ffb9 	bl	8003bda <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00c      	beq.n	8002c8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fae6 	bl	8003258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f003 0320 	and.w	r3, r3, #32
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00c      	beq.n	8002cb0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f003 0320 	and.w	r3, r3, #32
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d007      	beq.n	8002cb0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0220 	mvn.w	r2, #32
 8002ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 ff8c 	bl	8003bc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e088      	b.n	8002de8 <HAL_TIM_IC_ConfigChannel+0x130>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d11b      	bne.n	8002d1c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002cf4:	f000 fd42 	bl	800377c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699a      	ldr	r2, [r3, #24]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 020c 	bic.w	r2, r2, #12
 8002d06:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6999      	ldr	r1, [r3, #24]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	619a      	str	r2, [r3, #24]
 8002d1a:	e060      	b.n	8002dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d11c      	bne.n	8002d5c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002d32:	f000 fdab 	bl	800388c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	699a      	ldr	r2, [r3, #24]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002d44:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6999      	ldr	r1, [r3, #24]
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	021a      	lsls	r2, r3, #8
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	619a      	str	r2, [r3, #24]
 8002d5a:	e040      	b.n	8002dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	d11b      	bne.n	8002d9a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002d72:	f000 fdf6 	bl	8003962 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	69da      	ldr	r2, [r3, #28]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 020c 	bic.w	r2, r2, #12
 8002d84:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69d9      	ldr	r1, [r3, #28]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	61da      	str	r2, [r3, #28]
 8002d98:	e021      	b.n	8002dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b0c      	cmp	r3, #12
 8002d9e:	d11c      	bne.n	8002dda <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8002db0:	f000 fe12 	bl	80039d8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	69da      	ldr	r2, [r3, #28]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002dc2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	69d9      	ldr	r1, [r3, #28]
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	021a      	lsls	r2, r3, #8
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	61da      	str	r2, [r3, #28]
 8002dd8:	e001      	b.n	8002dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002de6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3718      	adds	r7, #24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d101      	bne.n	8002e0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	e0ae      	b.n	8002f6c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b0c      	cmp	r3, #12
 8002e1a:	f200 809f 	bhi.w	8002f5c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e24:	08002e59 	.word	0x08002e59
 8002e28:	08002f5d 	.word	0x08002f5d
 8002e2c:	08002f5d 	.word	0x08002f5d
 8002e30:	08002f5d 	.word	0x08002f5d
 8002e34:	08002e99 	.word	0x08002e99
 8002e38:	08002f5d 	.word	0x08002f5d
 8002e3c:	08002f5d 	.word	0x08002f5d
 8002e40:	08002f5d 	.word	0x08002f5d
 8002e44:	08002edb 	.word	0x08002edb
 8002e48:	08002f5d 	.word	0x08002f5d
 8002e4c:	08002f5d 	.word	0x08002f5d
 8002e50:	08002f5d 	.word	0x08002f5d
 8002e54:	08002f1b 	.word	0x08002f1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fa72 	bl	8003348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699a      	ldr	r2, [r3, #24]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0208 	orr.w	r2, r2, #8
 8002e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699a      	ldr	r2, [r3, #24]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0204 	bic.w	r2, r2, #4
 8002e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6999      	ldr	r1, [r3, #24]
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	691a      	ldr	r2, [r3, #16]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	619a      	str	r2, [r3, #24]
      break;
 8002e96:	e064      	b.n	8002f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fab8 	bl	8003414 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	699a      	ldr	r2, [r3, #24]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699a      	ldr	r2, [r3, #24]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6999      	ldr	r1, [r3, #24]
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	021a      	lsls	r2, r3, #8
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	619a      	str	r2, [r3, #24]
      break;
 8002ed8:	e043      	b.n	8002f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68b9      	ldr	r1, [r7, #8]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 fb01 	bl	80034e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69da      	ldr	r2, [r3, #28]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f042 0208 	orr.w	r2, r2, #8
 8002ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	69da      	ldr	r2, [r3, #28]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0204 	bic.w	r2, r2, #4
 8002f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	69d9      	ldr	r1, [r3, #28]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	61da      	str	r2, [r3, #28]
      break;
 8002f18:	e023      	b.n	8002f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68b9      	ldr	r1, [r7, #8]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f000 fb4b 	bl	80035bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69da      	ldr	r2, [r3, #28]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	69da      	ldr	r2, [r3, #28]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	69d9      	ldr	r1, [r3, #28]
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	021a      	lsls	r2, r3, #8
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	61da      	str	r2, [r3, #28]
      break;
 8002f5a:	e002      	b.n	8002f62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	75fb      	strb	r3, [r7, #23]
      break;
 8002f60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_TIM_ConfigClockSource+0x1c>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e0b4      	b.n	80030fa <HAL_TIM_ConfigClockSource+0x186>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002fae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fc8:	d03e      	beq.n	8003048 <HAL_TIM_ConfigClockSource+0xd4>
 8002fca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fce:	f200 8087 	bhi.w	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fd6:	f000 8086 	beq.w	80030e6 <HAL_TIM_ConfigClockSource+0x172>
 8002fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fde:	d87f      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe0:	2b70      	cmp	r3, #112	@ 0x70
 8002fe2:	d01a      	beq.n	800301a <HAL_TIM_ConfigClockSource+0xa6>
 8002fe4:	2b70      	cmp	r3, #112	@ 0x70
 8002fe6:	d87b      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe8:	2b60      	cmp	r3, #96	@ 0x60
 8002fea:	d050      	beq.n	800308e <HAL_TIM_ConfigClockSource+0x11a>
 8002fec:	2b60      	cmp	r3, #96	@ 0x60
 8002fee:	d877      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff0:	2b50      	cmp	r3, #80	@ 0x50
 8002ff2:	d03c      	beq.n	800306e <HAL_TIM_ConfigClockSource+0xfa>
 8002ff4:	2b50      	cmp	r3, #80	@ 0x50
 8002ff6:	d873      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff8:	2b40      	cmp	r3, #64	@ 0x40
 8002ffa:	d058      	beq.n	80030ae <HAL_TIM_ConfigClockSource+0x13a>
 8002ffc:	2b40      	cmp	r3, #64	@ 0x40
 8002ffe:	d86f      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003000:	2b30      	cmp	r3, #48	@ 0x30
 8003002:	d064      	beq.n	80030ce <HAL_TIM_ConfigClockSource+0x15a>
 8003004:	2b30      	cmp	r3, #48	@ 0x30
 8003006:	d86b      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003008:	2b20      	cmp	r3, #32
 800300a:	d060      	beq.n	80030ce <HAL_TIM_ConfigClockSource+0x15a>
 800300c:	2b20      	cmp	r3, #32
 800300e:	d867      	bhi.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d05c      	beq.n	80030ce <HAL_TIM_ConfigClockSource+0x15a>
 8003014:	2b10      	cmp	r3, #16
 8003016:	d05a      	beq.n	80030ce <HAL_TIM_ConfigClockSource+0x15a>
 8003018:	e062      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800302a:	f000 fd2b 	bl	8003a84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800303c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	609a      	str	r2, [r3, #8]
      break;
 8003046:	e04f      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003058:	f000 fd14 	bl	8003a84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689a      	ldr	r2, [r3, #8]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800306a:	609a      	str	r2, [r3, #8]
      break;
 800306c:	e03c      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800307a:	461a      	mov	r2, r3
 800307c:	f000 fbd8 	bl	8003830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2150      	movs	r1, #80	@ 0x50
 8003086:	4618      	mov	r0, r3
 8003088:	f000 fce2 	bl	8003a50 <TIM_ITRx_SetConfig>
      break;
 800308c:	e02c      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800309a:	461a      	mov	r2, r3
 800309c:	f000 fc32 	bl	8003904 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2160      	movs	r1, #96	@ 0x60
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 fcd2 	bl	8003a50 <TIM_ITRx_SetConfig>
      break;
 80030ac:	e01c      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ba:	461a      	mov	r2, r3
 80030bc:	f000 fbb8 	bl	8003830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2140      	movs	r1, #64	@ 0x40
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 fcc2 	bl	8003a50 <TIM_ITRx_SetConfig>
      break;
 80030cc:	e00c      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4619      	mov	r1, r3
 80030d8:	4610      	mov	r0, r2
 80030da:	f000 fcb9 	bl	8003a50 <TIM_ITRx_SetConfig>
      break;
 80030de:	e003      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
      break;
 80030e4:	e000      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b082      	sub	sp, #8
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_TIM_SlaveConfigSynchro+0x18>
 8003116:	2302      	movs	r3, #2
 8003118:	e031      	b.n	800317e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2202      	movs	r2, #2
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800312a:	6839      	ldr	r1, [r7, #0]
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fa93 	bl	8003658 <TIM_SlaveTimer_SetConfig>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d009      	beq.n	800314c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e018      	b.n	800317e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800315a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800316a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
	...

08003188 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2b0c      	cmp	r3, #12
 800319a:	d831      	bhi.n	8003200 <HAL_TIM_ReadCapturedValue+0x78>
 800319c:	a201      	add	r2, pc, #4	@ (adr r2, 80031a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	080031d9 	.word	0x080031d9
 80031a8:	08003201 	.word	0x08003201
 80031ac:	08003201 	.word	0x08003201
 80031b0:	08003201 	.word	0x08003201
 80031b4:	080031e3 	.word	0x080031e3
 80031b8:	08003201 	.word	0x08003201
 80031bc:	08003201 	.word	0x08003201
 80031c0:	08003201 	.word	0x08003201
 80031c4:	080031ed 	.word	0x080031ed
 80031c8:	08003201 	.word	0x08003201
 80031cc:	08003201 	.word	0x08003201
 80031d0:	08003201 	.word	0x08003201
 80031d4:	080031f7 	.word	0x080031f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031de:	60fb      	str	r3, [r7, #12]

      break;
 80031e0:	e00f      	b.n	8003202 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e8:	60fb      	str	r3, [r7, #12]

      break;
 80031ea:	e00a      	b.n	8003202 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f2:	60fb      	str	r3, [r7, #12]

      break;
 80031f4:	e005      	b.n	8003202 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fc:	60fb      	str	r3, [r7, #12]

      break;
 80031fe:	e000      	b.n	8003202 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003200:	bf00      	nop
  }

  return tmpreg;
 8003202:	68fb      	ldr	r3, [r7, #12]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop

08003210 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	bc80      	pop	{r7}
 8003220:	4770      	bx	lr

08003222 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr

08003234 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr

08003246 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr
	...

0800326c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a2f      	ldr	r2, [pc, #188]	@ (800333c <TIM_Base_SetConfig+0xd0>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d00b      	beq.n	800329c <TIM_Base_SetConfig+0x30>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800328a:	d007      	beq.n	800329c <TIM_Base_SetConfig+0x30>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a2c      	ldr	r2, [pc, #176]	@ (8003340 <TIM_Base_SetConfig+0xd4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d003      	beq.n	800329c <TIM_Base_SetConfig+0x30>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a2b      	ldr	r2, [pc, #172]	@ (8003344 <TIM_Base_SetConfig+0xd8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d108      	bne.n	80032ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a22      	ldr	r2, [pc, #136]	@ (800333c <TIM_Base_SetConfig+0xd0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d00b      	beq.n	80032ce <TIM_Base_SetConfig+0x62>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032bc:	d007      	beq.n	80032ce <TIM_Base_SetConfig+0x62>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003340 <TIM_Base_SetConfig+0xd4>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d003      	beq.n	80032ce <TIM_Base_SetConfig+0x62>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003344 <TIM_Base_SetConfig+0xd8>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d108      	bne.n	80032e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a0d      	ldr	r2, [pc, #52]	@ (800333c <TIM_Base_SetConfig+0xd0>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d103      	bne.n	8003314 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	691a      	ldr	r2, [r3, #16]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d005      	beq.n	8003332 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	f023 0201 	bic.w	r2, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	611a      	str	r2, [r3, #16]
  }
}
 8003332:	bf00      	nop
 8003334:	3714      	adds	r7, #20
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr
 800333c:	40012c00 	.word	0x40012c00
 8003340:	40000400 	.word	0x40000400
 8003344:	40000800 	.word	0x40000800

08003348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	f023 0201 	bic.w	r2, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f023 0303 	bic.w	r3, r3, #3
 800337e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f023 0302 	bic.w	r3, r3, #2
 8003390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a1c      	ldr	r2, [pc, #112]	@ (8003410 <TIM_OC1_SetConfig+0xc8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d10c      	bne.n	80033be <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f023 0308 	bic.w	r3, r3, #8
 80033aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f023 0304 	bic.w	r3, r3, #4
 80033bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a13      	ldr	r2, [pc, #76]	@ (8003410 <TIM_OC1_SetConfig+0xc8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d111      	bne.n	80033ea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	621a      	str	r2, [r3, #32]
}
 8003404:	bf00      	nop
 8003406:	371c      	adds	r7, #28
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	40012c00 	.word	0x40012c00

08003414 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	f023 0210 	bic.w	r2, r3, #16
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800344a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	021b      	lsls	r3, r3, #8
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	4313      	orrs	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f023 0320 	bic.w	r3, r3, #32
 800345e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4313      	orrs	r3, r2
 800346a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a1d      	ldr	r2, [pc, #116]	@ (80034e4 <TIM_OC2_SetConfig+0xd0>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d10d      	bne.n	8003490 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800347a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	4313      	orrs	r3, r2
 8003486:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800348e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a14      	ldr	r2, [pc, #80]	@ (80034e4 <TIM_OC2_SetConfig+0xd0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d113      	bne.n	80034c0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800349e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	4313      	orrs	r3, r2
 80034be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	621a      	str	r2, [r3, #32]
}
 80034da:	bf00      	nop
 80034dc:	371c      	adds	r7, #28
 80034de:	46bd      	mov	sp, r7
 80034e0:	bc80      	pop	{r7}
 80034e2:	4770      	bx	lr
 80034e4:	40012c00 	.word	0x40012c00

080034e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f023 0303 	bic.w	r3, r3, #3
 800351e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	021b      	lsls	r3, r3, #8
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	4313      	orrs	r3, r2
 800353c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1d      	ldr	r2, [pc, #116]	@ (80035b8 <TIM_OC3_SetConfig+0xd0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d10d      	bne.n	8003562 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800354c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	021b      	lsls	r3, r3, #8
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a14      	ldr	r2, [pc, #80]	@ (80035b8 <TIM_OC3_SetConfig+0xd0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d113      	bne.n	8003592 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	011b      	lsls	r3, r3, #4
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	621a      	str	r2, [r3, #32]
}
 80035ac:	bf00      	nop
 80035ae:	371c      	adds	r7, #28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bc80      	pop	{r7}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40012c00 	.word	0x40012c00

080035bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003606:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	031b      	lsls	r3, r3, #12
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a0f      	ldr	r2, [pc, #60]	@ (8003654 <TIM_OC4_SetConfig+0x98>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d109      	bne.n	8003630 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003622:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	019b      	lsls	r3, r3, #6
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4313      	orrs	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	621a      	str	r2, [r3, #32]
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr
 8003654:	40012c00 	.word	0x40012c00

08003658 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003674:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f023 0307 	bic.w	r3, r3, #7
 8003686:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b70      	cmp	r3, #112	@ 0x70
 80036a0:	d01a      	beq.n	80036d8 <TIM_SlaveTimer_SetConfig+0x80>
 80036a2:	2b70      	cmp	r3, #112	@ 0x70
 80036a4:	d860      	bhi.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
 80036a6:	2b60      	cmp	r3, #96	@ 0x60
 80036a8:	d054      	beq.n	8003754 <TIM_SlaveTimer_SetConfig+0xfc>
 80036aa:	2b60      	cmp	r3, #96	@ 0x60
 80036ac:	d85c      	bhi.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
 80036ae:	2b50      	cmp	r3, #80	@ 0x50
 80036b0:	d046      	beq.n	8003740 <TIM_SlaveTimer_SetConfig+0xe8>
 80036b2:	2b50      	cmp	r3, #80	@ 0x50
 80036b4:	d858      	bhi.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
 80036b6:	2b40      	cmp	r3, #64	@ 0x40
 80036b8:	d019      	beq.n	80036ee <TIM_SlaveTimer_SetConfig+0x96>
 80036ba:	2b40      	cmp	r3, #64	@ 0x40
 80036bc:	d854      	bhi.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
 80036be:	2b30      	cmp	r3, #48	@ 0x30
 80036c0:	d055      	beq.n	800376e <TIM_SlaveTimer_SetConfig+0x116>
 80036c2:	2b30      	cmp	r3, #48	@ 0x30
 80036c4:	d850      	bhi.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	d051      	beq.n	800376e <TIM_SlaveTimer_SetConfig+0x116>
 80036ca:	2b20      	cmp	r3, #32
 80036cc:	d84c      	bhi.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d04d      	beq.n	800376e <TIM_SlaveTimer_SetConfig+0x116>
 80036d2:	2b10      	cmp	r3, #16
 80036d4:	d04b      	beq.n	800376e <TIM_SlaveTimer_SetConfig+0x116>
 80036d6:	e047      	b.n	8003768 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80036e8:	f000 f9cc 	bl	8003a84 <TIM_ETR_SetConfig>
      break;
 80036ec:	e040      	b.n	8003770 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2b05      	cmp	r3, #5
 80036f4:	d101      	bne.n	80036fa <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e03b      	b.n	8003772 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6a1a      	ldr	r2, [r3, #32]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0201 	bic.w	r2, r2, #1
 8003710:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003720:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	4313      	orrs	r3, r2
 800372c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	621a      	str	r2, [r3, #32]
      break;
 800373e:	e017      	b.n	8003770 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800374c:	461a      	mov	r2, r3
 800374e:	f000 f86f 	bl	8003830 <TIM_TI1_ConfigInputStage>
      break;
 8003752:	e00d      	b.n	8003770 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003760:	461a      	mov	r2, r3
 8003762:	f000 f8cf 	bl	8003904 <TIM_TI2_ConfigInputStage>
      break;
 8003766:	e003      	b.n	8003770 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	75fb      	strb	r3, [r7, #23]
      break;
 800376c:	e000      	b.n	8003770 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800376e:	bf00      	nop
  }

  return status;
 8003770:	7dfb      	ldrb	r3, [r7, #23]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3718      	adds	r7, #24
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	f023 0201 	bic.w	r2, r3, #1
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003824 <TIM_TI1_SetConfig+0xa8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <TIM_TI1_SetConfig+0x46>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b0:	d007      	beq.n	80037c2 <TIM_TI1_SetConfig+0x46>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003828 <TIM_TI1_SetConfig+0xac>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d003      	beq.n	80037c2 <TIM_TI1_SetConfig+0x46>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	4a1b      	ldr	r2, [pc, #108]	@ (800382c <TIM_TI1_SetConfig+0xb0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d101      	bne.n	80037c6 <TIM_TI1_SetConfig+0x4a>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <TIM_TI1_SetConfig+0x4c>
 80037c6:	2300      	movs	r3, #0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d008      	beq.n	80037de <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f023 0303 	bic.w	r3, r3, #3
 80037d2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4313      	orrs	r3, r2
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	e003      	b.n	80037e6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f023 030a 	bic.w	r3, r3, #10
 8003800:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	f003 030a 	and.w	r3, r3, #10
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	4313      	orrs	r3, r2
 800380c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	621a      	str	r2, [r3, #32]
}
 800381a:	bf00      	nop
 800381c:	371c      	adds	r7, #28
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr
 8003824:	40012c00 	.word	0x40012c00
 8003828:	40000400 	.word	0x40000400
 800382c:	40000800 	.word	0x40000800

08003830 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	f023 0201 	bic.w	r2, r3, #1
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800385a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f023 030a 	bic.w	r3, r3, #10
 800386c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4313      	orrs	r3, r2
 8003874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	621a      	str	r2, [r3, #32]
}
 8003882:	bf00      	nop
 8003884:	371c      	adds	r7, #28
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800388c:	b480      	push	{r7}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
 8003898:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	f023 0210 	bic.w	r2, r3, #16
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	021b      	lsls	r3, r3, #8
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	031b      	lsls	r3, r3, #12
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	621a      	str	r2, [r3, #32]
}
 80038fa:	bf00      	nop
 80038fc:	371c      	adds	r7, #28
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr

08003904 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003904:	b480      	push	{r7}
 8003906:	b087      	sub	sp, #28
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	f023 0210 	bic.w	r2, r3, #16
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800392e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	031b      	lsls	r3, r3, #12
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003940:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	621a      	str	r2, [r3, #32]
}
 8003958:	bf00      	nop
 800395a:	371c      	adds	r7, #28
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr

08003962 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003962:	b480      	push	{r7}
 8003964:	b087      	sub	sp, #28
 8003966:	af00      	add	r7, sp, #0
 8003968:	60f8      	str	r0, [r7, #12]
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f023 0303 	bic.w	r3, r3, #3
 800398e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4313      	orrs	r3, r2
 8003996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800399e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039b2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	021b      	lsls	r3, r3, #8
 80039b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	621a      	str	r2, [r3, #32]
}
 80039ce:	bf00      	nop
 80039d0:	371c      	adds	r7, #28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr

080039d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a04:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	021b      	lsls	r3, r3, #8
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a16:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	031b      	lsls	r3, r3, #12
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003a2a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	031b      	lsls	r3, r3, #12
 8003a30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	621a      	str	r2, [r3, #32]
}
 8003a46:	bf00      	nop
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr

08003a50 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a66:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	f043 0307 	orr.w	r3, r3, #7
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	609a      	str	r2, [r3, #8]
}
 8003a7a:	bf00      	nop
 8003a7c:	3714      	adds	r7, #20
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr

08003a84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	021a      	lsls	r2, r3, #8
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	609a      	str	r2, [r3, #8]
}
 8003ab8:	bf00      	nop
 8003aba:	371c      	adds	r7, #28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bc80      	pop	{r7}
 8003ac0:	4770      	bx	lr

08003ac2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b087      	sub	sp, #28
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	60f8      	str	r0, [r7, #12]
 8003aca:	60b9      	str	r1, [r7, #8]
 8003acc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6a1a      	ldr	r2, [r3, #32]
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	401a      	ands	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a1a      	ldr	r2, [r3, #32]
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f003 031f 	and.w	r3, r3, #31
 8003af4:	6879      	ldr	r1, [r7, #4]
 8003af6:	fa01 f303 	lsl.w	r3, r1, r3
 8003afa:	431a      	orrs	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	621a      	str	r2, [r3, #32]
}
 8003b00:	bf00      	nop
 8003b02:	371c      	adds	r7, #28
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bc80      	pop	{r7}
 8003b08:	4770      	bx	lr
	...

08003b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d101      	bne.n	8003b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b20:	2302      	movs	r3, #2
 8003b22:	e046      	b.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a16      	ldr	r2, [pc, #88]	@ (8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d00e      	beq.n	8003b86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b70:	d009      	beq.n	8003b86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a12      	ldr	r2, [pc, #72]	@ (8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d004      	beq.n	8003b86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a10      	ldr	r2, [pc, #64]	@ (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d10c      	bne.n	8003ba0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr
 8003bbc:	40012c00 	.word	0x40012c00
 8003bc0:	40000400 	.word	0x40000400
 8003bc4:	40000800 	.word	0x40000800

08003bc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bc80      	pop	{r7}
 8003bd8:	4770      	bx	lr

08003bda <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b083      	sub	sp, #12
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr

08003bec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e042      	b.n	8003c84 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d106      	bne.n	8003c18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fd fc66 	bl	80014e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2224      	movs	r2, #36	@ 0x24
 8003c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68da      	ldr	r2, [r3, #12]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f971 	bl	8003f18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	691a      	ldr	r2, [r3, #16]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695a      	ldr	r2, [r3, #20]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68da      	ldr	r2, [r3, #12]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2220      	movs	r2, #32
 8003c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2220      	movs	r2, #32
 8003c78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	@ 0x28
 8003c90:	af02      	add	r7, sp, #8
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	603b      	str	r3, [r7, #0]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b20      	cmp	r3, #32
 8003caa:	d175      	bne.n	8003d98 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <HAL_UART_Transmit+0x2c>
 8003cb2:	88fb      	ldrh	r3, [r7, #6]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e06e      	b.n	8003d9a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2221      	movs	r2, #33	@ 0x21
 8003cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cca:	f7fd fdd3 	bl	8001874 <HAL_GetTick>
 8003cce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	88fa      	ldrh	r2, [r7, #6]
 8003cd4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	88fa      	ldrh	r2, [r7, #6]
 8003cda:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce4:	d108      	bne.n	8003cf8 <HAL_UART_Transmit+0x6c>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d104      	bne.n	8003cf8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	61bb      	str	r3, [r7, #24]
 8003cf6:	e003      	b.n	8003d00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d00:	e02e      	b.n	8003d60 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	2180      	movs	r1, #128	@ 0x80
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 f848 	bl	8003da2 <UART_WaitOnFlagUntilTimeout>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e03a      	b.n	8003d9a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10b      	bne.n	8003d42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	3302      	adds	r3, #2
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	e007      	b.n	8003d52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	781a      	ldrb	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1cb      	bne.n	8003d02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	2200      	movs	r2, #0
 8003d72:	2140      	movs	r1, #64	@ 0x40
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f000 f814 	bl	8003da2 <UART_WaitOnFlagUntilTimeout>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2220      	movs	r2, #32
 8003d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e006      	b.n	8003d9a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d94:	2300      	movs	r3, #0
 8003d96:	e000      	b.n	8003d9a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d98:	2302      	movs	r3, #2
  }
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3720      	adds	r7, #32
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b086      	sub	sp, #24
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	603b      	str	r3, [r7, #0]
 8003dae:	4613      	mov	r3, r2
 8003db0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003db2:	e03b      	b.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db4:	6a3b      	ldr	r3, [r7, #32]
 8003db6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dba:	d037      	beq.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dbc:	f7fd fd5a 	bl	8001874 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	6a3a      	ldr	r2, [r7, #32]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d302      	bcc.n	8003dd2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e03a      	b.n	8003e4c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d023      	beq.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b80      	cmp	r3, #128	@ 0x80
 8003de8:	d020      	beq.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	2b40      	cmp	r3, #64	@ 0x40
 8003dee:	d01d      	beq.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	2b08      	cmp	r3, #8
 8003dfc:	d116      	bne.n	8003e2c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	617b      	str	r3, [r7, #20]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	617b      	str	r3, [r7, #20]
 8003e12:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 f81d 	bl	8003e54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2208      	movs	r2, #8
 8003e1e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e00f      	b.n	8003e4c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	4013      	ands	r3, r2
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	bf0c      	ite	eq
 8003e3c:	2301      	moveq	r3, #1
 8003e3e:	2300      	movne	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	461a      	mov	r2, r3
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d0b4      	beq.n	8003db4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b095      	sub	sp, #84	@ 0x54
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	330c      	adds	r3, #12
 8003e62:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e66:	e853 3f00 	ldrex	r3, [r3]
 8003e6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	330c      	adds	r3, #12
 8003e7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e84:	e841 2300 	strex	r3, r2, [r1]
 8003e88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1e5      	bne.n	8003e5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	3314      	adds	r3, #20
 8003e96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	e853 3f00 	ldrex	r3, [r3]
 8003e9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f023 0301 	bic.w	r3, r3, #1
 8003ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	3314      	adds	r3, #20
 8003eae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003eb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003eb8:	e841 2300 	strex	r3, r2, [r1]
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1e5      	bne.n	8003e90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d119      	bne.n	8003f00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	330c      	adds	r3, #12
 8003ed2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	e853 3f00 	ldrex	r3, [r3]
 8003eda:	60bb      	str	r3, [r7, #8]
   return(result);
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	f023 0310 	bic.w	r3, r3, #16
 8003ee2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	330c      	adds	r3, #12
 8003eea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003eec:	61ba      	str	r2, [r7, #24]
 8003eee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef0:	6979      	ldr	r1, [r7, #20]
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	e841 2300 	strex	r3, r2, [r1]
 8003ef8:	613b      	str	r3, [r7, #16]
   return(result);
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1e5      	bne.n	8003ecc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003f0e:	bf00      	nop
 8003f10:	3754      	adds	r7, #84	@ 0x54
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bc80      	pop	{r7}
 8003f16:	4770      	bx	lr

08003f18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	68da      	ldr	r2, [r3, #12]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	695b      	ldr	r3, [r3, #20]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003f52:	f023 030c 	bic.w	r3, r3, #12
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6812      	ldr	r2, [r2, #0]
 8003f5a:	68b9      	ldr	r1, [r7, #8]
 8003f5c:	430b      	orrs	r3, r1
 8003f5e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a2c      	ldr	r2, [pc, #176]	@ (800402c <UART_SetConfig+0x114>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d103      	bne.n	8003f88 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f80:	f7fe fb16 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	e002      	b.n	8003f8e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f88:	f7fe fafe 	bl	8002588 <HAL_RCC_GetPCLK1Freq>
 8003f8c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	4613      	mov	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	009a      	lsls	r2, r3, #2
 8003f98:	441a      	add	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa4:	4a22      	ldr	r2, [pc, #136]	@ (8004030 <UART_SetConfig+0x118>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	095b      	lsrs	r3, r3, #5
 8003fac:	0119      	lsls	r1, r3, #4
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	009a      	lsls	r2, r3, #2
 8003fb8:	441a      	add	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8004030 <UART_SetConfig+0x118>)
 8003fc6:	fba3 0302 	umull	r0, r3, r3, r2
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	2064      	movs	r0, #100	@ 0x64
 8003fce:	fb00 f303 	mul.w	r3, r0, r3
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	011b      	lsls	r3, r3, #4
 8003fd6:	3332      	adds	r3, #50	@ 0x32
 8003fd8:	4a15      	ldr	r2, [pc, #84]	@ (8004030 <UART_SetConfig+0x118>)
 8003fda:	fba2 2303 	umull	r2, r3, r2, r3
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fe4:	4419      	add	r1, r3
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	009a      	lsls	r2, r3, #2
 8003ff0:	441a      	add	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8004030 <UART_SetConfig+0x118>)
 8003ffe:	fba3 0302 	umull	r0, r3, r3, r2
 8004002:	095b      	lsrs	r3, r3, #5
 8004004:	2064      	movs	r0, #100	@ 0x64
 8004006:	fb00 f303 	mul.w	r3, r0, r3
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	3332      	adds	r3, #50	@ 0x32
 8004010:	4a07      	ldr	r2, [pc, #28]	@ (8004030 <UART_SetConfig+0x118>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	095b      	lsrs	r3, r3, #5
 8004018:	f003 020f 	and.w	r2, r3, #15
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	440a      	add	r2, r1
 8004022:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004024:	bf00      	nop
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40013800 	.word	0x40013800
 8004030:	51eb851f 	.word	0x51eb851f

08004034 <__cvt>:
 8004034:	2b00      	cmp	r3, #0
 8004036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800403a:	461d      	mov	r5, r3
 800403c:	bfbb      	ittet	lt
 800403e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004042:	461d      	movlt	r5, r3
 8004044:	2300      	movge	r3, #0
 8004046:	232d      	movlt	r3, #45	@ 0x2d
 8004048:	b088      	sub	sp, #32
 800404a:	4614      	mov	r4, r2
 800404c:	bfb8      	it	lt
 800404e:	4614      	movlt	r4, r2
 8004050:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004052:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004054:	7013      	strb	r3, [r2, #0]
 8004056:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004058:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800405c:	f023 0820 	bic.w	r8, r3, #32
 8004060:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004064:	d005      	beq.n	8004072 <__cvt+0x3e>
 8004066:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800406a:	d100      	bne.n	800406e <__cvt+0x3a>
 800406c:	3601      	adds	r6, #1
 800406e:	2302      	movs	r3, #2
 8004070:	e000      	b.n	8004074 <__cvt+0x40>
 8004072:	2303      	movs	r3, #3
 8004074:	aa07      	add	r2, sp, #28
 8004076:	9204      	str	r2, [sp, #16]
 8004078:	aa06      	add	r2, sp, #24
 800407a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800407e:	e9cd 3600 	strd	r3, r6, [sp]
 8004082:	4622      	mov	r2, r4
 8004084:	462b      	mov	r3, r5
 8004086:	f000 fe6f 	bl	8004d68 <_dtoa_r>
 800408a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800408e:	4607      	mov	r7, r0
 8004090:	d119      	bne.n	80040c6 <__cvt+0x92>
 8004092:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004094:	07db      	lsls	r3, r3, #31
 8004096:	d50e      	bpl.n	80040b6 <__cvt+0x82>
 8004098:	eb00 0906 	add.w	r9, r0, r6
 800409c:	2200      	movs	r2, #0
 800409e:	2300      	movs	r3, #0
 80040a0:	4620      	mov	r0, r4
 80040a2:	4629      	mov	r1, r5
 80040a4:	f7fc fc80 	bl	80009a8 <__aeabi_dcmpeq>
 80040a8:	b108      	cbz	r0, 80040ae <__cvt+0x7a>
 80040aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80040ae:	2230      	movs	r2, #48	@ 0x30
 80040b0:	9b07      	ldr	r3, [sp, #28]
 80040b2:	454b      	cmp	r3, r9
 80040b4:	d31e      	bcc.n	80040f4 <__cvt+0xc0>
 80040b6:	4638      	mov	r0, r7
 80040b8:	9b07      	ldr	r3, [sp, #28]
 80040ba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80040bc:	1bdb      	subs	r3, r3, r7
 80040be:	6013      	str	r3, [r2, #0]
 80040c0:	b008      	add	sp, #32
 80040c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040ca:	eb00 0906 	add.w	r9, r0, r6
 80040ce:	d1e5      	bne.n	800409c <__cvt+0x68>
 80040d0:	7803      	ldrb	r3, [r0, #0]
 80040d2:	2b30      	cmp	r3, #48	@ 0x30
 80040d4:	d10a      	bne.n	80040ec <__cvt+0xb8>
 80040d6:	2200      	movs	r2, #0
 80040d8:	2300      	movs	r3, #0
 80040da:	4620      	mov	r0, r4
 80040dc:	4629      	mov	r1, r5
 80040de:	f7fc fc63 	bl	80009a8 <__aeabi_dcmpeq>
 80040e2:	b918      	cbnz	r0, 80040ec <__cvt+0xb8>
 80040e4:	f1c6 0601 	rsb	r6, r6, #1
 80040e8:	f8ca 6000 	str.w	r6, [sl]
 80040ec:	f8da 3000 	ldr.w	r3, [sl]
 80040f0:	4499      	add	r9, r3
 80040f2:	e7d3      	b.n	800409c <__cvt+0x68>
 80040f4:	1c59      	adds	r1, r3, #1
 80040f6:	9107      	str	r1, [sp, #28]
 80040f8:	701a      	strb	r2, [r3, #0]
 80040fa:	e7d9      	b.n	80040b0 <__cvt+0x7c>

080040fc <__exponent>:
 80040fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040fe:	2900      	cmp	r1, #0
 8004100:	bfb6      	itet	lt
 8004102:	232d      	movlt	r3, #45	@ 0x2d
 8004104:	232b      	movge	r3, #43	@ 0x2b
 8004106:	4249      	neglt	r1, r1
 8004108:	2909      	cmp	r1, #9
 800410a:	7002      	strb	r2, [r0, #0]
 800410c:	7043      	strb	r3, [r0, #1]
 800410e:	dd29      	ble.n	8004164 <__exponent+0x68>
 8004110:	f10d 0307 	add.w	r3, sp, #7
 8004114:	461d      	mov	r5, r3
 8004116:	270a      	movs	r7, #10
 8004118:	fbb1 f6f7 	udiv	r6, r1, r7
 800411c:	461a      	mov	r2, r3
 800411e:	fb07 1416 	mls	r4, r7, r6, r1
 8004122:	3430      	adds	r4, #48	@ 0x30
 8004124:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004128:	460c      	mov	r4, r1
 800412a:	2c63      	cmp	r4, #99	@ 0x63
 800412c:	4631      	mov	r1, r6
 800412e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004132:	dcf1      	bgt.n	8004118 <__exponent+0x1c>
 8004134:	3130      	adds	r1, #48	@ 0x30
 8004136:	1e94      	subs	r4, r2, #2
 8004138:	f803 1c01 	strb.w	r1, [r3, #-1]
 800413c:	4623      	mov	r3, r4
 800413e:	1c41      	adds	r1, r0, #1
 8004140:	42ab      	cmp	r3, r5
 8004142:	d30a      	bcc.n	800415a <__exponent+0x5e>
 8004144:	f10d 0309 	add.w	r3, sp, #9
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	42ac      	cmp	r4, r5
 800414c:	bf88      	it	hi
 800414e:	2300      	movhi	r3, #0
 8004150:	3302      	adds	r3, #2
 8004152:	4403      	add	r3, r0
 8004154:	1a18      	subs	r0, r3, r0
 8004156:	b003      	add	sp, #12
 8004158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800415a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800415e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004162:	e7ed      	b.n	8004140 <__exponent+0x44>
 8004164:	2330      	movs	r3, #48	@ 0x30
 8004166:	3130      	adds	r1, #48	@ 0x30
 8004168:	7083      	strb	r3, [r0, #2]
 800416a:	70c1      	strb	r1, [r0, #3]
 800416c:	1d03      	adds	r3, r0, #4
 800416e:	e7f1      	b.n	8004154 <__exponent+0x58>

08004170 <_printf_float>:
 8004170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004174:	b091      	sub	sp, #68	@ 0x44
 8004176:	460c      	mov	r4, r1
 8004178:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800417c:	4616      	mov	r6, r2
 800417e:	461f      	mov	r7, r3
 8004180:	4605      	mov	r5, r0
 8004182:	f000 fce1 	bl	8004b48 <_localeconv_r>
 8004186:	6803      	ldr	r3, [r0, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	9308      	str	r3, [sp, #32]
 800418c:	f7fb ffe0 	bl	8000150 <strlen>
 8004190:	2300      	movs	r3, #0
 8004192:	930e      	str	r3, [sp, #56]	@ 0x38
 8004194:	f8d8 3000 	ldr.w	r3, [r8]
 8004198:	9009      	str	r0, [sp, #36]	@ 0x24
 800419a:	3307      	adds	r3, #7
 800419c:	f023 0307 	bic.w	r3, r3, #7
 80041a0:	f103 0208 	add.w	r2, r3, #8
 80041a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80041a8:	f8d4 b000 	ldr.w	fp, [r4]
 80041ac:	f8c8 2000 	str.w	r2, [r8]
 80041b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80041b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80041b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041ba:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80041be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80041c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80041ca:	4b9c      	ldr	r3, [pc, #624]	@ (800443c <_printf_float+0x2cc>)
 80041cc:	f7fc fc1e 	bl	8000a0c <__aeabi_dcmpun>
 80041d0:	bb70      	cbnz	r0, 8004230 <_printf_float+0xc0>
 80041d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80041d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041da:	4b98      	ldr	r3, [pc, #608]	@ (800443c <_printf_float+0x2cc>)
 80041dc:	f7fc fbf8 	bl	80009d0 <__aeabi_dcmple>
 80041e0:	bb30      	cbnz	r0, 8004230 <_printf_float+0xc0>
 80041e2:	2200      	movs	r2, #0
 80041e4:	2300      	movs	r3, #0
 80041e6:	4640      	mov	r0, r8
 80041e8:	4649      	mov	r1, r9
 80041ea:	f7fc fbe7 	bl	80009bc <__aeabi_dcmplt>
 80041ee:	b110      	cbz	r0, 80041f6 <_printf_float+0x86>
 80041f0:	232d      	movs	r3, #45	@ 0x2d
 80041f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041f6:	4a92      	ldr	r2, [pc, #584]	@ (8004440 <_printf_float+0x2d0>)
 80041f8:	4b92      	ldr	r3, [pc, #584]	@ (8004444 <_printf_float+0x2d4>)
 80041fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041fe:	bf8c      	ite	hi
 8004200:	4690      	movhi	r8, r2
 8004202:	4698      	movls	r8, r3
 8004204:	2303      	movs	r3, #3
 8004206:	f04f 0900 	mov.w	r9, #0
 800420a:	6123      	str	r3, [r4, #16]
 800420c:	f02b 0304 	bic.w	r3, fp, #4
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	4633      	mov	r3, r6
 8004214:	4621      	mov	r1, r4
 8004216:	4628      	mov	r0, r5
 8004218:	9700      	str	r7, [sp, #0]
 800421a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800421c:	f000 f9d4 	bl	80045c8 <_printf_common>
 8004220:	3001      	adds	r0, #1
 8004222:	f040 8090 	bne.w	8004346 <_printf_float+0x1d6>
 8004226:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800422a:	b011      	add	sp, #68	@ 0x44
 800422c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004230:	4642      	mov	r2, r8
 8004232:	464b      	mov	r3, r9
 8004234:	4640      	mov	r0, r8
 8004236:	4649      	mov	r1, r9
 8004238:	f7fc fbe8 	bl	8000a0c <__aeabi_dcmpun>
 800423c:	b148      	cbz	r0, 8004252 <_printf_float+0xe2>
 800423e:	464b      	mov	r3, r9
 8004240:	2b00      	cmp	r3, #0
 8004242:	bfb8      	it	lt
 8004244:	232d      	movlt	r3, #45	@ 0x2d
 8004246:	4a80      	ldr	r2, [pc, #512]	@ (8004448 <_printf_float+0x2d8>)
 8004248:	bfb8      	it	lt
 800424a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800424e:	4b7f      	ldr	r3, [pc, #508]	@ (800444c <_printf_float+0x2dc>)
 8004250:	e7d3      	b.n	80041fa <_printf_float+0x8a>
 8004252:	6863      	ldr	r3, [r4, #4]
 8004254:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	d13f      	bne.n	80042dc <_printf_float+0x16c>
 800425c:	2306      	movs	r3, #6
 800425e:	6063      	str	r3, [r4, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004266:	6023      	str	r3, [r4, #0]
 8004268:	9206      	str	r2, [sp, #24]
 800426a:	aa0e      	add	r2, sp, #56	@ 0x38
 800426c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004270:	aa0d      	add	r2, sp, #52	@ 0x34
 8004272:	9203      	str	r2, [sp, #12]
 8004274:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004278:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800427c:	6863      	ldr	r3, [r4, #4]
 800427e:	4642      	mov	r2, r8
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	4628      	mov	r0, r5
 8004284:	464b      	mov	r3, r9
 8004286:	910a      	str	r1, [sp, #40]	@ 0x28
 8004288:	f7ff fed4 	bl	8004034 <__cvt>
 800428c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800428e:	4680      	mov	r8, r0
 8004290:	2947      	cmp	r1, #71	@ 0x47
 8004292:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004294:	d128      	bne.n	80042e8 <_printf_float+0x178>
 8004296:	1cc8      	adds	r0, r1, #3
 8004298:	db02      	blt.n	80042a0 <_printf_float+0x130>
 800429a:	6863      	ldr	r3, [r4, #4]
 800429c:	4299      	cmp	r1, r3
 800429e:	dd40      	ble.n	8004322 <_printf_float+0x1b2>
 80042a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80042a4:	fa5f fa8a 	uxtb.w	sl, sl
 80042a8:	4652      	mov	r2, sl
 80042aa:	3901      	subs	r1, #1
 80042ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80042b0:	910d      	str	r1, [sp, #52]	@ 0x34
 80042b2:	f7ff ff23 	bl	80040fc <__exponent>
 80042b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80042b8:	4681      	mov	r9, r0
 80042ba:	1813      	adds	r3, r2, r0
 80042bc:	2a01      	cmp	r2, #1
 80042be:	6123      	str	r3, [r4, #16]
 80042c0:	dc02      	bgt.n	80042c8 <_printf_float+0x158>
 80042c2:	6822      	ldr	r2, [r4, #0]
 80042c4:	07d2      	lsls	r2, r2, #31
 80042c6:	d501      	bpl.n	80042cc <_printf_float+0x15c>
 80042c8:	3301      	adds	r3, #1
 80042ca:	6123      	str	r3, [r4, #16]
 80042cc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d09e      	beq.n	8004212 <_printf_float+0xa2>
 80042d4:	232d      	movs	r3, #45	@ 0x2d
 80042d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042da:	e79a      	b.n	8004212 <_printf_float+0xa2>
 80042dc:	2947      	cmp	r1, #71	@ 0x47
 80042de:	d1bf      	bne.n	8004260 <_printf_float+0xf0>
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1bd      	bne.n	8004260 <_printf_float+0xf0>
 80042e4:	2301      	movs	r3, #1
 80042e6:	e7ba      	b.n	800425e <_printf_float+0xee>
 80042e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042ec:	d9dc      	bls.n	80042a8 <_printf_float+0x138>
 80042ee:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80042f2:	d118      	bne.n	8004326 <_printf_float+0x1b6>
 80042f4:	2900      	cmp	r1, #0
 80042f6:	6863      	ldr	r3, [r4, #4]
 80042f8:	dd0b      	ble.n	8004312 <_printf_float+0x1a2>
 80042fa:	6121      	str	r1, [r4, #16]
 80042fc:	b913      	cbnz	r3, 8004304 <_printf_float+0x194>
 80042fe:	6822      	ldr	r2, [r4, #0]
 8004300:	07d0      	lsls	r0, r2, #31
 8004302:	d502      	bpl.n	800430a <_printf_float+0x19a>
 8004304:	3301      	adds	r3, #1
 8004306:	440b      	add	r3, r1
 8004308:	6123      	str	r3, [r4, #16]
 800430a:	f04f 0900 	mov.w	r9, #0
 800430e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004310:	e7dc      	b.n	80042cc <_printf_float+0x15c>
 8004312:	b913      	cbnz	r3, 800431a <_printf_float+0x1aa>
 8004314:	6822      	ldr	r2, [r4, #0]
 8004316:	07d2      	lsls	r2, r2, #31
 8004318:	d501      	bpl.n	800431e <_printf_float+0x1ae>
 800431a:	3302      	adds	r3, #2
 800431c:	e7f4      	b.n	8004308 <_printf_float+0x198>
 800431e:	2301      	movs	r3, #1
 8004320:	e7f2      	b.n	8004308 <_printf_float+0x198>
 8004322:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004326:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004328:	4299      	cmp	r1, r3
 800432a:	db05      	blt.n	8004338 <_printf_float+0x1c8>
 800432c:	6823      	ldr	r3, [r4, #0]
 800432e:	6121      	str	r1, [r4, #16]
 8004330:	07d8      	lsls	r0, r3, #31
 8004332:	d5ea      	bpl.n	800430a <_printf_float+0x19a>
 8004334:	1c4b      	adds	r3, r1, #1
 8004336:	e7e7      	b.n	8004308 <_printf_float+0x198>
 8004338:	2900      	cmp	r1, #0
 800433a:	bfcc      	ite	gt
 800433c:	2201      	movgt	r2, #1
 800433e:	f1c1 0202 	rsble	r2, r1, #2
 8004342:	4413      	add	r3, r2
 8004344:	e7e0      	b.n	8004308 <_printf_float+0x198>
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	055a      	lsls	r2, r3, #21
 800434a:	d407      	bmi.n	800435c <_printf_float+0x1ec>
 800434c:	6923      	ldr	r3, [r4, #16]
 800434e:	4642      	mov	r2, r8
 8004350:	4631      	mov	r1, r6
 8004352:	4628      	mov	r0, r5
 8004354:	47b8      	blx	r7
 8004356:	3001      	adds	r0, #1
 8004358:	d12b      	bne.n	80043b2 <_printf_float+0x242>
 800435a:	e764      	b.n	8004226 <_printf_float+0xb6>
 800435c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004360:	f240 80dc 	bls.w	800451c <_printf_float+0x3ac>
 8004364:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004368:	2200      	movs	r2, #0
 800436a:	2300      	movs	r3, #0
 800436c:	f7fc fb1c 	bl	80009a8 <__aeabi_dcmpeq>
 8004370:	2800      	cmp	r0, #0
 8004372:	d033      	beq.n	80043dc <_printf_float+0x26c>
 8004374:	2301      	movs	r3, #1
 8004376:	4631      	mov	r1, r6
 8004378:	4628      	mov	r0, r5
 800437a:	4a35      	ldr	r2, [pc, #212]	@ (8004450 <_printf_float+0x2e0>)
 800437c:	47b8      	blx	r7
 800437e:	3001      	adds	r0, #1
 8004380:	f43f af51 	beq.w	8004226 <_printf_float+0xb6>
 8004384:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004388:	4543      	cmp	r3, r8
 800438a:	db02      	blt.n	8004392 <_printf_float+0x222>
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	07d8      	lsls	r0, r3, #31
 8004390:	d50f      	bpl.n	80043b2 <_printf_float+0x242>
 8004392:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004396:	4631      	mov	r1, r6
 8004398:	4628      	mov	r0, r5
 800439a:	47b8      	blx	r7
 800439c:	3001      	adds	r0, #1
 800439e:	f43f af42 	beq.w	8004226 <_printf_float+0xb6>
 80043a2:	f04f 0900 	mov.w	r9, #0
 80043a6:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80043aa:	f104 0a1a 	add.w	sl, r4, #26
 80043ae:	45c8      	cmp	r8, r9
 80043b0:	dc09      	bgt.n	80043c6 <_printf_float+0x256>
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	079b      	lsls	r3, r3, #30
 80043b6:	f100 8102 	bmi.w	80045be <_printf_float+0x44e>
 80043ba:	68e0      	ldr	r0, [r4, #12]
 80043bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80043be:	4298      	cmp	r0, r3
 80043c0:	bfb8      	it	lt
 80043c2:	4618      	movlt	r0, r3
 80043c4:	e731      	b.n	800422a <_printf_float+0xba>
 80043c6:	2301      	movs	r3, #1
 80043c8:	4652      	mov	r2, sl
 80043ca:	4631      	mov	r1, r6
 80043cc:	4628      	mov	r0, r5
 80043ce:	47b8      	blx	r7
 80043d0:	3001      	adds	r0, #1
 80043d2:	f43f af28 	beq.w	8004226 <_printf_float+0xb6>
 80043d6:	f109 0901 	add.w	r9, r9, #1
 80043da:	e7e8      	b.n	80043ae <_printf_float+0x23e>
 80043dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043de:	2b00      	cmp	r3, #0
 80043e0:	dc38      	bgt.n	8004454 <_printf_float+0x2e4>
 80043e2:	2301      	movs	r3, #1
 80043e4:	4631      	mov	r1, r6
 80043e6:	4628      	mov	r0, r5
 80043e8:	4a19      	ldr	r2, [pc, #100]	@ (8004450 <_printf_float+0x2e0>)
 80043ea:	47b8      	blx	r7
 80043ec:	3001      	adds	r0, #1
 80043ee:	f43f af1a 	beq.w	8004226 <_printf_float+0xb6>
 80043f2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80043f6:	ea59 0303 	orrs.w	r3, r9, r3
 80043fa:	d102      	bne.n	8004402 <_printf_float+0x292>
 80043fc:	6823      	ldr	r3, [r4, #0]
 80043fe:	07d9      	lsls	r1, r3, #31
 8004400:	d5d7      	bpl.n	80043b2 <_printf_float+0x242>
 8004402:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004406:	4631      	mov	r1, r6
 8004408:	4628      	mov	r0, r5
 800440a:	47b8      	blx	r7
 800440c:	3001      	adds	r0, #1
 800440e:	f43f af0a 	beq.w	8004226 <_printf_float+0xb6>
 8004412:	f04f 0a00 	mov.w	sl, #0
 8004416:	f104 0b1a 	add.w	fp, r4, #26
 800441a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800441c:	425b      	negs	r3, r3
 800441e:	4553      	cmp	r3, sl
 8004420:	dc01      	bgt.n	8004426 <_printf_float+0x2b6>
 8004422:	464b      	mov	r3, r9
 8004424:	e793      	b.n	800434e <_printf_float+0x1de>
 8004426:	2301      	movs	r3, #1
 8004428:	465a      	mov	r2, fp
 800442a:	4631      	mov	r1, r6
 800442c:	4628      	mov	r0, r5
 800442e:	47b8      	blx	r7
 8004430:	3001      	adds	r0, #1
 8004432:	f43f aef8 	beq.w	8004226 <_printf_float+0xb6>
 8004436:	f10a 0a01 	add.w	sl, sl, #1
 800443a:	e7ee      	b.n	800441a <_printf_float+0x2aa>
 800443c:	7fefffff 	.word	0x7fefffff
 8004440:	08006d4e 	.word	0x08006d4e
 8004444:	08006d4a 	.word	0x08006d4a
 8004448:	08006d56 	.word	0x08006d56
 800444c:	08006d52 	.word	0x08006d52
 8004450:	08006d5a 	.word	0x08006d5a
 8004454:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004456:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800445a:	4553      	cmp	r3, sl
 800445c:	bfa8      	it	ge
 800445e:	4653      	movge	r3, sl
 8004460:	2b00      	cmp	r3, #0
 8004462:	4699      	mov	r9, r3
 8004464:	dc36      	bgt.n	80044d4 <_printf_float+0x364>
 8004466:	f04f 0b00 	mov.w	fp, #0
 800446a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800446e:	f104 021a 	add.w	r2, r4, #26
 8004472:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004474:	930a      	str	r3, [sp, #40]	@ 0x28
 8004476:	eba3 0309 	sub.w	r3, r3, r9
 800447a:	455b      	cmp	r3, fp
 800447c:	dc31      	bgt.n	80044e2 <_printf_float+0x372>
 800447e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004480:	459a      	cmp	sl, r3
 8004482:	dc3a      	bgt.n	80044fa <_printf_float+0x38a>
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	07da      	lsls	r2, r3, #31
 8004488:	d437      	bmi.n	80044fa <_printf_float+0x38a>
 800448a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800448c:	ebaa 0903 	sub.w	r9, sl, r3
 8004490:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004492:	ebaa 0303 	sub.w	r3, sl, r3
 8004496:	4599      	cmp	r9, r3
 8004498:	bfa8      	it	ge
 800449a:	4699      	movge	r9, r3
 800449c:	f1b9 0f00 	cmp.w	r9, #0
 80044a0:	dc33      	bgt.n	800450a <_printf_float+0x39a>
 80044a2:	f04f 0800 	mov.w	r8, #0
 80044a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044aa:	f104 0b1a 	add.w	fp, r4, #26
 80044ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044b0:	ebaa 0303 	sub.w	r3, sl, r3
 80044b4:	eba3 0309 	sub.w	r3, r3, r9
 80044b8:	4543      	cmp	r3, r8
 80044ba:	f77f af7a 	ble.w	80043b2 <_printf_float+0x242>
 80044be:	2301      	movs	r3, #1
 80044c0:	465a      	mov	r2, fp
 80044c2:	4631      	mov	r1, r6
 80044c4:	4628      	mov	r0, r5
 80044c6:	47b8      	blx	r7
 80044c8:	3001      	adds	r0, #1
 80044ca:	f43f aeac 	beq.w	8004226 <_printf_float+0xb6>
 80044ce:	f108 0801 	add.w	r8, r8, #1
 80044d2:	e7ec      	b.n	80044ae <_printf_float+0x33e>
 80044d4:	4642      	mov	r2, r8
 80044d6:	4631      	mov	r1, r6
 80044d8:	4628      	mov	r0, r5
 80044da:	47b8      	blx	r7
 80044dc:	3001      	adds	r0, #1
 80044de:	d1c2      	bne.n	8004466 <_printf_float+0x2f6>
 80044e0:	e6a1      	b.n	8004226 <_printf_float+0xb6>
 80044e2:	2301      	movs	r3, #1
 80044e4:	4631      	mov	r1, r6
 80044e6:	4628      	mov	r0, r5
 80044e8:	920a      	str	r2, [sp, #40]	@ 0x28
 80044ea:	47b8      	blx	r7
 80044ec:	3001      	adds	r0, #1
 80044ee:	f43f ae9a 	beq.w	8004226 <_printf_float+0xb6>
 80044f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044f4:	f10b 0b01 	add.w	fp, fp, #1
 80044f8:	e7bb      	b.n	8004472 <_printf_float+0x302>
 80044fa:	4631      	mov	r1, r6
 80044fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004500:	4628      	mov	r0, r5
 8004502:	47b8      	blx	r7
 8004504:	3001      	adds	r0, #1
 8004506:	d1c0      	bne.n	800448a <_printf_float+0x31a>
 8004508:	e68d      	b.n	8004226 <_printf_float+0xb6>
 800450a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800450c:	464b      	mov	r3, r9
 800450e:	4631      	mov	r1, r6
 8004510:	4628      	mov	r0, r5
 8004512:	4442      	add	r2, r8
 8004514:	47b8      	blx	r7
 8004516:	3001      	adds	r0, #1
 8004518:	d1c3      	bne.n	80044a2 <_printf_float+0x332>
 800451a:	e684      	b.n	8004226 <_printf_float+0xb6>
 800451c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004520:	f1ba 0f01 	cmp.w	sl, #1
 8004524:	dc01      	bgt.n	800452a <_printf_float+0x3ba>
 8004526:	07db      	lsls	r3, r3, #31
 8004528:	d536      	bpl.n	8004598 <_printf_float+0x428>
 800452a:	2301      	movs	r3, #1
 800452c:	4642      	mov	r2, r8
 800452e:	4631      	mov	r1, r6
 8004530:	4628      	mov	r0, r5
 8004532:	47b8      	blx	r7
 8004534:	3001      	adds	r0, #1
 8004536:	f43f ae76 	beq.w	8004226 <_printf_float+0xb6>
 800453a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800453e:	4631      	mov	r1, r6
 8004540:	4628      	mov	r0, r5
 8004542:	47b8      	blx	r7
 8004544:	3001      	adds	r0, #1
 8004546:	f43f ae6e 	beq.w	8004226 <_printf_float+0xb6>
 800454a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800454e:	2200      	movs	r2, #0
 8004550:	2300      	movs	r3, #0
 8004552:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004556:	f7fc fa27 	bl	80009a8 <__aeabi_dcmpeq>
 800455a:	b9c0      	cbnz	r0, 800458e <_printf_float+0x41e>
 800455c:	4653      	mov	r3, sl
 800455e:	f108 0201 	add.w	r2, r8, #1
 8004562:	4631      	mov	r1, r6
 8004564:	4628      	mov	r0, r5
 8004566:	47b8      	blx	r7
 8004568:	3001      	adds	r0, #1
 800456a:	d10c      	bne.n	8004586 <_printf_float+0x416>
 800456c:	e65b      	b.n	8004226 <_printf_float+0xb6>
 800456e:	2301      	movs	r3, #1
 8004570:	465a      	mov	r2, fp
 8004572:	4631      	mov	r1, r6
 8004574:	4628      	mov	r0, r5
 8004576:	47b8      	blx	r7
 8004578:	3001      	adds	r0, #1
 800457a:	f43f ae54 	beq.w	8004226 <_printf_float+0xb6>
 800457e:	f108 0801 	add.w	r8, r8, #1
 8004582:	45d0      	cmp	r8, sl
 8004584:	dbf3      	blt.n	800456e <_printf_float+0x3fe>
 8004586:	464b      	mov	r3, r9
 8004588:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800458c:	e6e0      	b.n	8004350 <_printf_float+0x1e0>
 800458e:	f04f 0800 	mov.w	r8, #0
 8004592:	f104 0b1a 	add.w	fp, r4, #26
 8004596:	e7f4      	b.n	8004582 <_printf_float+0x412>
 8004598:	2301      	movs	r3, #1
 800459a:	4642      	mov	r2, r8
 800459c:	e7e1      	b.n	8004562 <_printf_float+0x3f2>
 800459e:	2301      	movs	r3, #1
 80045a0:	464a      	mov	r2, r9
 80045a2:	4631      	mov	r1, r6
 80045a4:	4628      	mov	r0, r5
 80045a6:	47b8      	blx	r7
 80045a8:	3001      	adds	r0, #1
 80045aa:	f43f ae3c 	beq.w	8004226 <_printf_float+0xb6>
 80045ae:	f108 0801 	add.w	r8, r8, #1
 80045b2:	68e3      	ldr	r3, [r4, #12]
 80045b4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80045b6:	1a5b      	subs	r3, r3, r1
 80045b8:	4543      	cmp	r3, r8
 80045ba:	dcf0      	bgt.n	800459e <_printf_float+0x42e>
 80045bc:	e6fd      	b.n	80043ba <_printf_float+0x24a>
 80045be:	f04f 0800 	mov.w	r8, #0
 80045c2:	f104 0919 	add.w	r9, r4, #25
 80045c6:	e7f4      	b.n	80045b2 <_printf_float+0x442>

080045c8 <_printf_common>:
 80045c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045cc:	4616      	mov	r6, r2
 80045ce:	4698      	mov	r8, r3
 80045d0:	688a      	ldr	r2, [r1, #8]
 80045d2:	690b      	ldr	r3, [r1, #16]
 80045d4:	4607      	mov	r7, r0
 80045d6:	4293      	cmp	r3, r2
 80045d8:	bfb8      	it	lt
 80045da:	4613      	movlt	r3, r2
 80045dc:	6033      	str	r3, [r6, #0]
 80045de:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045e2:	460c      	mov	r4, r1
 80045e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045e8:	b10a      	cbz	r2, 80045ee <_printf_common+0x26>
 80045ea:	3301      	adds	r3, #1
 80045ec:	6033      	str	r3, [r6, #0]
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	0699      	lsls	r1, r3, #26
 80045f2:	bf42      	ittt	mi
 80045f4:	6833      	ldrmi	r3, [r6, #0]
 80045f6:	3302      	addmi	r3, #2
 80045f8:	6033      	strmi	r3, [r6, #0]
 80045fa:	6825      	ldr	r5, [r4, #0]
 80045fc:	f015 0506 	ands.w	r5, r5, #6
 8004600:	d106      	bne.n	8004610 <_printf_common+0x48>
 8004602:	f104 0a19 	add.w	sl, r4, #25
 8004606:	68e3      	ldr	r3, [r4, #12]
 8004608:	6832      	ldr	r2, [r6, #0]
 800460a:	1a9b      	subs	r3, r3, r2
 800460c:	42ab      	cmp	r3, r5
 800460e:	dc2b      	bgt.n	8004668 <_printf_common+0xa0>
 8004610:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004614:	6822      	ldr	r2, [r4, #0]
 8004616:	3b00      	subs	r3, #0
 8004618:	bf18      	it	ne
 800461a:	2301      	movne	r3, #1
 800461c:	0692      	lsls	r2, r2, #26
 800461e:	d430      	bmi.n	8004682 <_printf_common+0xba>
 8004620:	4641      	mov	r1, r8
 8004622:	4638      	mov	r0, r7
 8004624:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004628:	47c8      	blx	r9
 800462a:	3001      	adds	r0, #1
 800462c:	d023      	beq.n	8004676 <_printf_common+0xae>
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	6922      	ldr	r2, [r4, #16]
 8004632:	f003 0306 	and.w	r3, r3, #6
 8004636:	2b04      	cmp	r3, #4
 8004638:	bf14      	ite	ne
 800463a:	2500      	movne	r5, #0
 800463c:	6833      	ldreq	r3, [r6, #0]
 800463e:	f04f 0600 	mov.w	r6, #0
 8004642:	bf08      	it	eq
 8004644:	68e5      	ldreq	r5, [r4, #12]
 8004646:	f104 041a 	add.w	r4, r4, #26
 800464a:	bf08      	it	eq
 800464c:	1aed      	subeq	r5, r5, r3
 800464e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004652:	bf08      	it	eq
 8004654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004658:	4293      	cmp	r3, r2
 800465a:	bfc4      	itt	gt
 800465c:	1a9b      	subgt	r3, r3, r2
 800465e:	18ed      	addgt	r5, r5, r3
 8004660:	42b5      	cmp	r5, r6
 8004662:	d11a      	bne.n	800469a <_printf_common+0xd2>
 8004664:	2000      	movs	r0, #0
 8004666:	e008      	b.n	800467a <_printf_common+0xb2>
 8004668:	2301      	movs	r3, #1
 800466a:	4652      	mov	r2, sl
 800466c:	4641      	mov	r1, r8
 800466e:	4638      	mov	r0, r7
 8004670:	47c8      	blx	r9
 8004672:	3001      	adds	r0, #1
 8004674:	d103      	bne.n	800467e <_printf_common+0xb6>
 8004676:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800467a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800467e:	3501      	adds	r5, #1
 8004680:	e7c1      	b.n	8004606 <_printf_common+0x3e>
 8004682:	2030      	movs	r0, #48	@ 0x30
 8004684:	18e1      	adds	r1, r4, r3
 8004686:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800468a:	1c5a      	adds	r2, r3, #1
 800468c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004690:	4422      	add	r2, r4
 8004692:	3302      	adds	r3, #2
 8004694:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004698:	e7c2      	b.n	8004620 <_printf_common+0x58>
 800469a:	2301      	movs	r3, #1
 800469c:	4622      	mov	r2, r4
 800469e:	4641      	mov	r1, r8
 80046a0:	4638      	mov	r0, r7
 80046a2:	47c8      	blx	r9
 80046a4:	3001      	adds	r0, #1
 80046a6:	d0e6      	beq.n	8004676 <_printf_common+0xae>
 80046a8:	3601      	adds	r6, #1
 80046aa:	e7d9      	b.n	8004660 <_printf_common+0x98>

080046ac <_printf_i>:
 80046ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046b0:	7e0f      	ldrb	r7, [r1, #24]
 80046b2:	4691      	mov	r9, r2
 80046b4:	2f78      	cmp	r7, #120	@ 0x78
 80046b6:	4680      	mov	r8, r0
 80046b8:	460c      	mov	r4, r1
 80046ba:	469a      	mov	sl, r3
 80046bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046c2:	d807      	bhi.n	80046d4 <_printf_i+0x28>
 80046c4:	2f62      	cmp	r7, #98	@ 0x62
 80046c6:	d80a      	bhi.n	80046de <_printf_i+0x32>
 80046c8:	2f00      	cmp	r7, #0
 80046ca:	f000 80d1 	beq.w	8004870 <_printf_i+0x1c4>
 80046ce:	2f58      	cmp	r7, #88	@ 0x58
 80046d0:	f000 80b8 	beq.w	8004844 <_printf_i+0x198>
 80046d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046dc:	e03a      	b.n	8004754 <_printf_i+0xa8>
 80046de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046e2:	2b15      	cmp	r3, #21
 80046e4:	d8f6      	bhi.n	80046d4 <_printf_i+0x28>
 80046e6:	a101      	add	r1, pc, #4	@ (adr r1, 80046ec <_printf_i+0x40>)
 80046e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046ec:	08004745 	.word	0x08004745
 80046f0:	08004759 	.word	0x08004759
 80046f4:	080046d5 	.word	0x080046d5
 80046f8:	080046d5 	.word	0x080046d5
 80046fc:	080046d5 	.word	0x080046d5
 8004700:	080046d5 	.word	0x080046d5
 8004704:	08004759 	.word	0x08004759
 8004708:	080046d5 	.word	0x080046d5
 800470c:	080046d5 	.word	0x080046d5
 8004710:	080046d5 	.word	0x080046d5
 8004714:	080046d5 	.word	0x080046d5
 8004718:	08004857 	.word	0x08004857
 800471c:	08004783 	.word	0x08004783
 8004720:	08004811 	.word	0x08004811
 8004724:	080046d5 	.word	0x080046d5
 8004728:	080046d5 	.word	0x080046d5
 800472c:	08004879 	.word	0x08004879
 8004730:	080046d5 	.word	0x080046d5
 8004734:	08004783 	.word	0x08004783
 8004738:	080046d5 	.word	0x080046d5
 800473c:	080046d5 	.word	0x080046d5
 8004740:	08004819 	.word	0x08004819
 8004744:	6833      	ldr	r3, [r6, #0]
 8004746:	1d1a      	adds	r2, r3, #4
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6032      	str	r2, [r6, #0]
 800474c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004750:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004754:	2301      	movs	r3, #1
 8004756:	e09c      	b.n	8004892 <_printf_i+0x1e6>
 8004758:	6833      	ldr	r3, [r6, #0]
 800475a:	6820      	ldr	r0, [r4, #0]
 800475c:	1d19      	adds	r1, r3, #4
 800475e:	6031      	str	r1, [r6, #0]
 8004760:	0606      	lsls	r6, r0, #24
 8004762:	d501      	bpl.n	8004768 <_printf_i+0xbc>
 8004764:	681d      	ldr	r5, [r3, #0]
 8004766:	e003      	b.n	8004770 <_printf_i+0xc4>
 8004768:	0645      	lsls	r5, r0, #25
 800476a:	d5fb      	bpl.n	8004764 <_printf_i+0xb8>
 800476c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004770:	2d00      	cmp	r5, #0
 8004772:	da03      	bge.n	800477c <_printf_i+0xd0>
 8004774:	232d      	movs	r3, #45	@ 0x2d
 8004776:	426d      	negs	r5, r5
 8004778:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800477c:	230a      	movs	r3, #10
 800477e:	4858      	ldr	r0, [pc, #352]	@ (80048e0 <_printf_i+0x234>)
 8004780:	e011      	b.n	80047a6 <_printf_i+0xfa>
 8004782:	6821      	ldr	r1, [r4, #0]
 8004784:	6833      	ldr	r3, [r6, #0]
 8004786:	0608      	lsls	r0, r1, #24
 8004788:	f853 5b04 	ldr.w	r5, [r3], #4
 800478c:	d402      	bmi.n	8004794 <_printf_i+0xe8>
 800478e:	0649      	lsls	r1, r1, #25
 8004790:	bf48      	it	mi
 8004792:	b2ad      	uxthmi	r5, r5
 8004794:	2f6f      	cmp	r7, #111	@ 0x6f
 8004796:	6033      	str	r3, [r6, #0]
 8004798:	bf14      	ite	ne
 800479a:	230a      	movne	r3, #10
 800479c:	2308      	moveq	r3, #8
 800479e:	4850      	ldr	r0, [pc, #320]	@ (80048e0 <_printf_i+0x234>)
 80047a0:	2100      	movs	r1, #0
 80047a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047a6:	6866      	ldr	r6, [r4, #4]
 80047a8:	2e00      	cmp	r6, #0
 80047aa:	60a6      	str	r6, [r4, #8]
 80047ac:	db05      	blt.n	80047ba <_printf_i+0x10e>
 80047ae:	6821      	ldr	r1, [r4, #0]
 80047b0:	432e      	orrs	r6, r5
 80047b2:	f021 0104 	bic.w	r1, r1, #4
 80047b6:	6021      	str	r1, [r4, #0]
 80047b8:	d04b      	beq.n	8004852 <_printf_i+0x1a6>
 80047ba:	4616      	mov	r6, r2
 80047bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80047c0:	fb03 5711 	mls	r7, r3, r1, r5
 80047c4:	5dc7      	ldrb	r7, [r0, r7]
 80047c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047ca:	462f      	mov	r7, r5
 80047cc:	42bb      	cmp	r3, r7
 80047ce:	460d      	mov	r5, r1
 80047d0:	d9f4      	bls.n	80047bc <_printf_i+0x110>
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d10b      	bne.n	80047ee <_printf_i+0x142>
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	07df      	lsls	r7, r3, #31
 80047da:	d508      	bpl.n	80047ee <_printf_i+0x142>
 80047dc:	6923      	ldr	r3, [r4, #16]
 80047de:	6861      	ldr	r1, [r4, #4]
 80047e0:	4299      	cmp	r1, r3
 80047e2:	bfde      	ittt	le
 80047e4:	2330      	movle	r3, #48	@ 0x30
 80047e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047ea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80047ee:	1b92      	subs	r2, r2, r6
 80047f0:	6122      	str	r2, [r4, #16]
 80047f2:	464b      	mov	r3, r9
 80047f4:	4621      	mov	r1, r4
 80047f6:	4640      	mov	r0, r8
 80047f8:	f8cd a000 	str.w	sl, [sp]
 80047fc:	aa03      	add	r2, sp, #12
 80047fe:	f7ff fee3 	bl	80045c8 <_printf_common>
 8004802:	3001      	adds	r0, #1
 8004804:	d14a      	bne.n	800489c <_printf_i+0x1f0>
 8004806:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800480a:	b004      	add	sp, #16
 800480c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004810:	6823      	ldr	r3, [r4, #0]
 8004812:	f043 0320 	orr.w	r3, r3, #32
 8004816:	6023      	str	r3, [r4, #0]
 8004818:	2778      	movs	r7, #120	@ 0x78
 800481a:	4832      	ldr	r0, [pc, #200]	@ (80048e4 <_printf_i+0x238>)
 800481c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	6831      	ldr	r1, [r6, #0]
 8004824:	061f      	lsls	r7, r3, #24
 8004826:	f851 5b04 	ldr.w	r5, [r1], #4
 800482a:	d402      	bmi.n	8004832 <_printf_i+0x186>
 800482c:	065f      	lsls	r7, r3, #25
 800482e:	bf48      	it	mi
 8004830:	b2ad      	uxthmi	r5, r5
 8004832:	6031      	str	r1, [r6, #0]
 8004834:	07d9      	lsls	r1, r3, #31
 8004836:	bf44      	itt	mi
 8004838:	f043 0320 	orrmi.w	r3, r3, #32
 800483c:	6023      	strmi	r3, [r4, #0]
 800483e:	b11d      	cbz	r5, 8004848 <_printf_i+0x19c>
 8004840:	2310      	movs	r3, #16
 8004842:	e7ad      	b.n	80047a0 <_printf_i+0xf4>
 8004844:	4826      	ldr	r0, [pc, #152]	@ (80048e0 <_printf_i+0x234>)
 8004846:	e7e9      	b.n	800481c <_printf_i+0x170>
 8004848:	6823      	ldr	r3, [r4, #0]
 800484a:	f023 0320 	bic.w	r3, r3, #32
 800484e:	6023      	str	r3, [r4, #0]
 8004850:	e7f6      	b.n	8004840 <_printf_i+0x194>
 8004852:	4616      	mov	r6, r2
 8004854:	e7bd      	b.n	80047d2 <_printf_i+0x126>
 8004856:	6833      	ldr	r3, [r6, #0]
 8004858:	6825      	ldr	r5, [r4, #0]
 800485a:	1d18      	adds	r0, r3, #4
 800485c:	6961      	ldr	r1, [r4, #20]
 800485e:	6030      	str	r0, [r6, #0]
 8004860:	062e      	lsls	r6, r5, #24
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	d501      	bpl.n	800486a <_printf_i+0x1be>
 8004866:	6019      	str	r1, [r3, #0]
 8004868:	e002      	b.n	8004870 <_printf_i+0x1c4>
 800486a:	0668      	lsls	r0, r5, #25
 800486c:	d5fb      	bpl.n	8004866 <_printf_i+0x1ba>
 800486e:	8019      	strh	r1, [r3, #0]
 8004870:	2300      	movs	r3, #0
 8004872:	4616      	mov	r6, r2
 8004874:	6123      	str	r3, [r4, #16]
 8004876:	e7bc      	b.n	80047f2 <_printf_i+0x146>
 8004878:	6833      	ldr	r3, [r6, #0]
 800487a:	2100      	movs	r1, #0
 800487c:	1d1a      	adds	r2, r3, #4
 800487e:	6032      	str	r2, [r6, #0]
 8004880:	681e      	ldr	r6, [r3, #0]
 8004882:	6862      	ldr	r2, [r4, #4]
 8004884:	4630      	mov	r0, r6
 8004886:	f000 f9d6 	bl	8004c36 <memchr>
 800488a:	b108      	cbz	r0, 8004890 <_printf_i+0x1e4>
 800488c:	1b80      	subs	r0, r0, r6
 800488e:	6060      	str	r0, [r4, #4]
 8004890:	6863      	ldr	r3, [r4, #4]
 8004892:	6123      	str	r3, [r4, #16]
 8004894:	2300      	movs	r3, #0
 8004896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800489a:	e7aa      	b.n	80047f2 <_printf_i+0x146>
 800489c:	4632      	mov	r2, r6
 800489e:	4649      	mov	r1, r9
 80048a0:	4640      	mov	r0, r8
 80048a2:	6923      	ldr	r3, [r4, #16]
 80048a4:	47d0      	blx	sl
 80048a6:	3001      	adds	r0, #1
 80048a8:	d0ad      	beq.n	8004806 <_printf_i+0x15a>
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	079b      	lsls	r3, r3, #30
 80048ae:	d413      	bmi.n	80048d8 <_printf_i+0x22c>
 80048b0:	68e0      	ldr	r0, [r4, #12]
 80048b2:	9b03      	ldr	r3, [sp, #12]
 80048b4:	4298      	cmp	r0, r3
 80048b6:	bfb8      	it	lt
 80048b8:	4618      	movlt	r0, r3
 80048ba:	e7a6      	b.n	800480a <_printf_i+0x15e>
 80048bc:	2301      	movs	r3, #1
 80048be:	4632      	mov	r2, r6
 80048c0:	4649      	mov	r1, r9
 80048c2:	4640      	mov	r0, r8
 80048c4:	47d0      	blx	sl
 80048c6:	3001      	adds	r0, #1
 80048c8:	d09d      	beq.n	8004806 <_printf_i+0x15a>
 80048ca:	3501      	adds	r5, #1
 80048cc:	68e3      	ldr	r3, [r4, #12]
 80048ce:	9903      	ldr	r1, [sp, #12]
 80048d0:	1a5b      	subs	r3, r3, r1
 80048d2:	42ab      	cmp	r3, r5
 80048d4:	dcf2      	bgt.n	80048bc <_printf_i+0x210>
 80048d6:	e7eb      	b.n	80048b0 <_printf_i+0x204>
 80048d8:	2500      	movs	r5, #0
 80048da:	f104 0619 	add.w	r6, r4, #25
 80048de:	e7f5      	b.n	80048cc <_printf_i+0x220>
 80048e0:	08006d5c 	.word	0x08006d5c
 80048e4:	08006d6d 	.word	0x08006d6d

080048e8 <std>:
 80048e8:	2300      	movs	r3, #0
 80048ea:	b510      	push	{r4, lr}
 80048ec:	4604      	mov	r4, r0
 80048ee:	e9c0 3300 	strd	r3, r3, [r0]
 80048f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048f6:	6083      	str	r3, [r0, #8]
 80048f8:	8181      	strh	r1, [r0, #12]
 80048fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80048fc:	81c2      	strh	r2, [r0, #14]
 80048fe:	6183      	str	r3, [r0, #24]
 8004900:	4619      	mov	r1, r3
 8004902:	2208      	movs	r2, #8
 8004904:	305c      	adds	r0, #92	@ 0x5c
 8004906:	f000 f916 	bl	8004b36 <memset>
 800490a:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <std+0x58>)
 800490c:	6224      	str	r4, [r4, #32]
 800490e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004910:	4b0c      	ldr	r3, [pc, #48]	@ (8004944 <std+0x5c>)
 8004912:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004914:	4b0c      	ldr	r3, [pc, #48]	@ (8004948 <std+0x60>)
 8004916:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004918:	4b0c      	ldr	r3, [pc, #48]	@ (800494c <std+0x64>)
 800491a:	6323      	str	r3, [r4, #48]	@ 0x30
 800491c:	4b0c      	ldr	r3, [pc, #48]	@ (8004950 <std+0x68>)
 800491e:	429c      	cmp	r4, r3
 8004920:	d006      	beq.n	8004930 <std+0x48>
 8004922:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004926:	4294      	cmp	r4, r2
 8004928:	d002      	beq.n	8004930 <std+0x48>
 800492a:	33d0      	adds	r3, #208	@ 0xd0
 800492c:	429c      	cmp	r4, r3
 800492e:	d105      	bne.n	800493c <std+0x54>
 8004930:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004938:	f000 b97a 	b.w	8004c30 <__retarget_lock_init_recursive>
 800493c:	bd10      	pop	{r4, pc}
 800493e:	bf00      	nop
 8004940:	08004ab1 	.word	0x08004ab1
 8004944:	08004ad3 	.word	0x08004ad3
 8004948:	08004b0b 	.word	0x08004b0b
 800494c:	08004b2f 	.word	0x08004b2f
 8004950:	200002d0 	.word	0x200002d0

08004954 <stdio_exit_handler>:
 8004954:	4a02      	ldr	r2, [pc, #8]	@ (8004960 <stdio_exit_handler+0xc>)
 8004956:	4903      	ldr	r1, [pc, #12]	@ (8004964 <stdio_exit_handler+0x10>)
 8004958:	4803      	ldr	r0, [pc, #12]	@ (8004968 <stdio_exit_handler+0x14>)
 800495a:	f000 b869 	b.w	8004a30 <_fwalk_sglue>
 800495e:	bf00      	nop
 8004960:	2000000c 	.word	0x2000000c
 8004964:	080065b1 	.word	0x080065b1
 8004968:	2000001c 	.word	0x2000001c

0800496c <cleanup_stdio>:
 800496c:	6841      	ldr	r1, [r0, #4]
 800496e:	4b0c      	ldr	r3, [pc, #48]	@ (80049a0 <cleanup_stdio+0x34>)
 8004970:	b510      	push	{r4, lr}
 8004972:	4299      	cmp	r1, r3
 8004974:	4604      	mov	r4, r0
 8004976:	d001      	beq.n	800497c <cleanup_stdio+0x10>
 8004978:	f001 fe1a 	bl	80065b0 <_fflush_r>
 800497c:	68a1      	ldr	r1, [r4, #8]
 800497e:	4b09      	ldr	r3, [pc, #36]	@ (80049a4 <cleanup_stdio+0x38>)
 8004980:	4299      	cmp	r1, r3
 8004982:	d002      	beq.n	800498a <cleanup_stdio+0x1e>
 8004984:	4620      	mov	r0, r4
 8004986:	f001 fe13 	bl	80065b0 <_fflush_r>
 800498a:	68e1      	ldr	r1, [r4, #12]
 800498c:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <cleanup_stdio+0x3c>)
 800498e:	4299      	cmp	r1, r3
 8004990:	d004      	beq.n	800499c <cleanup_stdio+0x30>
 8004992:	4620      	mov	r0, r4
 8004994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004998:	f001 be0a 	b.w	80065b0 <_fflush_r>
 800499c:	bd10      	pop	{r4, pc}
 800499e:	bf00      	nop
 80049a0:	200002d0 	.word	0x200002d0
 80049a4:	20000338 	.word	0x20000338
 80049a8:	200003a0 	.word	0x200003a0

080049ac <global_stdio_init.part.0>:
 80049ac:	b510      	push	{r4, lr}
 80049ae:	4b0b      	ldr	r3, [pc, #44]	@ (80049dc <global_stdio_init.part.0+0x30>)
 80049b0:	4c0b      	ldr	r4, [pc, #44]	@ (80049e0 <global_stdio_init.part.0+0x34>)
 80049b2:	4a0c      	ldr	r2, [pc, #48]	@ (80049e4 <global_stdio_init.part.0+0x38>)
 80049b4:	4620      	mov	r0, r4
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	2104      	movs	r1, #4
 80049ba:	2200      	movs	r2, #0
 80049bc:	f7ff ff94 	bl	80048e8 <std>
 80049c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80049c4:	2201      	movs	r2, #1
 80049c6:	2109      	movs	r1, #9
 80049c8:	f7ff ff8e 	bl	80048e8 <std>
 80049cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80049d0:	2202      	movs	r2, #2
 80049d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049d6:	2112      	movs	r1, #18
 80049d8:	f7ff bf86 	b.w	80048e8 <std>
 80049dc:	20000408 	.word	0x20000408
 80049e0:	200002d0 	.word	0x200002d0
 80049e4:	08004955 	.word	0x08004955

080049e8 <__sfp_lock_acquire>:
 80049e8:	4801      	ldr	r0, [pc, #4]	@ (80049f0 <__sfp_lock_acquire+0x8>)
 80049ea:	f000 b922 	b.w	8004c32 <__retarget_lock_acquire_recursive>
 80049ee:	bf00      	nop
 80049f0:	20000411 	.word	0x20000411

080049f4 <__sfp_lock_release>:
 80049f4:	4801      	ldr	r0, [pc, #4]	@ (80049fc <__sfp_lock_release+0x8>)
 80049f6:	f000 b91d 	b.w	8004c34 <__retarget_lock_release_recursive>
 80049fa:	bf00      	nop
 80049fc:	20000411 	.word	0x20000411

08004a00 <__sinit>:
 8004a00:	b510      	push	{r4, lr}
 8004a02:	4604      	mov	r4, r0
 8004a04:	f7ff fff0 	bl	80049e8 <__sfp_lock_acquire>
 8004a08:	6a23      	ldr	r3, [r4, #32]
 8004a0a:	b11b      	cbz	r3, 8004a14 <__sinit+0x14>
 8004a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a10:	f7ff bff0 	b.w	80049f4 <__sfp_lock_release>
 8004a14:	4b04      	ldr	r3, [pc, #16]	@ (8004a28 <__sinit+0x28>)
 8004a16:	6223      	str	r3, [r4, #32]
 8004a18:	4b04      	ldr	r3, [pc, #16]	@ (8004a2c <__sinit+0x2c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1f5      	bne.n	8004a0c <__sinit+0xc>
 8004a20:	f7ff ffc4 	bl	80049ac <global_stdio_init.part.0>
 8004a24:	e7f2      	b.n	8004a0c <__sinit+0xc>
 8004a26:	bf00      	nop
 8004a28:	0800496d 	.word	0x0800496d
 8004a2c:	20000408 	.word	0x20000408

08004a30 <_fwalk_sglue>:
 8004a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a34:	4607      	mov	r7, r0
 8004a36:	4688      	mov	r8, r1
 8004a38:	4614      	mov	r4, r2
 8004a3a:	2600      	movs	r6, #0
 8004a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a40:	f1b9 0901 	subs.w	r9, r9, #1
 8004a44:	d505      	bpl.n	8004a52 <_fwalk_sglue+0x22>
 8004a46:	6824      	ldr	r4, [r4, #0]
 8004a48:	2c00      	cmp	r4, #0
 8004a4a:	d1f7      	bne.n	8004a3c <_fwalk_sglue+0xc>
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a52:	89ab      	ldrh	r3, [r5, #12]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d907      	bls.n	8004a68 <_fwalk_sglue+0x38>
 8004a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	d003      	beq.n	8004a68 <_fwalk_sglue+0x38>
 8004a60:	4629      	mov	r1, r5
 8004a62:	4638      	mov	r0, r7
 8004a64:	47c0      	blx	r8
 8004a66:	4306      	orrs	r6, r0
 8004a68:	3568      	adds	r5, #104	@ 0x68
 8004a6a:	e7e9      	b.n	8004a40 <_fwalk_sglue+0x10>

08004a6c <siprintf>:
 8004a6c:	b40e      	push	{r1, r2, r3}
 8004a6e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004a72:	b510      	push	{r4, lr}
 8004a74:	2400      	movs	r4, #0
 8004a76:	b09d      	sub	sp, #116	@ 0x74
 8004a78:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004a7a:	9002      	str	r0, [sp, #8]
 8004a7c:	9006      	str	r0, [sp, #24]
 8004a7e:	9107      	str	r1, [sp, #28]
 8004a80:	9104      	str	r1, [sp, #16]
 8004a82:	4809      	ldr	r0, [pc, #36]	@ (8004aa8 <siprintf+0x3c>)
 8004a84:	4909      	ldr	r1, [pc, #36]	@ (8004aac <siprintf+0x40>)
 8004a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a8a:	9105      	str	r1, [sp, #20]
 8004a8c:	6800      	ldr	r0, [r0, #0]
 8004a8e:	a902      	add	r1, sp, #8
 8004a90:	9301      	str	r3, [sp, #4]
 8004a92:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004a94:	f001 fc10 	bl	80062b8 <_svfiprintf_r>
 8004a98:	9b02      	ldr	r3, [sp, #8]
 8004a9a:	701c      	strb	r4, [r3, #0]
 8004a9c:	b01d      	add	sp, #116	@ 0x74
 8004a9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aa2:	b003      	add	sp, #12
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	20000018 	.word	0x20000018
 8004aac:	ffff0208 	.word	0xffff0208

08004ab0 <__sread>:
 8004ab0:	b510      	push	{r4, lr}
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ab8:	f000 f86c 	bl	8004b94 <_read_r>
 8004abc:	2800      	cmp	r0, #0
 8004abe:	bfab      	itete	ge
 8004ac0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ac2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ac4:	181b      	addge	r3, r3, r0
 8004ac6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004aca:	bfac      	ite	ge
 8004acc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004ace:	81a3      	strhlt	r3, [r4, #12]
 8004ad0:	bd10      	pop	{r4, pc}

08004ad2 <__swrite>:
 8004ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad6:	461f      	mov	r7, r3
 8004ad8:	898b      	ldrh	r3, [r1, #12]
 8004ada:	4605      	mov	r5, r0
 8004adc:	05db      	lsls	r3, r3, #23
 8004ade:	460c      	mov	r4, r1
 8004ae0:	4616      	mov	r6, r2
 8004ae2:	d505      	bpl.n	8004af0 <__swrite+0x1e>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aec:	f000 f840 	bl	8004b70 <_lseek_r>
 8004af0:	89a3      	ldrh	r3, [r4, #12]
 8004af2:	4632      	mov	r2, r6
 8004af4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004af8:	81a3      	strh	r3, [r4, #12]
 8004afa:	4628      	mov	r0, r5
 8004afc:	463b      	mov	r3, r7
 8004afe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b06:	f000 b857 	b.w	8004bb8 <_write_r>

08004b0a <__sseek>:
 8004b0a:	b510      	push	{r4, lr}
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b12:	f000 f82d 	bl	8004b70 <_lseek_r>
 8004b16:	1c43      	adds	r3, r0, #1
 8004b18:	89a3      	ldrh	r3, [r4, #12]
 8004b1a:	bf15      	itete	ne
 8004b1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b26:	81a3      	strheq	r3, [r4, #12]
 8004b28:	bf18      	it	ne
 8004b2a:	81a3      	strhne	r3, [r4, #12]
 8004b2c:	bd10      	pop	{r4, pc}

08004b2e <__sclose>:
 8004b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b32:	f000 b80d 	b.w	8004b50 <_close_r>

08004b36 <memset>:
 8004b36:	4603      	mov	r3, r0
 8004b38:	4402      	add	r2, r0
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d100      	bne.n	8004b40 <memset+0xa>
 8004b3e:	4770      	bx	lr
 8004b40:	f803 1b01 	strb.w	r1, [r3], #1
 8004b44:	e7f9      	b.n	8004b3a <memset+0x4>
	...

08004b48 <_localeconv_r>:
 8004b48:	4800      	ldr	r0, [pc, #0]	@ (8004b4c <_localeconv_r+0x4>)
 8004b4a:	4770      	bx	lr
 8004b4c:	20000158 	.word	0x20000158

08004b50 <_close_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	2300      	movs	r3, #0
 8004b54:	4d05      	ldr	r5, [pc, #20]	@ (8004b6c <_close_r+0x1c>)
 8004b56:	4604      	mov	r4, r0
 8004b58:	4608      	mov	r0, r1
 8004b5a:	602b      	str	r3, [r5, #0]
 8004b5c:	f7fc fd9f 	bl	800169e <_close>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d102      	bne.n	8004b6a <_close_r+0x1a>
 8004b64:	682b      	ldr	r3, [r5, #0]
 8004b66:	b103      	cbz	r3, 8004b6a <_close_r+0x1a>
 8004b68:	6023      	str	r3, [r4, #0]
 8004b6a:	bd38      	pop	{r3, r4, r5, pc}
 8004b6c:	2000040c 	.word	0x2000040c

08004b70 <_lseek_r>:
 8004b70:	b538      	push	{r3, r4, r5, lr}
 8004b72:	4604      	mov	r4, r0
 8004b74:	4608      	mov	r0, r1
 8004b76:	4611      	mov	r1, r2
 8004b78:	2200      	movs	r2, #0
 8004b7a:	4d05      	ldr	r5, [pc, #20]	@ (8004b90 <_lseek_r+0x20>)
 8004b7c:	602a      	str	r2, [r5, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f7fc fdb1 	bl	80016e6 <_lseek>
 8004b84:	1c43      	adds	r3, r0, #1
 8004b86:	d102      	bne.n	8004b8e <_lseek_r+0x1e>
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	b103      	cbz	r3, 8004b8e <_lseek_r+0x1e>
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	bd38      	pop	{r3, r4, r5, pc}
 8004b90:	2000040c 	.word	0x2000040c

08004b94 <_read_r>:
 8004b94:	b538      	push	{r3, r4, r5, lr}
 8004b96:	4604      	mov	r4, r0
 8004b98:	4608      	mov	r0, r1
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	4d05      	ldr	r5, [pc, #20]	@ (8004bb4 <_read_r+0x20>)
 8004ba0:	602a      	str	r2, [r5, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	f7fc fd42 	bl	800162c <_read>
 8004ba8:	1c43      	adds	r3, r0, #1
 8004baa:	d102      	bne.n	8004bb2 <_read_r+0x1e>
 8004bac:	682b      	ldr	r3, [r5, #0]
 8004bae:	b103      	cbz	r3, 8004bb2 <_read_r+0x1e>
 8004bb0:	6023      	str	r3, [r4, #0]
 8004bb2:	bd38      	pop	{r3, r4, r5, pc}
 8004bb4:	2000040c 	.word	0x2000040c

08004bb8 <_write_r>:
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4604      	mov	r4, r0
 8004bbc:	4608      	mov	r0, r1
 8004bbe:	4611      	mov	r1, r2
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	4d05      	ldr	r5, [pc, #20]	@ (8004bd8 <_write_r+0x20>)
 8004bc4:	602a      	str	r2, [r5, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	f7fc fd4d 	bl	8001666 <_write>
 8004bcc:	1c43      	adds	r3, r0, #1
 8004bce:	d102      	bne.n	8004bd6 <_write_r+0x1e>
 8004bd0:	682b      	ldr	r3, [r5, #0]
 8004bd2:	b103      	cbz	r3, 8004bd6 <_write_r+0x1e>
 8004bd4:	6023      	str	r3, [r4, #0]
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
 8004bd8:	2000040c 	.word	0x2000040c

08004bdc <__errno>:
 8004bdc:	4b01      	ldr	r3, [pc, #4]	@ (8004be4 <__errno+0x8>)
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	20000018 	.word	0x20000018

08004be8 <__libc_init_array>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	2600      	movs	r6, #0
 8004bec:	4d0c      	ldr	r5, [pc, #48]	@ (8004c20 <__libc_init_array+0x38>)
 8004bee:	4c0d      	ldr	r4, [pc, #52]	@ (8004c24 <__libc_init_array+0x3c>)
 8004bf0:	1b64      	subs	r4, r4, r5
 8004bf2:	10a4      	asrs	r4, r4, #2
 8004bf4:	42a6      	cmp	r6, r4
 8004bf6:	d109      	bne.n	8004c0c <__libc_init_array+0x24>
 8004bf8:	f002 f876 	bl	8006ce8 <_init>
 8004bfc:	2600      	movs	r6, #0
 8004bfe:	4d0a      	ldr	r5, [pc, #40]	@ (8004c28 <__libc_init_array+0x40>)
 8004c00:	4c0a      	ldr	r4, [pc, #40]	@ (8004c2c <__libc_init_array+0x44>)
 8004c02:	1b64      	subs	r4, r4, r5
 8004c04:	10a4      	asrs	r4, r4, #2
 8004c06:	42a6      	cmp	r6, r4
 8004c08:	d105      	bne.n	8004c16 <__libc_init_array+0x2e>
 8004c0a:	bd70      	pop	{r4, r5, r6, pc}
 8004c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c10:	4798      	blx	r3
 8004c12:	3601      	adds	r6, #1
 8004c14:	e7ee      	b.n	8004bf4 <__libc_init_array+0xc>
 8004c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c1a:	4798      	blx	r3
 8004c1c:	3601      	adds	r6, #1
 8004c1e:	e7f2      	b.n	8004c06 <__libc_init_array+0x1e>
 8004c20:	080070c4 	.word	0x080070c4
 8004c24:	080070c4 	.word	0x080070c4
 8004c28:	080070c4 	.word	0x080070c4
 8004c2c:	080070c8 	.word	0x080070c8

08004c30 <__retarget_lock_init_recursive>:
 8004c30:	4770      	bx	lr

08004c32 <__retarget_lock_acquire_recursive>:
 8004c32:	4770      	bx	lr

08004c34 <__retarget_lock_release_recursive>:
 8004c34:	4770      	bx	lr

08004c36 <memchr>:
 8004c36:	4603      	mov	r3, r0
 8004c38:	b510      	push	{r4, lr}
 8004c3a:	b2c9      	uxtb	r1, r1
 8004c3c:	4402      	add	r2, r0
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	4618      	mov	r0, r3
 8004c42:	d101      	bne.n	8004c48 <memchr+0x12>
 8004c44:	2000      	movs	r0, #0
 8004c46:	e003      	b.n	8004c50 <memchr+0x1a>
 8004c48:	7804      	ldrb	r4, [r0, #0]
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	428c      	cmp	r4, r1
 8004c4e:	d1f6      	bne.n	8004c3e <memchr+0x8>
 8004c50:	bd10      	pop	{r4, pc}

08004c52 <quorem>:
 8004c52:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c56:	6903      	ldr	r3, [r0, #16]
 8004c58:	690c      	ldr	r4, [r1, #16]
 8004c5a:	4607      	mov	r7, r0
 8004c5c:	42a3      	cmp	r3, r4
 8004c5e:	db7e      	blt.n	8004d5e <quorem+0x10c>
 8004c60:	3c01      	subs	r4, #1
 8004c62:	00a3      	lsls	r3, r4, #2
 8004c64:	f100 0514 	add.w	r5, r0, #20
 8004c68:	f101 0814 	add.w	r8, r1, #20
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c72:	9301      	str	r3, [sp, #4]
 8004c74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c88:	d32e      	bcc.n	8004ce8 <quorem+0x96>
 8004c8a:	f04f 0a00 	mov.w	sl, #0
 8004c8e:	46c4      	mov	ip, r8
 8004c90:	46ae      	mov	lr, r5
 8004c92:	46d3      	mov	fp, sl
 8004c94:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c98:	b298      	uxth	r0, r3
 8004c9a:	fb06 a000 	mla	r0, r6, r0, sl
 8004c9e:	0c1b      	lsrs	r3, r3, #16
 8004ca0:	0c02      	lsrs	r2, r0, #16
 8004ca2:	fb06 2303 	mla	r3, r6, r3, r2
 8004ca6:	f8de 2000 	ldr.w	r2, [lr]
 8004caa:	b280      	uxth	r0, r0
 8004cac:	b292      	uxth	r2, r2
 8004cae:	1a12      	subs	r2, r2, r0
 8004cb0:	445a      	add	r2, fp
 8004cb2:	f8de 0000 	ldr.w	r0, [lr]
 8004cb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004cc0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004cc4:	b292      	uxth	r2, r2
 8004cc6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004cca:	45e1      	cmp	r9, ip
 8004ccc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004cd0:	f84e 2b04 	str.w	r2, [lr], #4
 8004cd4:	d2de      	bcs.n	8004c94 <quorem+0x42>
 8004cd6:	9b00      	ldr	r3, [sp, #0]
 8004cd8:	58eb      	ldr	r3, [r5, r3]
 8004cda:	b92b      	cbnz	r3, 8004ce8 <quorem+0x96>
 8004cdc:	9b01      	ldr	r3, [sp, #4]
 8004cde:	3b04      	subs	r3, #4
 8004ce0:	429d      	cmp	r5, r3
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	d32f      	bcc.n	8004d46 <quorem+0xf4>
 8004ce6:	613c      	str	r4, [r7, #16]
 8004ce8:	4638      	mov	r0, r7
 8004cea:	f001 f981 	bl	8005ff0 <__mcmp>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	db25      	blt.n	8004d3e <quorem+0xec>
 8004cf2:	4629      	mov	r1, r5
 8004cf4:	2000      	movs	r0, #0
 8004cf6:	f858 2b04 	ldr.w	r2, [r8], #4
 8004cfa:	f8d1 c000 	ldr.w	ip, [r1]
 8004cfe:	fa1f fe82 	uxth.w	lr, r2
 8004d02:	fa1f f38c 	uxth.w	r3, ip
 8004d06:	eba3 030e 	sub.w	r3, r3, lr
 8004d0a:	4403      	add	r3, r0
 8004d0c:	0c12      	lsrs	r2, r2, #16
 8004d0e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004d12:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d1c:	45c1      	cmp	r9, r8
 8004d1e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004d22:	f841 3b04 	str.w	r3, [r1], #4
 8004d26:	d2e6      	bcs.n	8004cf6 <quorem+0xa4>
 8004d28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d30:	b922      	cbnz	r2, 8004d3c <quorem+0xea>
 8004d32:	3b04      	subs	r3, #4
 8004d34:	429d      	cmp	r5, r3
 8004d36:	461a      	mov	r2, r3
 8004d38:	d30b      	bcc.n	8004d52 <quorem+0x100>
 8004d3a:	613c      	str	r4, [r7, #16]
 8004d3c:	3601      	adds	r6, #1
 8004d3e:	4630      	mov	r0, r6
 8004d40:	b003      	add	sp, #12
 8004d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d46:	6812      	ldr	r2, [r2, #0]
 8004d48:	3b04      	subs	r3, #4
 8004d4a:	2a00      	cmp	r2, #0
 8004d4c:	d1cb      	bne.n	8004ce6 <quorem+0x94>
 8004d4e:	3c01      	subs	r4, #1
 8004d50:	e7c6      	b.n	8004ce0 <quorem+0x8e>
 8004d52:	6812      	ldr	r2, [r2, #0]
 8004d54:	3b04      	subs	r3, #4
 8004d56:	2a00      	cmp	r2, #0
 8004d58:	d1ef      	bne.n	8004d3a <quorem+0xe8>
 8004d5a:	3c01      	subs	r4, #1
 8004d5c:	e7ea      	b.n	8004d34 <quorem+0xe2>
 8004d5e:	2000      	movs	r0, #0
 8004d60:	e7ee      	b.n	8004d40 <quorem+0xee>
 8004d62:	0000      	movs	r0, r0
 8004d64:	0000      	movs	r0, r0
	...

08004d68 <_dtoa_r>:
 8004d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d6c:	4614      	mov	r4, r2
 8004d6e:	461d      	mov	r5, r3
 8004d70:	69c7      	ldr	r7, [r0, #28]
 8004d72:	b097      	sub	sp, #92	@ 0x5c
 8004d74:	4681      	mov	r9, r0
 8004d76:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004d7a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004d7c:	b97f      	cbnz	r7, 8004d9e <_dtoa_r+0x36>
 8004d7e:	2010      	movs	r0, #16
 8004d80:	f000 fe0e 	bl	80059a0 <malloc>
 8004d84:	4602      	mov	r2, r0
 8004d86:	f8c9 001c 	str.w	r0, [r9, #28]
 8004d8a:	b920      	cbnz	r0, 8004d96 <_dtoa_r+0x2e>
 8004d8c:	21ef      	movs	r1, #239	@ 0xef
 8004d8e:	4bac      	ldr	r3, [pc, #688]	@ (8005040 <_dtoa_r+0x2d8>)
 8004d90:	48ac      	ldr	r0, [pc, #688]	@ (8005044 <_dtoa_r+0x2dc>)
 8004d92:	f001 fc6d 	bl	8006670 <__assert_func>
 8004d96:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004d9a:	6007      	str	r7, [r0, #0]
 8004d9c:	60c7      	str	r7, [r0, #12]
 8004d9e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004da2:	6819      	ldr	r1, [r3, #0]
 8004da4:	b159      	cbz	r1, 8004dbe <_dtoa_r+0x56>
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	2301      	movs	r3, #1
 8004daa:	4093      	lsls	r3, r2
 8004dac:	604a      	str	r2, [r1, #4]
 8004dae:	608b      	str	r3, [r1, #8]
 8004db0:	4648      	mov	r0, r9
 8004db2:	f000 feeb 	bl	8005b8c <_Bfree>
 8004db6:	2200      	movs	r2, #0
 8004db8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	1e2b      	subs	r3, r5, #0
 8004dc0:	bfaf      	iteee	ge
 8004dc2:	2300      	movge	r3, #0
 8004dc4:	2201      	movlt	r2, #1
 8004dc6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004dca:	9307      	strlt	r3, [sp, #28]
 8004dcc:	bfa8      	it	ge
 8004dce:	6033      	strge	r3, [r6, #0]
 8004dd0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004dd4:	4b9c      	ldr	r3, [pc, #624]	@ (8005048 <_dtoa_r+0x2e0>)
 8004dd6:	bfb8      	it	lt
 8004dd8:	6032      	strlt	r2, [r6, #0]
 8004dda:	ea33 0308 	bics.w	r3, r3, r8
 8004dde:	d112      	bne.n	8004e06 <_dtoa_r+0x9e>
 8004de0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004de4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004de6:	6013      	str	r3, [r2, #0]
 8004de8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004dec:	4323      	orrs	r3, r4
 8004dee:	f000 855e 	beq.w	80058ae <_dtoa_r+0xb46>
 8004df2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004df4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800504c <_dtoa_r+0x2e4>
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f000 8560 	beq.w	80058be <_dtoa_r+0xb56>
 8004dfe:	f10a 0303 	add.w	r3, sl, #3
 8004e02:	f000 bd5a 	b.w	80058ba <_dtoa_r+0xb52>
 8004e06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004e0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004e0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e12:	2200      	movs	r2, #0
 8004e14:	2300      	movs	r3, #0
 8004e16:	f7fb fdc7 	bl	80009a8 <__aeabi_dcmpeq>
 8004e1a:	4607      	mov	r7, r0
 8004e1c:	b158      	cbz	r0, 8004e36 <_dtoa_r+0xce>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004e26:	b113      	cbz	r3, 8004e2e <_dtoa_r+0xc6>
 8004e28:	4b89      	ldr	r3, [pc, #548]	@ (8005050 <_dtoa_r+0x2e8>)
 8004e2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004e2c:	6013      	str	r3, [r2, #0]
 8004e2e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005054 <_dtoa_r+0x2ec>
 8004e32:	f000 bd44 	b.w	80058be <_dtoa_r+0xb56>
 8004e36:	ab14      	add	r3, sp, #80	@ 0x50
 8004e38:	9301      	str	r3, [sp, #4]
 8004e3a:	ab15      	add	r3, sp, #84	@ 0x54
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	4648      	mov	r0, r9
 8004e40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004e44:	f001 f984 	bl	8006150 <__d2b>
 8004e48:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004e4c:	9003      	str	r0, [sp, #12]
 8004e4e:	2e00      	cmp	r6, #0
 8004e50:	d078      	beq.n	8004f44 <_dtoa_r+0x1dc>
 8004e52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e58:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e60:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004e64:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004e68:	9712      	str	r7, [sp, #72]	@ 0x48
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	4b7a      	ldr	r3, [pc, #488]	@ (8005058 <_dtoa_r+0x2f0>)
 8004e70:	f7fb f97a 	bl	8000168 <__aeabi_dsub>
 8004e74:	a36c      	add	r3, pc, #432	@ (adr r3, 8005028 <_dtoa_r+0x2c0>)
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	f7fb fb2d 	bl	80004d8 <__aeabi_dmul>
 8004e7e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005030 <_dtoa_r+0x2c8>)
 8004e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e84:	f7fb f972 	bl	800016c <__adddf3>
 8004e88:	4604      	mov	r4, r0
 8004e8a:	4630      	mov	r0, r6
 8004e8c:	460d      	mov	r5, r1
 8004e8e:	f7fb fab9 	bl	8000404 <__aeabi_i2d>
 8004e92:	a369      	add	r3, pc, #420	@ (adr r3, 8005038 <_dtoa_r+0x2d0>)
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	f7fb fb1e 	bl	80004d8 <__aeabi_dmul>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	4629      	mov	r1, r5
 8004ea4:	f7fb f962 	bl	800016c <__adddf3>
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	460d      	mov	r5, r1
 8004eac:	f7fb fdc4 	bl	8000a38 <__aeabi_d2iz>
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	4607      	mov	r7, r0
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	4620      	mov	r0, r4
 8004eb8:	4629      	mov	r1, r5
 8004eba:	f7fb fd7f 	bl	80009bc <__aeabi_dcmplt>
 8004ebe:	b140      	cbz	r0, 8004ed2 <_dtoa_r+0x16a>
 8004ec0:	4638      	mov	r0, r7
 8004ec2:	f7fb fa9f 	bl	8000404 <__aeabi_i2d>
 8004ec6:	4622      	mov	r2, r4
 8004ec8:	462b      	mov	r3, r5
 8004eca:	f7fb fd6d 	bl	80009a8 <__aeabi_dcmpeq>
 8004ece:	b900      	cbnz	r0, 8004ed2 <_dtoa_r+0x16a>
 8004ed0:	3f01      	subs	r7, #1
 8004ed2:	2f16      	cmp	r7, #22
 8004ed4:	d854      	bhi.n	8004f80 <_dtoa_r+0x218>
 8004ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004eda:	4b60      	ldr	r3, [pc, #384]	@ (800505c <_dtoa_r+0x2f4>)
 8004edc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee4:	f7fb fd6a 	bl	80009bc <__aeabi_dcmplt>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	d04b      	beq.n	8004f84 <_dtoa_r+0x21c>
 8004eec:	2300      	movs	r3, #0
 8004eee:	3f01      	subs	r7, #1
 8004ef0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004ef2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004ef4:	1b9b      	subs	r3, r3, r6
 8004ef6:	1e5a      	subs	r2, r3, #1
 8004ef8:	bf49      	itett	mi
 8004efa:	f1c3 0301 	rsbmi	r3, r3, #1
 8004efe:	2300      	movpl	r3, #0
 8004f00:	9304      	strmi	r3, [sp, #16]
 8004f02:	2300      	movmi	r3, #0
 8004f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f06:	bf54      	ite	pl
 8004f08:	9304      	strpl	r3, [sp, #16]
 8004f0a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004f0c:	2f00      	cmp	r7, #0
 8004f0e:	db3b      	blt.n	8004f88 <_dtoa_r+0x220>
 8004f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f12:	970e      	str	r7, [sp, #56]	@ 0x38
 8004f14:	443b      	add	r3, r7
 8004f16:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f18:	2300      	movs	r3, #0
 8004f1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f1c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f1e:	2b09      	cmp	r3, #9
 8004f20:	d865      	bhi.n	8004fee <_dtoa_r+0x286>
 8004f22:	2b05      	cmp	r3, #5
 8004f24:	bfc4      	itt	gt
 8004f26:	3b04      	subgt	r3, #4
 8004f28:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004f2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f2c:	bfc8      	it	gt
 8004f2e:	2400      	movgt	r4, #0
 8004f30:	f1a3 0302 	sub.w	r3, r3, #2
 8004f34:	bfd8      	it	le
 8004f36:	2401      	movle	r4, #1
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d864      	bhi.n	8005006 <_dtoa_r+0x29e>
 8004f3c:	e8df f003 	tbb	[pc, r3]
 8004f40:	2c385553 	.word	0x2c385553
 8004f44:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004f48:	441e      	add	r6, r3
 8004f4a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004f4e:	2b20      	cmp	r3, #32
 8004f50:	bfc1      	itttt	gt
 8004f52:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004f56:	fa08 f803 	lslgt.w	r8, r8, r3
 8004f5a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004f5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004f62:	bfd6      	itet	le
 8004f64:	f1c3 0320 	rsble	r3, r3, #32
 8004f68:	ea48 0003 	orrgt.w	r0, r8, r3
 8004f6c:	fa04 f003 	lslle.w	r0, r4, r3
 8004f70:	f7fb fa38 	bl	80003e4 <__aeabi_ui2d>
 8004f74:	2201      	movs	r2, #1
 8004f76:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004f7a:	3e01      	subs	r6, #1
 8004f7c:	9212      	str	r2, [sp, #72]	@ 0x48
 8004f7e:	e774      	b.n	8004e6a <_dtoa_r+0x102>
 8004f80:	2301      	movs	r3, #1
 8004f82:	e7b5      	b.n	8004ef0 <_dtoa_r+0x188>
 8004f84:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004f86:	e7b4      	b.n	8004ef2 <_dtoa_r+0x18a>
 8004f88:	9b04      	ldr	r3, [sp, #16]
 8004f8a:	1bdb      	subs	r3, r3, r7
 8004f8c:	9304      	str	r3, [sp, #16]
 8004f8e:	427b      	negs	r3, r7
 8004f90:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f92:	2300      	movs	r3, #0
 8004f94:	930e      	str	r3, [sp, #56]	@ 0x38
 8004f96:	e7c1      	b.n	8004f1c <_dtoa_r+0x1b4>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f9e:	eb07 0b03 	add.w	fp, r7, r3
 8004fa2:	f10b 0301 	add.w	r3, fp, #1
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	9308      	str	r3, [sp, #32]
 8004faa:	bfb8      	it	lt
 8004fac:	2301      	movlt	r3, #1
 8004fae:	e006      	b.n	8004fbe <_dtoa_r+0x256>
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	dd28      	ble.n	800500c <_dtoa_r+0x2a4>
 8004fba:	469b      	mov	fp, r3
 8004fbc:	9308      	str	r3, [sp, #32]
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	2204      	movs	r2, #4
 8004fc2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004fc6:	f102 0514 	add.w	r5, r2, #20
 8004fca:	429d      	cmp	r5, r3
 8004fcc:	d926      	bls.n	800501c <_dtoa_r+0x2b4>
 8004fce:	6041      	str	r1, [r0, #4]
 8004fd0:	4648      	mov	r0, r9
 8004fd2:	f000 fd9b 	bl	8005b0c <_Balloc>
 8004fd6:	4682      	mov	sl, r0
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	d143      	bne.n	8005064 <_dtoa_r+0x2fc>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	f240 11af 	movw	r1, #431	@ 0x1af
 8004fe2:	4b1f      	ldr	r3, [pc, #124]	@ (8005060 <_dtoa_r+0x2f8>)
 8004fe4:	e6d4      	b.n	8004d90 <_dtoa_r+0x28>
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	e7e3      	b.n	8004fb2 <_dtoa_r+0x24a>
 8004fea:	2300      	movs	r3, #0
 8004fec:	e7d5      	b.n	8004f9a <_dtoa_r+0x232>
 8004fee:	2401      	movs	r4, #1
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ff4:	9320      	str	r3, [sp, #128]	@ 0x80
 8004ff6:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	2312      	movs	r3, #18
 8004ffe:	f8cd b020 	str.w	fp, [sp, #32]
 8005002:	9221      	str	r2, [sp, #132]	@ 0x84
 8005004:	e7db      	b.n	8004fbe <_dtoa_r+0x256>
 8005006:	2301      	movs	r3, #1
 8005008:	930b      	str	r3, [sp, #44]	@ 0x2c
 800500a:	e7f4      	b.n	8004ff6 <_dtoa_r+0x28e>
 800500c:	f04f 0b01 	mov.w	fp, #1
 8005010:	465b      	mov	r3, fp
 8005012:	f8cd b020 	str.w	fp, [sp, #32]
 8005016:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800501a:	e7d0      	b.n	8004fbe <_dtoa_r+0x256>
 800501c:	3101      	adds	r1, #1
 800501e:	0052      	lsls	r2, r2, #1
 8005020:	e7d1      	b.n	8004fc6 <_dtoa_r+0x25e>
 8005022:	bf00      	nop
 8005024:	f3af 8000 	nop.w
 8005028:	636f4361 	.word	0x636f4361
 800502c:	3fd287a7 	.word	0x3fd287a7
 8005030:	8b60c8b3 	.word	0x8b60c8b3
 8005034:	3fc68a28 	.word	0x3fc68a28
 8005038:	509f79fb 	.word	0x509f79fb
 800503c:	3fd34413 	.word	0x3fd34413
 8005040:	08006d8b 	.word	0x08006d8b
 8005044:	08006da2 	.word	0x08006da2
 8005048:	7ff00000 	.word	0x7ff00000
 800504c:	08006d87 	.word	0x08006d87
 8005050:	08006d5b 	.word	0x08006d5b
 8005054:	08006d5a 	.word	0x08006d5a
 8005058:	3ff80000 	.word	0x3ff80000
 800505c:	08006ef0 	.word	0x08006ef0
 8005060:	08006dfa 	.word	0x08006dfa
 8005064:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005068:	6018      	str	r0, [r3, #0]
 800506a:	9b08      	ldr	r3, [sp, #32]
 800506c:	2b0e      	cmp	r3, #14
 800506e:	f200 80a1 	bhi.w	80051b4 <_dtoa_r+0x44c>
 8005072:	2c00      	cmp	r4, #0
 8005074:	f000 809e 	beq.w	80051b4 <_dtoa_r+0x44c>
 8005078:	2f00      	cmp	r7, #0
 800507a:	dd33      	ble.n	80050e4 <_dtoa_r+0x37c>
 800507c:	4b9c      	ldr	r3, [pc, #624]	@ (80052f0 <_dtoa_r+0x588>)
 800507e:	f007 020f 	and.w	r2, r7, #15
 8005082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005086:	05f8      	lsls	r0, r7, #23
 8005088:	e9d3 3400 	ldrd	r3, r4, [r3]
 800508c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005090:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005094:	d516      	bpl.n	80050c4 <_dtoa_r+0x35c>
 8005096:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800509a:	4b96      	ldr	r3, [pc, #600]	@ (80052f4 <_dtoa_r+0x58c>)
 800509c:	2603      	movs	r6, #3
 800509e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80050a2:	f7fb fb43 	bl	800072c <__aeabi_ddiv>
 80050a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80050aa:	f004 040f 	and.w	r4, r4, #15
 80050ae:	4d91      	ldr	r5, [pc, #580]	@ (80052f4 <_dtoa_r+0x58c>)
 80050b0:	b954      	cbnz	r4, 80050c8 <_dtoa_r+0x360>
 80050b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80050b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050ba:	f7fb fb37 	bl	800072c <__aeabi_ddiv>
 80050be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80050c2:	e028      	b.n	8005116 <_dtoa_r+0x3ae>
 80050c4:	2602      	movs	r6, #2
 80050c6:	e7f2      	b.n	80050ae <_dtoa_r+0x346>
 80050c8:	07e1      	lsls	r1, r4, #31
 80050ca:	d508      	bpl.n	80050de <_dtoa_r+0x376>
 80050cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80050d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050d4:	f7fb fa00 	bl	80004d8 <__aeabi_dmul>
 80050d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050dc:	3601      	adds	r6, #1
 80050de:	1064      	asrs	r4, r4, #1
 80050e0:	3508      	adds	r5, #8
 80050e2:	e7e5      	b.n	80050b0 <_dtoa_r+0x348>
 80050e4:	f000 80af 	beq.w	8005246 <_dtoa_r+0x4de>
 80050e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050ec:	427c      	negs	r4, r7
 80050ee:	4b80      	ldr	r3, [pc, #512]	@ (80052f0 <_dtoa_r+0x588>)
 80050f0:	f004 020f 	and.w	r2, r4, #15
 80050f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fc:	f7fb f9ec 	bl	80004d8 <__aeabi_dmul>
 8005100:	2602      	movs	r6, #2
 8005102:	2300      	movs	r3, #0
 8005104:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005108:	4d7a      	ldr	r5, [pc, #488]	@ (80052f4 <_dtoa_r+0x58c>)
 800510a:	1124      	asrs	r4, r4, #4
 800510c:	2c00      	cmp	r4, #0
 800510e:	f040 808f 	bne.w	8005230 <_dtoa_r+0x4c8>
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1d3      	bne.n	80050be <_dtoa_r+0x356>
 8005116:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800511a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 8094 	beq.w	800524a <_dtoa_r+0x4e2>
 8005122:	2200      	movs	r2, #0
 8005124:	4620      	mov	r0, r4
 8005126:	4629      	mov	r1, r5
 8005128:	4b73      	ldr	r3, [pc, #460]	@ (80052f8 <_dtoa_r+0x590>)
 800512a:	f7fb fc47 	bl	80009bc <__aeabi_dcmplt>
 800512e:	2800      	cmp	r0, #0
 8005130:	f000 808b 	beq.w	800524a <_dtoa_r+0x4e2>
 8005134:	9b08      	ldr	r3, [sp, #32]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f000 8087 	beq.w	800524a <_dtoa_r+0x4e2>
 800513c:	f1bb 0f00 	cmp.w	fp, #0
 8005140:	dd34      	ble.n	80051ac <_dtoa_r+0x444>
 8005142:	4620      	mov	r0, r4
 8005144:	2200      	movs	r2, #0
 8005146:	4629      	mov	r1, r5
 8005148:	4b6c      	ldr	r3, [pc, #432]	@ (80052fc <_dtoa_r+0x594>)
 800514a:	f7fb f9c5 	bl	80004d8 <__aeabi_dmul>
 800514e:	465c      	mov	r4, fp
 8005150:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005154:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005158:	3601      	adds	r6, #1
 800515a:	4630      	mov	r0, r6
 800515c:	f7fb f952 	bl	8000404 <__aeabi_i2d>
 8005160:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005164:	f7fb f9b8 	bl	80004d8 <__aeabi_dmul>
 8005168:	2200      	movs	r2, #0
 800516a:	4b65      	ldr	r3, [pc, #404]	@ (8005300 <_dtoa_r+0x598>)
 800516c:	f7fa fffe 	bl	800016c <__adddf3>
 8005170:	4605      	mov	r5, r0
 8005172:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005176:	2c00      	cmp	r4, #0
 8005178:	d16a      	bne.n	8005250 <_dtoa_r+0x4e8>
 800517a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800517e:	2200      	movs	r2, #0
 8005180:	4b60      	ldr	r3, [pc, #384]	@ (8005304 <_dtoa_r+0x59c>)
 8005182:	f7fa fff1 	bl	8000168 <__aeabi_dsub>
 8005186:	4602      	mov	r2, r0
 8005188:	460b      	mov	r3, r1
 800518a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800518e:	462a      	mov	r2, r5
 8005190:	4633      	mov	r3, r6
 8005192:	f7fb fc31 	bl	80009f8 <__aeabi_dcmpgt>
 8005196:	2800      	cmp	r0, #0
 8005198:	f040 8298 	bne.w	80056cc <_dtoa_r+0x964>
 800519c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051a0:	462a      	mov	r2, r5
 80051a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80051a6:	f7fb fc09 	bl	80009bc <__aeabi_dcmplt>
 80051aa:	bb38      	cbnz	r0, 80051fc <_dtoa_r+0x494>
 80051ac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80051b0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80051b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f2c0 8157 	blt.w	800546a <_dtoa_r+0x702>
 80051bc:	2f0e      	cmp	r7, #14
 80051be:	f300 8154 	bgt.w	800546a <_dtoa_r+0x702>
 80051c2:	4b4b      	ldr	r3, [pc, #300]	@ (80052f0 <_dtoa_r+0x588>)
 80051c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80051c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80051cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80051d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f280 80e5 	bge.w	80053a2 <_dtoa_r+0x63a>
 80051d8:	9b08      	ldr	r3, [sp, #32]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f300 80e1 	bgt.w	80053a2 <_dtoa_r+0x63a>
 80051e0:	d10c      	bne.n	80051fc <_dtoa_r+0x494>
 80051e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051e6:	2200      	movs	r2, #0
 80051e8:	4b46      	ldr	r3, [pc, #280]	@ (8005304 <_dtoa_r+0x59c>)
 80051ea:	f7fb f975 	bl	80004d8 <__aeabi_dmul>
 80051ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80051f2:	f7fb fbf7 	bl	80009e4 <__aeabi_dcmpge>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	f000 8266 	beq.w	80056c8 <_dtoa_r+0x960>
 80051fc:	2400      	movs	r4, #0
 80051fe:	4625      	mov	r5, r4
 8005200:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005202:	4656      	mov	r6, sl
 8005204:	ea6f 0803 	mvn.w	r8, r3
 8005208:	2700      	movs	r7, #0
 800520a:	4621      	mov	r1, r4
 800520c:	4648      	mov	r0, r9
 800520e:	f000 fcbd 	bl	8005b8c <_Bfree>
 8005212:	2d00      	cmp	r5, #0
 8005214:	f000 80bd 	beq.w	8005392 <_dtoa_r+0x62a>
 8005218:	b12f      	cbz	r7, 8005226 <_dtoa_r+0x4be>
 800521a:	42af      	cmp	r7, r5
 800521c:	d003      	beq.n	8005226 <_dtoa_r+0x4be>
 800521e:	4639      	mov	r1, r7
 8005220:	4648      	mov	r0, r9
 8005222:	f000 fcb3 	bl	8005b8c <_Bfree>
 8005226:	4629      	mov	r1, r5
 8005228:	4648      	mov	r0, r9
 800522a:	f000 fcaf 	bl	8005b8c <_Bfree>
 800522e:	e0b0      	b.n	8005392 <_dtoa_r+0x62a>
 8005230:	07e2      	lsls	r2, r4, #31
 8005232:	d505      	bpl.n	8005240 <_dtoa_r+0x4d8>
 8005234:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005238:	f7fb f94e 	bl	80004d8 <__aeabi_dmul>
 800523c:	2301      	movs	r3, #1
 800523e:	3601      	adds	r6, #1
 8005240:	1064      	asrs	r4, r4, #1
 8005242:	3508      	adds	r5, #8
 8005244:	e762      	b.n	800510c <_dtoa_r+0x3a4>
 8005246:	2602      	movs	r6, #2
 8005248:	e765      	b.n	8005116 <_dtoa_r+0x3ae>
 800524a:	46b8      	mov	r8, r7
 800524c:	9c08      	ldr	r4, [sp, #32]
 800524e:	e784      	b.n	800515a <_dtoa_r+0x3f2>
 8005250:	4b27      	ldr	r3, [pc, #156]	@ (80052f0 <_dtoa_r+0x588>)
 8005252:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005254:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005258:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800525c:	4454      	add	r4, sl
 800525e:	2900      	cmp	r1, #0
 8005260:	d054      	beq.n	800530c <_dtoa_r+0x5a4>
 8005262:	2000      	movs	r0, #0
 8005264:	4928      	ldr	r1, [pc, #160]	@ (8005308 <_dtoa_r+0x5a0>)
 8005266:	f7fb fa61 	bl	800072c <__aeabi_ddiv>
 800526a:	4633      	mov	r3, r6
 800526c:	462a      	mov	r2, r5
 800526e:	f7fa ff7b 	bl	8000168 <__aeabi_dsub>
 8005272:	4656      	mov	r6, sl
 8005274:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005278:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800527c:	f7fb fbdc 	bl	8000a38 <__aeabi_d2iz>
 8005280:	4605      	mov	r5, r0
 8005282:	f7fb f8bf 	bl	8000404 <__aeabi_i2d>
 8005286:	4602      	mov	r2, r0
 8005288:	460b      	mov	r3, r1
 800528a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800528e:	f7fa ff6b 	bl	8000168 <__aeabi_dsub>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	3530      	adds	r5, #48	@ 0x30
 8005298:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800529c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80052a0:	f806 5b01 	strb.w	r5, [r6], #1
 80052a4:	f7fb fb8a 	bl	80009bc <__aeabi_dcmplt>
 80052a8:	2800      	cmp	r0, #0
 80052aa:	d172      	bne.n	8005392 <_dtoa_r+0x62a>
 80052ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052b0:	2000      	movs	r0, #0
 80052b2:	4911      	ldr	r1, [pc, #68]	@ (80052f8 <_dtoa_r+0x590>)
 80052b4:	f7fa ff58 	bl	8000168 <__aeabi_dsub>
 80052b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80052bc:	f7fb fb7e 	bl	80009bc <__aeabi_dcmplt>
 80052c0:	2800      	cmp	r0, #0
 80052c2:	f040 80b4 	bne.w	800542e <_dtoa_r+0x6c6>
 80052c6:	42a6      	cmp	r6, r4
 80052c8:	f43f af70 	beq.w	80051ac <_dtoa_r+0x444>
 80052cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80052d0:	2200      	movs	r2, #0
 80052d2:	4b0a      	ldr	r3, [pc, #40]	@ (80052fc <_dtoa_r+0x594>)
 80052d4:	f7fb f900 	bl	80004d8 <__aeabi_dmul>
 80052d8:	2200      	movs	r2, #0
 80052da:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80052de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052e2:	4b06      	ldr	r3, [pc, #24]	@ (80052fc <_dtoa_r+0x594>)
 80052e4:	f7fb f8f8 	bl	80004d8 <__aeabi_dmul>
 80052e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80052ec:	e7c4      	b.n	8005278 <_dtoa_r+0x510>
 80052ee:	bf00      	nop
 80052f0:	08006ef0 	.word	0x08006ef0
 80052f4:	08006ec8 	.word	0x08006ec8
 80052f8:	3ff00000 	.word	0x3ff00000
 80052fc:	40240000 	.word	0x40240000
 8005300:	401c0000 	.word	0x401c0000
 8005304:	40140000 	.word	0x40140000
 8005308:	3fe00000 	.word	0x3fe00000
 800530c:	4631      	mov	r1, r6
 800530e:	4628      	mov	r0, r5
 8005310:	f7fb f8e2 	bl	80004d8 <__aeabi_dmul>
 8005314:	4656      	mov	r6, sl
 8005316:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800531a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800531c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005320:	f7fb fb8a 	bl	8000a38 <__aeabi_d2iz>
 8005324:	4605      	mov	r5, r0
 8005326:	f7fb f86d 	bl	8000404 <__aeabi_i2d>
 800532a:	4602      	mov	r2, r0
 800532c:	460b      	mov	r3, r1
 800532e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005332:	f7fa ff19 	bl	8000168 <__aeabi_dsub>
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	3530      	adds	r5, #48	@ 0x30
 800533c:	f806 5b01 	strb.w	r5, [r6], #1
 8005340:	42a6      	cmp	r6, r4
 8005342:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	d124      	bne.n	8005396 <_dtoa_r+0x62e>
 800534c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005350:	4bae      	ldr	r3, [pc, #696]	@ (800560c <_dtoa_r+0x8a4>)
 8005352:	f7fa ff0b 	bl	800016c <__adddf3>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800535e:	f7fb fb4b 	bl	80009f8 <__aeabi_dcmpgt>
 8005362:	2800      	cmp	r0, #0
 8005364:	d163      	bne.n	800542e <_dtoa_r+0x6c6>
 8005366:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800536a:	2000      	movs	r0, #0
 800536c:	49a7      	ldr	r1, [pc, #668]	@ (800560c <_dtoa_r+0x8a4>)
 800536e:	f7fa fefb 	bl	8000168 <__aeabi_dsub>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800537a:	f7fb fb1f 	bl	80009bc <__aeabi_dcmplt>
 800537e:	2800      	cmp	r0, #0
 8005380:	f43f af14 	beq.w	80051ac <_dtoa_r+0x444>
 8005384:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005386:	1e73      	subs	r3, r6, #1
 8005388:	9313      	str	r3, [sp, #76]	@ 0x4c
 800538a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800538e:	2b30      	cmp	r3, #48	@ 0x30
 8005390:	d0f8      	beq.n	8005384 <_dtoa_r+0x61c>
 8005392:	4647      	mov	r7, r8
 8005394:	e03b      	b.n	800540e <_dtoa_r+0x6a6>
 8005396:	4b9e      	ldr	r3, [pc, #632]	@ (8005610 <_dtoa_r+0x8a8>)
 8005398:	f7fb f89e 	bl	80004d8 <__aeabi_dmul>
 800539c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053a0:	e7bc      	b.n	800531c <_dtoa_r+0x5b4>
 80053a2:	4656      	mov	r6, sl
 80053a4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80053a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053ac:	4620      	mov	r0, r4
 80053ae:	4629      	mov	r1, r5
 80053b0:	f7fb f9bc 	bl	800072c <__aeabi_ddiv>
 80053b4:	f7fb fb40 	bl	8000a38 <__aeabi_d2iz>
 80053b8:	4680      	mov	r8, r0
 80053ba:	f7fb f823 	bl	8000404 <__aeabi_i2d>
 80053be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053c2:	f7fb f889 	bl	80004d8 <__aeabi_dmul>
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	4620      	mov	r0, r4
 80053cc:	4629      	mov	r1, r5
 80053ce:	f7fa fecb 	bl	8000168 <__aeabi_dsub>
 80053d2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80053d6:	9d08      	ldr	r5, [sp, #32]
 80053d8:	f806 4b01 	strb.w	r4, [r6], #1
 80053dc:	eba6 040a 	sub.w	r4, r6, sl
 80053e0:	42a5      	cmp	r5, r4
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	d133      	bne.n	8005450 <_dtoa_r+0x6e8>
 80053e8:	f7fa fec0 	bl	800016c <__adddf3>
 80053ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053f0:	4604      	mov	r4, r0
 80053f2:	460d      	mov	r5, r1
 80053f4:	f7fb fb00 	bl	80009f8 <__aeabi_dcmpgt>
 80053f8:	b9c0      	cbnz	r0, 800542c <_dtoa_r+0x6c4>
 80053fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053fe:	4620      	mov	r0, r4
 8005400:	4629      	mov	r1, r5
 8005402:	f7fb fad1 	bl	80009a8 <__aeabi_dcmpeq>
 8005406:	b110      	cbz	r0, 800540e <_dtoa_r+0x6a6>
 8005408:	f018 0f01 	tst.w	r8, #1
 800540c:	d10e      	bne.n	800542c <_dtoa_r+0x6c4>
 800540e:	4648      	mov	r0, r9
 8005410:	9903      	ldr	r1, [sp, #12]
 8005412:	f000 fbbb 	bl	8005b8c <_Bfree>
 8005416:	2300      	movs	r3, #0
 8005418:	7033      	strb	r3, [r6, #0]
 800541a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800541c:	3701      	adds	r7, #1
 800541e:	601f      	str	r7, [r3, #0]
 8005420:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 824b 	beq.w	80058be <_dtoa_r+0xb56>
 8005428:	601e      	str	r6, [r3, #0]
 800542a:	e248      	b.n	80058be <_dtoa_r+0xb56>
 800542c:	46b8      	mov	r8, r7
 800542e:	4633      	mov	r3, r6
 8005430:	461e      	mov	r6, r3
 8005432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005436:	2a39      	cmp	r2, #57	@ 0x39
 8005438:	d106      	bne.n	8005448 <_dtoa_r+0x6e0>
 800543a:	459a      	cmp	sl, r3
 800543c:	d1f8      	bne.n	8005430 <_dtoa_r+0x6c8>
 800543e:	2230      	movs	r2, #48	@ 0x30
 8005440:	f108 0801 	add.w	r8, r8, #1
 8005444:	f88a 2000 	strb.w	r2, [sl]
 8005448:	781a      	ldrb	r2, [r3, #0]
 800544a:	3201      	adds	r2, #1
 800544c:	701a      	strb	r2, [r3, #0]
 800544e:	e7a0      	b.n	8005392 <_dtoa_r+0x62a>
 8005450:	2200      	movs	r2, #0
 8005452:	4b6f      	ldr	r3, [pc, #444]	@ (8005610 <_dtoa_r+0x8a8>)
 8005454:	f7fb f840 	bl	80004d8 <__aeabi_dmul>
 8005458:	2200      	movs	r2, #0
 800545a:	2300      	movs	r3, #0
 800545c:	4604      	mov	r4, r0
 800545e:	460d      	mov	r5, r1
 8005460:	f7fb faa2 	bl	80009a8 <__aeabi_dcmpeq>
 8005464:	2800      	cmp	r0, #0
 8005466:	d09f      	beq.n	80053a8 <_dtoa_r+0x640>
 8005468:	e7d1      	b.n	800540e <_dtoa_r+0x6a6>
 800546a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800546c:	2a00      	cmp	r2, #0
 800546e:	f000 80ea 	beq.w	8005646 <_dtoa_r+0x8de>
 8005472:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005474:	2a01      	cmp	r2, #1
 8005476:	f300 80cd 	bgt.w	8005614 <_dtoa_r+0x8ac>
 800547a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800547c:	2a00      	cmp	r2, #0
 800547e:	f000 80c1 	beq.w	8005604 <_dtoa_r+0x89c>
 8005482:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005486:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005488:	9e04      	ldr	r6, [sp, #16]
 800548a:	9a04      	ldr	r2, [sp, #16]
 800548c:	2101      	movs	r1, #1
 800548e:	441a      	add	r2, r3
 8005490:	9204      	str	r2, [sp, #16]
 8005492:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005494:	4648      	mov	r0, r9
 8005496:	441a      	add	r2, r3
 8005498:	9209      	str	r2, [sp, #36]	@ 0x24
 800549a:	f000 fc2b 	bl	8005cf4 <__i2b>
 800549e:	4605      	mov	r5, r0
 80054a0:	b166      	cbz	r6, 80054bc <_dtoa_r+0x754>
 80054a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	dd09      	ble.n	80054bc <_dtoa_r+0x754>
 80054a8:	42b3      	cmp	r3, r6
 80054aa:	bfa8      	it	ge
 80054ac:	4633      	movge	r3, r6
 80054ae:	9a04      	ldr	r2, [sp, #16]
 80054b0:	1af6      	subs	r6, r6, r3
 80054b2:	1ad2      	subs	r2, r2, r3
 80054b4:	9204      	str	r2, [sp, #16]
 80054b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80054bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054be:	b30b      	cbz	r3, 8005504 <_dtoa_r+0x79c>
 80054c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 80c6 	beq.w	8005654 <_dtoa_r+0x8ec>
 80054c8:	2c00      	cmp	r4, #0
 80054ca:	f000 80c0 	beq.w	800564e <_dtoa_r+0x8e6>
 80054ce:	4629      	mov	r1, r5
 80054d0:	4622      	mov	r2, r4
 80054d2:	4648      	mov	r0, r9
 80054d4:	f000 fcc6 	bl	8005e64 <__pow5mult>
 80054d8:	9a03      	ldr	r2, [sp, #12]
 80054da:	4601      	mov	r1, r0
 80054dc:	4605      	mov	r5, r0
 80054de:	4648      	mov	r0, r9
 80054e0:	f000 fc1e 	bl	8005d20 <__multiply>
 80054e4:	9903      	ldr	r1, [sp, #12]
 80054e6:	4680      	mov	r8, r0
 80054e8:	4648      	mov	r0, r9
 80054ea:	f000 fb4f 	bl	8005b8c <_Bfree>
 80054ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054f0:	1b1b      	subs	r3, r3, r4
 80054f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80054f4:	f000 80b1 	beq.w	800565a <_dtoa_r+0x8f2>
 80054f8:	4641      	mov	r1, r8
 80054fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054fc:	4648      	mov	r0, r9
 80054fe:	f000 fcb1 	bl	8005e64 <__pow5mult>
 8005502:	9003      	str	r0, [sp, #12]
 8005504:	2101      	movs	r1, #1
 8005506:	4648      	mov	r0, r9
 8005508:	f000 fbf4 	bl	8005cf4 <__i2b>
 800550c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800550e:	4604      	mov	r4, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 81d8 	beq.w	80058c6 <_dtoa_r+0xb5e>
 8005516:	461a      	mov	r2, r3
 8005518:	4601      	mov	r1, r0
 800551a:	4648      	mov	r0, r9
 800551c:	f000 fca2 	bl	8005e64 <__pow5mult>
 8005520:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005522:	4604      	mov	r4, r0
 8005524:	2b01      	cmp	r3, #1
 8005526:	f300 809f 	bgt.w	8005668 <_dtoa_r+0x900>
 800552a:	9b06      	ldr	r3, [sp, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	f040 8097 	bne.w	8005660 <_dtoa_r+0x8f8>
 8005532:	9b07      	ldr	r3, [sp, #28]
 8005534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005538:	2b00      	cmp	r3, #0
 800553a:	f040 8093 	bne.w	8005664 <_dtoa_r+0x8fc>
 800553e:	9b07      	ldr	r3, [sp, #28]
 8005540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005544:	0d1b      	lsrs	r3, r3, #20
 8005546:	051b      	lsls	r3, r3, #20
 8005548:	b133      	cbz	r3, 8005558 <_dtoa_r+0x7f0>
 800554a:	9b04      	ldr	r3, [sp, #16]
 800554c:	3301      	adds	r3, #1
 800554e:	9304      	str	r3, [sp, #16]
 8005550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005552:	3301      	adds	r3, #1
 8005554:	9309      	str	r3, [sp, #36]	@ 0x24
 8005556:	2301      	movs	r3, #1
 8005558:	930a      	str	r3, [sp, #40]	@ 0x28
 800555a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 81b8 	beq.w	80058d2 <_dtoa_r+0xb6a>
 8005562:	6923      	ldr	r3, [r4, #16]
 8005564:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005568:	6918      	ldr	r0, [r3, #16]
 800556a:	f000 fb77 	bl	8005c5c <__hi0bits>
 800556e:	f1c0 0020 	rsb	r0, r0, #32
 8005572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005574:	4418      	add	r0, r3
 8005576:	f010 001f 	ands.w	r0, r0, #31
 800557a:	f000 8082 	beq.w	8005682 <_dtoa_r+0x91a>
 800557e:	f1c0 0320 	rsb	r3, r0, #32
 8005582:	2b04      	cmp	r3, #4
 8005584:	dd73      	ble.n	800566e <_dtoa_r+0x906>
 8005586:	9b04      	ldr	r3, [sp, #16]
 8005588:	f1c0 001c 	rsb	r0, r0, #28
 800558c:	4403      	add	r3, r0
 800558e:	9304      	str	r3, [sp, #16]
 8005590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005592:	4406      	add	r6, r0
 8005594:	4403      	add	r3, r0
 8005596:	9309      	str	r3, [sp, #36]	@ 0x24
 8005598:	9b04      	ldr	r3, [sp, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	dd05      	ble.n	80055aa <_dtoa_r+0x842>
 800559e:	461a      	mov	r2, r3
 80055a0:	4648      	mov	r0, r9
 80055a2:	9903      	ldr	r1, [sp, #12]
 80055a4:	f000 fcb8 	bl	8005f18 <__lshift>
 80055a8:	9003      	str	r0, [sp, #12]
 80055aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	dd05      	ble.n	80055bc <_dtoa_r+0x854>
 80055b0:	4621      	mov	r1, r4
 80055b2:	461a      	mov	r2, r3
 80055b4:	4648      	mov	r0, r9
 80055b6:	f000 fcaf 	bl	8005f18 <__lshift>
 80055ba:	4604      	mov	r4, r0
 80055bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d061      	beq.n	8005686 <_dtoa_r+0x91e>
 80055c2:	4621      	mov	r1, r4
 80055c4:	9803      	ldr	r0, [sp, #12]
 80055c6:	f000 fd13 	bl	8005ff0 <__mcmp>
 80055ca:	2800      	cmp	r0, #0
 80055cc:	da5b      	bge.n	8005686 <_dtoa_r+0x91e>
 80055ce:	2300      	movs	r3, #0
 80055d0:	220a      	movs	r2, #10
 80055d2:	4648      	mov	r0, r9
 80055d4:	9903      	ldr	r1, [sp, #12]
 80055d6:	f000 fafb 	bl	8005bd0 <__multadd>
 80055da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055dc:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80055e0:	9003      	str	r0, [sp, #12]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 8177 	beq.w	80058d6 <_dtoa_r+0xb6e>
 80055e8:	4629      	mov	r1, r5
 80055ea:	2300      	movs	r3, #0
 80055ec:	220a      	movs	r2, #10
 80055ee:	4648      	mov	r0, r9
 80055f0:	f000 faee 	bl	8005bd0 <__multadd>
 80055f4:	f1bb 0f00 	cmp.w	fp, #0
 80055f8:	4605      	mov	r5, r0
 80055fa:	dc6f      	bgt.n	80056dc <_dtoa_r+0x974>
 80055fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80055fe:	2b02      	cmp	r3, #2
 8005600:	dc49      	bgt.n	8005696 <_dtoa_r+0x92e>
 8005602:	e06b      	b.n	80056dc <_dtoa_r+0x974>
 8005604:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005606:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800560a:	e73c      	b.n	8005486 <_dtoa_r+0x71e>
 800560c:	3fe00000 	.word	0x3fe00000
 8005610:	40240000 	.word	0x40240000
 8005614:	9b08      	ldr	r3, [sp, #32]
 8005616:	1e5c      	subs	r4, r3, #1
 8005618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800561a:	42a3      	cmp	r3, r4
 800561c:	db09      	blt.n	8005632 <_dtoa_r+0x8ca>
 800561e:	1b1c      	subs	r4, r3, r4
 8005620:	9b08      	ldr	r3, [sp, #32]
 8005622:	2b00      	cmp	r3, #0
 8005624:	f6bf af30 	bge.w	8005488 <_dtoa_r+0x720>
 8005628:	9b04      	ldr	r3, [sp, #16]
 800562a:	9a08      	ldr	r2, [sp, #32]
 800562c:	1a9e      	subs	r6, r3, r2
 800562e:	2300      	movs	r3, #0
 8005630:	e72b      	b.n	800548a <_dtoa_r+0x722>
 8005632:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005634:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005636:	1ae3      	subs	r3, r4, r3
 8005638:	441a      	add	r2, r3
 800563a:	940a      	str	r4, [sp, #40]	@ 0x28
 800563c:	9e04      	ldr	r6, [sp, #16]
 800563e:	2400      	movs	r4, #0
 8005640:	9b08      	ldr	r3, [sp, #32]
 8005642:	920e      	str	r2, [sp, #56]	@ 0x38
 8005644:	e721      	b.n	800548a <_dtoa_r+0x722>
 8005646:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005648:	9e04      	ldr	r6, [sp, #16]
 800564a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800564c:	e728      	b.n	80054a0 <_dtoa_r+0x738>
 800564e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005652:	e751      	b.n	80054f8 <_dtoa_r+0x790>
 8005654:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005656:	9903      	ldr	r1, [sp, #12]
 8005658:	e750      	b.n	80054fc <_dtoa_r+0x794>
 800565a:	f8cd 800c 	str.w	r8, [sp, #12]
 800565e:	e751      	b.n	8005504 <_dtoa_r+0x79c>
 8005660:	2300      	movs	r3, #0
 8005662:	e779      	b.n	8005558 <_dtoa_r+0x7f0>
 8005664:	9b06      	ldr	r3, [sp, #24]
 8005666:	e777      	b.n	8005558 <_dtoa_r+0x7f0>
 8005668:	2300      	movs	r3, #0
 800566a:	930a      	str	r3, [sp, #40]	@ 0x28
 800566c:	e779      	b.n	8005562 <_dtoa_r+0x7fa>
 800566e:	d093      	beq.n	8005598 <_dtoa_r+0x830>
 8005670:	9a04      	ldr	r2, [sp, #16]
 8005672:	331c      	adds	r3, #28
 8005674:	441a      	add	r2, r3
 8005676:	9204      	str	r2, [sp, #16]
 8005678:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800567a:	441e      	add	r6, r3
 800567c:	441a      	add	r2, r3
 800567e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005680:	e78a      	b.n	8005598 <_dtoa_r+0x830>
 8005682:	4603      	mov	r3, r0
 8005684:	e7f4      	b.n	8005670 <_dtoa_r+0x908>
 8005686:	9b08      	ldr	r3, [sp, #32]
 8005688:	46b8      	mov	r8, r7
 800568a:	2b00      	cmp	r3, #0
 800568c:	dc20      	bgt.n	80056d0 <_dtoa_r+0x968>
 800568e:	469b      	mov	fp, r3
 8005690:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005692:	2b02      	cmp	r3, #2
 8005694:	dd1e      	ble.n	80056d4 <_dtoa_r+0x96c>
 8005696:	f1bb 0f00 	cmp.w	fp, #0
 800569a:	f47f adb1 	bne.w	8005200 <_dtoa_r+0x498>
 800569e:	4621      	mov	r1, r4
 80056a0:	465b      	mov	r3, fp
 80056a2:	2205      	movs	r2, #5
 80056a4:	4648      	mov	r0, r9
 80056a6:	f000 fa93 	bl	8005bd0 <__multadd>
 80056aa:	4601      	mov	r1, r0
 80056ac:	4604      	mov	r4, r0
 80056ae:	9803      	ldr	r0, [sp, #12]
 80056b0:	f000 fc9e 	bl	8005ff0 <__mcmp>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	f77f ada3 	ble.w	8005200 <_dtoa_r+0x498>
 80056ba:	4656      	mov	r6, sl
 80056bc:	2331      	movs	r3, #49	@ 0x31
 80056be:	f108 0801 	add.w	r8, r8, #1
 80056c2:	f806 3b01 	strb.w	r3, [r6], #1
 80056c6:	e59f      	b.n	8005208 <_dtoa_r+0x4a0>
 80056c8:	46b8      	mov	r8, r7
 80056ca:	9c08      	ldr	r4, [sp, #32]
 80056cc:	4625      	mov	r5, r4
 80056ce:	e7f4      	b.n	80056ba <_dtoa_r+0x952>
 80056d0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80056d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 8101 	beq.w	80058de <_dtoa_r+0xb76>
 80056dc:	2e00      	cmp	r6, #0
 80056de:	dd05      	ble.n	80056ec <_dtoa_r+0x984>
 80056e0:	4629      	mov	r1, r5
 80056e2:	4632      	mov	r2, r6
 80056e4:	4648      	mov	r0, r9
 80056e6:	f000 fc17 	bl	8005f18 <__lshift>
 80056ea:	4605      	mov	r5, r0
 80056ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d05c      	beq.n	80057ac <_dtoa_r+0xa44>
 80056f2:	4648      	mov	r0, r9
 80056f4:	6869      	ldr	r1, [r5, #4]
 80056f6:	f000 fa09 	bl	8005b0c <_Balloc>
 80056fa:	4606      	mov	r6, r0
 80056fc:	b928      	cbnz	r0, 800570a <_dtoa_r+0x9a2>
 80056fe:	4602      	mov	r2, r0
 8005700:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005704:	4b80      	ldr	r3, [pc, #512]	@ (8005908 <_dtoa_r+0xba0>)
 8005706:	f7ff bb43 	b.w	8004d90 <_dtoa_r+0x28>
 800570a:	692a      	ldr	r2, [r5, #16]
 800570c:	f105 010c 	add.w	r1, r5, #12
 8005710:	3202      	adds	r2, #2
 8005712:	0092      	lsls	r2, r2, #2
 8005714:	300c      	adds	r0, #12
 8005716:	f000 ff9d 	bl	8006654 <memcpy>
 800571a:	2201      	movs	r2, #1
 800571c:	4631      	mov	r1, r6
 800571e:	4648      	mov	r0, r9
 8005720:	f000 fbfa 	bl	8005f18 <__lshift>
 8005724:	462f      	mov	r7, r5
 8005726:	4605      	mov	r5, r0
 8005728:	f10a 0301 	add.w	r3, sl, #1
 800572c:	9304      	str	r3, [sp, #16]
 800572e:	eb0a 030b 	add.w	r3, sl, fp
 8005732:	930a      	str	r3, [sp, #40]	@ 0x28
 8005734:	9b06      	ldr	r3, [sp, #24]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	9309      	str	r3, [sp, #36]	@ 0x24
 800573c:	9b04      	ldr	r3, [sp, #16]
 800573e:	4621      	mov	r1, r4
 8005740:	9803      	ldr	r0, [sp, #12]
 8005742:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005746:	f7ff fa84 	bl	8004c52 <quorem>
 800574a:	4603      	mov	r3, r0
 800574c:	4639      	mov	r1, r7
 800574e:	3330      	adds	r3, #48	@ 0x30
 8005750:	9006      	str	r0, [sp, #24]
 8005752:	9803      	ldr	r0, [sp, #12]
 8005754:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005756:	f000 fc4b 	bl	8005ff0 <__mcmp>
 800575a:	462a      	mov	r2, r5
 800575c:	9008      	str	r0, [sp, #32]
 800575e:	4621      	mov	r1, r4
 8005760:	4648      	mov	r0, r9
 8005762:	f000 fc61 	bl	8006028 <__mdiff>
 8005766:	68c2      	ldr	r2, [r0, #12]
 8005768:	4606      	mov	r6, r0
 800576a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800576c:	bb02      	cbnz	r2, 80057b0 <_dtoa_r+0xa48>
 800576e:	4601      	mov	r1, r0
 8005770:	9803      	ldr	r0, [sp, #12]
 8005772:	f000 fc3d 	bl	8005ff0 <__mcmp>
 8005776:	4602      	mov	r2, r0
 8005778:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800577a:	4631      	mov	r1, r6
 800577c:	4648      	mov	r0, r9
 800577e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005782:	f000 fa03 	bl	8005b8c <_Bfree>
 8005786:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005788:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800578a:	9e04      	ldr	r6, [sp, #16]
 800578c:	ea42 0103 	orr.w	r1, r2, r3
 8005790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005792:	4319      	orrs	r1, r3
 8005794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005796:	d10d      	bne.n	80057b4 <_dtoa_r+0xa4c>
 8005798:	2b39      	cmp	r3, #57	@ 0x39
 800579a:	d027      	beq.n	80057ec <_dtoa_r+0xa84>
 800579c:	9a08      	ldr	r2, [sp, #32]
 800579e:	2a00      	cmp	r2, #0
 80057a0:	dd01      	ble.n	80057a6 <_dtoa_r+0xa3e>
 80057a2:	9b06      	ldr	r3, [sp, #24]
 80057a4:	3331      	adds	r3, #49	@ 0x31
 80057a6:	f88b 3000 	strb.w	r3, [fp]
 80057aa:	e52e      	b.n	800520a <_dtoa_r+0x4a2>
 80057ac:	4628      	mov	r0, r5
 80057ae:	e7b9      	b.n	8005724 <_dtoa_r+0x9bc>
 80057b0:	2201      	movs	r2, #1
 80057b2:	e7e2      	b.n	800577a <_dtoa_r+0xa12>
 80057b4:	9908      	ldr	r1, [sp, #32]
 80057b6:	2900      	cmp	r1, #0
 80057b8:	db04      	blt.n	80057c4 <_dtoa_r+0xa5c>
 80057ba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80057bc:	4301      	orrs	r1, r0
 80057be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057c0:	4301      	orrs	r1, r0
 80057c2:	d120      	bne.n	8005806 <_dtoa_r+0xa9e>
 80057c4:	2a00      	cmp	r2, #0
 80057c6:	ddee      	ble.n	80057a6 <_dtoa_r+0xa3e>
 80057c8:	2201      	movs	r2, #1
 80057ca:	9903      	ldr	r1, [sp, #12]
 80057cc:	4648      	mov	r0, r9
 80057ce:	9304      	str	r3, [sp, #16]
 80057d0:	f000 fba2 	bl	8005f18 <__lshift>
 80057d4:	4621      	mov	r1, r4
 80057d6:	9003      	str	r0, [sp, #12]
 80057d8:	f000 fc0a 	bl	8005ff0 <__mcmp>
 80057dc:	2800      	cmp	r0, #0
 80057de:	9b04      	ldr	r3, [sp, #16]
 80057e0:	dc02      	bgt.n	80057e8 <_dtoa_r+0xa80>
 80057e2:	d1e0      	bne.n	80057a6 <_dtoa_r+0xa3e>
 80057e4:	07da      	lsls	r2, r3, #31
 80057e6:	d5de      	bpl.n	80057a6 <_dtoa_r+0xa3e>
 80057e8:	2b39      	cmp	r3, #57	@ 0x39
 80057ea:	d1da      	bne.n	80057a2 <_dtoa_r+0xa3a>
 80057ec:	2339      	movs	r3, #57	@ 0x39
 80057ee:	f88b 3000 	strb.w	r3, [fp]
 80057f2:	4633      	mov	r3, r6
 80057f4:	461e      	mov	r6, r3
 80057f6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80057fa:	3b01      	subs	r3, #1
 80057fc:	2a39      	cmp	r2, #57	@ 0x39
 80057fe:	d04e      	beq.n	800589e <_dtoa_r+0xb36>
 8005800:	3201      	adds	r2, #1
 8005802:	701a      	strb	r2, [r3, #0]
 8005804:	e501      	b.n	800520a <_dtoa_r+0x4a2>
 8005806:	2a00      	cmp	r2, #0
 8005808:	dd03      	ble.n	8005812 <_dtoa_r+0xaaa>
 800580a:	2b39      	cmp	r3, #57	@ 0x39
 800580c:	d0ee      	beq.n	80057ec <_dtoa_r+0xa84>
 800580e:	3301      	adds	r3, #1
 8005810:	e7c9      	b.n	80057a6 <_dtoa_r+0xa3e>
 8005812:	9a04      	ldr	r2, [sp, #16]
 8005814:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005816:	f802 3c01 	strb.w	r3, [r2, #-1]
 800581a:	428a      	cmp	r2, r1
 800581c:	d028      	beq.n	8005870 <_dtoa_r+0xb08>
 800581e:	2300      	movs	r3, #0
 8005820:	220a      	movs	r2, #10
 8005822:	9903      	ldr	r1, [sp, #12]
 8005824:	4648      	mov	r0, r9
 8005826:	f000 f9d3 	bl	8005bd0 <__multadd>
 800582a:	42af      	cmp	r7, r5
 800582c:	9003      	str	r0, [sp, #12]
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	f04f 020a 	mov.w	r2, #10
 8005836:	4639      	mov	r1, r7
 8005838:	4648      	mov	r0, r9
 800583a:	d107      	bne.n	800584c <_dtoa_r+0xae4>
 800583c:	f000 f9c8 	bl	8005bd0 <__multadd>
 8005840:	4607      	mov	r7, r0
 8005842:	4605      	mov	r5, r0
 8005844:	9b04      	ldr	r3, [sp, #16]
 8005846:	3301      	adds	r3, #1
 8005848:	9304      	str	r3, [sp, #16]
 800584a:	e777      	b.n	800573c <_dtoa_r+0x9d4>
 800584c:	f000 f9c0 	bl	8005bd0 <__multadd>
 8005850:	4629      	mov	r1, r5
 8005852:	4607      	mov	r7, r0
 8005854:	2300      	movs	r3, #0
 8005856:	220a      	movs	r2, #10
 8005858:	4648      	mov	r0, r9
 800585a:	f000 f9b9 	bl	8005bd0 <__multadd>
 800585e:	4605      	mov	r5, r0
 8005860:	e7f0      	b.n	8005844 <_dtoa_r+0xadc>
 8005862:	f1bb 0f00 	cmp.w	fp, #0
 8005866:	bfcc      	ite	gt
 8005868:	465e      	movgt	r6, fp
 800586a:	2601      	movle	r6, #1
 800586c:	2700      	movs	r7, #0
 800586e:	4456      	add	r6, sl
 8005870:	2201      	movs	r2, #1
 8005872:	9903      	ldr	r1, [sp, #12]
 8005874:	4648      	mov	r0, r9
 8005876:	9304      	str	r3, [sp, #16]
 8005878:	f000 fb4e 	bl	8005f18 <__lshift>
 800587c:	4621      	mov	r1, r4
 800587e:	9003      	str	r0, [sp, #12]
 8005880:	f000 fbb6 	bl	8005ff0 <__mcmp>
 8005884:	2800      	cmp	r0, #0
 8005886:	dcb4      	bgt.n	80057f2 <_dtoa_r+0xa8a>
 8005888:	d102      	bne.n	8005890 <_dtoa_r+0xb28>
 800588a:	9b04      	ldr	r3, [sp, #16]
 800588c:	07db      	lsls	r3, r3, #31
 800588e:	d4b0      	bmi.n	80057f2 <_dtoa_r+0xa8a>
 8005890:	4633      	mov	r3, r6
 8005892:	461e      	mov	r6, r3
 8005894:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005898:	2a30      	cmp	r2, #48	@ 0x30
 800589a:	d0fa      	beq.n	8005892 <_dtoa_r+0xb2a>
 800589c:	e4b5      	b.n	800520a <_dtoa_r+0x4a2>
 800589e:	459a      	cmp	sl, r3
 80058a0:	d1a8      	bne.n	80057f4 <_dtoa_r+0xa8c>
 80058a2:	2331      	movs	r3, #49	@ 0x31
 80058a4:	f108 0801 	add.w	r8, r8, #1
 80058a8:	f88a 3000 	strb.w	r3, [sl]
 80058ac:	e4ad      	b.n	800520a <_dtoa_r+0x4a2>
 80058ae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80058b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800590c <_dtoa_r+0xba4>
 80058b4:	b11b      	cbz	r3, 80058be <_dtoa_r+0xb56>
 80058b6:	f10a 0308 	add.w	r3, sl, #8
 80058ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80058bc:	6013      	str	r3, [r2, #0]
 80058be:	4650      	mov	r0, sl
 80058c0:	b017      	add	sp, #92	@ 0x5c
 80058c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	f77f ae2e 	ble.w	800552a <_dtoa_r+0x7c2>
 80058ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80058d2:	2001      	movs	r0, #1
 80058d4:	e64d      	b.n	8005572 <_dtoa_r+0x80a>
 80058d6:	f1bb 0f00 	cmp.w	fp, #0
 80058da:	f77f aed9 	ble.w	8005690 <_dtoa_r+0x928>
 80058de:	4656      	mov	r6, sl
 80058e0:	4621      	mov	r1, r4
 80058e2:	9803      	ldr	r0, [sp, #12]
 80058e4:	f7ff f9b5 	bl	8004c52 <quorem>
 80058e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80058ec:	f806 3b01 	strb.w	r3, [r6], #1
 80058f0:	eba6 020a 	sub.w	r2, r6, sl
 80058f4:	4593      	cmp	fp, r2
 80058f6:	ddb4      	ble.n	8005862 <_dtoa_r+0xafa>
 80058f8:	2300      	movs	r3, #0
 80058fa:	220a      	movs	r2, #10
 80058fc:	4648      	mov	r0, r9
 80058fe:	9903      	ldr	r1, [sp, #12]
 8005900:	f000 f966 	bl	8005bd0 <__multadd>
 8005904:	9003      	str	r0, [sp, #12]
 8005906:	e7eb      	b.n	80058e0 <_dtoa_r+0xb78>
 8005908:	08006dfa 	.word	0x08006dfa
 800590c:	08006d7e 	.word	0x08006d7e

08005910 <_free_r>:
 8005910:	b538      	push	{r3, r4, r5, lr}
 8005912:	4605      	mov	r5, r0
 8005914:	2900      	cmp	r1, #0
 8005916:	d040      	beq.n	800599a <_free_r+0x8a>
 8005918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800591c:	1f0c      	subs	r4, r1, #4
 800591e:	2b00      	cmp	r3, #0
 8005920:	bfb8      	it	lt
 8005922:	18e4      	addlt	r4, r4, r3
 8005924:	f000 f8e6 	bl	8005af4 <__malloc_lock>
 8005928:	4a1c      	ldr	r2, [pc, #112]	@ (800599c <_free_r+0x8c>)
 800592a:	6813      	ldr	r3, [r2, #0]
 800592c:	b933      	cbnz	r3, 800593c <_free_r+0x2c>
 800592e:	6063      	str	r3, [r4, #4]
 8005930:	6014      	str	r4, [r2, #0]
 8005932:	4628      	mov	r0, r5
 8005934:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005938:	f000 b8e2 	b.w	8005b00 <__malloc_unlock>
 800593c:	42a3      	cmp	r3, r4
 800593e:	d908      	bls.n	8005952 <_free_r+0x42>
 8005940:	6820      	ldr	r0, [r4, #0]
 8005942:	1821      	adds	r1, r4, r0
 8005944:	428b      	cmp	r3, r1
 8005946:	bf01      	itttt	eq
 8005948:	6819      	ldreq	r1, [r3, #0]
 800594a:	685b      	ldreq	r3, [r3, #4]
 800594c:	1809      	addeq	r1, r1, r0
 800594e:	6021      	streq	r1, [r4, #0]
 8005950:	e7ed      	b.n	800592e <_free_r+0x1e>
 8005952:	461a      	mov	r2, r3
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	b10b      	cbz	r3, 800595c <_free_r+0x4c>
 8005958:	42a3      	cmp	r3, r4
 800595a:	d9fa      	bls.n	8005952 <_free_r+0x42>
 800595c:	6811      	ldr	r1, [r2, #0]
 800595e:	1850      	adds	r0, r2, r1
 8005960:	42a0      	cmp	r0, r4
 8005962:	d10b      	bne.n	800597c <_free_r+0x6c>
 8005964:	6820      	ldr	r0, [r4, #0]
 8005966:	4401      	add	r1, r0
 8005968:	1850      	adds	r0, r2, r1
 800596a:	4283      	cmp	r3, r0
 800596c:	6011      	str	r1, [r2, #0]
 800596e:	d1e0      	bne.n	8005932 <_free_r+0x22>
 8005970:	6818      	ldr	r0, [r3, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	4408      	add	r0, r1
 8005976:	6010      	str	r0, [r2, #0]
 8005978:	6053      	str	r3, [r2, #4]
 800597a:	e7da      	b.n	8005932 <_free_r+0x22>
 800597c:	d902      	bls.n	8005984 <_free_r+0x74>
 800597e:	230c      	movs	r3, #12
 8005980:	602b      	str	r3, [r5, #0]
 8005982:	e7d6      	b.n	8005932 <_free_r+0x22>
 8005984:	6820      	ldr	r0, [r4, #0]
 8005986:	1821      	adds	r1, r4, r0
 8005988:	428b      	cmp	r3, r1
 800598a:	bf01      	itttt	eq
 800598c:	6819      	ldreq	r1, [r3, #0]
 800598e:	685b      	ldreq	r3, [r3, #4]
 8005990:	1809      	addeq	r1, r1, r0
 8005992:	6021      	streq	r1, [r4, #0]
 8005994:	6063      	str	r3, [r4, #4]
 8005996:	6054      	str	r4, [r2, #4]
 8005998:	e7cb      	b.n	8005932 <_free_r+0x22>
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	20000418 	.word	0x20000418

080059a0 <malloc>:
 80059a0:	4b02      	ldr	r3, [pc, #8]	@ (80059ac <malloc+0xc>)
 80059a2:	4601      	mov	r1, r0
 80059a4:	6818      	ldr	r0, [r3, #0]
 80059a6:	f000 b825 	b.w	80059f4 <_malloc_r>
 80059aa:	bf00      	nop
 80059ac:	20000018 	.word	0x20000018

080059b0 <sbrk_aligned>:
 80059b0:	b570      	push	{r4, r5, r6, lr}
 80059b2:	4e0f      	ldr	r6, [pc, #60]	@ (80059f0 <sbrk_aligned+0x40>)
 80059b4:	460c      	mov	r4, r1
 80059b6:	6831      	ldr	r1, [r6, #0]
 80059b8:	4605      	mov	r5, r0
 80059ba:	b911      	cbnz	r1, 80059c2 <sbrk_aligned+0x12>
 80059bc:	f000 fe3a 	bl	8006634 <_sbrk_r>
 80059c0:	6030      	str	r0, [r6, #0]
 80059c2:	4621      	mov	r1, r4
 80059c4:	4628      	mov	r0, r5
 80059c6:	f000 fe35 	bl	8006634 <_sbrk_r>
 80059ca:	1c43      	adds	r3, r0, #1
 80059cc:	d103      	bne.n	80059d6 <sbrk_aligned+0x26>
 80059ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80059d2:	4620      	mov	r0, r4
 80059d4:	bd70      	pop	{r4, r5, r6, pc}
 80059d6:	1cc4      	adds	r4, r0, #3
 80059d8:	f024 0403 	bic.w	r4, r4, #3
 80059dc:	42a0      	cmp	r0, r4
 80059de:	d0f8      	beq.n	80059d2 <sbrk_aligned+0x22>
 80059e0:	1a21      	subs	r1, r4, r0
 80059e2:	4628      	mov	r0, r5
 80059e4:	f000 fe26 	bl	8006634 <_sbrk_r>
 80059e8:	3001      	adds	r0, #1
 80059ea:	d1f2      	bne.n	80059d2 <sbrk_aligned+0x22>
 80059ec:	e7ef      	b.n	80059ce <sbrk_aligned+0x1e>
 80059ee:	bf00      	nop
 80059f0:	20000414 	.word	0x20000414

080059f4 <_malloc_r>:
 80059f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059f8:	1ccd      	adds	r5, r1, #3
 80059fa:	f025 0503 	bic.w	r5, r5, #3
 80059fe:	3508      	adds	r5, #8
 8005a00:	2d0c      	cmp	r5, #12
 8005a02:	bf38      	it	cc
 8005a04:	250c      	movcc	r5, #12
 8005a06:	2d00      	cmp	r5, #0
 8005a08:	4606      	mov	r6, r0
 8005a0a:	db01      	blt.n	8005a10 <_malloc_r+0x1c>
 8005a0c:	42a9      	cmp	r1, r5
 8005a0e:	d904      	bls.n	8005a1a <_malloc_r+0x26>
 8005a10:	230c      	movs	r3, #12
 8005a12:	6033      	str	r3, [r6, #0]
 8005a14:	2000      	movs	r0, #0
 8005a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005af0 <_malloc_r+0xfc>
 8005a1e:	f000 f869 	bl	8005af4 <__malloc_lock>
 8005a22:	f8d8 3000 	ldr.w	r3, [r8]
 8005a26:	461c      	mov	r4, r3
 8005a28:	bb44      	cbnz	r4, 8005a7c <_malloc_r+0x88>
 8005a2a:	4629      	mov	r1, r5
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	f7ff ffbf 	bl	80059b0 <sbrk_aligned>
 8005a32:	1c43      	adds	r3, r0, #1
 8005a34:	4604      	mov	r4, r0
 8005a36:	d158      	bne.n	8005aea <_malloc_r+0xf6>
 8005a38:	f8d8 4000 	ldr.w	r4, [r8]
 8005a3c:	4627      	mov	r7, r4
 8005a3e:	2f00      	cmp	r7, #0
 8005a40:	d143      	bne.n	8005aca <_malloc_r+0xd6>
 8005a42:	2c00      	cmp	r4, #0
 8005a44:	d04b      	beq.n	8005ade <_malloc_r+0xea>
 8005a46:	6823      	ldr	r3, [r4, #0]
 8005a48:	4639      	mov	r1, r7
 8005a4a:	4630      	mov	r0, r6
 8005a4c:	eb04 0903 	add.w	r9, r4, r3
 8005a50:	f000 fdf0 	bl	8006634 <_sbrk_r>
 8005a54:	4581      	cmp	r9, r0
 8005a56:	d142      	bne.n	8005ade <_malloc_r+0xea>
 8005a58:	6821      	ldr	r1, [r4, #0]
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	1a6d      	subs	r5, r5, r1
 8005a5e:	4629      	mov	r1, r5
 8005a60:	f7ff ffa6 	bl	80059b0 <sbrk_aligned>
 8005a64:	3001      	adds	r0, #1
 8005a66:	d03a      	beq.n	8005ade <_malloc_r+0xea>
 8005a68:	6823      	ldr	r3, [r4, #0]
 8005a6a:	442b      	add	r3, r5
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8005a72:	685a      	ldr	r2, [r3, #4]
 8005a74:	bb62      	cbnz	r2, 8005ad0 <_malloc_r+0xdc>
 8005a76:	f8c8 7000 	str.w	r7, [r8]
 8005a7a:	e00f      	b.n	8005a9c <_malloc_r+0xa8>
 8005a7c:	6822      	ldr	r2, [r4, #0]
 8005a7e:	1b52      	subs	r2, r2, r5
 8005a80:	d420      	bmi.n	8005ac4 <_malloc_r+0xd0>
 8005a82:	2a0b      	cmp	r2, #11
 8005a84:	d917      	bls.n	8005ab6 <_malloc_r+0xc2>
 8005a86:	1961      	adds	r1, r4, r5
 8005a88:	42a3      	cmp	r3, r4
 8005a8a:	6025      	str	r5, [r4, #0]
 8005a8c:	bf18      	it	ne
 8005a8e:	6059      	strne	r1, [r3, #4]
 8005a90:	6863      	ldr	r3, [r4, #4]
 8005a92:	bf08      	it	eq
 8005a94:	f8c8 1000 	streq.w	r1, [r8]
 8005a98:	5162      	str	r2, [r4, r5]
 8005a9a:	604b      	str	r3, [r1, #4]
 8005a9c:	4630      	mov	r0, r6
 8005a9e:	f000 f82f 	bl	8005b00 <__malloc_unlock>
 8005aa2:	f104 000b 	add.w	r0, r4, #11
 8005aa6:	1d23      	adds	r3, r4, #4
 8005aa8:	f020 0007 	bic.w	r0, r0, #7
 8005aac:	1ac2      	subs	r2, r0, r3
 8005aae:	bf1c      	itt	ne
 8005ab0:	1a1b      	subne	r3, r3, r0
 8005ab2:	50a3      	strne	r3, [r4, r2]
 8005ab4:	e7af      	b.n	8005a16 <_malloc_r+0x22>
 8005ab6:	6862      	ldr	r2, [r4, #4]
 8005ab8:	42a3      	cmp	r3, r4
 8005aba:	bf0c      	ite	eq
 8005abc:	f8c8 2000 	streq.w	r2, [r8]
 8005ac0:	605a      	strne	r2, [r3, #4]
 8005ac2:	e7eb      	b.n	8005a9c <_malloc_r+0xa8>
 8005ac4:	4623      	mov	r3, r4
 8005ac6:	6864      	ldr	r4, [r4, #4]
 8005ac8:	e7ae      	b.n	8005a28 <_malloc_r+0x34>
 8005aca:	463c      	mov	r4, r7
 8005acc:	687f      	ldr	r7, [r7, #4]
 8005ace:	e7b6      	b.n	8005a3e <_malloc_r+0x4a>
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	42a3      	cmp	r3, r4
 8005ad6:	d1fb      	bne.n	8005ad0 <_malloc_r+0xdc>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	6053      	str	r3, [r2, #4]
 8005adc:	e7de      	b.n	8005a9c <_malloc_r+0xa8>
 8005ade:	230c      	movs	r3, #12
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	6033      	str	r3, [r6, #0]
 8005ae4:	f000 f80c 	bl	8005b00 <__malloc_unlock>
 8005ae8:	e794      	b.n	8005a14 <_malloc_r+0x20>
 8005aea:	6005      	str	r5, [r0, #0]
 8005aec:	e7d6      	b.n	8005a9c <_malloc_r+0xa8>
 8005aee:	bf00      	nop
 8005af0:	20000418 	.word	0x20000418

08005af4 <__malloc_lock>:
 8005af4:	4801      	ldr	r0, [pc, #4]	@ (8005afc <__malloc_lock+0x8>)
 8005af6:	f7ff b89c 	b.w	8004c32 <__retarget_lock_acquire_recursive>
 8005afa:	bf00      	nop
 8005afc:	20000410 	.word	0x20000410

08005b00 <__malloc_unlock>:
 8005b00:	4801      	ldr	r0, [pc, #4]	@ (8005b08 <__malloc_unlock+0x8>)
 8005b02:	f7ff b897 	b.w	8004c34 <__retarget_lock_release_recursive>
 8005b06:	bf00      	nop
 8005b08:	20000410 	.word	0x20000410

08005b0c <_Balloc>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	69c6      	ldr	r6, [r0, #28]
 8005b10:	4604      	mov	r4, r0
 8005b12:	460d      	mov	r5, r1
 8005b14:	b976      	cbnz	r6, 8005b34 <_Balloc+0x28>
 8005b16:	2010      	movs	r0, #16
 8005b18:	f7ff ff42 	bl	80059a0 <malloc>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	61e0      	str	r0, [r4, #28]
 8005b20:	b920      	cbnz	r0, 8005b2c <_Balloc+0x20>
 8005b22:	216b      	movs	r1, #107	@ 0x6b
 8005b24:	4b17      	ldr	r3, [pc, #92]	@ (8005b84 <_Balloc+0x78>)
 8005b26:	4818      	ldr	r0, [pc, #96]	@ (8005b88 <_Balloc+0x7c>)
 8005b28:	f000 fda2 	bl	8006670 <__assert_func>
 8005b2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b30:	6006      	str	r6, [r0, #0]
 8005b32:	60c6      	str	r6, [r0, #12]
 8005b34:	69e6      	ldr	r6, [r4, #28]
 8005b36:	68f3      	ldr	r3, [r6, #12]
 8005b38:	b183      	cbz	r3, 8005b5c <_Balloc+0x50>
 8005b3a:	69e3      	ldr	r3, [r4, #28]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b42:	b9b8      	cbnz	r0, 8005b74 <_Balloc+0x68>
 8005b44:	2101      	movs	r1, #1
 8005b46:	fa01 f605 	lsl.w	r6, r1, r5
 8005b4a:	1d72      	adds	r2, r6, #5
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	0092      	lsls	r2, r2, #2
 8005b50:	f000 fdac 	bl	80066ac <_calloc_r>
 8005b54:	b160      	cbz	r0, 8005b70 <_Balloc+0x64>
 8005b56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b5a:	e00e      	b.n	8005b7a <_Balloc+0x6e>
 8005b5c:	2221      	movs	r2, #33	@ 0x21
 8005b5e:	2104      	movs	r1, #4
 8005b60:	4620      	mov	r0, r4
 8005b62:	f000 fda3 	bl	80066ac <_calloc_r>
 8005b66:	69e3      	ldr	r3, [r4, #28]
 8005b68:	60f0      	str	r0, [r6, #12]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e4      	bne.n	8005b3a <_Balloc+0x2e>
 8005b70:	2000      	movs	r0, #0
 8005b72:	bd70      	pop	{r4, r5, r6, pc}
 8005b74:	6802      	ldr	r2, [r0, #0]
 8005b76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b80:	e7f7      	b.n	8005b72 <_Balloc+0x66>
 8005b82:	bf00      	nop
 8005b84:	08006d8b 	.word	0x08006d8b
 8005b88:	08006e0b 	.word	0x08006e0b

08005b8c <_Bfree>:
 8005b8c:	b570      	push	{r4, r5, r6, lr}
 8005b8e:	69c6      	ldr	r6, [r0, #28]
 8005b90:	4605      	mov	r5, r0
 8005b92:	460c      	mov	r4, r1
 8005b94:	b976      	cbnz	r6, 8005bb4 <_Bfree+0x28>
 8005b96:	2010      	movs	r0, #16
 8005b98:	f7ff ff02 	bl	80059a0 <malloc>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	61e8      	str	r0, [r5, #28]
 8005ba0:	b920      	cbnz	r0, 8005bac <_Bfree+0x20>
 8005ba2:	218f      	movs	r1, #143	@ 0x8f
 8005ba4:	4b08      	ldr	r3, [pc, #32]	@ (8005bc8 <_Bfree+0x3c>)
 8005ba6:	4809      	ldr	r0, [pc, #36]	@ (8005bcc <_Bfree+0x40>)
 8005ba8:	f000 fd62 	bl	8006670 <__assert_func>
 8005bac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bb0:	6006      	str	r6, [r0, #0]
 8005bb2:	60c6      	str	r6, [r0, #12]
 8005bb4:	b13c      	cbz	r4, 8005bc6 <_Bfree+0x3a>
 8005bb6:	69eb      	ldr	r3, [r5, #28]
 8005bb8:	6862      	ldr	r2, [r4, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bc0:	6021      	str	r1, [r4, #0]
 8005bc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005bc6:	bd70      	pop	{r4, r5, r6, pc}
 8005bc8:	08006d8b 	.word	0x08006d8b
 8005bcc:	08006e0b 	.word	0x08006e0b

08005bd0 <__multadd>:
 8005bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd4:	4607      	mov	r7, r0
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	461e      	mov	r6, r3
 8005bda:	2000      	movs	r0, #0
 8005bdc:	690d      	ldr	r5, [r1, #16]
 8005bde:	f101 0c14 	add.w	ip, r1, #20
 8005be2:	f8dc 3000 	ldr.w	r3, [ip]
 8005be6:	3001      	adds	r0, #1
 8005be8:	b299      	uxth	r1, r3
 8005bea:	fb02 6101 	mla	r1, r2, r1, r6
 8005bee:	0c1e      	lsrs	r6, r3, #16
 8005bf0:	0c0b      	lsrs	r3, r1, #16
 8005bf2:	fb02 3306 	mla	r3, r2, r6, r3
 8005bf6:	b289      	uxth	r1, r1
 8005bf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005bfc:	4285      	cmp	r5, r0
 8005bfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c02:	f84c 1b04 	str.w	r1, [ip], #4
 8005c06:	dcec      	bgt.n	8005be2 <__multadd+0x12>
 8005c08:	b30e      	cbz	r6, 8005c4e <__multadd+0x7e>
 8005c0a:	68a3      	ldr	r3, [r4, #8]
 8005c0c:	42ab      	cmp	r3, r5
 8005c0e:	dc19      	bgt.n	8005c44 <__multadd+0x74>
 8005c10:	6861      	ldr	r1, [r4, #4]
 8005c12:	4638      	mov	r0, r7
 8005c14:	3101      	adds	r1, #1
 8005c16:	f7ff ff79 	bl	8005b0c <_Balloc>
 8005c1a:	4680      	mov	r8, r0
 8005c1c:	b928      	cbnz	r0, 8005c2a <__multadd+0x5a>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	21ba      	movs	r1, #186	@ 0xba
 8005c22:	4b0c      	ldr	r3, [pc, #48]	@ (8005c54 <__multadd+0x84>)
 8005c24:	480c      	ldr	r0, [pc, #48]	@ (8005c58 <__multadd+0x88>)
 8005c26:	f000 fd23 	bl	8006670 <__assert_func>
 8005c2a:	6922      	ldr	r2, [r4, #16]
 8005c2c:	f104 010c 	add.w	r1, r4, #12
 8005c30:	3202      	adds	r2, #2
 8005c32:	0092      	lsls	r2, r2, #2
 8005c34:	300c      	adds	r0, #12
 8005c36:	f000 fd0d 	bl	8006654 <memcpy>
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	4638      	mov	r0, r7
 8005c3e:	f7ff ffa5 	bl	8005b8c <_Bfree>
 8005c42:	4644      	mov	r4, r8
 8005c44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c48:	3501      	adds	r5, #1
 8005c4a:	615e      	str	r6, [r3, #20]
 8005c4c:	6125      	str	r5, [r4, #16]
 8005c4e:	4620      	mov	r0, r4
 8005c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c54:	08006dfa 	.word	0x08006dfa
 8005c58:	08006e0b 	.word	0x08006e0b

08005c5c <__hi0bits>:
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005c62:	bf3a      	itte	cc
 8005c64:	0403      	lslcc	r3, r0, #16
 8005c66:	2010      	movcc	r0, #16
 8005c68:	2000      	movcs	r0, #0
 8005c6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c6e:	bf3c      	itt	cc
 8005c70:	021b      	lslcc	r3, r3, #8
 8005c72:	3008      	addcc	r0, #8
 8005c74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c78:	bf3c      	itt	cc
 8005c7a:	011b      	lslcc	r3, r3, #4
 8005c7c:	3004      	addcc	r0, #4
 8005c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c82:	bf3c      	itt	cc
 8005c84:	009b      	lslcc	r3, r3, #2
 8005c86:	3002      	addcc	r0, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	db05      	blt.n	8005c98 <__hi0bits+0x3c>
 8005c8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005c90:	f100 0001 	add.w	r0, r0, #1
 8005c94:	bf08      	it	eq
 8005c96:	2020      	moveq	r0, #32
 8005c98:	4770      	bx	lr

08005c9a <__lo0bits>:
 8005c9a:	6803      	ldr	r3, [r0, #0]
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	f013 0007 	ands.w	r0, r3, #7
 8005ca2:	d00b      	beq.n	8005cbc <__lo0bits+0x22>
 8005ca4:	07d9      	lsls	r1, r3, #31
 8005ca6:	d421      	bmi.n	8005cec <__lo0bits+0x52>
 8005ca8:	0798      	lsls	r0, r3, #30
 8005caa:	bf49      	itett	mi
 8005cac:	085b      	lsrmi	r3, r3, #1
 8005cae:	089b      	lsrpl	r3, r3, #2
 8005cb0:	2001      	movmi	r0, #1
 8005cb2:	6013      	strmi	r3, [r2, #0]
 8005cb4:	bf5c      	itt	pl
 8005cb6:	2002      	movpl	r0, #2
 8005cb8:	6013      	strpl	r3, [r2, #0]
 8005cba:	4770      	bx	lr
 8005cbc:	b299      	uxth	r1, r3
 8005cbe:	b909      	cbnz	r1, 8005cc4 <__lo0bits+0x2a>
 8005cc0:	2010      	movs	r0, #16
 8005cc2:	0c1b      	lsrs	r3, r3, #16
 8005cc4:	b2d9      	uxtb	r1, r3
 8005cc6:	b909      	cbnz	r1, 8005ccc <__lo0bits+0x32>
 8005cc8:	3008      	adds	r0, #8
 8005cca:	0a1b      	lsrs	r3, r3, #8
 8005ccc:	0719      	lsls	r1, r3, #28
 8005cce:	bf04      	itt	eq
 8005cd0:	091b      	lsreq	r3, r3, #4
 8005cd2:	3004      	addeq	r0, #4
 8005cd4:	0799      	lsls	r1, r3, #30
 8005cd6:	bf04      	itt	eq
 8005cd8:	089b      	lsreq	r3, r3, #2
 8005cda:	3002      	addeq	r0, #2
 8005cdc:	07d9      	lsls	r1, r3, #31
 8005cde:	d403      	bmi.n	8005ce8 <__lo0bits+0x4e>
 8005ce0:	085b      	lsrs	r3, r3, #1
 8005ce2:	f100 0001 	add.w	r0, r0, #1
 8005ce6:	d003      	beq.n	8005cf0 <__lo0bits+0x56>
 8005ce8:	6013      	str	r3, [r2, #0]
 8005cea:	4770      	bx	lr
 8005cec:	2000      	movs	r0, #0
 8005cee:	4770      	bx	lr
 8005cf0:	2020      	movs	r0, #32
 8005cf2:	4770      	bx	lr

08005cf4 <__i2b>:
 8005cf4:	b510      	push	{r4, lr}
 8005cf6:	460c      	mov	r4, r1
 8005cf8:	2101      	movs	r1, #1
 8005cfa:	f7ff ff07 	bl	8005b0c <_Balloc>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	b928      	cbnz	r0, 8005d0e <__i2b+0x1a>
 8005d02:	f240 1145 	movw	r1, #325	@ 0x145
 8005d06:	4b04      	ldr	r3, [pc, #16]	@ (8005d18 <__i2b+0x24>)
 8005d08:	4804      	ldr	r0, [pc, #16]	@ (8005d1c <__i2b+0x28>)
 8005d0a:	f000 fcb1 	bl	8006670 <__assert_func>
 8005d0e:	2301      	movs	r3, #1
 8005d10:	6144      	str	r4, [r0, #20]
 8005d12:	6103      	str	r3, [r0, #16]
 8005d14:	bd10      	pop	{r4, pc}
 8005d16:	bf00      	nop
 8005d18:	08006dfa 	.word	0x08006dfa
 8005d1c:	08006e0b 	.word	0x08006e0b

08005d20 <__multiply>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	4617      	mov	r7, r2
 8005d26:	690a      	ldr	r2, [r1, #16]
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	4689      	mov	r9, r1
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	bfa2      	ittt	ge
 8005d30:	463b      	movge	r3, r7
 8005d32:	460f      	movge	r7, r1
 8005d34:	4699      	movge	r9, r3
 8005d36:	693d      	ldr	r5, [r7, #16]
 8005d38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	6879      	ldr	r1, [r7, #4]
 8005d40:	eb05 060a 	add.w	r6, r5, sl
 8005d44:	42b3      	cmp	r3, r6
 8005d46:	b085      	sub	sp, #20
 8005d48:	bfb8      	it	lt
 8005d4a:	3101      	addlt	r1, #1
 8005d4c:	f7ff fede 	bl	8005b0c <_Balloc>
 8005d50:	b930      	cbnz	r0, 8005d60 <__multiply+0x40>
 8005d52:	4602      	mov	r2, r0
 8005d54:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005d58:	4b40      	ldr	r3, [pc, #256]	@ (8005e5c <__multiply+0x13c>)
 8005d5a:	4841      	ldr	r0, [pc, #260]	@ (8005e60 <__multiply+0x140>)
 8005d5c:	f000 fc88 	bl	8006670 <__assert_func>
 8005d60:	f100 0414 	add.w	r4, r0, #20
 8005d64:	4623      	mov	r3, r4
 8005d66:	2200      	movs	r2, #0
 8005d68:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005d6c:	4573      	cmp	r3, lr
 8005d6e:	d320      	bcc.n	8005db2 <__multiply+0x92>
 8005d70:	f107 0814 	add.w	r8, r7, #20
 8005d74:	f109 0114 	add.w	r1, r9, #20
 8005d78:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005d7c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005d80:	9302      	str	r3, [sp, #8]
 8005d82:	1beb      	subs	r3, r5, r7
 8005d84:	3b15      	subs	r3, #21
 8005d86:	f023 0303 	bic.w	r3, r3, #3
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	3715      	adds	r7, #21
 8005d8e:	42bd      	cmp	r5, r7
 8005d90:	bf38      	it	cc
 8005d92:	2304      	movcc	r3, #4
 8005d94:	9301      	str	r3, [sp, #4]
 8005d96:	9b02      	ldr	r3, [sp, #8]
 8005d98:	9103      	str	r1, [sp, #12]
 8005d9a:	428b      	cmp	r3, r1
 8005d9c:	d80c      	bhi.n	8005db8 <__multiply+0x98>
 8005d9e:	2e00      	cmp	r6, #0
 8005da0:	dd03      	ble.n	8005daa <__multiply+0x8a>
 8005da2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d055      	beq.n	8005e56 <__multiply+0x136>
 8005daa:	6106      	str	r6, [r0, #16]
 8005dac:	b005      	add	sp, #20
 8005dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db2:	f843 2b04 	str.w	r2, [r3], #4
 8005db6:	e7d9      	b.n	8005d6c <__multiply+0x4c>
 8005db8:	f8b1 a000 	ldrh.w	sl, [r1]
 8005dbc:	f1ba 0f00 	cmp.w	sl, #0
 8005dc0:	d01f      	beq.n	8005e02 <__multiply+0xe2>
 8005dc2:	46c4      	mov	ip, r8
 8005dc4:	46a1      	mov	r9, r4
 8005dc6:	2700      	movs	r7, #0
 8005dc8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005dcc:	f8d9 3000 	ldr.w	r3, [r9]
 8005dd0:	fa1f fb82 	uxth.w	fp, r2
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	fb0a 330b 	mla	r3, sl, fp, r3
 8005dda:	443b      	add	r3, r7
 8005ddc:	f8d9 7000 	ldr.w	r7, [r9]
 8005de0:	0c12      	lsrs	r2, r2, #16
 8005de2:	0c3f      	lsrs	r7, r7, #16
 8005de4:	fb0a 7202 	mla	r2, sl, r2, r7
 8005de8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005df2:	4565      	cmp	r5, ip
 8005df4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005df8:	f849 3b04 	str.w	r3, [r9], #4
 8005dfc:	d8e4      	bhi.n	8005dc8 <__multiply+0xa8>
 8005dfe:	9b01      	ldr	r3, [sp, #4]
 8005e00:	50e7      	str	r7, [r4, r3]
 8005e02:	9b03      	ldr	r3, [sp, #12]
 8005e04:	3104      	adds	r1, #4
 8005e06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005e0a:	f1b9 0f00 	cmp.w	r9, #0
 8005e0e:	d020      	beq.n	8005e52 <__multiply+0x132>
 8005e10:	4647      	mov	r7, r8
 8005e12:	46a4      	mov	ip, r4
 8005e14:	f04f 0a00 	mov.w	sl, #0
 8005e18:	6823      	ldr	r3, [r4, #0]
 8005e1a:	f8b7 b000 	ldrh.w	fp, [r7]
 8005e1e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	fb09 220b 	mla	r2, r9, fp, r2
 8005e28:	4452      	add	r2, sl
 8005e2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e2e:	f84c 3b04 	str.w	r3, [ip], #4
 8005e32:	f857 3b04 	ldr.w	r3, [r7], #4
 8005e36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e3a:	f8bc 3000 	ldrh.w	r3, [ip]
 8005e3e:	42bd      	cmp	r5, r7
 8005e40:	fb09 330a 	mla	r3, r9, sl, r3
 8005e44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005e48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e4c:	d8e5      	bhi.n	8005e1a <__multiply+0xfa>
 8005e4e:	9a01      	ldr	r2, [sp, #4]
 8005e50:	50a3      	str	r3, [r4, r2]
 8005e52:	3404      	adds	r4, #4
 8005e54:	e79f      	b.n	8005d96 <__multiply+0x76>
 8005e56:	3e01      	subs	r6, #1
 8005e58:	e7a1      	b.n	8005d9e <__multiply+0x7e>
 8005e5a:	bf00      	nop
 8005e5c:	08006dfa 	.word	0x08006dfa
 8005e60:	08006e0b 	.word	0x08006e0b

08005e64 <__pow5mult>:
 8005e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e68:	4615      	mov	r5, r2
 8005e6a:	f012 0203 	ands.w	r2, r2, #3
 8005e6e:	4607      	mov	r7, r0
 8005e70:	460e      	mov	r6, r1
 8005e72:	d007      	beq.n	8005e84 <__pow5mult+0x20>
 8005e74:	4c25      	ldr	r4, [pc, #148]	@ (8005f0c <__pow5mult+0xa8>)
 8005e76:	3a01      	subs	r2, #1
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e7e:	f7ff fea7 	bl	8005bd0 <__multadd>
 8005e82:	4606      	mov	r6, r0
 8005e84:	10ad      	asrs	r5, r5, #2
 8005e86:	d03d      	beq.n	8005f04 <__pow5mult+0xa0>
 8005e88:	69fc      	ldr	r4, [r7, #28]
 8005e8a:	b97c      	cbnz	r4, 8005eac <__pow5mult+0x48>
 8005e8c:	2010      	movs	r0, #16
 8005e8e:	f7ff fd87 	bl	80059a0 <malloc>
 8005e92:	4602      	mov	r2, r0
 8005e94:	61f8      	str	r0, [r7, #28]
 8005e96:	b928      	cbnz	r0, 8005ea4 <__pow5mult+0x40>
 8005e98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8005f10 <__pow5mult+0xac>)
 8005e9e:	481d      	ldr	r0, [pc, #116]	@ (8005f14 <__pow5mult+0xb0>)
 8005ea0:	f000 fbe6 	bl	8006670 <__assert_func>
 8005ea4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ea8:	6004      	str	r4, [r0, #0]
 8005eaa:	60c4      	str	r4, [r0, #12]
 8005eac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005eb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005eb4:	b94c      	cbnz	r4, 8005eca <__pow5mult+0x66>
 8005eb6:	f240 2171 	movw	r1, #625	@ 0x271
 8005eba:	4638      	mov	r0, r7
 8005ebc:	f7ff ff1a 	bl	8005cf4 <__i2b>
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ec8:	6003      	str	r3, [r0, #0]
 8005eca:	f04f 0900 	mov.w	r9, #0
 8005ece:	07eb      	lsls	r3, r5, #31
 8005ed0:	d50a      	bpl.n	8005ee8 <__pow5mult+0x84>
 8005ed2:	4631      	mov	r1, r6
 8005ed4:	4622      	mov	r2, r4
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	f7ff ff22 	bl	8005d20 <__multiply>
 8005edc:	4680      	mov	r8, r0
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4638      	mov	r0, r7
 8005ee2:	f7ff fe53 	bl	8005b8c <_Bfree>
 8005ee6:	4646      	mov	r6, r8
 8005ee8:	106d      	asrs	r5, r5, #1
 8005eea:	d00b      	beq.n	8005f04 <__pow5mult+0xa0>
 8005eec:	6820      	ldr	r0, [r4, #0]
 8005eee:	b938      	cbnz	r0, 8005f00 <__pow5mult+0x9c>
 8005ef0:	4622      	mov	r2, r4
 8005ef2:	4621      	mov	r1, r4
 8005ef4:	4638      	mov	r0, r7
 8005ef6:	f7ff ff13 	bl	8005d20 <__multiply>
 8005efa:	6020      	str	r0, [r4, #0]
 8005efc:	f8c0 9000 	str.w	r9, [r0]
 8005f00:	4604      	mov	r4, r0
 8005f02:	e7e4      	b.n	8005ece <__pow5mult+0x6a>
 8005f04:	4630      	mov	r0, r6
 8005f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f0a:	bf00      	nop
 8005f0c:	08006ebc 	.word	0x08006ebc
 8005f10:	08006d8b 	.word	0x08006d8b
 8005f14:	08006e0b 	.word	0x08006e0b

08005f18 <__lshift>:
 8005f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f1c:	460c      	mov	r4, r1
 8005f1e:	4607      	mov	r7, r0
 8005f20:	4691      	mov	r9, r2
 8005f22:	6923      	ldr	r3, [r4, #16]
 8005f24:	6849      	ldr	r1, [r1, #4]
 8005f26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f2a:	68a3      	ldr	r3, [r4, #8]
 8005f2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f30:	f108 0601 	add.w	r6, r8, #1
 8005f34:	42b3      	cmp	r3, r6
 8005f36:	db0b      	blt.n	8005f50 <__lshift+0x38>
 8005f38:	4638      	mov	r0, r7
 8005f3a:	f7ff fde7 	bl	8005b0c <_Balloc>
 8005f3e:	4605      	mov	r5, r0
 8005f40:	b948      	cbnz	r0, 8005f56 <__lshift+0x3e>
 8005f42:	4602      	mov	r2, r0
 8005f44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005f48:	4b27      	ldr	r3, [pc, #156]	@ (8005fe8 <__lshift+0xd0>)
 8005f4a:	4828      	ldr	r0, [pc, #160]	@ (8005fec <__lshift+0xd4>)
 8005f4c:	f000 fb90 	bl	8006670 <__assert_func>
 8005f50:	3101      	adds	r1, #1
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	e7ee      	b.n	8005f34 <__lshift+0x1c>
 8005f56:	2300      	movs	r3, #0
 8005f58:	f100 0114 	add.w	r1, r0, #20
 8005f5c:	f100 0210 	add.w	r2, r0, #16
 8005f60:	4618      	mov	r0, r3
 8005f62:	4553      	cmp	r3, sl
 8005f64:	db33      	blt.n	8005fce <__lshift+0xb6>
 8005f66:	6920      	ldr	r0, [r4, #16]
 8005f68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f6c:	f104 0314 	add.w	r3, r4, #20
 8005f70:	f019 091f 	ands.w	r9, r9, #31
 8005f74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f7c:	d02b      	beq.n	8005fd6 <__lshift+0xbe>
 8005f7e:	468a      	mov	sl, r1
 8005f80:	2200      	movs	r2, #0
 8005f82:	f1c9 0e20 	rsb	lr, r9, #32
 8005f86:	6818      	ldr	r0, [r3, #0]
 8005f88:	fa00 f009 	lsl.w	r0, r0, r9
 8005f8c:	4310      	orrs	r0, r2
 8005f8e:	f84a 0b04 	str.w	r0, [sl], #4
 8005f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f96:	459c      	cmp	ip, r3
 8005f98:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f9c:	d8f3      	bhi.n	8005f86 <__lshift+0x6e>
 8005f9e:	ebac 0304 	sub.w	r3, ip, r4
 8005fa2:	3b15      	subs	r3, #21
 8005fa4:	f023 0303 	bic.w	r3, r3, #3
 8005fa8:	3304      	adds	r3, #4
 8005faa:	f104 0015 	add.w	r0, r4, #21
 8005fae:	4560      	cmp	r0, ip
 8005fb0:	bf88      	it	hi
 8005fb2:	2304      	movhi	r3, #4
 8005fb4:	50ca      	str	r2, [r1, r3]
 8005fb6:	b10a      	cbz	r2, 8005fbc <__lshift+0xa4>
 8005fb8:	f108 0602 	add.w	r6, r8, #2
 8005fbc:	3e01      	subs	r6, #1
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	612e      	str	r6, [r5, #16]
 8005fc4:	f7ff fde2 	bl	8005b8c <_Bfree>
 8005fc8:	4628      	mov	r0, r5
 8005fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fce:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	e7c5      	b.n	8005f62 <__lshift+0x4a>
 8005fd6:	3904      	subs	r1, #4
 8005fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fdc:	459c      	cmp	ip, r3
 8005fde:	f841 2f04 	str.w	r2, [r1, #4]!
 8005fe2:	d8f9      	bhi.n	8005fd8 <__lshift+0xc0>
 8005fe4:	e7ea      	b.n	8005fbc <__lshift+0xa4>
 8005fe6:	bf00      	nop
 8005fe8:	08006dfa 	.word	0x08006dfa
 8005fec:	08006e0b 	.word	0x08006e0b

08005ff0 <__mcmp>:
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	690a      	ldr	r2, [r1, #16]
 8005ff4:	6900      	ldr	r0, [r0, #16]
 8005ff6:	b530      	push	{r4, r5, lr}
 8005ff8:	1a80      	subs	r0, r0, r2
 8005ffa:	d10e      	bne.n	800601a <__mcmp+0x2a>
 8005ffc:	3314      	adds	r3, #20
 8005ffe:	3114      	adds	r1, #20
 8006000:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006004:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006008:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800600c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006010:	4295      	cmp	r5, r2
 8006012:	d003      	beq.n	800601c <__mcmp+0x2c>
 8006014:	d205      	bcs.n	8006022 <__mcmp+0x32>
 8006016:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800601a:	bd30      	pop	{r4, r5, pc}
 800601c:	42a3      	cmp	r3, r4
 800601e:	d3f3      	bcc.n	8006008 <__mcmp+0x18>
 8006020:	e7fb      	b.n	800601a <__mcmp+0x2a>
 8006022:	2001      	movs	r0, #1
 8006024:	e7f9      	b.n	800601a <__mcmp+0x2a>
	...

08006028 <__mdiff>:
 8006028:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602c:	4689      	mov	r9, r1
 800602e:	4606      	mov	r6, r0
 8006030:	4611      	mov	r1, r2
 8006032:	4648      	mov	r0, r9
 8006034:	4614      	mov	r4, r2
 8006036:	f7ff ffdb 	bl	8005ff0 <__mcmp>
 800603a:	1e05      	subs	r5, r0, #0
 800603c:	d112      	bne.n	8006064 <__mdiff+0x3c>
 800603e:	4629      	mov	r1, r5
 8006040:	4630      	mov	r0, r6
 8006042:	f7ff fd63 	bl	8005b0c <_Balloc>
 8006046:	4602      	mov	r2, r0
 8006048:	b928      	cbnz	r0, 8006056 <__mdiff+0x2e>
 800604a:	f240 2137 	movw	r1, #567	@ 0x237
 800604e:	4b3e      	ldr	r3, [pc, #248]	@ (8006148 <__mdiff+0x120>)
 8006050:	483e      	ldr	r0, [pc, #248]	@ (800614c <__mdiff+0x124>)
 8006052:	f000 fb0d 	bl	8006670 <__assert_func>
 8006056:	2301      	movs	r3, #1
 8006058:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800605c:	4610      	mov	r0, r2
 800605e:	b003      	add	sp, #12
 8006060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006064:	bfbc      	itt	lt
 8006066:	464b      	movlt	r3, r9
 8006068:	46a1      	movlt	r9, r4
 800606a:	4630      	mov	r0, r6
 800606c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006070:	bfba      	itte	lt
 8006072:	461c      	movlt	r4, r3
 8006074:	2501      	movlt	r5, #1
 8006076:	2500      	movge	r5, #0
 8006078:	f7ff fd48 	bl	8005b0c <_Balloc>
 800607c:	4602      	mov	r2, r0
 800607e:	b918      	cbnz	r0, 8006088 <__mdiff+0x60>
 8006080:	f240 2145 	movw	r1, #581	@ 0x245
 8006084:	4b30      	ldr	r3, [pc, #192]	@ (8006148 <__mdiff+0x120>)
 8006086:	e7e3      	b.n	8006050 <__mdiff+0x28>
 8006088:	f100 0b14 	add.w	fp, r0, #20
 800608c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006090:	f109 0310 	add.w	r3, r9, #16
 8006094:	60c5      	str	r5, [r0, #12]
 8006096:	f04f 0c00 	mov.w	ip, #0
 800609a:	f109 0514 	add.w	r5, r9, #20
 800609e:	46d9      	mov	r9, fp
 80060a0:	6926      	ldr	r6, [r4, #16]
 80060a2:	f104 0e14 	add.w	lr, r4, #20
 80060a6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80060aa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80060ae:	9301      	str	r3, [sp, #4]
 80060b0:	9b01      	ldr	r3, [sp, #4]
 80060b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80060b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80060ba:	b281      	uxth	r1, r0
 80060bc:	9301      	str	r3, [sp, #4]
 80060be:	fa1f f38a 	uxth.w	r3, sl
 80060c2:	1a5b      	subs	r3, r3, r1
 80060c4:	0c00      	lsrs	r0, r0, #16
 80060c6:	4463      	add	r3, ip
 80060c8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80060cc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80060d6:	4576      	cmp	r6, lr
 80060d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80060dc:	f849 3b04 	str.w	r3, [r9], #4
 80060e0:	d8e6      	bhi.n	80060b0 <__mdiff+0x88>
 80060e2:	1b33      	subs	r3, r6, r4
 80060e4:	3b15      	subs	r3, #21
 80060e6:	f023 0303 	bic.w	r3, r3, #3
 80060ea:	3415      	adds	r4, #21
 80060ec:	3304      	adds	r3, #4
 80060ee:	42a6      	cmp	r6, r4
 80060f0:	bf38      	it	cc
 80060f2:	2304      	movcc	r3, #4
 80060f4:	441d      	add	r5, r3
 80060f6:	445b      	add	r3, fp
 80060f8:	461e      	mov	r6, r3
 80060fa:	462c      	mov	r4, r5
 80060fc:	4544      	cmp	r4, r8
 80060fe:	d30e      	bcc.n	800611e <__mdiff+0xf6>
 8006100:	f108 0103 	add.w	r1, r8, #3
 8006104:	1b49      	subs	r1, r1, r5
 8006106:	f021 0103 	bic.w	r1, r1, #3
 800610a:	3d03      	subs	r5, #3
 800610c:	45a8      	cmp	r8, r5
 800610e:	bf38      	it	cc
 8006110:	2100      	movcc	r1, #0
 8006112:	440b      	add	r3, r1
 8006114:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006118:	b199      	cbz	r1, 8006142 <__mdiff+0x11a>
 800611a:	6117      	str	r7, [r2, #16]
 800611c:	e79e      	b.n	800605c <__mdiff+0x34>
 800611e:	46e6      	mov	lr, ip
 8006120:	f854 1b04 	ldr.w	r1, [r4], #4
 8006124:	fa1f fc81 	uxth.w	ip, r1
 8006128:	44f4      	add	ip, lr
 800612a:	0c08      	lsrs	r0, r1, #16
 800612c:	4471      	add	r1, lr
 800612e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006132:	b289      	uxth	r1, r1
 8006134:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006138:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800613c:	f846 1b04 	str.w	r1, [r6], #4
 8006140:	e7dc      	b.n	80060fc <__mdiff+0xd4>
 8006142:	3f01      	subs	r7, #1
 8006144:	e7e6      	b.n	8006114 <__mdiff+0xec>
 8006146:	bf00      	nop
 8006148:	08006dfa 	.word	0x08006dfa
 800614c:	08006e0b 	.word	0x08006e0b

08006150 <__d2b>:
 8006150:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006154:	2101      	movs	r1, #1
 8006156:	4690      	mov	r8, r2
 8006158:	4699      	mov	r9, r3
 800615a:	9e08      	ldr	r6, [sp, #32]
 800615c:	f7ff fcd6 	bl	8005b0c <_Balloc>
 8006160:	4604      	mov	r4, r0
 8006162:	b930      	cbnz	r0, 8006172 <__d2b+0x22>
 8006164:	4602      	mov	r2, r0
 8006166:	f240 310f 	movw	r1, #783	@ 0x30f
 800616a:	4b23      	ldr	r3, [pc, #140]	@ (80061f8 <__d2b+0xa8>)
 800616c:	4823      	ldr	r0, [pc, #140]	@ (80061fc <__d2b+0xac>)
 800616e:	f000 fa7f 	bl	8006670 <__assert_func>
 8006172:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006176:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800617a:	b10d      	cbz	r5, 8006180 <__d2b+0x30>
 800617c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006180:	9301      	str	r3, [sp, #4]
 8006182:	f1b8 0300 	subs.w	r3, r8, #0
 8006186:	d024      	beq.n	80061d2 <__d2b+0x82>
 8006188:	4668      	mov	r0, sp
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	f7ff fd85 	bl	8005c9a <__lo0bits>
 8006190:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006194:	b1d8      	cbz	r0, 80061ce <__d2b+0x7e>
 8006196:	f1c0 0320 	rsb	r3, r0, #32
 800619a:	fa02 f303 	lsl.w	r3, r2, r3
 800619e:	430b      	orrs	r3, r1
 80061a0:	40c2      	lsrs	r2, r0
 80061a2:	6163      	str	r3, [r4, #20]
 80061a4:	9201      	str	r2, [sp, #4]
 80061a6:	9b01      	ldr	r3, [sp, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	bf0c      	ite	eq
 80061ac:	2201      	moveq	r2, #1
 80061ae:	2202      	movne	r2, #2
 80061b0:	61a3      	str	r3, [r4, #24]
 80061b2:	6122      	str	r2, [r4, #16]
 80061b4:	b1ad      	cbz	r5, 80061e2 <__d2b+0x92>
 80061b6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80061ba:	4405      	add	r5, r0
 80061bc:	6035      	str	r5, [r6, #0]
 80061be:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80061c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c4:	6018      	str	r0, [r3, #0]
 80061c6:	4620      	mov	r0, r4
 80061c8:	b002      	add	sp, #8
 80061ca:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80061ce:	6161      	str	r1, [r4, #20]
 80061d0:	e7e9      	b.n	80061a6 <__d2b+0x56>
 80061d2:	a801      	add	r0, sp, #4
 80061d4:	f7ff fd61 	bl	8005c9a <__lo0bits>
 80061d8:	9b01      	ldr	r3, [sp, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	6163      	str	r3, [r4, #20]
 80061de:	3020      	adds	r0, #32
 80061e0:	e7e7      	b.n	80061b2 <__d2b+0x62>
 80061e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80061e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80061ea:	6030      	str	r0, [r6, #0]
 80061ec:	6918      	ldr	r0, [r3, #16]
 80061ee:	f7ff fd35 	bl	8005c5c <__hi0bits>
 80061f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80061f6:	e7e4      	b.n	80061c2 <__d2b+0x72>
 80061f8:	08006dfa 	.word	0x08006dfa
 80061fc:	08006e0b 	.word	0x08006e0b

08006200 <__ssputs_r>:
 8006200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006204:	461f      	mov	r7, r3
 8006206:	688e      	ldr	r6, [r1, #8]
 8006208:	4682      	mov	sl, r0
 800620a:	42be      	cmp	r6, r7
 800620c:	460c      	mov	r4, r1
 800620e:	4690      	mov	r8, r2
 8006210:	680b      	ldr	r3, [r1, #0]
 8006212:	d82d      	bhi.n	8006270 <__ssputs_r+0x70>
 8006214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006218:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800621c:	d026      	beq.n	800626c <__ssputs_r+0x6c>
 800621e:	6965      	ldr	r5, [r4, #20]
 8006220:	6909      	ldr	r1, [r1, #16]
 8006222:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006226:	eba3 0901 	sub.w	r9, r3, r1
 800622a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800622e:	1c7b      	adds	r3, r7, #1
 8006230:	444b      	add	r3, r9
 8006232:	106d      	asrs	r5, r5, #1
 8006234:	429d      	cmp	r5, r3
 8006236:	bf38      	it	cc
 8006238:	461d      	movcc	r5, r3
 800623a:	0553      	lsls	r3, r2, #21
 800623c:	d527      	bpl.n	800628e <__ssputs_r+0x8e>
 800623e:	4629      	mov	r1, r5
 8006240:	f7ff fbd8 	bl	80059f4 <_malloc_r>
 8006244:	4606      	mov	r6, r0
 8006246:	b360      	cbz	r0, 80062a2 <__ssputs_r+0xa2>
 8006248:	464a      	mov	r2, r9
 800624a:	6921      	ldr	r1, [r4, #16]
 800624c:	f000 fa02 	bl	8006654 <memcpy>
 8006250:	89a3      	ldrh	r3, [r4, #12]
 8006252:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800625a:	81a3      	strh	r3, [r4, #12]
 800625c:	6126      	str	r6, [r4, #16]
 800625e:	444e      	add	r6, r9
 8006260:	6026      	str	r6, [r4, #0]
 8006262:	463e      	mov	r6, r7
 8006264:	6165      	str	r5, [r4, #20]
 8006266:	eba5 0509 	sub.w	r5, r5, r9
 800626a:	60a5      	str	r5, [r4, #8]
 800626c:	42be      	cmp	r6, r7
 800626e:	d900      	bls.n	8006272 <__ssputs_r+0x72>
 8006270:	463e      	mov	r6, r7
 8006272:	4632      	mov	r2, r6
 8006274:	4641      	mov	r1, r8
 8006276:	6820      	ldr	r0, [r4, #0]
 8006278:	f000 f9c2 	bl	8006600 <memmove>
 800627c:	2000      	movs	r0, #0
 800627e:	68a3      	ldr	r3, [r4, #8]
 8006280:	1b9b      	subs	r3, r3, r6
 8006282:	60a3      	str	r3, [r4, #8]
 8006284:	6823      	ldr	r3, [r4, #0]
 8006286:	4433      	add	r3, r6
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800628e:	462a      	mov	r2, r5
 8006290:	f000 fa32 	bl	80066f8 <_realloc_r>
 8006294:	4606      	mov	r6, r0
 8006296:	2800      	cmp	r0, #0
 8006298:	d1e0      	bne.n	800625c <__ssputs_r+0x5c>
 800629a:	4650      	mov	r0, sl
 800629c:	6921      	ldr	r1, [r4, #16]
 800629e:	f7ff fb37 	bl	8005910 <_free_r>
 80062a2:	230c      	movs	r3, #12
 80062a4:	f8ca 3000 	str.w	r3, [sl]
 80062a8:	89a3      	ldrh	r3, [r4, #12]
 80062aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062b2:	81a3      	strh	r3, [r4, #12]
 80062b4:	e7e9      	b.n	800628a <__ssputs_r+0x8a>
	...

080062b8 <_svfiprintf_r>:
 80062b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062bc:	4698      	mov	r8, r3
 80062be:	898b      	ldrh	r3, [r1, #12]
 80062c0:	4607      	mov	r7, r0
 80062c2:	061b      	lsls	r3, r3, #24
 80062c4:	460d      	mov	r5, r1
 80062c6:	4614      	mov	r4, r2
 80062c8:	b09d      	sub	sp, #116	@ 0x74
 80062ca:	d510      	bpl.n	80062ee <_svfiprintf_r+0x36>
 80062cc:	690b      	ldr	r3, [r1, #16]
 80062ce:	b973      	cbnz	r3, 80062ee <_svfiprintf_r+0x36>
 80062d0:	2140      	movs	r1, #64	@ 0x40
 80062d2:	f7ff fb8f 	bl	80059f4 <_malloc_r>
 80062d6:	6028      	str	r0, [r5, #0]
 80062d8:	6128      	str	r0, [r5, #16]
 80062da:	b930      	cbnz	r0, 80062ea <_svfiprintf_r+0x32>
 80062dc:	230c      	movs	r3, #12
 80062de:	603b      	str	r3, [r7, #0]
 80062e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062e4:	b01d      	add	sp, #116	@ 0x74
 80062e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ea:	2340      	movs	r3, #64	@ 0x40
 80062ec:	616b      	str	r3, [r5, #20]
 80062ee:	2300      	movs	r3, #0
 80062f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80062f2:	2320      	movs	r3, #32
 80062f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062f8:	2330      	movs	r3, #48	@ 0x30
 80062fa:	f04f 0901 	mov.w	r9, #1
 80062fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006302:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800649c <_svfiprintf_r+0x1e4>
 8006306:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800630a:	4623      	mov	r3, r4
 800630c:	469a      	mov	sl, r3
 800630e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006312:	b10a      	cbz	r2, 8006318 <_svfiprintf_r+0x60>
 8006314:	2a25      	cmp	r2, #37	@ 0x25
 8006316:	d1f9      	bne.n	800630c <_svfiprintf_r+0x54>
 8006318:	ebba 0b04 	subs.w	fp, sl, r4
 800631c:	d00b      	beq.n	8006336 <_svfiprintf_r+0x7e>
 800631e:	465b      	mov	r3, fp
 8006320:	4622      	mov	r2, r4
 8006322:	4629      	mov	r1, r5
 8006324:	4638      	mov	r0, r7
 8006326:	f7ff ff6b 	bl	8006200 <__ssputs_r>
 800632a:	3001      	adds	r0, #1
 800632c:	f000 80a7 	beq.w	800647e <_svfiprintf_r+0x1c6>
 8006330:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006332:	445a      	add	r2, fp
 8006334:	9209      	str	r2, [sp, #36]	@ 0x24
 8006336:	f89a 3000 	ldrb.w	r3, [sl]
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 809f 	beq.w	800647e <_svfiprintf_r+0x1c6>
 8006340:	2300      	movs	r3, #0
 8006342:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006346:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800634a:	f10a 0a01 	add.w	sl, sl, #1
 800634e:	9304      	str	r3, [sp, #16]
 8006350:	9307      	str	r3, [sp, #28]
 8006352:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006356:	931a      	str	r3, [sp, #104]	@ 0x68
 8006358:	4654      	mov	r4, sl
 800635a:	2205      	movs	r2, #5
 800635c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006360:	484e      	ldr	r0, [pc, #312]	@ (800649c <_svfiprintf_r+0x1e4>)
 8006362:	f7fe fc68 	bl	8004c36 <memchr>
 8006366:	9a04      	ldr	r2, [sp, #16]
 8006368:	b9d8      	cbnz	r0, 80063a2 <_svfiprintf_r+0xea>
 800636a:	06d0      	lsls	r0, r2, #27
 800636c:	bf44      	itt	mi
 800636e:	2320      	movmi	r3, #32
 8006370:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006374:	0711      	lsls	r1, r2, #28
 8006376:	bf44      	itt	mi
 8006378:	232b      	movmi	r3, #43	@ 0x2b
 800637a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800637e:	f89a 3000 	ldrb.w	r3, [sl]
 8006382:	2b2a      	cmp	r3, #42	@ 0x2a
 8006384:	d015      	beq.n	80063b2 <_svfiprintf_r+0xfa>
 8006386:	4654      	mov	r4, sl
 8006388:	2000      	movs	r0, #0
 800638a:	f04f 0c0a 	mov.w	ip, #10
 800638e:	9a07      	ldr	r2, [sp, #28]
 8006390:	4621      	mov	r1, r4
 8006392:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006396:	3b30      	subs	r3, #48	@ 0x30
 8006398:	2b09      	cmp	r3, #9
 800639a:	d94b      	bls.n	8006434 <_svfiprintf_r+0x17c>
 800639c:	b1b0      	cbz	r0, 80063cc <_svfiprintf_r+0x114>
 800639e:	9207      	str	r2, [sp, #28]
 80063a0:	e014      	b.n	80063cc <_svfiprintf_r+0x114>
 80063a2:	eba0 0308 	sub.w	r3, r0, r8
 80063a6:	fa09 f303 	lsl.w	r3, r9, r3
 80063aa:	4313      	orrs	r3, r2
 80063ac:	46a2      	mov	sl, r4
 80063ae:	9304      	str	r3, [sp, #16]
 80063b0:	e7d2      	b.n	8006358 <_svfiprintf_r+0xa0>
 80063b2:	9b03      	ldr	r3, [sp, #12]
 80063b4:	1d19      	adds	r1, r3, #4
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	9103      	str	r1, [sp, #12]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	bfbb      	ittet	lt
 80063be:	425b      	neglt	r3, r3
 80063c0:	f042 0202 	orrlt.w	r2, r2, #2
 80063c4:	9307      	strge	r3, [sp, #28]
 80063c6:	9307      	strlt	r3, [sp, #28]
 80063c8:	bfb8      	it	lt
 80063ca:	9204      	strlt	r2, [sp, #16]
 80063cc:	7823      	ldrb	r3, [r4, #0]
 80063ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80063d0:	d10a      	bne.n	80063e8 <_svfiprintf_r+0x130>
 80063d2:	7863      	ldrb	r3, [r4, #1]
 80063d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80063d6:	d132      	bne.n	800643e <_svfiprintf_r+0x186>
 80063d8:	9b03      	ldr	r3, [sp, #12]
 80063da:	3402      	adds	r4, #2
 80063dc:	1d1a      	adds	r2, r3, #4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	9203      	str	r2, [sp, #12]
 80063e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063e6:	9305      	str	r3, [sp, #20]
 80063e8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80064a0 <_svfiprintf_r+0x1e8>
 80063ec:	2203      	movs	r2, #3
 80063ee:	4650      	mov	r0, sl
 80063f0:	7821      	ldrb	r1, [r4, #0]
 80063f2:	f7fe fc20 	bl	8004c36 <memchr>
 80063f6:	b138      	cbz	r0, 8006408 <_svfiprintf_r+0x150>
 80063f8:	2240      	movs	r2, #64	@ 0x40
 80063fa:	9b04      	ldr	r3, [sp, #16]
 80063fc:	eba0 000a 	sub.w	r0, r0, sl
 8006400:	4082      	lsls	r2, r0
 8006402:	4313      	orrs	r3, r2
 8006404:	3401      	adds	r4, #1
 8006406:	9304      	str	r3, [sp, #16]
 8006408:	f814 1b01 	ldrb.w	r1, [r4], #1
 800640c:	2206      	movs	r2, #6
 800640e:	4825      	ldr	r0, [pc, #148]	@ (80064a4 <_svfiprintf_r+0x1ec>)
 8006410:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006414:	f7fe fc0f 	bl	8004c36 <memchr>
 8006418:	2800      	cmp	r0, #0
 800641a:	d036      	beq.n	800648a <_svfiprintf_r+0x1d2>
 800641c:	4b22      	ldr	r3, [pc, #136]	@ (80064a8 <_svfiprintf_r+0x1f0>)
 800641e:	bb1b      	cbnz	r3, 8006468 <_svfiprintf_r+0x1b0>
 8006420:	9b03      	ldr	r3, [sp, #12]
 8006422:	3307      	adds	r3, #7
 8006424:	f023 0307 	bic.w	r3, r3, #7
 8006428:	3308      	adds	r3, #8
 800642a:	9303      	str	r3, [sp, #12]
 800642c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642e:	4433      	add	r3, r6
 8006430:	9309      	str	r3, [sp, #36]	@ 0x24
 8006432:	e76a      	b.n	800630a <_svfiprintf_r+0x52>
 8006434:	460c      	mov	r4, r1
 8006436:	2001      	movs	r0, #1
 8006438:	fb0c 3202 	mla	r2, ip, r2, r3
 800643c:	e7a8      	b.n	8006390 <_svfiprintf_r+0xd8>
 800643e:	2300      	movs	r3, #0
 8006440:	f04f 0c0a 	mov.w	ip, #10
 8006444:	4619      	mov	r1, r3
 8006446:	3401      	adds	r4, #1
 8006448:	9305      	str	r3, [sp, #20]
 800644a:	4620      	mov	r0, r4
 800644c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006450:	3a30      	subs	r2, #48	@ 0x30
 8006452:	2a09      	cmp	r2, #9
 8006454:	d903      	bls.n	800645e <_svfiprintf_r+0x1a6>
 8006456:	2b00      	cmp	r3, #0
 8006458:	d0c6      	beq.n	80063e8 <_svfiprintf_r+0x130>
 800645a:	9105      	str	r1, [sp, #20]
 800645c:	e7c4      	b.n	80063e8 <_svfiprintf_r+0x130>
 800645e:	4604      	mov	r4, r0
 8006460:	2301      	movs	r3, #1
 8006462:	fb0c 2101 	mla	r1, ip, r1, r2
 8006466:	e7f0      	b.n	800644a <_svfiprintf_r+0x192>
 8006468:	ab03      	add	r3, sp, #12
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	462a      	mov	r2, r5
 800646e:	4638      	mov	r0, r7
 8006470:	4b0e      	ldr	r3, [pc, #56]	@ (80064ac <_svfiprintf_r+0x1f4>)
 8006472:	a904      	add	r1, sp, #16
 8006474:	f7fd fe7c 	bl	8004170 <_printf_float>
 8006478:	1c42      	adds	r2, r0, #1
 800647a:	4606      	mov	r6, r0
 800647c:	d1d6      	bne.n	800642c <_svfiprintf_r+0x174>
 800647e:	89ab      	ldrh	r3, [r5, #12]
 8006480:	065b      	lsls	r3, r3, #25
 8006482:	f53f af2d 	bmi.w	80062e0 <_svfiprintf_r+0x28>
 8006486:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006488:	e72c      	b.n	80062e4 <_svfiprintf_r+0x2c>
 800648a:	ab03      	add	r3, sp, #12
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	462a      	mov	r2, r5
 8006490:	4638      	mov	r0, r7
 8006492:	4b06      	ldr	r3, [pc, #24]	@ (80064ac <_svfiprintf_r+0x1f4>)
 8006494:	a904      	add	r1, sp, #16
 8006496:	f7fe f909 	bl	80046ac <_printf_i>
 800649a:	e7ed      	b.n	8006478 <_svfiprintf_r+0x1c0>
 800649c:	08006e64 	.word	0x08006e64
 80064a0:	08006e6a 	.word	0x08006e6a
 80064a4:	08006e6e 	.word	0x08006e6e
 80064a8:	08004171 	.word	0x08004171
 80064ac:	08006201 	.word	0x08006201

080064b0 <__sflush_r>:
 80064b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b6:	0716      	lsls	r6, r2, #28
 80064b8:	4605      	mov	r5, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	d454      	bmi.n	8006568 <__sflush_r+0xb8>
 80064be:	684b      	ldr	r3, [r1, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	dc02      	bgt.n	80064ca <__sflush_r+0x1a>
 80064c4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dd48      	ble.n	800655c <__sflush_r+0xac>
 80064ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064cc:	2e00      	cmp	r6, #0
 80064ce:	d045      	beq.n	800655c <__sflush_r+0xac>
 80064d0:	2300      	movs	r3, #0
 80064d2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064d6:	682f      	ldr	r7, [r5, #0]
 80064d8:	6a21      	ldr	r1, [r4, #32]
 80064da:	602b      	str	r3, [r5, #0]
 80064dc:	d030      	beq.n	8006540 <__sflush_r+0x90>
 80064de:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064e0:	89a3      	ldrh	r3, [r4, #12]
 80064e2:	0759      	lsls	r1, r3, #29
 80064e4:	d505      	bpl.n	80064f2 <__sflush_r+0x42>
 80064e6:	6863      	ldr	r3, [r4, #4]
 80064e8:	1ad2      	subs	r2, r2, r3
 80064ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064ec:	b10b      	cbz	r3, 80064f2 <__sflush_r+0x42>
 80064ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064f0:	1ad2      	subs	r2, r2, r3
 80064f2:	2300      	movs	r3, #0
 80064f4:	4628      	mov	r0, r5
 80064f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064f8:	6a21      	ldr	r1, [r4, #32]
 80064fa:	47b0      	blx	r6
 80064fc:	1c43      	adds	r3, r0, #1
 80064fe:	89a3      	ldrh	r3, [r4, #12]
 8006500:	d106      	bne.n	8006510 <__sflush_r+0x60>
 8006502:	6829      	ldr	r1, [r5, #0]
 8006504:	291d      	cmp	r1, #29
 8006506:	d82b      	bhi.n	8006560 <__sflush_r+0xb0>
 8006508:	4a28      	ldr	r2, [pc, #160]	@ (80065ac <__sflush_r+0xfc>)
 800650a:	40ca      	lsrs	r2, r1
 800650c:	07d6      	lsls	r6, r2, #31
 800650e:	d527      	bpl.n	8006560 <__sflush_r+0xb0>
 8006510:	2200      	movs	r2, #0
 8006512:	6062      	str	r2, [r4, #4]
 8006514:	6922      	ldr	r2, [r4, #16]
 8006516:	04d9      	lsls	r1, r3, #19
 8006518:	6022      	str	r2, [r4, #0]
 800651a:	d504      	bpl.n	8006526 <__sflush_r+0x76>
 800651c:	1c42      	adds	r2, r0, #1
 800651e:	d101      	bne.n	8006524 <__sflush_r+0x74>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b903      	cbnz	r3, 8006526 <__sflush_r+0x76>
 8006524:	6560      	str	r0, [r4, #84]	@ 0x54
 8006526:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006528:	602f      	str	r7, [r5, #0]
 800652a:	b1b9      	cbz	r1, 800655c <__sflush_r+0xac>
 800652c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006530:	4299      	cmp	r1, r3
 8006532:	d002      	beq.n	800653a <__sflush_r+0x8a>
 8006534:	4628      	mov	r0, r5
 8006536:	f7ff f9eb 	bl	8005910 <_free_r>
 800653a:	2300      	movs	r3, #0
 800653c:	6363      	str	r3, [r4, #52]	@ 0x34
 800653e:	e00d      	b.n	800655c <__sflush_r+0xac>
 8006540:	2301      	movs	r3, #1
 8006542:	4628      	mov	r0, r5
 8006544:	47b0      	blx	r6
 8006546:	4602      	mov	r2, r0
 8006548:	1c50      	adds	r0, r2, #1
 800654a:	d1c9      	bne.n	80064e0 <__sflush_r+0x30>
 800654c:	682b      	ldr	r3, [r5, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d0c6      	beq.n	80064e0 <__sflush_r+0x30>
 8006552:	2b1d      	cmp	r3, #29
 8006554:	d001      	beq.n	800655a <__sflush_r+0xaa>
 8006556:	2b16      	cmp	r3, #22
 8006558:	d11d      	bne.n	8006596 <__sflush_r+0xe6>
 800655a:	602f      	str	r7, [r5, #0]
 800655c:	2000      	movs	r0, #0
 800655e:	e021      	b.n	80065a4 <__sflush_r+0xf4>
 8006560:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006564:	b21b      	sxth	r3, r3
 8006566:	e01a      	b.n	800659e <__sflush_r+0xee>
 8006568:	690f      	ldr	r7, [r1, #16]
 800656a:	2f00      	cmp	r7, #0
 800656c:	d0f6      	beq.n	800655c <__sflush_r+0xac>
 800656e:	0793      	lsls	r3, r2, #30
 8006570:	bf18      	it	ne
 8006572:	2300      	movne	r3, #0
 8006574:	680e      	ldr	r6, [r1, #0]
 8006576:	bf08      	it	eq
 8006578:	694b      	ldreq	r3, [r1, #20]
 800657a:	1bf6      	subs	r6, r6, r7
 800657c:	600f      	str	r7, [r1, #0]
 800657e:	608b      	str	r3, [r1, #8]
 8006580:	2e00      	cmp	r6, #0
 8006582:	ddeb      	ble.n	800655c <__sflush_r+0xac>
 8006584:	4633      	mov	r3, r6
 8006586:	463a      	mov	r2, r7
 8006588:	4628      	mov	r0, r5
 800658a:	6a21      	ldr	r1, [r4, #32]
 800658c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006590:	47e0      	blx	ip
 8006592:	2800      	cmp	r0, #0
 8006594:	dc07      	bgt.n	80065a6 <__sflush_r+0xf6>
 8006596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800659a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800659e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065a2:	81a3      	strh	r3, [r4, #12]
 80065a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065a6:	4407      	add	r7, r0
 80065a8:	1a36      	subs	r6, r6, r0
 80065aa:	e7e9      	b.n	8006580 <__sflush_r+0xd0>
 80065ac:	20400001 	.word	0x20400001

080065b0 <_fflush_r>:
 80065b0:	b538      	push	{r3, r4, r5, lr}
 80065b2:	690b      	ldr	r3, [r1, #16]
 80065b4:	4605      	mov	r5, r0
 80065b6:	460c      	mov	r4, r1
 80065b8:	b913      	cbnz	r3, 80065c0 <_fflush_r+0x10>
 80065ba:	2500      	movs	r5, #0
 80065bc:	4628      	mov	r0, r5
 80065be:	bd38      	pop	{r3, r4, r5, pc}
 80065c0:	b118      	cbz	r0, 80065ca <_fflush_r+0x1a>
 80065c2:	6a03      	ldr	r3, [r0, #32]
 80065c4:	b90b      	cbnz	r3, 80065ca <_fflush_r+0x1a>
 80065c6:	f7fe fa1b 	bl	8004a00 <__sinit>
 80065ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d0f3      	beq.n	80065ba <_fflush_r+0xa>
 80065d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065d4:	07d0      	lsls	r0, r2, #31
 80065d6:	d404      	bmi.n	80065e2 <_fflush_r+0x32>
 80065d8:	0599      	lsls	r1, r3, #22
 80065da:	d402      	bmi.n	80065e2 <_fflush_r+0x32>
 80065dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065de:	f7fe fb28 	bl	8004c32 <__retarget_lock_acquire_recursive>
 80065e2:	4628      	mov	r0, r5
 80065e4:	4621      	mov	r1, r4
 80065e6:	f7ff ff63 	bl	80064b0 <__sflush_r>
 80065ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065ec:	4605      	mov	r5, r0
 80065ee:	07da      	lsls	r2, r3, #31
 80065f0:	d4e4      	bmi.n	80065bc <_fflush_r+0xc>
 80065f2:	89a3      	ldrh	r3, [r4, #12]
 80065f4:	059b      	lsls	r3, r3, #22
 80065f6:	d4e1      	bmi.n	80065bc <_fflush_r+0xc>
 80065f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065fa:	f7fe fb1b 	bl	8004c34 <__retarget_lock_release_recursive>
 80065fe:	e7dd      	b.n	80065bc <_fflush_r+0xc>

08006600 <memmove>:
 8006600:	4288      	cmp	r0, r1
 8006602:	b510      	push	{r4, lr}
 8006604:	eb01 0402 	add.w	r4, r1, r2
 8006608:	d902      	bls.n	8006610 <memmove+0x10>
 800660a:	4284      	cmp	r4, r0
 800660c:	4623      	mov	r3, r4
 800660e:	d807      	bhi.n	8006620 <memmove+0x20>
 8006610:	1e43      	subs	r3, r0, #1
 8006612:	42a1      	cmp	r1, r4
 8006614:	d008      	beq.n	8006628 <memmove+0x28>
 8006616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800661a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800661e:	e7f8      	b.n	8006612 <memmove+0x12>
 8006620:	4601      	mov	r1, r0
 8006622:	4402      	add	r2, r0
 8006624:	428a      	cmp	r2, r1
 8006626:	d100      	bne.n	800662a <memmove+0x2a>
 8006628:	bd10      	pop	{r4, pc}
 800662a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800662e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006632:	e7f7      	b.n	8006624 <memmove+0x24>

08006634 <_sbrk_r>:
 8006634:	b538      	push	{r3, r4, r5, lr}
 8006636:	2300      	movs	r3, #0
 8006638:	4d05      	ldr	r5, [pc, #20]	@ (8006650 <_sbrk_r+0x1c>)
 800663a:	4604      	mov	r4, r0
 800663c:	4608      	mov	r0, r1
 800663e:	602b      	str	r3, [r5, #0]
 8006640:	f7fb f85e 	bl	8001700 <_sbrk>
 8006644:	1c43      	adds	r3, r0, #1
 8006646:	d102      	bne.n	800664e <_sbrk_r+0x1a>
 8006648:	682b      	ldr	r3, [r5, #0]
 800664a:	b103      	cbz	r3, 800664e <_sbrk_r+0x1a>
 800664c:	6023      	str	r3, [r4, #0]
 800664e:	bd38      	pop	{r3, r4, r5, pc}
 8006650:	2000040c 	.word	0x2000040c

08006654 <memcpy>:
 8006654:	440a      	add	r2, r1
 8006656:	4291      	cmp	r1, r2
 8006658:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800665c:	d100      	bne.n	8006660 <memcpy+0xc>
 800665e:	4770      	bx	lr
 8006660:	b510      	push	{r4, lr}
 8006662:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006666:	4291      	cmp	r1, r2
 8006668:	f803 4f01 	strb.w	r4, [r3, #1]!
 800666c:	d1f9      	bne.n	8006662 <memcpy+0xe>
 800666e:	bd10      	pop	{r4, pc}

08006670 <__assert_func>:
 8006670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006672:	4614      	mov	r4, r2
 8006674:	461a      	mov	r2, r3
 8006676:	4b09      	ldr	r3, [pc, #36]	@ (800669c <__assert_func+0x2c>)
 8006678:	4605      	mov	r5, r0
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68d8      	ldr	r0, [r3, #12]
 800667e:	b14c      	cbz	r4, 8006694 <__assert_func+0x24>
 8006680:	4b07      	ldr	r3, [pc, #28]	@ (80066a0 <__assert_func+0x30>)
 8006682:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006686:	9100      	str	r1, [sp, #0]
 8006688:	462b      	mov	r3, r5
 800668a:	4906      	ldr	r1, [pc, #24]	@ (80066a4 <__assert_func+0x34>)
 800668c:	f000 f870 	bl	8006770 <fiprintf>
 8006690:	f000 f880 	bl	8006794 <abort>
 8006694:	4b04      	ldr	r3, [pc, #16]	@ (80066a8 <__assert_func+0x38>)
 8006696:	461c      	mov	r4, r3
 8006698:	e7f3      	b.n	8006682 <__assert_func+0x12>
 800669a:	bf00      	nop
 800669c:	20000018 	.word	0x20000018
 80066a0:	08006e7f 	.word	0x08006e7f
 80066a4:	08006e8c 	.word	0x08006e8c
 80066a8:	08006eba 	.word	0x08006eba

080066ac <_calloc_r>:
 80066ac:	b570      	push	{r4, r5, r6, lr}
 80066ae:	fba1 5402 	umull	r5, r4, r1, r2
 80066b2:	b934      	cbnz	r4, 80066c2 <_calloc_r+0x16>
 80066b4:	4629      	mov	r1, r5
 80066b6:	f7ff f99d 	bl	80059f4 <_malloc_r>
 80066ba:	4606      	mov	r6, r0
 80066bc:	b928      	cbnz	r0, 80066ca <_calloc_r+0x1e>
 80066be:	4630      	mov	r0, r6
 80066c0:	bd70      	pop	{r4, r5, r6, pc}
 80066c2:	220c      	movs	r2, #12
 80066c4:	2600      	movs	r6, #0
 80066c6:	6002      	str	r2, [r0, #0]
 80066c8:	e7f9      	b.n	80066be <_calloc_r+0x12>
 80066ca:	462a      	mov	r2, r5
 80066cc:	4621      	mov	r1, r4
 80066ce:	f7fe fa32 	bl	8004b36 <memset>
 80066d2:	e7f4      	b.n	80066be <_calloc_r+0x12>

080066d4 <__ascii_mbtowc>:
 80066d4:	b082      	sub	sp, #8
 80066d6:	b901      	cbnz	r1, 80066da <__ascii_mbtowc+0x6>
 80066d8:	a901      	add	r1, sp, #4
 80066da:	b142      	cbz	r2, 80066ee <__ascii_mbtowc+0x1a>
 80066dc:	b14b      	cbz	r3, 80066f2 <__ascii_mbtowc+0x1e>
 80066de:	7813      	ldrb	r3, [r2, #0]
 80066e0:	600b      	str	r3, [r1, #0]
 80066e2:	7812      	ldrb	r2, [r2, #0]
 80066e4:	1e10      	subs	r0, r2, #0
 80066e6:	bf18      	it	ne
 80066e8:	2001      	movne	r0, #1
 80066ea:	b002      	add	sp, #8
 80066ec:	4770      	bx	lr
 80066ee:	4610      	mov	r0, r2
 80066f0:	e7fb      	b.n	80066ea <__ascii_mbtowc+0x16>
 80066f2:	f06f 0001 	mvn.w	r0, #1
 80066f6:	e7f8      	b.n	80066ea <__ascii_mbtowc+0x16>

080066f8 <_realloc_r>:
 80066f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066fc:	4607      	mov	r7, r0
 80066fe:	4614      	mov	r4, r2
 8006700:	460d      	mov	r5, r1
 8006702:	b921      	cbnz	r1, 800670e <_realloc_r+0x16>
 8006704:	4611      	mov	r1, r2
 8006706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800670a:	f7ff b973 	b.w	80059f4 <_malloc_r>
 800670e:	b92a      	cbnz	r2, 800671c <_realloc_r+0x24>
 8006710:	f7ff f8fe 	bl	8005910 <_free_r>
 8006714:	4625      	mov	r5, r4
 8006716:	4628      	mov	r0, r5
 8006718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800671c:	f000 f841 	bl	80067a2 <_malloc_usable_size_r>
 8006720:	4284      	cmp	r4, r0
 8006722:	4606      	mov	r6, r0
 8006724:	d802      	bhi.n	800672c <_realloc_r+0x34>
 8006726:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800672a:	d8f4      	bhi.n	8006716 <_realloc_r+0x1e>
 800672c:	4621      	mov	r1, r4
 800672e:	4638      	mov	r0, r7
 8006730:	f7ff f960 	bl	80059f4 <_malloc_r>
 8006734:	4680      	mov	r8, r0
 8006736:	b908      	cbnz	r0, 800673c <_realloc_r+0x44>
 8006738:	4645      	mov	r5, r8
 800673a:	e7ec      	b.n	8006716 <_realloc_r+0x1e>
 800673c:	42b4      	cmp	r4, r6
 800673e:	4622      	mov	r2, r4
 8006740:	4629      	mov	r1, r5
 8006742:	bf28      	it	cs
 8006744:	4632      	movcs	r2, r6
 8006746:	f7ff ff85 	bl	8006654 <memcpy>
 800674a:	4629      	mov	r1, r5
 800674c:	4638      	mov	r0, r7
 800674e:	f7ff f8df 	bl	8005910 <_free_r>
 8006752:	e7f1      	b.n	8006738 <_realloc_r+0x40>

08006754 <__ascii_wctomb>:
 8006754:	4603      	mov	r3, r0
 8006756:	4608      	mov	r0, r1
 8006758:	b141      	cbz	r1, 800676c <__ascii_wctomb+0x18>
 800675a:	2aff      	cmp	r2, #255	@ 0xff
 800675c:	d904      	bls.n	8006768 <__ascii_wctomb+0x14>
 800675e:	228a      	movs	r2, #138	@ 0x8a
 8006760:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	4770      	bx	lr
 8006768:	2001      	movs	r0, #1
 800676a:	700a      	strb	r2, [r1, #0]
 800676c:	4770      	bx	lr
	...

08006770 <fiprintf>:
 8006770:	b40e      	push	{r1, r2, r3}
 8006772:	b503      	push	{r0, r1, lr}
 8006774:	4601      	mov	r1, r0
 8006776:	ab03      	add	r3, sp, #12
 8006778:	4805      	ldr	r0, [pc, #20]	@ (8006790 <fiprintf+0x20>)
 800677a:	f853 2b04 	ldr.w	r2, [r3], #4
 800677e:	6800      	ldr	r0, [r0, #0]
 8006780:	9301      	str	r3, [sp, #4]
 8006782:	f000 f83d 	bl	8006800 <_vfiprintf_r>
 8006786:	b002      	add	sp, #8
 8006788:	f85d eb04 	ldr.w	lr, [sp], #4
 800678c:	b003      	add	sp, #12
 800678e:	4770      	bx	lr
 8006790:	20000018 	.word	0x20000018

08006794 <abort>:
 8006794:	2006      	movs	r0, #6
 8006796:	b508      	push	{r3, lr}
 8006798:	f000 fa06 	bl	8006ba8 <raise>
 800679c:	2001      	movs	r0, #1
 800679e:	f7fa ff3a 	bl	8001616 <_exit>

080067a2 <_malloc_usable_size_r>:
 80067a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067a6:	1f18      	subs	r0, r3, #4
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	bfbc      	itt	lt
 80067ac:	580b      	ldrlt	r3, [r1, r0]
 80067ae:	18c0      	addlt	r0, r0, r3
 80067b0:	4770      	bx	lr

080067b2 <__sfputc_r>:
 80067b2:	6893      	ldr	r3, [r2, #8]
 80067b4:	b410      	push	{r4}
 80067b6:	3b01      	subs	r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	6093      	str	r3, [r2, #8]
 80067bc:	da07      	bge.n	80067ce <__sfputc_r+0x1c>
 80067be:	6994      	ldr	r4, [r2, #24]
 80067c0:	42a3      	cmp	r3, r4
 80067c2:	db01      	blt.n	80067c8 <__sfputc_r+0x16>
 80067c4:	290a      	cmp	r1, #10
 80067c6:	d102      	bne.n	80067ce <__sfputc_r+0x1c>
 80067c8:	bc10      	pop	{r4}
 80067ca:	f000 b931 	b.w	8006a30 <__swbuf_r>
 80067ce:	6813      	ldr	r3, [r2, #0]
 80067d0:	1c58      	adds	r0, r3, #1
 80067d2:	6010      	str	r0, [r2, #0]
 80067d4:	7019      	strb	r1, [r3, #0]
 80067d6:	4608      	mov	r0, r1
 80067d8:	bc10      	pop	{r4}
 80067da:	4770      	bx	lr

080067dc <__sfputs_r>:
 80067dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067de:	4606      	mov	r6, r0
 80067e0:	460f      	mov	r7, r1
 80067e2:	4614      	mov	r4, r2
 80067e4:	18d5      	adds	r5, r2, r3
 80067e6:	42ac      	cmp	r4, r5
 80067e8:	d101      	bne.n	80067ee <__sfputs_r+0x12>
 80067ea:	2000      	movs	r0, #0
 80067ec:	e007      	b.n	80067fe <__sfputs_r+0x22>
 80067ee:	463a      	mov	r2, r7
 80067f0:	4630      	mov	r0, r6
 80067f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067f6:	f7ff ffdc 	bl	80067b2 <__sfputc_r>
 80067fa:	1c43      	adds	r3, r0, #1
 80067fc:	d1f3      	bne.n	80067e6 <__sfputs_r+0xa>
 80067fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006800 <_vfiprintf_r>:
 8006800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006804:	460d      	mov	r5, r1
 8006806:	4614      	mov	r4, r2
 8006808:	4698      	mov	r8, r3
 800680a:	4606      	mov	r6, r0
 800680c:	b09d      	sub	sp, #116	@ 0x74
 800680e:	b118      	cbz	r0, 8006818 <_vfiprintf_r+0x18>
 8006810:	6a03      	ldr	r3, [r0, #32]
 8006812:	b90b      	cbnz	r3, 8006818 <_vfiprintf_r+0x18>
 8006814:	f7fe f8f4 	bl	8004a00 <__sinit>
 8006818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800681a:	07d9      	lsls	r1, r3, #31
 800681c:	d405      	bmi.n	800682a <_vfiprintf_r+0x2a>
 800681e:	89ab      	ldrh	r3, [r5, #12]
 8006820:	059a      	lsls	r2, r3, #22
 8006822:	d402      	bmi.n	800682a <_vfiprintf_r+0x2a>
 8006824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006826:	f7fe fa04 	bl	8004c32 <__retarget_lock_acquire_recursive>
 800682a:	89ab      	ldrh	r3, [r5, #12]
 800682c:	071b      	lsls	r3, r3, #28
 800682e:	d501      	bpl.n	8006834 <_vfiprintf_r+0x34>
 8006830:	692b      	ldr	r3, [r5, #16]
 8006832:	b99b      	cbnz	r3, 800685c <_vfiprintf_r+0x5c>
 8006834:	4629      	mov	r1, r5
 8006836:	4630      	mov	r0, r6
 8006838:	f000 f938 	bl	8006aac <__swsetup_r>
 800683c:	b170      	cbz	r0, 800685c <_vfiprintf_r+0x5c>
 800683e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006840:	07dc      	lsls	r4, r3, #31
 8006842:	d504      	bpl.n	800684e <_vfiprintf_r+0x4e>
 8006844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006848:	b01d      	add	sp, #116	@ 0x74
 800684a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800684e:	89ab      	ldrh	r3, [r5, #12]
 8006850:	0598      	lsls	r0, r3, #22
 8006852:	d4f7      	bmi.n	8006844 <_vfiprintf_r+0x44>
 8006854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006856:	f7fe f9ed 	bl	8004c34 <__retarget_lock_release_recursive>
 800685a:	e7f3      	b.n	8006844 <_vfiprintf_r+0x44>
 800685c:	2300      	movs	r3, #0
 800685e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006860:	2320      	movs	r3, #32
 8006862:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006866:	2330      	movs	r3, #48	@ 0x30
 8006868:	f04f 0901 	mov.w	r9, #1
 800686c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006870:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006a1c <_vfiprintf_r+0x21c>
 8006874:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006878:	4623      	mov	r3, r4
 800687a:	469a      	mov	sl, r3
 800687c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006880:	b10a      	cbz	r2, 8006886 <_vfiprintf_r+0x86>
 8006882:	2a25      	cmp	r2, #37	@ 0x25
 8006884:	d1f9      	bne.n	800687a <_vfiprintf_r+0x7a>
 8006886:	ebba 0b04 	subs.w	fp, sl, r4
 800688a:	d00b      	beq.n	80068a4 <_vfiprintf_r+0xa4>
 800688c:	465b      	mov	r3, fp
 800688e:	4622      	mov	r2, r4
 8006890:	4629      	mov	r1, r5
 8006892:	4630      	mov	r0, r6
 8006894:	f7ff ffa2 	bl	80067dc <__sfputs_r>
 8006898:	3001      	adds	r0, #1
 800689a:	f000 80a7 	beq.w	80069ec <_vfiprintf_r+0x1ec>
 800689e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068a0:	445a      	add	r2, fp
 80068a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80068a4:	f89a 3000 	ldrb.w	r3, [sl]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 809f 	beq.w	80069ec <_vfiprintf_r+0x1ec>
 80068ae:	2300      	movs	r3, #0
 80068b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068b8:	f10a 0a01 	add.w	sl, sl, #1
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	9307      	str	r3, [sp, #28]
 80068c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80068c6:	4654      	mov	r4, sl
 80068c8:	2205      	movs	r2, #5
 80068ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068ce:	4853      	ldr	r0, [pc, #332]	@ (8006a1c <_vfiprintf_r+0x21c>)
 80068d0:	f7fe f9b1 	bl	8004c36 <memchr>
 80068d4:	9a04      	ldr	r2, [sp, #16]
 80068d6:	b9d8      	cbnz	r0, 8006910 <_vfiprintf_r+0x110>
 80068d8:	06d1      	lsls	r1, r2, #27
 80068da:	bf44      	itt	mi
 80068dc:	2320      	movmi	r3, #32
 80068de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068e2:	0713      	lsls	r3, r2, #28
 80068e4:	bf44      	itt	mi
 80068e6:	232b      	movmi	r3, #43	@ 0x2b
 80068e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068ec:	f89a 3000 	ldrb.w	r3, [sl]
 80068f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80068f2:	d015      	beq.n	8006920 <_vfiprintf_r+0x120>
 80068f4:	4654      	mov	r4, sl
 80068f6:	2000      	movs	r0, #0
 80068f8:	f04f 0c0a 	mov.w	ip, #10
 80068fc:	9a07      	ldr	r2, [sp, #28]
 80068fe:	4621      	mov	r1, r4
 8006900:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006904:	3b30      	subs	r3, #48	@ 0x30
 8006906:	2b09      	cmp	r3, #9
 8006908:	d94b      	bls.n	80069a2 <_vfiprintf_r+0x1a2>
 800690a:	b1b0      	cbz	r0, 800693a <_vfiprintf_r+0x13a>
 800690c:	9207      	str	r2, [sp, #28]
 800690e:	e014      	b.n	800693a <_vfiprintf_r+0x13a>
 8006910:	eba0 0308 	sub.w	r3, r0, r8
 8006914:	fa09 f303 	lsl.w	r3, r9, r3
 8006918:	4313      	orrs	r3, r2
 800691a:	46a2      	mov	sl, r4
 800691c:	9304      	str	r3, [sp, #16]
 800691e:	e7d2      	b.n	80068c6 <_vfiprintf_r+0xc6>
 8006920:	9b03      	ldr	r3, [sp, #12]
 8006922:	1d19      	adds	r1, r3, #4
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	9103      	str	r1, [sp, #12]
 8006928:	2b00      	cmp	r3, #0
 800692a:	bfbb      	ittet	lt
 800692c:	425b      	neglt	r3, r3
 800692e:	f042 0202 	orrlt.w	r2, r2, #2
 8006932:	9307      	strge	r3, [sp, #28]
 8006934:	9307      	strlt	r3, [sp, #28]
 8006936:	bfb8      	it	lt
 8006938:	9204      	strlt	r2, [sp, #16]
 800693a:	7823      	ldrb	r3, [r4, #0]
 800693c:	2b2e      	cmp	r3, #46	@ 0x2e
 800693e:	d10a      	bne.n	8006956 <_vfiprintf_r+0x156>
 8006940:	7863      	ldrb	r3, [r4, #1]
 8006942:	2b2a      	cmp	r3, #42	@ 0x2a
 8006944:	d132      	bne.n	80069ac <_vfiprintf_r+0x1ac>
 8006946:	9b03      	ldr	r3, [sp, #12]
 8006948:	3402      	adds	r4, #2
 800694a:	1d1a      	adds	r2, r3, #4
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	9203      	str	r2, [sp, #12]
 8006950:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006954:	9305      	str	r3, [sp, #20]
 8006956:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006a20 <_vfiprintf_r+0x220>
 800695a:	2203      	movs	r2, #3
 800695c:	4650      	mov	r0, sl
 800695e:	7821      	ldrb	r1, [r4, #0]
 8006960:	f7fe f969 	bl	8004c36 <memchr>
 8006964:	b138      	cbz	r0, 8006976 <_vfiprintf_r+0x176>
 8006966:	2240      	movs	r2, #64	@ 0x40
 8006968:	9b04      	ldr	r3, [sp, #16]
 800696a:	eba0 000a 	sub.w	r0, r0, sl
 800696e:	4082      	lsls	r2, r0
 8006970:	4313      	orrs	r3, r2
 8006972:	3401      	adds	r4, #1
 8006974:	9304      	str	r3, [sp, #16]
 8006976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800697a:	2206      	movs	r2, #6
 800697c:	4829      	ldr	r0, [pc, #164]	@ (8006a24 <_vfiprintf_r+0x224>)
 800697e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006982:	f7fe f958 	bl	8004c36 <memchr>
 8006986:	2800      	cmp	r0, #0
 8006988:	d03f      	beq.n	8006a0a <_vfiprintf_r+0x20a>
 800698a:	4b27      	ldr	r3, [pc, #156]	@ (8006a28 <_vfiprintf_r+0x228>)
 800698c:	bb1b      	cbnz	r3, 80069d6 <_vfiprintf_r+0x1d6>
 800698e:	9b03      	ldr	r3, [sp, #12]
 8006990:	3307      	adds	r3, #7
 8006992:	f023 0307 	bic.w	r3, r3, #7
 8006996:	3308      	adds	r3, #8
 8006998:	9303      	str	r3, [sp, #12]
 800699a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800699c:	443b      	add	r3, r7
 800699e:	9309      	str	r3, [sp, #36]	@ 0x24
 80069a0:	e76a      	b.n	8006878 <_vfiprintf_r+0x78>
 80069a2:	460c      	mov	r4, r1
 80069a4:	2001      	movs	r0, #1
 80069a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80069aa:	e7a8      	b.n	80068fe <_vfiprintf_r+0xfe>
 80069ac:	2300      	movs	r3, #0
 80069ae:	f04f 0c0a 	mov.w	ip, #10
 80069b2:	4619      	mov	r1, r3
 80069b4:	3401      	adds	r4, #1
 80069b6:	9305      	str	r3, [sp, #20]
 80069b8:	4620      	mov	r0, r4
 80069ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069be:	3a30      	subs	r2, #48	@ 0x30
 80069c0:	2a09      	cmp	r2, #9
 80069c2:	d903      	bls.n	80069cc <_vfiprintf_r+0x1cc>
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d0c6      	beq.n	8006956 <_vfiprintf_r+0x156>
 80069c8:	9105      	str	r1, [sp, #20]
 80069ca:	e7c4      	b.n	8006956 <_vfiprintf_r+0x156>
 80069cc:	4604      	mov	r4, r0
 80069ce:	2301      	movs	r3, #1
 80069d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80069d4:	e7f0      	b.n	80069b8 <_vfiprintf_r+0x1b8>
 80069d6:	ab03      	add	r3, sp, #12
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	462a      	mov	r2, r5
 80069dc:	4630      	mov	r0, r6
 80069de:	4b13      	ldr	r3, [pc, #76]	@ (8006a2c <_vfiprintf_r+0x22c>)
 80069e0:	a904      	add	r1, sp, #16
 80069e2:	f7fd fbc5 	bl	8004170 <_printf_float>
 80069e6:	4607      	mov	r7, r0
 80069e8:	1c78      	adds	r0, r7, #1
 80069ea:	d1d6      	bne.n	800699a <_vfiprintf_r+0x19a>
 80069ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069ee:	07d9      	lsls	r1, r3, #31
 80069f0:	d405      	bmi.n	80069fe <_vfiprintf_r+0x1fe>
 80069f2:	89ab      	ldrh	r3, [r5, #12]
 80069f4:	059a      	lsls	r2, r3, #22
 80069f6:	d402      	bmi.n	80069fe <_vfiprintf_r+0x1fe>
 80069f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069fa:	f7fe f91b 	bl	8004c34 <__retarget_lock_release_recursive>
 80069fe:	89ab      	ldrh	r3, [r5, #12]
 8006a00:	065b      	lsls	r3, r3, #25
 8006a02:	f53f af1f 	bmi.w	8006844 <_vfiprintf_r+0x44>
 8006a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a08:	e71e      	b.n	8006848 <_vfiprintf_r+0x48>
 8006a0a:	ab03      	add	r3, sp, #12
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	462a      	mov	r2, r5
 8006a10:	4630      	mov	r0, r6
 8006a12:	4b06      	ldr	r3, [pc, #24]	@ (8006a2c <_vfiprintf_r+0x22c>)
 8006a14:	a904      	add	r1, sp, #16
 8006a16:	f7fd fe49 	bl	80046ac <_printf_i>
 8006a1a:	e7e4      	b.n	80069e6 <_vfiprintf_r+0x1e6>
 8006a1c:	08006e64 	.word	0x08006e64
 8006a20:	08006e6a 	.word	0x08006e6a
 8006a24:	08006e6e 	.word	0x08006e6e
 8006a28:	08004171 	.word	0x08004171
 8006a2c:	080067dd 	.word	0x080067dd

08006a30 <__swbuf_r>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	460e      	mov	r6, r1
 8006a34:	4614      	mov	r4, r2
 8006a36:	4605      	mov	r5, r0
 8006a38:	b118      	cbz	r0, 8006a42 <__swbuf_r+0x12>
 8006a3a:	6a03      	ldr	r3, [r0, #32]
 8006a3c:	b90b      	cbnz	r3, 8006a42 <__swbuf_r+0x12>
 8006a3e:	f7fd ffdf 	bl	8004a00 <__sinit>
 8006a42:	69a3      	ldr	r3, [r4, #24]
 8006a44:	60a3      	str	r3, [r4, #8]
 8006a46:	89a3      	ldrh	r3, [r4, #12]
 8006a48:	071a      	lsls	r2, r3, #28
 8006a4a:	d501      	bpl.n	8006a50 <__swbuf_r+0x20>
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	b943      	cbnz	r3, 8006a62 <__swbuf_r+0x32>
 8006a50:	4621      	mov	r1, r4
 8006a52:	4628      	mov	r0, r5
 8006a54:	f000 f82a 	bl	8006aac <__swsetup_r>
 8006a58:	b118      	cbz	r0, 8006a62 <__swbuf_r+0x32>
 8006a5a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006a5e:	4638      	mov	r0, r7
 8006a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	6922      	ldr	r2, [r4, #16]
 8006a66:	b2f6      	uxtb	r6, r6
 8006a68:	1a98      	subs	r0, r3, r2
 8006a6a:	6963      	ldr	r3, [r4, #20]
 8006a6c:	4637      	mov	r7, r6
 8006a6e:	4283      	cmp	r3, r0
 8006a70:	dc05      	bgt.n	8006a7e <__swbuf_r+0x4e>
 8006a72:	4621      	mov	r1, r4
 8006a74:	4628      	mov	r0, r5
 8006a76:	f7ff fd9b 	bl	80065b0 <_fflush_r>
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d1ed      	bne.n	8006a5a <__swbuf_r+0x2a>
 8006a7e:	68a3      	ldr	r3, [r4, #8]
 8006a80:	3b01      	subs	r3, #1
 8006a82:	60a3      	str	r3, [r4, #8]
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	1c5a      	adds	r2, r3, #1
 8006a88:	6022      	str	r2, [r4, #0]
 8006a8a:	701e      	strb	r6, [r3, #0]
 8006a8c:	6962      	ldr	r2, [r4, #20]
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d004      	beq.n	8006a9e <__swbuf_r+0x6e>
 8006a94:	89a3      	ldrh	r3, [r4, #12]
 8006a96:	07db      	lsls	r3, r3, #31
 8006a98:	d5e1      	bpl.n	8006a5e <__swbuf_r+0x2e>
 8006a9a:	2e0a      	cmp	r6, #10
 8006a9c:	d1df      	bne.n	8006a5e <__swbuf_r+0x2e>
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	f7ff fd85 	bl	80065b0 <_fflush_r>
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	d0d9      	beq.n	8006a5e <__swbuf_r+0x2e>
 8006aaa:	e7d6      	b.n	8006a5a <__swbuf_r+0x2a>

08006aac <__swsetup_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	4b29      	ldr	r3, [pc, #164]	@ (8006b54 <__swsetup_r+0xa8>)
 8006ab0:	4605      	mov	r5, r0
 8006ab2:	6818      	ldr	r0, [r3, #0]
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	b118      	cbz	r0, 8006ac0 <__swsetup_r+0x14>
 8006ab8:	6a03      	ldr	r3, [r0, #32]
 8006aba:	b90b      	cbnz	r3, 8006ac0 <__swsetup_r+0x14>
 8006abc:	f7fd ffa0 	bl	8004a00 <__sinit>
 8006ac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ac4:	0719      	lsls	r1, r3, #28
 8006ac6:	d422      	bmi.n	8006b0e <__swsetup_r+0x62>
 8006ac8:	06da      	lsls	r2, r3, #27
 8006aca:	d407      	bmi.n	8006adc <__swsetup_r+0x30>
 8006acc:	2209      	movs	r2, #9
 8006ace:	602a      	str	r2, [r5, #0]
 8006ad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ad4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ad8:	81a3      	strh	r3, [r4, #12]
 8006ada:	e033      	b.n	8006b44 <__swsetup_r+0x98>
 8006adc:	0758      	lsls	r0, r3, #29
 8006ade:	d512      	bpl.n	8006b06 <__swsetup_r+0x5a>
 8006ae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ae2:	b141      	cbz	r1, 8006af6 <__swsetup_r+0x4a>
 8006ae4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ae8:	4299      	cmp	r1, r3
 8006aea:	d002      	beq.n	8006af2 <__swsetup_r+0x46>
 8006aec:	4628      	mov	r0, r5
 8006aee:	f7fe ff0f 	bl	8005910 <_free_r>
 8006af2:	2300      	movs	r3, #0
 8006af4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006afc:	81a3      	strh	r3, [r4, #12]
 8006afe:	2300      	movs	r3, #0
 8006b00:	6063      	str	r3, [r4, #4]
 8006b02:	6923      	ldr	r3, [r4, #16]
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	f043 0308 	orr.w	r3, r3, #8
 8006b0c:	81a3      	strh	r3, [r4, #12]
 8006b0e:	6923      	ldr	r3, [r4, #16]
 8006b10:	b94b      	cbnz	r3, 8006b26 <__swsetup_r+0x7a>
 8006b12:	89a3      	ldrh	r3, [r4, #12]
 8006b14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b1c:	d003      	beq.n	8006b26 <__swsetup_r+0x7a>
 8006b1e:	4621      	mov	r1, r4
 8006b20:	4628      	mov	r0, r5
 8006b22:	f000 f882 	bl	8006c2a <__smakebuf_r>
 8006b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2a:	f013 0201 	ands.w	r2, r3, #1
 8006b2e:	d00a      	beq.n	8006b46 <__swsetup_r+0x9a>
 8006b30:	2200      	movs	r2, #0
 8006b32:	60a2      	str	r2, [r4, #8]
 8006b34:	6962      	ldr	r2, [r4, #20]
 8006b36:	4252      	negs	r2, r2
 8006b38:	61a2      	str	r2, [r4, #24]
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	b942      	cbnz	r2, 8006b50 <__swsetup_r+0xa4>
 8006b3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b42:	d1c5      	bne.n	8006ad0 <__swsetup_r+0x24>
 8006b44:	bd38      	pop	{r3, r4, r5, pc}
 8006b46:	0799      	lsls	r1, r3, #30
 8006b48:	bf58      	it	pl
 8006b4a:	6962      	ldrpl	r2, [r4, #20]
 8006b4c:	60a2      	str	r2, [r4, #8]
 8006b4e:	e7f4      	b.n	8006b3a <__swsetup_r+0x8e>
 8006b50:	2000      	movs	r0, #0
 8006b52:	e7f7      	b.n	8006b44 <__swsetup_r+0x98>
 8006b54:	20000018 	.word	0x20000018

08006b58 <_raise_r>:
 8006b58:	291f      	cmp	r1, #31
 8006b5a:	b538      	push	{r3, r4, r5, lr}
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	460c      	mov	r4, r1
 8006b60:	d904      	bls.n	8006b6c <_raise_r+0x14>
 8006b62:	2316      	movs	r3, #22
 8006b64:	6003      	str	r3, [r0, #0]
 8006b66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006b6e:	b112      	cbz	r2, 8006b76 <_raise_r+0x1e>
 8006b70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b74:	b94b      	cbnz	r3, 8006b8a <_raise_r+0x32>
 8006b76:	4628      	mov	r0, r5
 8006b78:	f000 f830 	bl	8006bdc <_getpid_r>
 8006b7c:	4622      	mov	r2, r4
 8006b7e:	4601      	mov	r1, r0
 8006b80:	4628      	mov	r0, r5
 8006b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b86:	f000 b817 	b.w	8006bb8 <_kill_r>
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d00a      	beq.n	8006ba4 <_raise_r+0x4c>
 8006b8e:	1c59      	adds	r1, r3, #1
 8006b90:	d103      	bne.n	8006b9a <_raise_r+0x42>
 8006b92:	2316      	movs	r3, #22
 8006b94:	6003      	str	r3, [r0, #0]
 8006b96:	2001      	movs	r0, #1
 8006b98:	e7e7      	b.n	8006b6a <_raise_r+0x12>
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ba2:	4798      	blx	r3
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	e7e0      	b.n	8006b6a <_raise_r+0x12>

08006ba8 <raise>:
 8006ba8:	4b02      	ldr	r3, [pc, #8]	@ (8006bb4 <raise+0xc>)
 8006baa:	4601      	mov	r1, r0
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	f7ff bfd3 	b.w	8006b58 <_raise_r>
 8006bb2:	bf00      	nop
 8006bb4:	20000018 	.word	0x20000018

08006bb8 <_kill_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	2300      	movs	r3, #0
 8006bbc:	4d06      	ldr	r5, [pc, #24]	@ (8006bd8 <_kill_r+0x20>)
 8006bbe:	4604      	mov	r4, r0
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	602b      	str	r3, [r5, #0]
 8006bc6:	f7fa fd16 	bl	80015f6 <_kill>
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	d102      	bne.n	8006bd4 <_kill_r+0x1c>
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	b103      	cbz	r3, 8006bd4 <_kill_r+0x1c>
 8006bd2:	6023      	str	r3, [r4, #0]
 8006bd4:	bd38      	pop	{r3, r4, r5, pc}
 8006bd6:	bf00      	nop
 8006bd8:	2000040c 	.word	0x2000040c

08006bdc <_getpid_r>:
 8006bdc:	f7fa bd04 	b.w	80015e8 <_getpid>

08006be0 <__swhatbuf_r>:
 8006be0:	b570      	push	{r4, r5, r6, lr}
 8006be2:	460c      	mov	r4, r1
 8006be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be8:	4615      	mov	r5, r2
 8006bea:	2900      	cmp	r1, #0
 8006bec:	461e      	mov	r6, r3
 8006bee:	b096      	sub	sp, #88	@ 0x58
 8006bf0:	da0c      	bge.n	8006c0c <__swhatbuf_r+0x2c>
 8006bf2:	89a3      	ldrh	r3, [r4, #12]
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006bfa:	bf14      	ite	ne
 8006bfc:	2340      	movne	r3, #64	@ 0x40
 8006bfe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006c02:	2000      	movs	r0, #0
 8006c04:	6031      	str	r1, [r6, #0]
 8006c06:	602b      	str	r3, [r5, #0]
 8006c08:	b016      	add	sp, #88	@ 0x58
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}
 8006c0c:	466a      	mov	r2, sp
 8006c0e:	f000 f849 	bl	8006ca4 <_fstat_r>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	dbed      	blt.n	8006bf2 <__swhatbuf_r+0x12>
 8006c16:	9901      	ldr	r1, [sp, #4]
 8006c18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c20:	4259      	negs	r1, r3
 8006c22:	4159      	adcs	r1, r3
 8006c24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c28:	e7eb      	b.n	8006c02 <__swhatbuf_r+0x22>

08006c2a <__smakebuf_r>:
 8006c2a:	898b      	ldrh	r3, [r1, #12]
 8006c2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c2e:	079d      	lsls	r5, r3, #30
 8006c30:	4606      	mov	r6, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	d507      	bpl.n	8006c46 <__smakebuf_r+0x1c>
 8006c36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006c3a:	6023      	str	r3, [r4, #0]
 8006c3c:	6123      	str	r3, [r4, #16]
 8006c3e:	2301      	movs	r3, #1
 8006c40:	6163      	str	r3, [r4, #20]
 8006c42:	b003      	add	sp, #12
 8006c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c46:	466a      	mov	r2, sp
 8006c48:	ab01      	add	r3, sp, #4
 8006c4a:	f7ff ffc9 	bl	8006be0 <__swhatbuf_r>
 8006c4e:	9f00      	ldr	r7, [sp, #0]
 8006c50:	4605      	mov	r5, r0
 8006c52:	4639      	mov	r1, r7
 8006c54:	4630      	mov	r0, r6
 8006c56:	f7fe fecd 	bl	80059f4 <_malloc_r>
 8006c5a:	b948      	cbnz	r0, 8006c70 <__smakebuf_r+0x46>
 8006c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c60:	059a      	lsls	r2, r3, #22
 8006c62:	d4ee      	bmi.n	8006c42 <__smakebuf_r+0x18>
 8006c64:	f023 0303 	bic.w	r3, r3, #3
 8006c68:	f043 0302 	orr.w	r3, r3, #2
 8006c6c:	81a3      	strh	r3, [r4, #12]
 8006c6e:	e7e2      	b.n	8006c36 <__smakebuf_r+0xc>
 8006c70:	89a3      	ldrh	r3, [r4, #12]
 8006c72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c7a:	81a3      	strh	r3, [r4, #12]
 8006c7c:	9b01      	ldr	r3, [sp, #4]
 8006c7e:	6020      	str	r0, [r4, #0]
 8006c80:	b15b      	cbz	r3, 8006c9a <__smakebuf_r+0x70>
 8006c82:	4630      	mov	r0, r6
 8006c84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c88:	f000 f81e 	bl	8006cc8 <_isatty_r>
 8006c8c:	b128      	cbz	r0, 8006c9a <__smakebuf_r+0x70>
 8006c8e:	89a3      	ldrh	r3, [r4, #12]
 8006c90:	f023 0303 	bic.w	r3, r3, #3
 8006c94:	f043 0301 	orr.w	r3, r3, #1
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	431d      	orrs	r5, r3
 8006c9e:	81a5      	strh	r5, [r4, #12]
 8006ca0:	e7cf      	b.n	8006c42 <__smakebuf_r+0x18>
	...

08006ca4 <_fstat_r>:
 8006ca4:	b538      	push	{r3, r4, r5, lr}
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	4d06      	ldr	r5, [pc, #24]	@ (8006cc4 <_fstat_r+0x20>)
 8006caa:	4604      	mov	r4, r0
 8006cac:	4608      	mov	r0, r1
 8006cae:	4611      	mov	r1, r2
 8006cb0:	602b      	str	r3, [r5, #0]
 8006cb2:	f7fa fcff 	bl	80016b4 <_fstat>
 8006cb6:	1c43      	adds	r3, r0, #1
 8006cb8:	d102      	bne.n	8006cc0 <_fstat_r+0x1c>
 8006cba:	682b      	ldr	r3, [r5, #0]
 8006cbc:	b103      	cbz	r3, 8006cc0 <_fstat_r+0x1c>
 8006cbe:	6023      	str	r3, [r4, #0]
 8006cc0:	bd38      	pop	{r3, r4, r5, pc}
 8006cc2:	bf00      	nop
 8006cc4:	2000040c 	.word	0x2000040c

08006cc8 <_isatty_r>:
 8006cc8:	b538      	push	{r3, r4, r5, lr}
 8006cca:	2300      	movs	r3, #0
 8006ccc:	4d05      	ldr	r5, [pc, #20]	@ (8006ce4 <_isatty_r+0x1c>)
 8006cce:	4604      	mov	r4, r0
 8006cd0:	4608      	mov	r0, r1
 8006cd2:	602b      	str	r3, [r5, #0]
 8006cd4:	f7fa fcfd 	bl	80016d2 <_isatty>
 8006cd8:	1c43      	adds	r3, r0, #1
 8006cda:	d102      	bne.n	8006ce2 <_isatty_r+0x1a>
 8006cdc:	682b      	ldr	r3, [r5, #0]
 8006cde:	b103      	cbz	r3, 8006ce2 <_isatty_r+0x1a>
 8006ce0:	6023      	str	r3, [r4, #0]
 8006ce2:	bd38      	pop	{r3, r4, r5, pc}
 8006ce4:	2000040c 	.word	0x2000040c

08006ce8 <_init>:
 8006ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cea:	bf00      	nop
 8006cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cee:	bc08      	pop	{r3}
 8006cf0:	469e      	mov	lr, r3
 8006cf2:	4770      	bx	lr

08006cf4 <_fini>:
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	bf00      	nop
 8006cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cfa:	bc08      	pop	{r3}
 8006cfc:	469e      	mov	lr, r3
 8006cfe:	4770      	bx	lr
