{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09833,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09959,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00166825,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000589548,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000291332,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000589548,
	"finish__design__instance__count__class:fill_cell": 1052,
	"finish__design__instance__area__class:fill_cell": 5903.34,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 10,
	"finish__design__instance__area__class:buffer": 17.29,
	"finish__design__instance__count__class:timing_repair_buffer": 41,
	"finish__design__instance__area__class:timing_repair_buffer": 32.984,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 9.31,
	"finish__design__instance__count__class:multi_input_combinational_cell": 166,
	"finish__design__instance__area__class:multi_input_combinational_cell": 263.606,
	"finish__design__instance__count": 1398,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.670712,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.741538,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000113901,
	"finish__power__switching__total": 9.48122e-05,
	"finish__power__leakage__total": 7.7427e-06,
	"finish__power__total": 0.000216456,
	"finish__design__io": 49,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 346,
	"finish__design__instance__area": 352.982,
	"finish__design__instance__count__stdcell": 346,
	"finish__design__instance__area__stdcell": 352.982,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0564201,
	"finish__design__instance__utilization__stdcell": 0.0564201,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}