vendor_name = ModelSim
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/data_ctrl.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/wrfifo.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_top.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_para.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_fifo_ctrl.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_data.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_ctrl.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_controller.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_cmd.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sdram/rdfifo.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_write.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_read.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_init.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_ctrl_top.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/key_filter.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/sim/tb_my_vga.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/vga_ctrl.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/uart_rx.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/my_vga.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic/rom_pic.qip
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic/rom_pic.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/src/vga_pic.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen/clk_gen.qip
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen/clk_gen.v
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/my_vga.cbx.xml
source_file = 1, /quartus_fpga_learning/my_vga/sim/test.txt
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/clk_gen_altpll.v
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/altsyncram_7hb1.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/dcfifo_nnl1.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/a_gray2bin_7ib.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/a_graycounter_677.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/a_graycounter_2lc.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/altsyncram_em31.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/dffpipe_pe9.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/alt_synch_pipe_vd8.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/dffpipe_qe9.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/cmpr_c66.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/cmpr_b66.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/mux_j28.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/dcfifo_aol1.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/alt_synch_pipe_e98.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/alt_synch_pipe_0e8.tdf
source_file = 1, E:/Quartus_FPGA_learning/my_vga_test/db/dffpipe_re9.tdf
design_name = my_vga
instance = comp, \rgb[0]~output , rgb[0]~output, my_vga, 1
instance = comp, \rgb[1]~output , rgb[1]~output, my_vga, 1
instance = comp, \rgb[2]~output , rgb[2]~output, my_vga, 1
instance = comp, \rgb[3]~output , rgb[3]~output, my_vga, 1
instance = comp, \rgb[4]~output , rgb[4]~output, my_vga, 1
instance = comp, \rgb[5]~output , rgb[5]~output, my_vga, 1
instance = comp, \rgb[6]~output , rgb[6]~output, my_vga, 1
instance = comp, \rgb[7]~output , rgb[7]~output, my_vga, 1
instance = comp, \rgb[8]~output , rgb[8]~output, my_vga, 1
instance = comp, \rgb[9]~output , rgb[9]~output, my_vga, 1
instance = comp, \rgb[10]~output , rgb[10]~output, my_vga, 1
instance = comp, \rgb[11]~output , rgb[11]~output, my_vga, 1
instance = comp, \rgb[12]~output , rgb[12]~output, my_vga, 1
instance = comp, \rgb[13]~output , rgb[13]~output, my_vga, 1
instance = comp, \rgb[14]~output , rgb[14]~output, my_vga, 1
instance = comp, \rgb[15]~output , rgb[15]~output, my_vga, 1
instance = comp, \hsync~output , hsync~output, my_vga, 1
instance = comp, \vsync~output , vsync~output, my_vga, 1
instance = comp, \sd_clk~output , sd_clk~output, my_vga, 1
instance = comp, \sd_cs~output , sd_cs~output, my_vga, 1
instance = comp, \sd_mosi~output , sd_mosi~output, my_vga, 1
instance = comp, \sdram_clk~output , sdram_clk~output, my_vga, 1
instance = comp, \sdram_cke~output , sdram_cke~output, my_vga, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, my_vga, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, my_vga, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, my_vga, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, my_vga, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, my_vga, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, my_vga, 1
instance = comp, \sdram_dqm[0]~output , sdram_dqm[0]~output, my_vga, 1
instance = comp, \sdram_dqm[1]~output , sdram_dqm[1]~output, my_vga, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, my_vga, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, my_vga, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, my_vga, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, my_vga, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, my_vga, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, my_vga, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, my_vga, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, my_vga, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, my_vga, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, my_vga, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, my_vga, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, my_vga, 1
instance = comp, \sdram_addr[12]~output , sdram_addr[12]~output, my_vga, 1
instance = comp, \sdram_data[0]~output , sdram_data[0]~output, my_vga, 1
instance = comp, \sdram_data[1]~output , sdram_data[1]~output, my_vga, 1
instance = comp, \sdram_data[2]~output , sdram_data[2]~output, my_vga, 1
instance = comp, \sdram_data[3]~output , sdram_data[3]~output, my_vga, 1
instance = comp, \sdram_data[4]~output , sdram_data[4]~output, my_vga, 1
instance = comp, \sdram_data[5]~output , sdram_data[5]~output, my_vga, 1
instance = comp, \sdram_data[6]~output , sdram_data[6]~output, my_vga, 1
instance = comp, \sdram_data[7]~output , sdram_data[7]~output, my_vga, 1
instance = comp, \sdram_data[8]~output , sdram_data[8]~output, my_vga, 1
instance = comp, \sdram_data[9]~output , sdram_data[9]~output, my_vga, 1
instance = comp, \sdram_data[10]~output , sdram_data[10]~output, my_vga, 1
instance = comp, \sdram_data[11]~output , sdram_data[11]~output, my_vga, 1
instance = comp, \sdram_data[12]~output , sdram_data[12]~output, my_vga, 1
instance = comp, \sdram_data[13]~output , sdram_data[13]~output, my_vga, 1
instance = comp, \sdram_data[14]~output , sdram_data[14]~output, my_vga, 1
instance = comp, \sdram_data[15]~output , sdram_data[15]~output, my_vga, 1
instance = comp, \sys_rst_n~input , sys_rst_n~input, my_vga, 1
instance = comp, \sys_rst_n~inputclkctrl , sys_rst_n~inputclkctrl, my_vga, 1
instance = comp, \sys_clk~input , sys_clk~input, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|pll1 , clk_gen_inst|altpll_component|auto_generated|pll1, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~0 , vga_ctrl_inst|Add0~0, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder , clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync , clk_gen_inst|altpll_component|auto_generated|pll_lock_sync, my_vga, 1
instance = comp, \rst_n~0 , rst_n~0, my_vga, 1
instance = comp, \rst_n~0clkctrl , rst_n~0clkctrl, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[0] , vga_ctrl_inst|cnt_h[0], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~2 , vga_ctrl_inst|Add0~2, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[1] , vga_ctrl_inst|cnt_h[1], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~4 , vga_ctrl_inst|Add0~4, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[2] , vga_ctrl_inst|cnt_h[2], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~6 , vga_ctrl_inst|Add0~6, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[3] , vga_ctrl_inst|cnt_h[3], my_vga, 1
instance = comp, \vga_ctrl_inst|LessThan2~1 , vga_ctrl_inst|LessThan2~1, my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~8 , vga_ctrl_inst|Add0~8, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[4] , vga_ctrl_inst|cnt_h[4], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~10 , vga_ctrl_inst|Add0~10, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h~0 , vga_ctrl_inst|cnt_h~0, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[5] , vga_ctrl_inst|cnt_h[5], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~12 , vga_ctrl_inst|Add0~12, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[6] , vga_ctrl_inst|cnt_h[6], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~14 , vga_ctrl_inst|Add0~14, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[7] , vga_ctrl_inst|cnt_h[7], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~16 , vga_ctrl_inst|Add0~16, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h~2 , vga_ctrl_inst|cnt_h~2, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[8] , vga_ctrl_inst|cnt_h[8], my_vga, 1
instance = comp, \vga_ctrl_inst|Add0~18 , vga_ctrl_inst|Add0~18, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h~1 , vga_ctrl_inst|cnt_h~1, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_h[9] , vga_ctrl_inst|cnt_h[9], my_vga, 1
instance = comp, \vga_ctrl_inst|Equal4~0 , vga_ctrl_inst|Equal4~0, my_vga, 1
instance = comp, \vga_ctrl_inst|Equal4~1 , vga_ctrl_inst|Equal4~1, my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~0 , vga_ctrl_inst|Add1~0, my_vga, 1
instance = comp, \vga_ctrl_inst|Equal4~2 , vga_ctrl_inst|Equal4~2, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[0]~10 , vga_ctrl_inst|cnt_v[0]~10, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[0] , vga_ctrl_inst|cnt_v[0], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~2 , vga_ctrl_inst|Add1~2, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[1]~9 , vga_ctrl_inst|cnt_v[1]~9, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[1] , vga_ctrl_inst|cnt_v[1], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~4 , vga_ctrl_inst|Add1~4, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[2]~8 , vga_ctrl_inst|cnt_v[2]~8, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[2] , vga_ctrl_inst|cnt_v[2], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~6 , vga_ctrl_inst|Add1~6, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[3]~7 , vga_ctrl_inst|cnt_v[3]~7, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[3] , vga_ctrl_inst|cnt_v[3], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~8 , vga_ctrl_inst|Add1~8, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[4]~6 , vga_ctrl_inst|cnt_v[4]~6, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[4] , vga_ctrl_inst|cnt_v[4], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~10 , vga_ctrl_inst|Add1~10, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[5]~1 , vga_ctrl_inst|cnt_v[5]~1, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[5] , vga_ctrl_inst|cnt_v[5], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~12 , vga_ctrl_inst|Add1~12, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[6]~5 , vga_ctrl_inst|cnt_v[6]~5, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[6] , vga_ctrl_inst|cnt_v[6], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~14 , vga_ctrl_inst|Add1~14, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[7]~4 , vga_ctrl_inst|cnt_v[7]~4, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[7] , vga_ctrl_inst|cnt_v[7], my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~16 , vga_ctrl_inst|Add1~16, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[8]~3 , vga_ctrl_inst|cnt_v[8]~3, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[8] , vga_ctrl_inst|cnt_v[8], my_vga, 1
instance = comp, \vga_ctrl_inst|always0~0 , vga_ctrl_inst|always0~0, my_vga, 1
instance = comp, \vga_ctrl_inst|always0~1 , vga_ctrl_inst|always0~1, my_vga, 1
instance = comp, \vga_ctrl_inst|always2~0 , vga_ctrl_inst|always2~0, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[8]~0 , vga_ctrl_inst|cnt_v[8]~0, my_vga, 1
instance = comp, \vga_ctrl_inst|Add1~18 , vga_ctrl_inst|Add1~18, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[9]~2 , vga_ctrl_inst|cnt_v[9]~2, my_vga, 1
instance = comp, \vga_ctrl_inst|cnt_v[9] , vga_ctrl_inst|cnt_v[9], my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~1 , vga_ctrl_inst|catch_valid~1, my_vga, 1
instance = comp, \vga_ctrl_inst|LessThan4~0 , vga_ctrl_inst|LessThan4~0, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_data_req~0 , vga_ctrl_inst|pix_data_req~0, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_data_req~1 , vga_ctrl_inst|pix_data_req~1, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_data_req~2 , vga_ctrl_inst|pix_data_req~2, my_vga, 1
instance = comp, \vga_ctrl_inst|LessThan2~0 , vga_ctrl_inst|LessThan2~0, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~0 , vga_ctrl_inst|catch_valid~0, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_data_req~3 , vga_ctrl_inst|pix_data_req~3, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~2 , vga_ctrl_inst|catch_valid~2, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_data_req~4 , vga_ctrl_inst|pix_data_req~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3]~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1]~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1]~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~0 , u_sd_ctrl_top|u_sd_write|Add1~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~15 , u_sd_ctrl_top|u_sd_write|Add1~15, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, my_vga, 1
instance = comp, \sd_miso~input , sd_miso~input, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add0~0 , u_sd_ctrl_top|u_sd_write|Add0~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]~0 , u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[0] , u_sd_ctrl_top|u_sd_write|res_bit_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add0~2 , u_sd_ctrl_top|u_sd_write|Add0~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[1] , u_sd_ctrl_top|u_sd_write|res_bit_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add0~4 , u_sd_ctrl_top|u_sd_write|Add0~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[2] , u_sd_ctrl_top|u_sd_write|res_bit_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add0~6 , u_sd_ctrl_top|u_sd_write|Add0~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt~1 , u_sd_ctrl_top|u_sd_write|res_bit_cnt~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[3] , u_sd_ctrl_top|u_sd_write|res_bit_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add0~8 , u_sd_ctrl_top|u_sd_write|Add0~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[4] , u_sd_ctrl_top|u_sd_write|res_bit_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add0~10 , u_sd_ctrl_top|u_sd_write|Add0~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_bit_cnt[5] , u_sd_ctrl_top|u_sd_write|res_bit_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal0~0 , u_sd_ctrl_top|u_sd_write|Equal0~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal0~1 , u_sd_ctrl_top|u_sd_write|Equal0~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_flag~0 , u_sd_ctrl_top|u_sd_write|res_flag~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_flag , u_sd_ctrl_top|u_sd_write|res_flag, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_en~0 , u_sd_ctrl_top|u_sd_write|res_en~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|res_en , u_sd_ctrl_top|u_sd_write|res_en, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux3~0 , u_sd_ctrl_top|u_sd_write|Mux3~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[3] , u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5]~0 , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5]~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5]~1 , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5]~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[0] , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~2 , u_sd_ctrl_top|u_sd_write|Add1~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~14 , u_sd_ctrl_top|u_sd_write|Add1~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[1] , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~4 , u_sd_ctrl_top|u_sd_write|Add1~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~13 , u_sd_ctrl_top|u_sd_write|Add1~13, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[2] , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~6 , u_sd_ctrl_top|u_sd_write|Add1~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~12 , u_sd_ctrl_top|u_sd_write|Add1~12, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[3] , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~8 , u_sd_ctrl_top|u_sd_write|Add1~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[4]~3 , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[4]~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[4] , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add1~10 , u_sd_ctrl_top|u_sd_write|Add1~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5]~2 , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5]~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5] , u_sd_ctrl_top|u_sd_write|cmd_bit_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux5~0 , u_sd_ctrl_top|u_sd_write|Mux5~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~0 , u_sd_ctrl_top|u_sd_write|Add3~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux10~0 , u_sd_ctrl_top|u_sd_write|Mux10~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[3]~3 , u_sd_ctrl_top|u_sd_write|bit_cnt[3]~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[3]~4 , u_sd_ctrl_top|u_sd_write|bit_cnt[3]~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[3]~5 , u_sd_ctrl_top|u_sd_write|bit_cnt[3]~5, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[0] , u_sd_ctrl_top|u_sd_write|bit_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux9~0 , u_sd_ctrl_top|u_sd_write|Mux9~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[1] , u_sd_ctrl_top|u_sd_write|bit_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add4~0 , u_sd_ctrl_top|u_sd_write|Add4~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux7~2 , u_sd_ctrl_top|u_sd_write|Mux7~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[3] , u_sd_ctrl_top|u_sd_write|bit_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal4~0 , u_sd_ctrl_top|u_sd_write|Equal4~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[8]~0 , u_sd_ctrl_top|u_sd_write|data_cnt[8]~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[0] , u_sd_ctrl_top|u_sd_write|data_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~2 , u_sd_ctrl_top|u_sd_write|Add3~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[1] , u_sd_ctrl_top|u_sd_write|data_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~4 , u_sd_ctrl_top|u_sd_write|Add3~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[2] , u_sd_ctrl_top|u_sd_write|data_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~6 , u_sd_ctrl_top|u_sd_write|Add3~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[3] , u_sd_ctrl_top|u_sd_write|data_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~8 , u_sd_ctrl_top|u_sd_write|Add3~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[4] , u_sd_ctrl_top|u_sd_write|data_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal3~1 , u_sd_ctrl_top|u_sd_write|Equal3~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~10 , u_sd_ctrl_top|u_sd_write|Add3~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[5] , u_sd_ctrl_top|u_sd_write|data_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~12 , u_sd_ctrl_top|u_sd_write|Add3~12, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[6] , u_sd_ctrl_top|u_sd_write|data_cnt[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~14 , u_sd_ctrl_top|u_sd_write|Add3~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[7] , u_sd_ctrl_top|u_sd_write|data_cnt[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Add3~16 , u_sd_ctrl_top|u_sd_write|Add3~16, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt~1 , u_sd_ctrl_top|u_sd_write|data_cnt~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|data_cnt[8] , u_sd_ctrl_top|u_sd_write|data_cnt[8], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal3~0 , u_sd_ctrl_top|u_sd_write|Equal3~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux5~1 , u_sd_ctrl_top|u_sd_write|Mux5~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux6~1 , u_sd_ctrl_top|u_sd_write|Mux6~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~5 , u_sd_ctrl_top|u_sd_write|detect_data~5, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[2] , u_sd_ctrl_top|u_sd_write|detect_data[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~4 , u_sd_ctrl_top|u_sd_write|detect_data~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[3] , u_sd_ctrl_top|u_sd_write|detect_data[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~3 , u_sd_ctrl_top|u_sd_write|detect_data~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[4] , u_sd_ctrl_top|u_sd_write|detect_data[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~2 , u_sd_ctrl_top|u_sd_write|detect_data~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[5] , u_sd_ctrl_top|u_sd_write|detect_data[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~1 , u_sd_ctrl_top|u_sd_write|detect_data~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[6] , u_sd_ctrl_top|u_sd_write|detect_data[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~0 , u_sd_ctrl_top|u_sd_write|detect_data~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[7] , u_sd_ctrl_top|u_sd_write|detect_data[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal5~0 , u_sd_ctrl_top|u_sd_write|Equal5~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_done_flag~0 , u_sd_ctrl_top|u_sd_write|detect_done_flag~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_done_flag~1 , u_sd_ctrl_top|u_sd_write|detect_done_flag~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_done_flag , u_sd_ctrl_top|u_sd_write|detect_done_flag, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~7 , u_sd_ctrl_top|u_sd_write|detect_data~7, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[0] , u_sd_ctrl_top|u_sd_write|detect_data[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data~6 , u_sd_ctrl_top|u_sd_write|detect_data~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|detect_data[1] , u_sd_ctrl_top|u_sd_write|detect_data[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal5~1 , u_sd_ctrl_top|u_sd_write|Equal5~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[0]~7 , u_sd_ctrl_top|u_sd_write|cmd_wr[0]~7, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_busy~0 , u_sd_ctrl_top|u_sd_write|wr_busy~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_busy , u_sd_ctrl_top|u_sd_write|wr_busy, my_vga, 1
instance = comp, \data_ctrl_inst|wr_busy_d0~feeder , data_ctrl_inst|wr_busy_d0~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~0 , u_sd_ctrl_top|u_sd_init|Add0~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[0] , u_sd_ctrl_top|u_sd_init|div_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~2 , u_sd_ctrl_top|u_sd_init|Add0~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[1] , u_sd_ctrl_top|u_sd_init|div_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~4 , u_sd_ctrl_top|u_sd_init|Add0~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~6 , u_sd_ctrl_top|u_sd_init|Add0~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[3] , u_sd_ctrl_top|u_sd_init|div_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~8 , u_sd_ctrl_top|u_sd_init|Add0~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[4] , u_sd_ctrl_top|u_sd_init|div_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~10 , u_sd_ctrl_top|u_sd_init|Add0~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt~1 , u_sd_ctrl_top|u_sd_init|div_cnt~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[5] , u_sd_ctrl_top|u_sd_init|div_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~12 , u_sd_ctrl_top|u_sd_init|Add0~12, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt~0 , u_sd_ctrl_top|u_sd_init|div_cnt~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[6] , u_sd_ctrl_top|u_sd_init|div_cnt[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add0~14 , u_sd_ctrl_top|u_sd_init|Add0~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[7] , u_sd_ctrl_top|u_sd_init|div_cnt[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal0~0 , u_sd_ctrl_top|u_sd_init|Equal0~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt~2 , u_sd_ctrl_top|u_sd_init|div_cnt~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_cnt[2] , u_sd_ctrl_top|u_sd_init|div_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal0~1 , u_sd_ctrl_top|u_sd_init|Equal0~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_clk~0 , u_sd_ctrl_top|u_sd_init|div_clk~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_clk , u_sd_ctrl_top|u_sd_init|div_clk, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|div_clk~clkctrl , u_sd_ctrl_top|u_sd_init|div_clk~clkctrl, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add2~0 , u_sd_ctrl_top|u_sd_init|Add2~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt[0] , u_sd_ctrl_top|u_sd_init|res_bit_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add2~2 , u_sd_ctrl_top|u_sd_init|Add2~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt[1] , u_sd_ctrl_top|u_sd_init|res_bit_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add2~4 , u_sd_ctrl_top|u_sd_init|Add2~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt[2] , u_sd_ctrl_top|u_sd_init|res_bit_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add2~6 , u_sd_ctrl_top|u_sd_init|Add2~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt[3] , u_sd_ctrl_top|u_sd_init|res_bit_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add2~8 , u_sd_ctrl_top|u_sd_init|Add2~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt~0 , u_sd_ctrl_top|u_sd_init|res_bit_cnt~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt[4] , u_sd_ctrl_top|u_sd_init|res_bit_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add2~10 , u_sd_ctrl_top|u_sd_init|Add2~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt~1 , u_sd_ctrl_top|u_sd_init|res_bit_cnt~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_bit_cnt[5] , u_sd_ctrl_top|u_sd_init|res_bit_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal1~0 , u_sd_ctrl_top|u_sd_init|Equal1~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal1~1 , u_sd_ctrl_top|u_sd_init|Equal1~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_flag~0 , u_sd_ctrl_top|u_sd_init|res_flag~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_flag , u_sd_ctrl_top|u_sd_init|res_flag, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data~0 , u_sd_ctrl_top|u_sd_init|res_data~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[0] , u_sd_ctrl_top|u_sd_init|res_data[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[1]~feeder , u_sd_ctrl_top|u_sd_init|res_data[1]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[1] , u_sd_ctrl_top|u_sd_init|res_data[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[2]~feeder , u_sd_ctrl_top|u_sd_init|res_data[2]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[2] , u_sd_ctrl_top|u_sd_init|res_data[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[3]~feeder , u_sd_ctrl_top|u_sd_init|res_data[3]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[3] , u_sd_ctrl_top|u_sd_init|res_data[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[4]~feeder , u_sd_ctrl_top|u_sd_init|res_data[4]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[4] , u_sd_ctrl_top|u_sd_init|res_data[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[5]~feeder , u_sd_ctrl_top|u_sd_init|res_data[5]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[5] , u_sd_ctrl_top|u_sd_init|res_data[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[6]~feeder , u_sd_ctrl_top|u_sd_init|res_data[6]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[6] , u_sd_ctrl_top|u_sd_init|res_data[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[7]~feeder , u_sd_ctrl_top|u_sd_init|res_data[7]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[7] , u_sd_ctrl_top|u_sd_init|res_data[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[8]~feeder , u_sd_ctrl_top|u_sd_init|res_data[8]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[8] , u_sd_ctrl_top|u_sd_init|res_data[8], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[9]~feeder , u_sd_ctrl_top|u_sd_init|res_data[9]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[9] , u_sd_ctrl_top|u_sd_init|res_data[9], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[10]~feeder , u_sd_ctrl_top|u_sd_init|res_data[10]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[10] , u_sd_ctrl_top|u_sd_init|res_data[10], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[11]~feeder , u_sd_ctrl_top|u_sd_init|res_data[11]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[11] , u_sd_ctrl_top|u_sd_init|res_data[11], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[12]~feeder , u_sd_ctrl_top|u_sd_init|res_data[12]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[12] , u_sd_ctrl_top|u_sd_init|res_data[12], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[13]~feeder , u_sd_ctrl_top|u_sd_init|res_data[13]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[13] , u_sd_ctrl_top|u_sd_init|res_data[13], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[14]~feeder , u_sd_ctrl_top|u_sd_init|res_data[14]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[14] , u_sd_ctrl_top|u_sd_init|res_data[14], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[15]~feeder , u_sd_ctrl_top|u_sd_init|res_data[15]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[15] , u_sd_ctrl_top|u_sd_init|res_data[15], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[16]~feeder , u_sd_ctrl_top|u_sd_init|res_data[16]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[16] , u_sd_ctrl_top|u_sd_init|res_data[16], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[17]~feeder , u_sd_ctrl_top|u_sd_init|res_data[17]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[17] , u_sd_ctrl_top|u_sd_init|res_data[17], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[18]~feeder , u_sd_ctrl_top|u_sd_init|res_data[18]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[18] , u_sd_ctrl_top|u_sd_init|res_data[18], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[19]~feeder , u_sd_ctrl_top|u_sd_init|res_data[19]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[19] , u_sd_ctrl_top|u_sd_init|res_data[19], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[20] , u_sd_ctrl_top|u_sd_init|res_data[20], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[21]~feeder , u_sd_ctrl_top|u_sd_init|res_data[21]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[21] , u_sd_ctrl_top|u_sd_init|res_data[21], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[22] , u_sd_ctrl_top|u_sd_init|res_data[22], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[23] , u_sd_ctrl_top|u_sd_init|res_data[23], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[24]~feeder , u_sd_ctrl_top|u_sd_init|res_data[24]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[24] , u_sd_ctrl_top|u_sd_init|res_data[24], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[25]~feeder , u_sd_ctrl_top|u_sd_init|res_data[25]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[25] , u_sd_ctrl_top|u_sd_init|res_data[25], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[26] , u_sd_ctrl_top|u_sd_init|res_data[26], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[27] , u_sd_ctrl_top|u_sd_init|res_data[27], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[28] , u_sd_ctrl_top|u_sd_init|res_data[28], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[29] , u_sd_ctrl_top|u_sd_init|res_data[29], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[30]~feeder , u_sd_ctrl_top|u_sd_init|res_data[30]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[30] , u_sd_ctrl_top|u_sd_init|res_data[30], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[31]~feeder , u_sd_ctrl_top|u_sd_init|res_data[31]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[31] , u_sd_ctrl_top|u_sd_init|res_data[31], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[32]~feeder , u_sd_ctrl_top|u_sd_init|res_data[32]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[32] , u_sd_ctrl_top|u_sd_init|res_data[32], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[33]~feeder , u_sd_ctrl_top|u_sd_init|res_data[33]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[33] , u_sd_ctrl_top|u_sd_init|res_data[33], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[34]~feeder , u_sd_ctrl_top|u_sd_init|res_data[34]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[34] , u_sd_ctrl_top|u_sd_init|res_data[34], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[35]~feeder , u_sd_ctrl_top|u_sd_init|res_data[35]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[35] , u_sd_ctrl_top|u_sd_init|res_data[35], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[36]~feeder , u_sd_ctrl_top|u_sd_init|res_data[36]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[36] , u_sd_ctrl_top|u_sd_init|res_data[36], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[37]~feeder , u_sd_ctrl_top|u_sd_init|res_data[37]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[37] , u_sd_ctrl_top|u_sd_init|res_data[37], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[38]~feeder , u_sd_ctrl_top|u_sd_init|res_data[38]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[38] , u_sd_ctrl_top|u_sd_init|res_data[38], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[39]~feeder , u_sd_ctrl_top|u_sd_init|res_data[39]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[39] , u_sd_ctrl_top|u_sd_init|res_data[39], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[40] , u_sd_ctrl_top|u_sd_init|res_data[40], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[41]~feeder , u_sd_ctrl_top|u_sd_init|res_data[41]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[41] , u_sd_ctrl_top|u_sd_init|res_data[41], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[42] , u_sd_ctrl_top|u_sd_init|res_data[42], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[43] , u_sd_ctrl_top|u_sd_init|res_data[43], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[44]~feeder , u_sd_ctrl_top|u_sd_init|res_data[44]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[44] , u_sd_ctrl_top|u_sd_init|res_data[44], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[45]~feeder , u_sd_ctrl_top|u_sd_init|res_data[45]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[45] , u_sd_ctrl_top|u_sd_init|res_data[45], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[46]~feeder , u_sd_ctrl_top|u_sd_init|res_data[46]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[46] , u_sd_ctrl_top|u_sd_init|res_data[46], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_data[47] , u_sd_ctrl_top|u_sd_init|res_data[47], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal6~0 , u_sd_ctrl_top|u_sd_init|Equal6~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal6~1 , u_sd_ctrl_top|u_sd_init|Equal6~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_en~0 , u_sd_ctrl_top|u_sd_init|res_en~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_en~feeder , u_sd_ctrl_top|u_sd_init|res_en~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|res_en , u_sd_ctrl_top|u_sd_init|res_en, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal4~0 , u_sd_ctrl_top|u_sd_init|Equal4~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal5~0 , u_sd_ctrl_top|u_sd_init|Equal5~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~0 , u_sd_ctrl_top|u_sd_init|Add3~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~13 , u_sd_ctrl_top|u_sd_init|Add3~13, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[0]~14 , u_sd_ctrl_top|u_sd_init|poweron_cnt[0]~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[2]~21 , u_sd_ctrl_top|u_sd_init|poweron_cnt[2]~21, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[3]~23 , u_sd_ctrl_top|u_sd_init|poweron_cnt[3]~23, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[3] , u_sd_ctrl_top|u_sd_init|poweron_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[4]~25 , u_sd_ctrl_top|u_sd_init|poweron_cnt[4]~25, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[4] , u_sd_ctrl_top|u_sd_init|poweron_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[5]~27 , u_sd_ctrl_top|u_sd_init|poweron_cnt[5]~27, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[5] , u_sd_ctrl_top|u_sd_init|poweron_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[6]~29 , u_sd_ctrl_top|u_sd_init|poweron_cnt[6]~29, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[6] , u_sd_ctrl_top|u_sd_init|poweron_cnt[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[7]~31 , u_sd_ctrl_top|u_sd_init|poweron_cnt[7]~31, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[7] , u_sd_ctrl_top|u_sd_init|poweron_cnt[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[8]~33 , u_sd_ctrl_top|u_sd_init|poweron_cnt[8]~33, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[8] , u_sd_ctrl_top|u_sd_init|poweron_cnt[8], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[9]~35 , u_sd_ctrl_top|u_sd_init|poweron_cnt[9]~35, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[9] , u_sd_ctrl_top|u_sd_init|poweron_cnt[9], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[10]~37 , u_sd_ctrl_top|u_sd_init|poweron_cnt[10]~37, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[10] , u_sd_ctrl_top|u_sd_init|poweron_cnt[10], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[11]~39 , u_sd_ctrl_top|u_sd_init|poweron_cnt[11]~39, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[11] , u_sd_ctrl_top|u_sd_init|poweron_cnt[11], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~41 , u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~41, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[12] , u_sd_ctrl_top|u_sd_init|poweron_cnt[12], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal2~4 , u_sd_ctrl_top|u_sd_init|Equal2~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~16 , u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~16, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~17 , u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~17, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~18 , u_sd_ctrl_top|u_sd_init|poweron_cnt[12]~18, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[0] , u_sd_ctrl_top|u_sd_init|poweron_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[1]~19 , u_sd_ctrl_top|u_sd_init|poweron_cnt[1]~19, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[1] , u_sd_ctrl_top|u_sd_init|poweron_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|poweron_cnt[2] , u_sd_ctrl_top|u_sd_init|poweron_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal2~2 , u_sd_ctrl_top|u_sd_init|Equal2~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal2~0 , u_sd_ctrl_top|u_sd_init|Equal2~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal2~1 , u_sd_ctrl_top|u_sd_init|Equal2~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal2~3 , u_sd_ctrl_top|u_sd_init|Equal2~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[0]~16 , u_sd_ctrl_top|u_sd_init|over_time_cnt[0]~16, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[0] , u_sd_ctrl_top|u_sd_init|over_time_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[1]~18 , u_sd_ctrl_top|u_sd_init|over_time_cnt[1]~18, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[1] , u_sd_ctrl_top|u_sd_init|over_time_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[2]~20 , u_sd_ctrl_top|u_sd_init|over_time_cnt[2]~20, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[2] , u_sd_ctrl_top|u_sd_init|over_time_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[3]~22 , u_sd_ctrl_top|u_sd_init|over_time_cnt[3]~22, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[3] , u_sd_ctrl_top|u_sd_init|over_time_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[4]~24 , u_sd_ctrl_top|u_sd_init|over_time_cnt[4]~24, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[4] , u_sd_ctrl_top|u_sd_init|over_time_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[5]~26 , u_sd_ctrl_top|u_sd_init|over_time_cnt[5]~26, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[5] , u_sd_ctrl_top|u_sd_init|over_time_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[6]~28 , u_sd_ctrl_top|u_sd_init|over_time_cnt[6]~28, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[6] , u_sd_ctrl_top|u_sd_init|over_time_cnt[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[7]~30 , u_sd_ctrl_top|u_sd_init|over_time_cnt[7]~30, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[7] , u_sd_ctrl_top|u_sd_init|over_time_cnt[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[8]~32 , u_sd_ctrl_top|u_sd_init|over_time_cnt[8]~32, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[8] , u_sd_ctrl_top|u_sd_init|over_time_cnt[8], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[9]~34 , u_sd_ctrl_top|u_sd_init|over_time_cnt[9]~34, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[9] , u_sd_ctrl_top|u_sd_init|over_time_cnt[9], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[10]~36 , u_sd_ctrl_top|u_sd_init|over_time_cnt[10]~36, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[10] , u_sd_ctrl_top|u_sd_init|over_time_cnt[10], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[11]~38 , u_sd_ctrl_top|u_sd_init|over_time_cnt[11]~38, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[11] , u_sd_ctrl_top|u_sd_init|over_time_cnt[11], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[12]~40 , u_sd_ctrl_top|u_sd_init|over_time_cnt[12]~40, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[12] , u_sd_ctrl_top|u_sd_init|over_time_cnt[12], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[13]~42 , u_sd_ctrl_top|u_sd_init|over_time_cnt[13]~42, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[13] , u_sd_ctrl_top|u_sd_init|over_time_cnt[13], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[14]~44 , u_sd_ctrl_top|u_sd_init|over_time_cnt[14]~44, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[14] , u_sd_ctrl_top|u_sd_init|over_time_cnt[14], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[15]~46 , u_sd_ctrl_top|u_sd_init|over_time_cnt[15]~46, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_cnt[15] , u_sd_ctrl_top|u_sd_init|over_time_cnt[15], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal7~3 , u_sd_ctrl_top|u_sd_init|Equal7~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal7~1 , u_sd_ctrl_top|u_sd_init|Equal7~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal7~2 , u_sd_ctrl_top|u_sd_init|Equal7~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal7~0 , u_sd_ctrl_top|u_sd_init|Equal7~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal7~4 , u_sd_ctrl_top|u_sd_init|Equal7~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|over_time_en , u_sd_ctrl_top|u_sd_init|over_time_en, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector0~0 , u_sd_ctrl_top|u_sd_init|Selector0~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector0~1 , u_sd_ctrl_top|u_sd_init|Selector0~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector0~2 , u_sd_ctrl_top|u_sd_init|Selector0~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_idle , u_sd_ctrl_top|u_sd_init|cur_state.st_idle, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3]~1 , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3]~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|LessThan1~0 , u_sd_ctrl_top|u_sd_init|LessThan1~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3]~0 , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3]~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3]~2 , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3]~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[0] , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~2 , u_sd_ctrl_top|u_sd_init|Add3~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~12 , u_sd_ctrl_top|u_sd_init|Add3~12, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[1] , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~4 , u_sd_ctrl_top|u_sd_init|Add3~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~15 , u_sd_ctrl_top|u_sd_init|Add3~15, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[2] , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~6 , u_sd_ctrl_top|u_sd_init|Add3~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~14 , u_sd_ctrl_top|u_sd_init|Add3~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3] , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~8 , u_sd_ctrl_top|u_sd_init|Add3~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Add3~10 , u_sd_ctrl_top|u_sd_init|Add3~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[5]~3 , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[5]~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[5] , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|WideOr10~2 , u_sd_ctrl_top|u_sd_init|WideOr10~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector13~0 , u_sd_ctrl_top|u_sd_init|Selector13~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[4]~4 , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[4]~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[4] , u_sd_ctrl_top|u_sd_init|cmd_bit_cnt[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal3~0 , u_sd_ctrl_top|u_sd_init|Equal3~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector1~0 , u_sd_ctrl_top|u_sd_init|Selector1~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_send_cmd0 , u_sd_ctrl_top|u_sd_init|cur_state.st_send_cmd0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector2~0 , u_sd_ctrl_top|u_sd_init|Selector2~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector2~1 , u_sd_ctrl_top|u_sd_init|Selector2~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_wait_cmd0 , u_sd_ctrl_top|u_sd_init|cur_state.st_wait_cmd0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector3~0 , u_sd_ctrl_top|u_sd_init|Selector3~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_send_cmd8 , u_sd_ctrl_top|u_sd_init|cur_state.st_send_cmd8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Equal6~2 , u_sd_ctrl_top|u_sd_init|Equal6~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector4~0 , u_sd_ctrl_top|u_sd_init|Selector4~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector4~1 , u_sd_ctrl_top|u_sd_init|Selector4~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_send_cmd55 , u_sd_ctrl_top|u_sd_init|cur_state.st_send_cmd55, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector5~0 , u_sd_ctrl_top|u_sd_init|Selector5~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_send_acmd41 , u_sd_ctrl_top|u_sd_init|cur_state.st_send_acmd41, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_init_done~0 , u_sd_ctrl_top|u_sd_init|cur_state.st_init_done~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_init_done~1 , u_sd_ctrl_top|u_sd_init|cur_state.st_init_done~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|cur_state.st_init_done , u_sd_ctrl_top|u_sd_init|cur_state.st_init_done, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|sd_init_done~0 , u_sd_ctrl_top|u_sd_init|sd_init_done~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|sd_init_done , u_sd_ctrl_top|u_sd_init|sd_init_done, my_vga, 1
instance = comp, \comb~0 , comb~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_busy_d0 , data_ctrl_inst|wr_busy_d0, my_vga, 1
instance = comp, \data_ctrl_inst|Add0~0 , data_ctrl_inst|Add0~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_busy_d1~feeder , data_ctrl_inst|wr_busy_d1~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_busy_d1 , data_ctrl_inst|wr_busy_d1, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[0]~20 , key_filter_inst|cnt_20ms[0]~20, my_vga, 1
instance = comp, \key_in~input , key_in~input, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[1]~22 , key_filter_inst|cnt_20ms[1]~22, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[2]~24 , key_filter_inst|cnt_20ms[2]~24, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[2] , key_filter_inst|cnt_20ms[2], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[3]~26 , key_filter_inst|cnt_20ms[3]~26, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[3] , key_filter_inst|cnt_20ms[3], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[4]~28 , key_filter_inst|cnt_20ms[4]~28, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[4] , key_filter_inst|cnt_20ms[4], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[5]~30 , key_filter_inst|cnt_20ms[5]~30, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[5] , key_filter_inst|cnt_20ms[5], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[6]~32 , key_filter_inst|cnt_20ms[6]~32, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[6] , key_filter_inst|cnt_20ms[6], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[7]~34 , key_filter_inst|cnt_20ms[7]~34, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[7] , key_filter_inst|cnt_20ms[7], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[8]~36 , key_filter_inst|cnt_20ms[8]~36, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[8] , key_filter_inst|cnt_20ms[8], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[9]~38 , key_filter_inst|cnt_20ms[9]~38, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[9] , key_filter_inst|cnt_20ms[9], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[10]~40 , key_filter_inst|cnt_20ms[10]~40, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[10] , key_filter_inst|cnt_20ms[10], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[11]~42 , key_filter_inst|cnt_20ms[11]~42, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[11] , key_filter_inst|cnt_20ms[11], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[12]~44 , key_filter_inst|cnt_20ms[12]~44, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[12] , key_filter_inst|cnt_20ms[12], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[13]~46 , key_filter_inst|cnt_20ms[13]~46, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[13] , key_filter_inst|cnt_20ms[13], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[14]~48 , key_filter_inst|cnt_20ms[14]~48, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[14] , key_filter_inst|cnt_20ms[14], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[15]~50 , key_filter_inst|cnt_20ms[15]~50, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[15] , key_filter_inst|cnt_20ms[15], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[16]~52 , key_filter_inst|cnt_20ms[16]~52, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[16] , key_filter_inst|cnt_20ms[16], my_vga, 1
instance = comp, \key_filter_inst|Equal1~3 , key_filter_inst|Equal1~3, my_vga, 1
instance = comp, \key_filter_inst|Equal1~2 , key_filter_inst|Equal1~2, my_vga, 1
instance = comp, \key_filter_inst|Equal1~0 , key_filter_inst|Equal1~0, my_vga, 1
instance = comp, \key_filter_inst|Equal1~1 , key_filter_inst|Equal1~1, my_vga, 1
instance = comp, \key_filter_inst|Equal1~4 , key_filter_inst|Equal1~4, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[17]~54 , key_filter_inst|cnt_20ms[17]~54, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[17] , key_filter_inst|cnt_20ms[17], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[18]~56 , key_filter_inst|cnt_20ms[18]~56, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[18] , key_filter_inst|cnt_20ms[18], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[19]~58 , key_filter_inst|cnt_20ms[19]~58, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[19] , key_filter_inst|cnt_20ms[19], my_vga, 1
instance = comp, \key_filter_inst|Equal1~5 , key_filter_inst|Equal1~5, my_vga, 1
instance = comp, \key_filter_inst|always0~0 , key_filter_inst|always0~0, my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[0] , key_filter_inst|cnt_20ms[0], my_vga, 1
instance = comp, \key_filter_inst|cnt_20ms[1] , key_filter_inst|cnt_20ms[1], my_vga, 1
instance = comp, \key_filter_inst|Equal1~6 , key_filter_inst|Equal1~6, my_vga, 1
instance = comp, \key_filter_inst|key_flag , key_filter_inst|key_flag, my_vga, 1
instance = comp, \vga_ctrl_inst|my_click~0 , vga_ctrl_inst|my_click~0, my_vga, 1
instance = comp, \vga_ctrl_inst|my_click , vga_ctrl_inst|my_click, my_vga, 1
instance = comp, \vga_ctrl_inst|always0~2 , vga_ctrl_inst|always0~2, my_vga, 1
instance = comp, \vga_ctrl_inst|always0~3 , vga_ctrl_inst|always0~3, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~4 , vga_ctrl_inst|catch_valid~4, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~5 , vga_ctrl_inst|catch_valid~5, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~3 , vga_ctrl_inst|catch_valid~3, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~6 , vga_ctrl_inst|catch_valid~6, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid~7 , vga_ctrl_inst|catch_valid~7, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_valid , vga_ctrl_inst|catch_valid, my_vga, 1
instance = comp, \vga_ctrl_inst|always0~4 , vga_ctrl_inst|always0~4, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_finish~0 , vga_ctrl_inst|catch_finish~0, my_vga, 1
instance = comp, \vga_ctrl_inst|catch_finish , vga_ctrl_inst|catch_finish, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[10]~2 , data_ctrl_inst|wr_sec_cnt[10]~2, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[0] , data_ctrl_inst|wr_sec_cnt[0], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~2 , data_ctrl_inst|Add0~2, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[1] , data_ctrl_inst|wr_sec_cnt[1], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~4 , data_ctrl_inst|Add0~4, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[2] , data_ctrl_inst|wr_sec_cnt[2], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~6 , data_ctrl_inst|Add0~6, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[3] , data_ctrl_inst|wr_sec_cnt[3], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~8 , data_ctrl_inst|Add0~8, my_vga, 1
instance = comp, \data_ctrl_inst|Equal0~1 , data_ctrl_inst|Equal0~1, my_vga, 1
instance = comp, \data_ctrl_inst|Equal0~2 , data_ctrl_inst|Equal0~2, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt~4 , data_ctrl_inst|wr_sec_cnt~4, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[4] , data_ctrl_inst|wr_sec_cnt[4], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~10 , data_ctrl_inst|Add0~10, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt~5 , data_ctrl_inst|wr_sec_cnt~5, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[5] , data_ctrl_inst|wr_sec_cnt[5], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~12 , data_ctrl_inst|Add0~12, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[6] , data_ctrl_inst|wr_sec_cnt[6], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~14 , data_ctrl_inst|Add0~14, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt~3 , data_ctrl_inst|wr_sec_cnt~3, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[7] , data_ctrl_inst|wr_sec_cnt[7], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~16 , data_ctrl_inst|Add0~16, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[8] , data_ctrl_inst|wr_sec_cnt[8], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~18 , data_ctrl_inst|Add0~18, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[9] , data_ctrl_inst|wr_sec_cnt[9], my_vga, 1
instance = comp, \data_ctrl_inst|Add0~20 , data_ctrl_inst|Add0~20, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt~6 , data_ctrl_inst|wr_sec_cnt~6, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_cnt[10] , data_ctrl_inst|wr_sec_cnt[10], my_vga, 1
instance = comp, \data_ctrl_inst|Equal0~0 , data_ctrl_inst|Equal0~0, my_vga, 1
instance = comp, \data_ctrl_inst|Equal0~3 , data_ctrl_inst|Equal0~3, my_vga, 1
instance = comp, \data_ctrl_inst|Selector1~2 , data_ctrl_inst|Selector1~2, my_vga, 1
instance = comp, \data_ctrl_inst|wr_flow_cnt[0]~feeder , data_ctrl_inst|wr_flow_cnt[0]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_flow_cnt[0] , data_ctrl_inst|wr_flow_cnt[0], my_vga, 1
instance = comp, \data_ctrl_inst|Selector2~2 , data_ctrl_inst|Selector2~2, my_vga, 1
instance = comp, \data_ctrl_inst|wr_start_en~feeder , data_ctrl_inst|wr_start_en~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_start_en , data_ctrl_inst|wr_start_en, my_vga, 1
instance = comp, \u_sd_ctrl_top|comb~0 , u_sd_ctrl_top|comb~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_en_d0 , u_sd_ctrl_top|u_sd_write|wr_en_d0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_en_d1 , u_sd_ctrl_top|u_sd_write|wr_en_d1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[0]~6 , u_sd_ctrl_top|u_sd_write|cmd_wr[0]~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux6~0 , u_sd_ctrl_top|u_sd_write|Mux6~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux6~2 , u_sd_ctrl_top|u_sd_write|Mux6~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux6~3 , u_sd_ctrl_top|u_sd_write|Mux6~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[0] , u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[0]~0 , u_sd_ctrl_top|u_sd_write|wr_data_t[0]~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux4~0 , u_sd_ctrl_top|u_sd_write|Mux4~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[2] , u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux5~2 , u_sd_ctrl_top|u_sd_write|Mux5~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[1]~_wirecell , u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[1]~_wirecell, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[1] , u_sd_ctrl_top|u_sd_write|wr_ctrl_cnt[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[3]~2 , u_sd_ctrl_top|u_sd_write|bit_cnt[3]~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux8~0 , u_sd_ctrl_top|u_sd_write|Mux8~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|bit_cnt[2] , u_sd_ctrl_top|u_sd_write|bit_cnt[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Selector1~1 , u_sd_ctrl_top|u_sd_write|Selector1~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Selector1~0 , u_sd_ctrl_top|u_sd_write|Selector1~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Selector1~2 , u_sd_ctrl_top|u_sd_write|Selector1~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_req , u_sd_ctrl_top|u_sd_write|wr_req, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1 , u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0] , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1 , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2 , u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5] , u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~1 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~0 , vga_ctrl_inst|Add2~0, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~2 , vga_ctrl_inst|Add2~2, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~4 , vga_ctrl_inst|Add2~4, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~6 , vga_ctrl_inst|Add2~6, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~8 , vga_ctrl_inst|Add2~8, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~10 , vga_ctrl_inst|Add2~10, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~12 , vga_ctrl_inst|Add2~12, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~14 , vga_ctrl_inst|Add2~14, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~16 , vga_ctrl_inst|Add2~16, my_vga, 1
instance = comp, \vga_ctrl_inst|Add2~18 , vga_ctrl_inst|Add2~18, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[15]~26 , vga_pic_inst|pix_data[15]~26, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~45 , vga_pic_inst|pix_data~45, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~40 , vga_pic_inst|pix_data~40, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~27 , vga_pic_inst|pix_data~27, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~44 , vga_pic_inst|pix_data~44, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[15]~24 , vga_pic_inst|pix_data[15]~24, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~25 , vga_pic_inst|pix_data~25, my_vga, 1
instance = comp, \vga_pic_inst|LessThan14~0 , vga_pic_inst|LessThan14~0, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~28 , vga_pic_inst|pix_data~28, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~29 , vga_pic_inst|pix_data~29, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~30 , vga_pic_inst|pix_data~30, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[2] , vga_pic_inst|pix_data[2], my_vga, 1
instance = comp, \vga_pic_inst|x_move[0]~10 , vga_pic_inst|x_move[0]~10, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~0 , vga_ctrl_inst|Add3~0, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~2 , vga_ctrl_inst|Add3~2, my_vga, 1
instance = comp, \vga_pic_inst|always4~5 , vga_pic_inst|always4~5, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[6]~1 , vga_ctrl_inst|pix_x[6]~1, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~4 , vga_ctrl_inst|Add3~4, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~6 , vga_ctrl_inst|Add3~6, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~8 , vga_ctrl_inst|Add3~8, my_vga, 1
instance = comp, \vga_pic_inst|always4~4 , vga_pic_inst|always4~4, my_vga, 1
instance = comp, \vga_pic_inst|always4~6 , vga_pic_inst|always4~6, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~10 , vga_ctrl_inst|Add3~10, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~12 , vga_ctrl_inst|Add3~12, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~14 , vga_ctrl_inst|Add3~14, my_vga, 1
instance = comp, \vga_pic_inst|always4~3 , vga_pic_inst|always4~3, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~16 , vga_ctrl_inst|Add3~16, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~18 , vga_ctrl_inst|Add3~18, my_vga, 1
instance = comp, \vga_pic_inst|always4~2 , vga_pic_inst|always4~2, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[3]~4 , vga_ctrl_inst|pix_x[3]~4, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[0]~7 , vga_ctrl_inst|pix_x[0]~7, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[2]~5 , vga_ctrl_inst|pix_x[2]~5, my_vga, 1
instance = comp, \vga_pic_inst|always4~0 , vga_pic_inst|always4~0, my_vga, 1
instance = comp, \vga_pic_inst|always4~1 , vga_pic_inst|always4~1, my_vga, 1
instance = comp, \vga_pic_inst|always4~7 , vga_pic_inst|always4~7, my_vga, 1
instance = comp, \vga_pic_inst|x_move[0] , vga_pic_inst|x_move[0], my_vga, 1
instance = comp, \vga_pic_inst|y_move[1]~10 , vga_pic_inst|y_move[1]~10, my_vga, 1
instance = comp, \vga_pic_inst|y_move[1]~11 , vga_pic_inst|y_move[1]~11, my_vga, 1
instance = comp, \vga_pic_inst|y_move[1] , vga_pic_inst|y_move[1], my_vga, 1
instance = comp, \vga_pic_inst|y_move[2]~13 , vga_pic_inst|y_move[2]~13, my_vga, 1
instance = comp, \vga_pic_inst|y_move[2] , vga_pic_inst|y_move[2], my_vga, 1
instance = comp, \vga_pic_inst|y_move[3]~15 , vga_pic_inst|y_move[3]~15, my_vga, 1
instance = comp, \vga_pic_inst|y_move[3] , vga_pic_inst|y_move[3], my_vga, 1
instance = comp, \vga_pic_inst|y_move[4]~17 , vga_pic_inst|y_move[4]~17, my_vga, 1
instance = comp, \vga_pic_inst|y_move[4] , vga_pic_inst|y_move[4], my_vga, 1
instance = comp, \vga_pic_inst|y_move[5]~19 , vga_pic_inst|y_move[5]~19, my_vga, 1
instance = comp, \vga_pic_inst|y_move[5] , vga_pic_inst|y_move[5], my_vga, 1
instance = comp, \vga_pic_inst|y_move[6]~21 , vga_pic_inst|y_move[6]~21, my_vga, 1
instance = comp, \vga_pic_inst|y_move[6] , vga_pic_inst|y_move[6], my_vga, 1
instance = comp, \vga_pic_inst|y_move[7]~23 , vga_pic_inst|y_move[7]~23, my_vga, 1
instance = comp, \vga_pic_inst|y_move[7] , vga_pic_inst|y_move[7], my_vga, 1
instance = comp, \vga_pic_inst|y_move[8]~25 , vga_pic_inst|y_move[8]~25, my_vga, 1
instance = comp, \vga_pic_inst|y_move[8] , vga_pic_inst|y_move[8], my_vga, 1
instance = comp, \vga_pic_inst|y_flag~0 , vga_pic_inst|y_flag~0, my_vga, 1
instance = comp, \vga_pic_inst|Equal4~0 , vga_pic_inst|Equal4~0, my_vga, 1
instance = comp, \vga_pic_inst|y_flag~1 , vga_pic_inst|y_flag~1, my_vga, 1
instance = comp, \vga_pic_inst|y_flag~2 , vga_pic_inst|y_flag~2, my_vga, 1
instance = comp, \vga_pic_inst|x_flag~0 , vga_pic_inst|x_flag~0, my_vga, 1
instance = comp, \vga_pic_inst|y_flag~3 , vga_pic_inst|y_flag~3, my_vga, 1
instance = comp, \vga_pic_inst|y_flag , vga_pic_inst|y_flag, my_vga, 1
instance = comp, \vga_pic_inst|always6~0 , vga_pic_inst|always6~0, my_vga, 1
instance = comp, \vga_pic_inst|y_move[9]~27 , vga_pic_inst|y_move[9]~27, my_vga, 1
instance = comp, \vga_pic_inst|y_move[9] , vga_pic_inst|y_move[9], my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~20 , vga_ctrl_inst|Add3~20, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~21 , vga_ctrl_inst|Add3~21, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~22 , vga_ctrl_inst|Add3~22, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~23 , vga_ctrl_inst|Add3~23, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~24 , vga_ctrl_inst|Add3~24, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~25 , vga_ctrl_inst|Add3~25, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~26 , vga_ctrl_inst|Add3~26, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~27 , vga_ctrl_inst|Add3~27, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~28 , vga_ctrl_inst|Add3~28, my_vga, 1
instance = comp, \vga_ctrl_inst|Add3~29 , vga_ctrl_inst|Add3~29, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~1 , vga_pic_inst|LessThan2~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~3 , vga_pic_inst|LessThan2~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~5 , vga_pic_inst|LessThan2~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~7 , vga_pic_inst|LessThan2~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~9 , vga_pic_inst|LessThan2~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~11 , vga_pic_inst|LessThan2~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~13 , vga_pic_inst|LessThan2~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~15 , vga_pic_inst|LessThan2~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~17 , vga_pic_inst|LessThan2~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan2~18 , vga_pic_inst|LessThan2~18, my_vga, 1
instance = comp, \vga_pic_inst|x_move[1]~12 , vga_pic_inst|x_move[1]~12, my_vga, 1
instance = comp, \vga_pic_inst|x_move[1] , vga_pic_inst|x_move[1], my_vga, 1
instance = comp, \vga_pic_inst|x_move[2]~14 , vga_pic_inst|x_move[2]~14, my_vga, 1
instance = comp, \vga_pic_inst|x_move[2] , vga_pic_inst|x_move[2], my_vga, 1
instance = comp, \vga_pic_inst|x_move[3]~16 , vga_pic_inst|x_move[3]~16, my_vga, 1
instance = comp, \vga_pic_inst|x_move[3] , vga_pic_inst|x_move[3], my_vga, 1
instance = comp, \vga_pic_inst|x_move[4]~18 , vga_pic_inst|x_move[4]~18, my_vga, 1
instance = comp, \vga_pic_inst|x_move[4] , vga_pic_inst|x_move[4], my_vga, 1
instance = comp, \vga_pic_inst|x_move[5]~20 , vga_pic_inst|x_move[5]~20, my_vga, 1
instance = comp, \vga_pic_inst|x_move[5] , vga_pic_inst|x_move[5], my_vga, 1
instance = comp, \vga_pic_inst|x_move[6]~22 , vga_pic_inst|x_move[6]~22, my_vga, 1
instance = comp, \vga_pic_inst|x_move[6] , vga_pic_inst|x_move[6], my_vga, 1
instance = comp, \vga_pic_inst|x_move[7]~24 , vga_pic_inst|x_move[7]~24, my_vga, 1
instance = comp, \vga_pic_inst|x_move[7] , vga_pic_inst|x_move[7], my_vga, 1
instance = comp, \vga_pic_inst|x_flag~1 , vga_pic_inst|x_flag~1, my_vga, 1
instance = comp, \vga_pic_inst|x_move[8]~26 , vga_pic_inst|x_move[8]~26, my_vga, 1
instance = comp, \vga_pic_inst|x_move[8] , vga_pic_inst|x_move[8], my_vga, 1
instance = comp, \vga_pic_inst|Equal0~0 , vga_pic_inst|Equal0~0, my_vga, 1
instance = comp, \vga_pic_inst|x_flag~2 , vga_pic_inst|x_flag~2, my_vga, 1
instance = comp, \vga_pic_inst|x_flag~3 , vga_pic_inst|x_flag~3, my_vga, 1
instance = comp, \vga_pic_inst|x_flag~4 , vga_pic_inst|x_flag~4, my_vga, 1
instance = comp, \vga_pic_inst|x_flag , vga_pic_inst|x_flag, my_vga, 1
instance = comp, \vga_pic_inst|always4~8 , vga_pic_inst|always4~8, my_vga, 1
instance = comp, \vga_pic_inst|x_move[9]~28 , vga_pic_inst|x_move[9]~28, my_vga, 1
instance = comp, \vga_pic_inst|x_move[9] , vga_pic_inst|x_move[9], my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[7]~0 , vga_ctrl_inst|pix_x[7]~0, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[5]~2 , vga_ctrl_inst|pix_x[5]~2, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[4]~3 , vga_ctrl_inst|pix_x[4]~3, my_vga, 1
instance = comp, \vga_ctrl_inst|pix_x[1]~6 , vga_ctrl_inst|pix_x[1]~6, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~1 , vga_pic_inst|LessThan0~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~3 , vga_pic_inst|LessThan0~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~5 , vga_pic_inst|LessThan0~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~7 , vga_pic_inst|LessThan0~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~9 , vga_pic_inst|LessThan0~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~11 , vga_pic_inst|LessThan0~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~13 , vga_pic_inst|LessThan0~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~15 , vga_pic_inst|LessThan0~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~17 , vga_pic_inst|LessThan0~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan0~18 , vga_pic_inst|LessThan0~18, my_vga, 1
instance = comp, \vga_pic_inst|Add5~0 , vga_pic_inst|Add5~0, my_vga, 1
instance = comp, \vga_pic_inst|Add5~2 , vga_pic_inst|Add5~2, my_vga, 1
instance = comp, \vga_pic_inst|Add5~4 , vga_pic_inst|Add5~4, my_vga, 1
instance = comp, \vga_pic_inst|Add5~6 , vga_pic_inst|Add5~6, my_vga, 1
instance = comp, \vga_pic_inst|Add5~8 , vga_pic_inst|Add5~8, my_vga, 1
instance = comp, \vga_pic_inst|Add5~10 , vga_pic_inst|Add5~10, my_vga, 1
instance = comp, \vga_pic_inst|Add5~12 , vga_pic_inst|Add5~12, my_vga, 1
instance = comp, \vga_pic_inst|Add5~14 , vga_pic_inst|Add5~14, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~1 , vga_pic_inst|LessThan3~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~3 , vga_pic_inst|LessThan3~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~5 , vga_pic_inst|LessThan3~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~7 , vga_pic_inst|LessThan3~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~9 , vga_pic_inst|LessThan3~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~11 , vga_pic_inst|LessThan3~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~13 , vga_pic_inst|LessThan3~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~15 , vga_pic_inst|LessThan3~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~17 , vga_pic_inst|LessThan3~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan3~18 , vga_pic_inst|LessThan3~18, my_vga, 1
instance = comp, \vga_pic_inst|Add4~0 , vga_pic_inst|Add4~0, my_vga, 1
instance = comp, \vga_pic_inst|Add4~2 , vga_pic_inst|Add4~2, my_vga, 1
instance = comp, \vga_pic_inst|Add4~4 , vga_pic_inst|Add4~4, my_vga, 1
instance = comp, \vga_pic_inst|Add4~6 , vga_pic_inst|Add4~6, my_vga, 1
instance = comp, \vga_pic_inst|Add4~8 , vga_pic_inst|Add4~8, my_vga, 1
instance = comp, \vga_pic_inst|Add4~10 , vga_pic_inst|Add4~10, my_vga, 1
instance = comp, \vga_pic_inst|Add4~12 , vga_pic_inst|Add4~12, my_vga, 1
instance = comp, \vga_pic_inst|Add4~14 , vga_pic_inst|Add4~14, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~1 , vga_pic_inst|LessThan1~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~3 , vga_pic_inst|LessThan1~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~5 , vga_pic_inst|LessThan1~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~7 , vga_pic_inst|LessThan1~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~9 , vga_pic_inst|LessThan1~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~11 , vga_pic_inst|LessThan1~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~13 , vga_pic_inst|LessThan1~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~15 , vga_pic_inst|LessThan1~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~17 , vga_pic_inst|LessThan1~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan1~18 , vga_pic_inst|LessThan1~18, my_vga, 1
instance = comp, \vga_pic_inst|rd_en~0 , vga_pic_inst|rd_en~0, my_vga, 1
instance = comp, \vga_pic_inst|pic_valid~feeder , vga_pic_inst|pic_valid~feeder, my_vga, 1
instance = comp, \vga_pic_inst|pic_valid , vga_pic_inst|pic_valid, my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0, my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store, my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~0 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~0, my_vga, 1
instance = comp, \vga_pic_inst|Add8~0 , vga_pic_inst|Add8~0, my_vga, 1
instance = comp, \vga_pic_inst|Add8~2 , vga_pic_inst|Add8~2, my_vga, 1
instance = comp, \vga_pic_inst|Add8~4 , vga_pic_inst|Add8~4, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[2]~4 , vga_pic_inst|rom_addr[2]~4, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[2] , vga_pic_inst|rom_addr[2], my_vga, 1
instance = comp, \vga_pic_inst|Add8~6 , vga_pic_inst|Add8~6, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[3]~5 , vga_pic_inst|rom_addr[3]~5, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[3] , vga_pic_inst|rom_addr[3], my_vga, 1
instance = comp, \vga_pic_inst|Add8~8 , vga_pic_inst|Add8~8, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[4]~6 , vga_pic_inst|rom_addr[4]~6, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[4] , vga_pic_inst|rom_addr[4], my_vga, 1
instance = comp, \vga_pic_inst|Add8~10 , vga_pic_inst|Add8~10, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[5]~7 , vga_pic_inst|rom_addr[5]~7, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[5] , vga_pic_inst|rom_addr[5], my_vga, 1
instance = comp, \vga_pic_inst|Add8~12 , vga_pic_inst|Add8~12, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[6]~8 , vga_pic_inst|rom_addr[6]~8, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[6] , vga_pic_inst|rom_addr[6], my_vga, 1
instance = comp, \vga_pic_inst|Add8~14 , vga_pic_inst|Add8~14, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[7]~9 , vga_pic_inst|rom_addr[7]~9, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[7] , vga_pic_inst|rom_addr[7], my_vga, 1
instance = comp, \vga_pic_inst|Add8~16 , vga_pic_inst|Add8~16, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[8]~10 , vga_pic_inst|rom_addr[8]~10, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[8] , vga_pic_inst|rom_addr[8], my_vga, 1
instance = comp, \vga_pic_inst|Add8~18 , vga_pic_inst|Add8~18, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[9]~11 , vga_pic_inst|rom_addr[9]~11, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[9] , vga_pic_inst|rom_addr[9], my_vga, 1
instance = comp, \vga_pic_inst|Add8~20 , vga_pic_inst|Add8~20, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[10]~12 , vga_pic_inst|rom_addr[10]~12, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[10] , vga_pic_inst|rom_addr[10], my_vga, 1
instance = comp, \vga_pic_inst|Add8~22 , vga_pic_inst|Add8~22, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[11]~13 , vga_pic_inst|rom_addr[11]~13, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[11] , vga_pic_inst|rom_addr[11], my_vga, 1
instance = comp, \vga_pic_inst|Equal10~0 , vga_pic_inst|Equal10~0, my_vga, 1
instance = comp, \vga_pic_inst|Equal10~1 , vga_pic_inst|Equal10~1, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[0]~1 , vga_pic_inst|rom_addr[0]~1, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[1]~3 , vga_pic_inst|rom_addr[1]~3, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[1] , vga_pic_inst|rom_addr[1], my_vga, 1
instance = comp, \vga_pic_inst|Equal10~2 , vga_pic_inst|Equal10~2, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[1]~0 , vga_pic_inst|rom_addr[1]~0, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[0]~2 , vga_pic_inst|rom_addr[0]~2, my_vga, 1
instance = comp, \vga_pic_inst|rom_addr[0] , vga_pic_inst|rom_addr[0], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0, my_vga, 1
instance = comp, \rx~input , rx~input, my_vga, 1
instance = comp, \uart_rx_inst|rx_reg1~0 , uart_rx_inst|rx_reg1~0, my_vga, 1
instance = comp, \uart_rx_inst|rx_reg1 , uart_rx_inst|rx_reg1, my_vga, 1
instance = comp, \uart_rx_inst|rx_reg2~feeder , uart_rx_inst|rx_reg2~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_reg2 , uart_rx_inst|rx_reg2, my_vga, 1
instance = comp, \uart_rx_inst|rx_reg3~feeder , uart_rx_inst|rx_reg3~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_reg3 , uart_rx_inst|rx_reg3, my_vga, 1
instance = comp, \uart_rx_inst|always3~0 , uart_rx_inst|always3~0, my_vga, 1
instance = comp, \uart_rx_inst|start_nedge , uart_rx_inst|start_nedge, my_vga, 1
instance = comp, \uart_rx_inst|work_en~0 , uart_rx_inst|work_en~0, my_vga, 1
instance = comp, \uart_rx_inst|work_en , uart_rx_inst|work_en, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[0]~13 , uart_rx_inst|baud_cnt[0]~13, my_vga, 1
instance = comp, \uart_rx_inst|Equal1~1 , uart_rx_inst|Equal1~1, my_vga, 1
instance = comp, \uart_rx_inst|Equal1~0 , uart_rx_inst|Equal1~0, my_vga, 1
instance = comp, \uart_rx_inst|Equal1~2 , uart_rx_inst|Equal1~2, my_vga, 1
instance = comp, \uart_rx_inst|Equal1~3 , uart_rx_inst|Equal1~3, my_vga, 1
instance = comp, \uart_rx_inst|always5~0 , uart_rx_inst|always5~0, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[0] , uart_rx_inst|baud_cnt[0], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[1]~15 , uart_rx_inst|baud_cnt[1]~15, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[1] , uart_rx_inst|baud_cnt[1], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[2]~17 , uart_rx_inst|baud_cnt[2]~17, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[2] , uart_rx_inst|baud_cnt[2], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[3]~19 , uart_rx_inst|baud_cnt[3]~19, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[3] , uart_rx_inst|baud_cnt[3], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[4]~21 , uart_rx_inst|baud_cnt[4]~21, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[4] , uart_rx_inst|baud_cnt[4], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[5]~23 , uart_rx_inst|baud_cnt[5]~23, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[5] , uart_rx_inst|baud_cnt[5], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[6]~25 , uart_rx_inst|baud_cnt[6]~25, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[6] , uart_rx_inst|baud_cnt[6], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[7]~27 , uart_rx_inst|baud_cnt[7]~27, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[7] , uart_rx_inst|baud_cnt[7], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[8]~29 , uart_rx_inst|baud_cnt[8]~29, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[8] , uart_rx_inst|baud_cnt[8], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[9]~31 , uart_rx_inst|baud_cnt[9]~31, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[9] , uart_rx_inst|baud_cnt[9], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[10]~33 , uart_rx_inst|baud_cnt[10]~33, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[10] , uart_rx_inst|baud_cnt[10], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[11]~35 , uart_rx_inst|baud_cnt[11]~35, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[11] , uart_rx_inst|baud_cnt[11], my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[12]~37 , uart_rx_inst|baud_cnt[12]~37, my_vga, 1
instance = comp, \uart_rx_inst|baud_cnt[12] , uart_rx_inst|baud_cnt[12], my_vga, 1
instance = comp, \uart_rx_inst|Equal2~0 , uart_rx_inst|Equal2~0, my_vga, 1
instance = comp, \uart_rx_inst|Equal2~1 , uart_rx_inst|Equal2~1, my_vga, 1
instance = comp, \uart_rx_inst|Equal2~2 , uart_rx_inst|Equal2~2, my_vga, 1
instance = comp, \uart_rx_inst|bit_flag , uart_rx_inst|bit_flag, my_vga, 1
instance = comp, \uart_rx_inst|Add1~4 , uart_rx_inst|Add1~4, my_vga, 1
instance = comp, \uart_rx_inst|Add1~6 , uart_rx_inst|Add1~6, my_vga, 1
instance = comp, \uart_rx_inst|bit_cnt~0 , uart_rx_inst|bit_cnt~0, my_vga, 1
instance = comp, \uart_rx_inst|bit_cnt[3] , uart_rx_inst|bit_cnt[3], my_vga, 1
instance = comp, \uart_rx_inst|Add1~0 , uart_rx_inst|Add1~0, my_vga, 1
instance = comp, \uart_rx_inst|bit_cnt~1 , uart_rx_inst|bit_cnt~1, my_vga, 1
instance = comp, \uart_rx_inst|bit_cnt[0] , uart_rx_inst|bit_cnt[0], my_vga, 1
instance = comp, \uart_rx_inst|Add1~2 , uart_rx_inst|Add1~2, my_vga, 1
instance = comp, \uart_rx_inst|bit_cnt[1] , uart_rx_inst|bit_cnt[1], my_vga, 1
instance = comp, \uart_rx_inst|bit_cnt[2] , uart_rx_inst|bit_cnt[2], my_vga, 1
instance = comp, \uart_rx_inst|always4~0 , uart_rx_inst|always4~0, my_vga, 1
instance = comp, \uart_rx_inst|always4~1 , uart_rx_inst|always4~1, my_vga, 1
instance = comp, \uart_rx_inst|rx_flag~feeder , uart_rx_inst|rx_flag~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_flag , uart_rx_inst|rx_flag, my_vga, 1
instance = comp, \uart_rx_inst|po_flag~feeder , uart_rx_inst|po_flag~feeder, my_vga, 1
instance = comp, \uart_rx_inst|po_flag , uart_rx_inst|po_flag, my_vga, 1
instance = comp, \vga_pic_inst|my_flag~feeder , vga_pic_inst|my_flag~feeder, my_vga, 1
instance = comp, \vga_pic_inst|my_flag , vga_pic_inst|my_flag, my_vga, 1
instance = comp, \vga_pic_inst|my_flag~clkctrl , vga_pic_inst|my_flag~clkctrl, my_vga, 1
instance = comp, \uart_rx_inst|po_flag~clkctrl , uart_rx_inst|po_flag~clkctrl, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[7]~0 , uart_rx_inst|rx_data[7]~0, my_vga, 1
instance = comp, \uart_rx_inst|always8~0 , uart_rx_inst|always8~0, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[7] , uart_rx_inst|rx_data[7], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[6] , uart_rx_inst|rx_data[6], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[5]~feeder , uart_rx_inst|rx_data[5]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[5] , uart_rx_inst|rx_data[5], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[4]~feeder , uart_rx_inst|rx_data[4]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[4] , uart_rx_inst|rx_data[4], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[3]~feeder , uart_rx_inst|rx_data[3]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[3] , uart_rx_inst|rx_data[3], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[2]~feeder , uart_rx_inst|rx_data[2]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[2] , uart_rx_inst|rx_data[2], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[1] , uart_rx_inst|rx_data[1], my_vga, 1
instance = comp, \uart_rx_inst|po_data[1]~feeder , uart_rx_inst|po_data[1]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|po_data[1] , uart_rx_inst|po_data[1], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[1]~feeder , vga_pic_inst|temp_7[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|cnt[0]~2 , vga_pic_inst|cnt[0]~2, my_vga, 1
instance = comp, \vga_pic_inst|cnt[0] , vga_pic_inst|cnt[0], my_vga, 1
instance = comp, \vga_pic_inst|cnt[1]~1 , vga_pic_inst|cnt[1]~1, my_vga, 1
instance = comp, \vga_pic_inst|cnt[1] , vga_pic_inst|cnt[1], my_vga, 1
instance = comp, \vga_pic_inst|cnt[2]~0 , vga_pic_inst|cnt[2]~0, my_vga, 1
instance = comp, \vga_pic_inst|cnt[2] , vga_pic_inst|cnt[2], my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~1 , vga_pic_inst|Decoder0~1, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[1] , vga_pic_inst|temp_7[1], my_vga, 1
instance = comp, \vga_pic_inst|data_4[9]~feeder , vga_pic_inst|data_4[9]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[9] , vga_pic_inst|data_4[9], my_vga, 1
instance = comp, \uart_rx_inst|rx_data[0]~feeder , uart_rx_inst|rx_data[0]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|rx_data[0] , uart_rx_inst|rx_data[0], my_vga, 1
instance = comp, \uart_rx_inst|po_data[0] , uart_rx_inst|po_data[0], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[0]~feeder , vga_pic_inst|temp_7[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[0] , vga_pic_inst|temp_7[0], my_vga, 1
instance = comp, \vga_pic_inst|data_4[8]~feeder , vga_pic_inst|data_4[8]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[8] , vga_pic_inst|data_4[8], my_vga, 1
instance = comp, \uart_rx_inst|po_data[7]~feeder , uart_rx_inst|po_data[7]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|po_data[7] , uart_rx_inst|po_data[7], my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~0 , vga_pic_inst|Decoder0~0, my_vga, 1
instance = comp, \vga_pic_inst|temp_8[7] , vga_pic_inst|temp_8[7], my_vga, 1
instance = comp, \vga_pic_inst|data_4[7] , vga_pic_inst|data_4[7], my_vga, 1
instance = comp, \uart_rx_inst|po_data[6] , uart_rx_inst|po_data[6], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[6] , vga_pic_inst|temp_8[6], my_vga, 1
instance = comp, \vga_pic_inst|data_4[6] , vga_pic_inst|data_4[6], my_vga, 1
instance = comp, \uart_rx_inst|po_data[5]~feeder , uart_rx_inst|po_data[5]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|po_data[5] , uart_rx_inst|po_data[5], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[5] , vga_pic_inst|temp_8[5], my_vga, 1
instance = comp, \vga_pic_inst|data_4[5] , vga_pic_inst|data_4[5], my_vga, 1
instance = comp, \uart_rx_inst|po_data[4] , uart_rx_inst|po_data[4], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[4] , vga_pic_inst|temp_8[4], my_vga, 1
instance = comp, \vga_pic_inst|data_4[4] , vga_pic_inst|data_4[4], my_vga, 1
instance = comp, \uart_rx_inst|po_data[3]~feeder , uart_rx_inst|po_data[3]~feeder, my_vga, 1
instance = comp, \uart_rx_inst|po_data[3] , uart_rx_inst|po_data[3], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[3]~feeder , vga_pic_inst|temp_8[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_8[3] , vga_pic_inst|temp_8[3], my_vga, 1
instance = comp, \vga_pic_inst|data_4[3] , vga_pic_inst|data_4[3], my_vga, 1
instance = comp, \uart_rx_inst|po_data[2] , uart_rx_inst|po_data[2], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[2]~feeder , vga_pic_inst|temp_8[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_8[2] , vga_pic_inst|temp_8[2], my_vga, 1
instance = comp, \vga_pic_inst|data_4[2] , vga_pic_inst|data_4[2], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[1]~feeder , vga_pic_inst|temp_8[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_8[1] , vga_pic_inst|temp_8[1], my_vga, 1
instance = comp, \vga_pic_inst|data_4[1] , vga_pic_inst|data_4[1], my_vga, 1
instance = comp, \vga_pic_inst|temp_8[0]~feeder , vga_pic_inst|temp_8[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_8[0] , vga_pic_inst|temp_8[0], my_vga, 1
instance = comp, \vga_pic_inst|data_4[0] , vga_pic_inst|data_4[0], my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~1 , vga_pic_inst|LessThan6~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~3 , vga_pic_inst|LessThan6~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~5 , vga_pic_inst|LessThan6~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~7 , vga_pic_inst|LessThan6~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~9 , vga_pic_inst|LessThan6~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~11 , vga_pic_inst|LessThan6~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~13 , vga_pic_inst|LessThan6~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~15 , vga_pic_inst|LessThan6~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~17 , vga_pic_inst|LessThan6~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan6~18 , vga_pic_inst|LessThan6~18, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~1 , vga_pic_inst|LessThan4~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~3 , vga_pic_inst|LessThan4~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~5 , vga_pic_inst|LessThan4~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~7 , vga_pic_inst|LessThan4~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~9 , vga_pic_inst|LessThan4~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~11 , vga_pic_inst|LessThan4~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~13 , vga_pic_inst|LessThan4~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~15 , vga_pic_inst|LessThan4~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~17 , vga_pic_inst|LessThan4~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan4~18 , vga_pic_inst|LessThan4~18, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[2]~feeder , vga_pic_inst|temp_7[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[2] , vga_pic_inst|temp_7[2], my_vga, 1
instance = comp, \vga_pic_inst|data_4[10]~feeder , vga_pic_inst|data_4[10]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[10] , vga_pic_inst|data_4[10], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[3]~feeder , vga_pic_inst|temp_7[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[3] , vga_pic_inst|temp_7[3], my_vga, 1
instance = comp, \vga_pic_inst|data_4[11]~feeder , vga_pic_inst|data_4[11]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[11] , vga_pic_inst|data_4[11], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[4]~feeder , vga_pic_inst|temp_7[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[4] , vga_pic_inst|temp_7[4], my_vga, 1
instance = comp, \vga_pic_inst|data_4[12]~feeder , vga_pic_inst|data_4[12]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[12] , vga_pic_inst|data_4[12], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[7]~feeder , vga_pic_inst|temp_7[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[7] , vga_pic_inst|temp_7[7], my_vga, 1
instance = comp, \vga_pic_inst|data_4[15]~feeder , vga_pic_inst|data_4[15]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[15] , vga_pic_inst|data_4[15], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[6]~feeder , vga_pic_inst|temp_7[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[6] , vga_pic_inst|temp_7[6], my_vga, 1
instance = comp, \vga_pic_inst|data_4[14]~feeder , vga_pic_inst|data_4[14]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[14] , vga_pic_inst|data_4[14], my_vga, 1
instance = comp, \vga_pic_inst|temp_7[5]~feeder , vga_pic_inst|temp_7[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_7[5] , vga_pic_inst|temp_7[5], my_vga, 1
instance = comp, \vga_pic_inst|data_4[13]~feeder , vga_pic_inst|data_4[13]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_4[13] , vga_pic_inst|data_4[13], my_vga, 1
instance = comp, \vga_pic_inst|always8~1 , vga_pic_inst|always8~1, my_vga, 1
instance = comp, \vga_pic_inst|always8~2 , vga_pic_inst|always8~2, my_vga, 1
instance = comp, \vga_pic_inst|always8~22 , vga_pic_inst|always8~22, my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~6 , vga_pic_inst|Decoder0~6, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[2] , vga_pic_inst|temp_5[2], my_vga, 1
instance = comp, \vga_pic_inst|data_3[10]~feeder , vga_pic_inst|data_3[10]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[10] , vga_pic_inst|data_3[10], my_vga, 1
instance = comp, \vga_pic_inst|temp_5[3]~feeder , vga_pic_inst|temp_5[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[3] , vga_pic_inst|temp_5[3], my_vga, 1
instance = comp, \vga_pic_inst|data_3[11]~feeder , vga_pic_inst|data_3[11]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[11] , vga_pic_inst|data_3[11], my_vga, 1
instance = comp, \vga_pic_inst|temp_5[1]~feeder , vga_pic_inst|temp_5[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[1] , vga_pic_inst|temp_5[1], my_vga, 1
instance = comp, \vga_pic_inst|data_3[9] , vga_pic_inst|data_3[9], my_vga, 1
instance = comp, \vga_pic_inst|temp_5[0]~feeder , vga_pic_inst|temp_5[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[0] , vga_pic_inst|temp_5[0], my_vga, 1
instance = comp, \vga_pic_inst|data_3[8]~feeder , vga_pic_inst|data_3[8]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[8] , vga_pic_inst|data_3[8], my_vga, 1
instance = comp, \vga_pic_inst|always8~14 , vga_pic_inst|always8~14, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[4]~feeder , vga_pic_inst|temp_4[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~5 , vga_pic_inst|Decoder0~5, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[4] , vga_pic_inst|temp_4[4], my_vga, 1
instance = comp, \vga_pic_inst|data_2[4]~feeder , vga_pic_inst|data_2[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[4] , vga_pic_inst|data_2[4], my_vga, 1
instance = comp, \vga_pic_inst|temp_4[5]~feeder , vga_pic_inst|temp_4[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[5] , vga_pic_inst|temp_4[5], my_vga, 1
instance = comp, \vga_pic_inst|data_2[5]~feeder , vga_pic_inst|data_2[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[5] , vga_pic_inst|data_2[5], my_vga, 1
instance = comp, \vga_pic_inst|temp_4[6]~feeder , vga_pic_inst|temp_4[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[6] , vga_pic_inst|temp_4[6], my_vga, 1
instance = comp, \vga_pic_inst|data_2[6]~feeder , vga_pic_inst|data_2[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[6] , vga_pic_inst|data_2[6], my_vga, 1
instance = comp, \vga_pic_inst|temp_4[7]~feeder , vga_pic_inst|temp_4[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[7] , vga_pic_inst|temp_4[7], my_vga, 1
instance = comp, \vga_pic_inst|data_2[7]~feeder , vga_pic_inst|data_2[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[7] , vga_pic_inst|data_2[7], my_vga, 1
instance = comp, \vga_pic_inst|always8~11 , vga_pic_inst|always8~11, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[6]~feeder , vga_pic_inst|temp_5[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[6] , vga_pic_inst|temp_5[6], my_vga, 1
instance = comp, \vga_pic_inst|data_3[14]~feeder , vga_pic_inst|data_3[14]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[14] , vga_pic_inst|data_3[14], my_vga, 1
instance = comp, \vga_pic_inst|temp_5[4]~feeder , vga_pic_inst|temp_5[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[4] , vga_pic_inst|temp_5[4], my_vga, 1
instance = comp, \vga_pic_inst|data_3[12]~feeder , vga_pic_inst|data_3[12]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[12] , vga_pic_inst|data_3[12], my_vga, 1
instance = comp, \vga_pic_inst|temp_5[5] , vga_pic_inst|temp_5[5], my_vga, 1
instance = comp, \vga_pic_inst|data_3[13] , vga_pic_inst|data_3[13], my_vga, 1
instance = comp, \vga_pic_inst|temp_5[7]~feeder , vga_pic_inst|temp_5[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_5[7] , vga_pic_inst|temp_5[7], my_vga, 1
instance = comp, \vga_pic_inst|data_3[15] , vga_pic_inst|data_3[15], my_vga, 1
instance = comp, \vga_pic_inst|always8~13 , vga_pic_inst|always8~13, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[0]~feeder , vga_pic_inst|temp_4[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[0] , vga_pic_inst|temp_4[0], my_vga, 1
instance = comp, \vga_pic_inst|data_2[0]~feeder , vga_pic_inst|data_2[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[0] , vga_pic_inst|data_2[0], my_vga, 1
instance = comp, \vga_pic_inst|temp_4[1] , vga_pic_inst|temp_4[1], my_vga, 1
instance = comp, \vga_pic_inst|data_2[1]~feeder , vga_pic_inst|data_2[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[1] , vga_pic_inst|data_2[1], my_vga, 1
instance = comp, \vga_pic_inst|temp_4[3]~feeder , vga_pic_inst|temp_4[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[3] , vga_pic_inst|temp_4[3], my_vga, 1
instance = comp, \vga_pic_inst|data_2[3] , vga_pic_inst|data_2[3], my_vga, 1
instance = comp, \vga_pic_inst|temp_4[2]~feeder , vga_pic_inst|temp_4[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_4[2] , vga_pic_inst|temp_4[2], my_vga, 1
instance = comp, \vga_pic_inst|data_2[2] , vga_pic_inst|data_2[2], my_vga, 1
instance = comp, \vga_pic_inst|always8~12 , vga_pic_inst|always8~12, my_vga, 1
instance = comp, \vga_pic_inst|always8~15 , vga_pic_inst|always8~15, my_vga, 1
instance = comp, \vga_pic_inst|always8~0 , vga_pic_inst|always8~0, my_vga, 1
instance = comp, \vga_pic_inst|always8~18 , vga_pic_inst|always8~18, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[6]~feeder , vga_pic_inst|temp_6[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~7 , vga_pic_inst|Decoder0~7, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[6] , vga_pic_inst|temp_6[6], my_vga, 1
instance = comp, \vga_pic_inst|data_3[6] , vga_pic_inst|data_3[6], my_vga, 1
instance = comp, \vga_pic_inst|temp_6[7]~feeder , vga_pic_inst|temp_6[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[7] , vga_pic_inst|temp_6[7], my_vga, 1
instance = comp, \vga_pic_inst|data_3[7]~feeder , vga_pic_inst|data_3[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[7] , vga_pic_inst|data_3[7], my_vga, 1
instance = comp, \vga_pic_inst|temp_6[4]~feeder , vga_pic_inst|temp_6[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[4] , vga_pic_inst|temp_6[4], my_vga, 1
instance = comp, \vga_pic_inst|data_3[4] , vga_pic_inst|data_3[4], my_vga, 1
instance = comp, \vga_pic_inst|temp_6[5] , vga_pic_inst|temp_6[5], my_vga, 1
instance = comp, \vga_pic_inst|data_3[5]~feeder , vga_pic_inst|data_3[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[5] , vga_pic_inst|data_3[5], my_vga, 1
instance = comp, \vga_pic_inst|always8~16 , vga_pic_inst|always8~16, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[1]~feeder , vga_pic_inst|temp_6[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[1] , vga_pic_inst|temp_6[1], my_vga, 1
instance = comp, \vga_pic_inst|data_3[1]~feeder , vga_pic_inst|data_3[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[1] , vga_pic_inst|data_3[1], my_vga, 1
instance = comp, \vga_pic_inst|temp_6[2]~feeder , vga_pic_inst|temp_6[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[2] , vga_pic_inst|temp_6[2], my_vga, 1
instance = comp, \vga_pic_inst|data_3[2]~feeder , vga_pic_inst|data_3[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[2] , vga_pic_inst|data_3[2], my_vga, 1
instance = comp, \vga_pic_inst|temp_6[0]~feeder , vga_pic_inst|temp_6[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[0] , vga_pic_inst|temp_6[0], my_vga, 1
instance = comp, \vga_pic_inst|data_3[0] , vga_pic_inst|data_3[0], my_vga, 1
instance = comp, \vga_pic_inst|temp_6[3]~feeder , vga_pic_inst|temp_6[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_6[3] , vga_pic_inst|temp_6[3], my_vga, 1
instance = comp, \vga_pic_inst|data_3[3]~feeder , vga_pic_inst|data_3[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_3[3] , vga_pic_inst|data_3[3], my_vga, 1
instance = comp, \vga_pic_inst|always8~17 , vga_pic_inst|always8~17, my_vga, 1
instance = comp, \vga_pic_inst|always8~19 , vga_pic_inst|always8~19, my_vga, 1
instance = comp, \vga_pic_inst|always8~20 , vga_pic_inst|always8~20, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[4]~feeder , vga_pic_inst|temp_1[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~2 , vga_pic_inst|Decoder0~2, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[4] , vga_pic_inst|temp_1[4], my_vga, 1
instance = comp, \vga_pic_inst|data_1[12]~feeder , vga_pic_inst|data_1[12]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[12] , vga_pic_inst|data_1[12], my_vga, 1
instance = comp, \vga_pic_inst|temp_1[6]~feeder , vga_pic_inst|temp_1[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[6] , vga_pic_inst|temp_1[6], my_vga, 1
instance = comp, \vga_pic_inst|data_1[14]~feeder , vga_pic_inst|data_1[14]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[14] , vga_pic_inst|data_1[14], my_vga, 1
instance = comp, \vga_pic_inst|temp_1[5]~feeder , vga_pic_inst|temp_1[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[5] , vga_pic_inst|temp_1[5], my_vga, 1
instance = comp, \vga_pic_inst|data_1[13]~feeder , vga_pic_inst|data_1[13]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[13] , vga_pic_inst|data_1[13], my_vga, 1
instance = comp, \vga_pic_inst|temp_1[7]~feeder , vga_pic_inst|temp_1[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[7] , vga_pic_inst|temp_1[7], my_vga, 1
instance = comp, \vga_pic_inst|data_1[15]~feeder , vga_pic_inst|data_1[15]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[15] , vga_pic_inst|data_1[15], my_vga, 1
instance = comp, \vga_pic_inst|always8~3 , vga_pic_inst|always8~3, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[3]~feeder , vga_pic_inst|temp_1[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[3] , vga_pic_inst|temp_1[3], my_vga, 1
instance = comp, \vga_pic_inst|data_1[11]~feeder , vga_pic_inst|data_1[11]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[11] , vga_pic_inst|data_1[11], my_vga, 1
instance = comp, \vga_pic_inst|temp_1[2]~feeder , vga_pic_inst|temp_1[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[2] , vga_pic_inst|temp_1[2], my_vga, 1
instance = comp, \vga_pic_inst|data_1[10]~feeder , vga_pic_inst|data_1[10]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[10] , vga_pic_inst|data_1[10], my_vga, 1
instance = comp, \vga_pic_inst|temp_1[1]~feeder , vga_pic_inst|temp_1[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[1] , vga_pic_inst|temp_1[1], my_vga, 1
instance = comp, \vga_pic_inst|data_1[9]~feeder , vga_pic_inst|data_1[9]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[9] , vga_pic_inst|data_1[9], my_vga, 1
instance = comp, \vga_pic_inst|temp_1[0]~feeder , vga_pic_inst|temp_1[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_1[0] , vga_pic_inst|temp_1[0], my_vga, 1
instance = comp, \vga_pic_inst|data_1[8]~feeder , vga_pic_inst|data_1[8]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[8] , vga_pic_inst|data_1[8], my_vga, 1
instance = comp, \vga_pic_inst|always8~4 , vga_pic_inst|always8~4, my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~3 , vga_pic_inst|Decoder0~3, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[6] , vga_pic_inst|temp_2[6], my_vga, 1
instance = comp, \vga_pic_inst|data_1[6] , vga_pic_inst|data_1[6], my_vga, 1
instance = comp, \vga_pic_inst|temp_2[4]~feeder , vga_pic_inst|temp_2[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[4] , vga_pic_inst|temp_2[4], my_vga, 1
instance = comp, \vga_pic_inst|data_1[4]~feeder , vga_pic_inst|data_1[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[4] , vga_pic_inst|data_1[4], my_vga, 1
instance = comp, \vga_pic_inst|temp_2[7]~feeder , vga_pic_inst|temp_2[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[7] , vga_pic_inst|temp_2[7], my_vga, 1
instance = comp, \vga_pic_inst|data_1[7] , vga_pic_inst|data_1[7], my_vga, 1
instance = comp, \vga_pic_inst|temp_2[5]~feeder , vga_pic_inst|temp_2[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[5] , vga_pic_inst|temp_2[5], my_vga, 1
instance = comp, \vga_pic_inst|data_1[5]~feeder , vga_pic_inst|data_1[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[5] , vga_pic_inst|data_1[5], my_vga, 1
instance = comp, \vga_pic_inst|always8~5 , vga_pic_inst|always8~5, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[3]~feeder , vga_pic_inst|temp_2[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[3] , vga_pic_inst|temp_2[3], my_vga, 1
instance = comp, \vga_pic_inst|data_1[3]~feeder , vga_pic_inst|data_1[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[3] , vga_pic_inst|data_1[3], my_vga, 1
instance = comp, \vga_pic_inst|temp_2[2]~feeder , vga_pic_inst|temp_2[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[2] , vga_pic_inst|temp_2[2], my_vga, 1
instance = comp, \vga_pic_inst|data_1[2]~feeder , vga_pic_inst|data_1[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[2] , vga_pic_inst|data_1[2], my_vga, 1
instance = comp, \vga_pic_inst|temp_2[0]~feeder , vga_pic_inst|temp_2[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[0] , vga_pic_inst|temp_2[0], my_vga, 1
instance = comp, \vga_pic_inst|data_1[0] , vga_pic_inst|data_1[0], my_vga, 1
instance = comp, \vga_pic_inst|temp_2[1]~feeder , vga_pic_inst|temp_2[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_2[1] , vga_pic_inst|temp_2[1], my_vga, 1
instance = comp, \vga_pic_inst|data_1[1]~feeder , vga_pic_inst|data_1[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_1[1] , vga_pic_inst|data_1[1], my_vga, 1
instance = comp, \vga_pic_inst|always8~6 , vga_pic_inst|always8~6, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[4]~feeder , vga_pic_inst|temp_3[4]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|Decoder0~4 , vga_pic_inst|Decoder0~4, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[4] , vga_pic_inst|temp_3[4], my_vga, 1
instance = comp, \vga_pic_inst|data_2[12]~feeder , vga_pic_inst|data_2[12]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[12] , vga_pic_inst|data_2[12], my_vga, 1
instance = comp, \vga_pic_inst|temp_3[5]~feeder , vga_pic_inst|temp_3[5]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[5] , vga_pic_inst|temp_3[5], my_vga, 1
instance = comp, \vga_pic_inst|data_2[13]~feeder , vga_pic_inst|data_2[13]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[13] , vga_pic_inst|data_2[13], my_vga, 1
instance = comp, \vga_pic_inst|temp_3[7]~feeder , vga_pic_inst|temp_3[7]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[7] , vga_pic_inst|temp_3[7], my_vga, 1
instance = comp, \vga_pic_inst|data_2[15] , vga_pic_inst|data_2[15], my_vga, 1
instance = comp, \vga_pic_inst|temp_3[6]~feeder , vga_pic_inst|temp_3[6]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[6] , vga_pic_inst|temp_3[6], my_vga, 1
instance = comp, \vga_pic_inst|data_2[14] , vga_pic_inst|data_2[14], my_vga, 1
instance = comp, \vga_pic_inst|always8~7 , vga_pic_inst|always8~7, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[2]~feeder , vga_pic_inst|temp_3[2]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[2] , vga_pic_inst|temp_3[2], my_vga, 1
instance = comp, \vga_pic_inst|data_2[10]~feeder , vga_pic_inst|data_2[10]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[10] , vga_pic_inst|data_2[10], my_vga, 1
instance = comp, \vga_pic_inst|temp_3[3]~feeder , vga_pic_inst|temp_3[3]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[3] , vga_pic_inst|temp_3[3], my_vga, 1
instance = comp, \vga_pic_inst|data_2[11]~feeder , vga_pic_inst|data_2[11]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[11] , vga_pic_inst|data_2[11], my_vga, 1
instance = comp, \vga_pic_inst|temp_3[0]~feeder , vga_pic_inst|temp_3[0]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[0] , vga_pic_inst|temp_3[0], my_vga, 1
instance = comp, \vga_pic_inst|data_2[8] , vga_pic_inst|data_2[8], my_vga, 1
instance = comp, \vga_pic_inst|temp_3[1]~feeder , vga_pic_inst|temp_3[1]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|temp_3[1] , vga_pic_inst|temp_3[1], my_vga, 1
instance = comp, \vga_pic_inst|data_2[9]~feeder , vga_pic_inst|data_2[9]~feeder, my_vga, 1
instance = comp, \vga_pic_inst|data_2[9] , vga_pic_inst|data_2[9], my_vga, 1
instance = comp, \vga_pic_inst|always8~8 , vga_pic_inst|always8~8, my_vga, 1
instance = comp, \vga_pic_inst|always8~9 , vga_pic_inst|always8~9, my_vga, 1
instance = comp, \vga_pic_inst|always8~10 , vga_pic_inst|always8~10, my_vga, 1
instance = comp, \vga_pic_inst|always8~21 , vga_pic_inst|always8~21, my_vga, 1
instance = comp, \vga_pic_inst|Add6~0 , vga_pic_inst|Add6~0, my_vga, 1
instance = comp, \vga_pic_inst|Add6~2 , vga_pic_inst|Add6~2, my_vga, 1
instance = comp, \vga_pic_inst|Add6~4 , vga_pic_inst|Add6~4, my_vga, 1
instance = comp, \vga_pic_inst|Add6~6 , vga_pic_inst|Add6~6, my_vga, 1
instance = comp, \vga_pic_inst|Add6~8 , vga_pic_inst|Add6~8, my_vga, 1
instance = comp, \vga_pic_inst|Add6~10 , vga_pic_inst|Add6~10, my_vga, 1
instance = comp, \vga_pic_inst|Add6~12 , vga_pic_inst|Add6~12, my_vga, 1
instance = comp, \vga_pic_inst|Add6~14 , vga_pic_inst|Add6~14, my_vga, 1
instance = comp, \vga_pic_inst|Add6~16 , vga_pic_inst|Add6~16, my_vga, 1
instance = comp, \vga_pic_inst|Add6~18 , vga_pic_inst|Add6~18, my_vga, 1
instance = comp, \vga_pic_inst|Add6~20 , vga_pic_inst|Add6~20, my_vga, 1
instance = comp, \vga_pic_inst|Add6~22 , vga_pic_inst|Add6~22, my_vga, 1
instance = comp, \vga_pic_inst|Add6~24 , vga_pic_inst|Add6~24, my_vga, 1
instance = comp, \vga_pic_inst|Add6~26 , vga_pic_inst|Add6~26, my_vga, 1
instance = comp, \vga_pic_inst|Add6~28 , vga_pic_inst|Add6~28, my_vga, 1
instance = comp, \vga_pic_inst|Add6~30 , vga_pic_inst|Add6~30, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~1 , vga_pic_inst|LessThan5~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~3 , vga_pic_inst|LessThan5~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~5 , vga_pic_inst|LessThan5~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~7 , vga_pic_inst|LessThan5~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~9 , vga_pic_inst|LessThan5~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~11 , vga_pic_inst|LessThan5~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~13 , vga_pic_inst|LessThan5~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~15 , vga_pic_inst|LessThan5~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~17 , vga_pic_inst|LessThan5~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~18 , vga_pic_inst|LessThan5~18, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~20 , vga_pic_inst|LessThan5~20, my_vga, 1
instance = comp, \vga_pic_inst|LessThan5~21 , vga_pic_inst|LessThan5~21, my_vga, 1
instance = comp, \vga_pic_inst|Add7~0 , vga_pic_inst|Add7~0, my_vga, 1
instance = comp, \vga_pic_inst|Add7~2 , vga_pic_inst|Add7~2, my_vga, 1
instance = comp, \vga_pic_inst|Add7~4 , vga_pic_inst|Add7~4, my_vga, 1
instance = comp, \vga_pic_inst|Add7~6 , vga_pic_inst|Add7~6, my_vga, 1
instance = comp, \vga_pic_inst|Add7~8 , vga_pic_inst|Add7~8, my_vga, 1
instance = comp, \vga_pic_inst|Add7~10 , vga_pic_inst|Add7~10, my_vga, 1
instance = comp, \vga_pic_inst|Add7~12 , vga_pic_inst|Add7~12, my_vga, 1
instance = comp, \vga_pic_inst|Add7~14 , vga_pic_inst|Add7~14, my_vga, 1
instance = comp, \vga_pic_inst|Add7~16 , vga_pic_inst|Add7~16, my_vga, 1
instance = comp, \vga_pic_inst|Add7~18 , vga_pic_inst|Add7~18, my_vga, 1
instance = comp, \vga_pic_inst|Add7~20 , vga_pic_inst|Add7~20, my_vga, 1
instance = comp, \vga_pic_inst|Add7~22 , vga_pic_inst|Add7~22, my_vga, 1
instance = comp, \vga_pic_inst|Add7~24 , vga_pic_inst|Add7~24, my_vga, 1
instance = comp, \vga_pic_inst|Add7~26 , vga_pic_inst|Add7~26, my_vga, 1
instance = comp, \vga_pic_inst|Add7~28 , vga_pic_inst|Add7~28, my_vga, 1
instance = comp, \vga_pic_inst|Add7~30 , vga_pic_inst|Add7~30, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~1 , vga_pic_inst|LessThan7~1, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~3 , vga_pic_inst|LessThan7~3, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~5 , vga_pic_inst|LessThan7~5, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~7 , vga_pic_inst|LessThan7~7, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~9 , vga_pic_inst|LessThan7~9, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~11 , vga_pic_inst|LessThan7~11, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~13 , vga_pic_inst|LessThan7~13, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~15 , vga_pic_inst|LessThan7~15, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~17 , vga_pic_inst|LessThan7~17, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~18 , vga_pic_inst|LessThan7~18, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~20 , vga_pic_inst|LessThan7~20, my_vga, 1
instance = comp, \vga_pic_inst|LessThan7~21 , vga_pic_inst|LessThan7~21, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~0 , vga_pic_inst|pix_data_out~0, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~1 , vga_pic_inst|pix_data_out~1, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[0] , vga_pic_inst|pix_data_out[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9] , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~31 , vga_pic_inst|pix_data~31, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~41 , vga_pic_inst|pix_data~41, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[4] , vga_pic_inst|pix_data[4], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~2 , vga_pic_inst|pix_data_out~2, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[1] , vga_pic_inst|pix_data_out[1], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~3 , vga_pic_inst|pix_data_out~3, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[2] , vga_pic_inst|pix_data_out[2], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~4 , vga_pic_inst|pix_data_out~4, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[3] , vga_pic_inst|pix_data_out[3], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~5 , vga_pic_inst|pix_data_out~5, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[4] , vga_pic_inst|pix_data_out[4], my_vga, 1
instance = comp, \vga_pic_inst|pix_data~33 , vga_pic_inst|pix_data~33, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~32 , vga_pic_inst|pix_data~32, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~34 , vga_pic_inst|pix_data~34, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[8] , vga_pic_inst|pix_data[8], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~6 , vga_pic_inst|pix_data_out~6, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[5] , vga_pic_inst|pix_data_out[5], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~7 , vga_pic_inst|pix_data_out~7, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[6] , vga_pic_inst|pix_data_out[6], my_vga, 1
instance = comp, \vga_pic_inst|pix_data~35 , vga_pic_inst|pix_data~35, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~42 , vga_pic_inst|pix_data~42, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[9] , vga_pic_inst|pix_data[9], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~8 , vga_pic_inst|pix_data_out~8, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[7] , vga_pic_inst|pix_data_out[7], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~9 , vga_pic_inst|pix_data_out~9, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[8] , vga_pic_inst|pix_data_out[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0 , u_sdram_top|u_sdram_controller|u_sdram_data|always0~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~10 , vga_pic_inst|pix_data_out~10, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[9] , vga_pic_inst|pix_data_out[9], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~36 , vga_pic_inst|pix_data~36, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[10] , vga_pic_inst|pix_data[10], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~11 , vga_pic_inst|pix_data_out~11, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[10] , vga_pic_inst|pix_data_out[10], my_vga, 1
instance = comp, \vga_pic_inst|pix_data~37 , vga_pic_inst|pix_data~37, my_vga, 1
instance = comp, \vga_pic_inst|LessThan10~0 , vga_pic_inst|LessThan10~0, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~38 , vga_pic_inst|pix_data~38, my_vga, 1
instance = comp, \vga_pic_inst|pix_data~39 , vga_pic_inst|pix_data~39, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[13] , vga_pic_inst|pix_data[13], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~12 , vga_pic_inst|pix_data_out~12, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[11] , vga_pic_inst|pix_data_out[11], my_vga, 1
instance = comp, \vga_pic_inst|pix_data~43 , vga_pic_inst|pix_data~43, my_vga, 1
instance = comp, \vga_pic_inst|pix_data[15] , vga_pic_inst|pix_data[15], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~13 , vga_pic_inst|pix_data_out~13, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[12] , vga_pic_inst|pix_data_out[12], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~14 , vga_pic_inst|pix_data_out~14, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[13] , vga_pic_inst|pix_data_out[13], my_vga, 1
instance = comp, \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 , vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~15 , vga_pic_inst|pix_data_out~15, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[14] , vga_pic_inst|pix_data_out[14], my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out~16 , vga_pic_inst|pix_data_out~16, my_vga, 1
instance = comp, \vga_pic_inst|pix_data_out[15] , vga_pic_inst|pix_data_out[15], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 , u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15], my_vga, 1
instance = comp, \vga_ctrl_inst|rgb_valid~0 , vga_ctrl_inst|rgb_valid~0, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[0]~0 , vga_ctrl_inst|vga_rgb[0]~0, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[1]~1 , vga_ctrl_inst|vga_rgb[1]~1, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[2]~2 , vga_ctrl_inst|vga_rgb[2]~2, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[3]~3 , vga_ctrl_inst|vga_rgb[3]~3, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[4]~4 , vga_ctrl_inst|vga_rgb[4]~4, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[5]~5 , vga_ctrl_inst|vga_rgb[5]~5, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[6]~6 , vga_ctrl_inst|vga_rgb[6]~6, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[7]~7 , vga_ctrl_inst|vga_rgb[7]~7, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[8]~8 , vga_ctrl_inst|vga_rgb[8]~8, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[9]~9 , vga_ctrl_inst|vga_rgb[9]~9, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[10]~10 , vga_ctrl_inst|vga_rgb[10]~10, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[11]~11 , vga_ctrl_inst|vga_rgb[11]~11, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[12]~12 , vga_ctrl_inst|vga_rgb[12]~12, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[13]~13 , vga_ctrl_inst|vga_rgb[13]~13, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[14]~14 , vga_ctrl_inst|vga_rgb[14]~14, my_vga, 1
instance = comp, \vga_ctrl_inst|vga_rgb[15]~15 , vga_ctrl_inst|vga_rgb[15]~15, my_vga, 1
instance = comp, \vga_ctrl_inst|LessThan6~0 , vga_ctrl_inst|LessThan6~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|sd_clk~0 , u_sd_ctrl_top|sd_clk~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_cs~1 , u_sd_ctrl_top|u_sd_write|sd_cs~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_cs~0 , u_sd_ctrl_top|u_sd_write|sd_cs~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_cs~2 , u_sd_ctrl_top|u_sd_write|sd_cs~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_cs , u_sd_ctrl_top|u_sd_write|sd_cs, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector11~0 , u_sd_ctrl_top|u_sd_init|Selector11~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector11~1 , u_sd_ctrl_top|u_sd_init|Selector11~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|sd_cs , u_sd_ctrl_top|u_sd_init|sd_cs, my_vga, 1
instance = comp, \u_sd_ctrl_top|sd_cs~0 , u_sd_ctrl_top|sd_cs~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux11~0 , u_sd_ctrl_top|u_sd_write|Mux11~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~9 , u_sd_ctrl_top|u_sd_write|sd_mosi~9, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~10 , u_sd_ctrl_top|u_sd_write|sd_mosi~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~12 , u_sd_ctrl_top|u_sd_write|Mux0~12, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[0]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[0]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[0]~8 , u_sd_ctrl_top|u_sd_write|cmd_wr[0]~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[0] , u_sd_ctrl_top|u_sd_write|cmd_wr[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~13 , u_sd_ctrl_top|u_sd_write|Mux0~13, my_vga, 1
instance = comp, \data_ctrl_inst|neg_wr_busy , data_ctrl_inst|neg_wr_busy, my_vga, 1
instance = comp, \data_ctrl_inst|Add1~0 , data_ctrl_inst|Add1~0, my_vga, 1
instance = comp, \data_ctrl_inst|Selector34~0 , data_ctrl_inst|Selector34~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[0] , data_ctrl_inst|wr_sec_addr[0], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~2 , data_ctrl_inst|Add1~2, my_vga, 1
instance = comp, \data_ctrl_inst|Selector33~0 , data_ctrl_inst|Selector33~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[1] , data_ctrl_inst|wr_sec_addr[1], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~4 , data_ctrl_inst|Add1~4, my_vga, 1
instance = comp, \data_ctrl_inst|Selector32~0 , data_ctrl_inst|Selector32~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[2] , data_ctrl_inst|wr_sec_addr[2], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~6 , data_ctrl_inst|Add1~6, my_vga, 1
instance = comp, \data_ctrl_inst|Selector31~0 , data_ctrl_inst|Selector31~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[3] , data_ctrl_inst|wr_sec_addr[3], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~8 , data_ctrl_inst|Add1~8, my_vga, 1
instance = comp, \data_ctrl_inst|Selector30~0 , data_ctrl_inst|Selector30~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[4]~feeder , data_ctrl_inst|wr_sec_addr[4]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[7]~0 , data_ctrl_inst|wr_sec_addr[7]~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[4] , data_ctrl_inst|wr_sec_addr[4], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~10 , data_ctrl_inst|Add1~10, my_vga, 1
instance = comp, \data_ctrl_inst|Selector29~0 , data_ctrl_inst|Selector29~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[5] , data_ctrl_inst|wr_sec_addr[5], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~12 , data_ctrl_inst|Add1~12, my_vga, 1
instance = comp, \data_ctrl_inst|Selector28~0 , data_ctrl_inst|Selector28~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[6]~feeder , data_ctrl_inst|wr_sec_addr[6]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[6] , data_ctrl_inst|wr_sec_addr[6], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~14 , data_ctrl_inst|Add1~14, my_vga, 1
instance = comp, \data_ctrl_inst|Selector27~0 , data_ctrl_inst|Selector27~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[7]~feeder , data_ctrl_inst|wr_sec_addr[7]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[7] , data_ctrl_inst|wr_sec_addr[7], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~16 , data_ctrl_inst|Add1~16, my_vga, 1
instance = comp, \data_ctrl_inst|Selector26~0 , data_ctrl_inst|Selector26~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[8]~feeder , data_ctrl_inst|wr_sec_addr[8]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[8] , data_ctrl_inst|wr_sec_addr[8], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~18 , data_ctrl_inst|Add1~18, my_vga, 1
instance = comp, \data_ctrl_inst|Selector25~0 , data_ctrl_inst|Selector25~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[9]~feeder , data_ctrl_inst|wr_sec_addr[9]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[9] , data_ctrl_inst|wr_sec_addr[9], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~20 , data_ctrl_inst|Add1~20, my_vga, 1
instance = comp, \data_ctrl_inst|Selector24~0 , data_ctrl_inst|Selector24~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[10] , data_ctrl_inst|wr_sec_addr[10], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~22 , data_ctrl_inst|Add1~22, my_vga, 1
instance = comp, \data_ctrl_inst|Selector23~0 , data_ctrl_inst|Selector23~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[11] , data_ctrl_inst|wr_sec_addr[11], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~24 , data_ctrl_inst|Add1~24, my_vga, 1
instance = comp, \data_ctrl_inst|Selector22~0 , data_ctrl_inst|Selector22~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[12] , data_ctrl_inst|wr_sec_addr[12], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~26 , data_ctrl_inst|Add1~26, my_vga, 1
instance = comp, \data_ctrl_inst|Selector21~0 , data_ctrl_inst|Selector21~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[13] , data_ctrl_inst|wr_sec_addr[13], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~28 , data_ctrl_inst|Add1~28, my_vga, 1
instance = comp, \data_ctrl_inst|Selector20~0 , data_ctrl_inst|Selector20~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[14]~feeder , data_ctrl_inst|wr_sec_addr[14]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[14] , data_ctrl_inst|wr_sec_addr[14], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~30 , data_ctrl_inst|Add1~30, my_vga, 1
instance = comp, \data_ctrl_inst|Selector19~0 , data_ctrl_inst|Selector19~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[15] , data_ctrl_inst|wr_sec_addr[15], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~32 , data_ctrl_inst|Add1~32, my_vga, 1
instance = comp, \data_ctrl_inst|Selector18~0 , data_ctrl_inst|Selector18~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[16] , data_ctrl_inst|wr_sec_addr[16], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~34 , data_ctrl_inst|Add1~34, my_vga, 1
instance = comp, \data_ctrl_inst|Selector17~0 , data_ctrl_inst|Selector17~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[17]~feeder , data_ctrl_inst|wr_sec_addr[17]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[17] , data_ctrl_inst|wr_sec_addr[17], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~36 , data_ctrl_inst|Add1~36, my_vga, 1
instance = comp, \data_ctrl_inst|Selector16~0 , data_ctrl_inst|Selector16~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[18]~feeder , data_ctrl_inst|wr_sec_addr[18]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[18] , data_ctrl_inst|wr_sec_addr[18], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~38 , data_ctrl_inst|Add1~38, my_vga, 1
instance = comp, \data_ctrl_inst|Selector15~0 , data_ctrl_inst|Selector15~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[19]~feeder , data_ctrl_inst|wr_sec_addr[19]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[19] , data_ctrl_inst|wr_sec_addr[19], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~40 , data_ctrl_inst|Add1~40, my_vga, 1
instance = comp, \data_ctrl_inst|Selector14~0 , data_ctrl_inst|Selector14~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[20]~feeder , data_ctrl_inst|wr_sec_addr[20]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[20] , data_ctrl_inst|wr_sec_addr[20], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~42 , data_ctrl_inst|Add1~42, my_vga, 1
instance = comp, \data_ctrl_inst|Selector13~0 , data_ctrl_inst|Selector13~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[21]~feeder , data_ctrl_inst|wr_sec_addr[21]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[21] , data_ctrl_inst|wr_sec_addr[21], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~44 , data_ctrl_inst|Add1~44, my_vga, 1
instance = comp, \data_ctrl_inst|Selector12~0 , data_ctrl_inst|Selector12~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[22]~feeder , data_ctrl_inst|wr_sec_addr[22]~feeder, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[22] , data_ctrl_inst|wr_sec_addr[22], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~46 , data_ctrl_inst|Add1~46, my_vga, 1
instance = comp, \data_ctrl_inst|Selector11~0 , data_ctrl_inst|Selector11~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[23] , data_ctrl_inst|wr_sec_addr[23], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~48 , data_ctrl_inst|Add1~48, my_vga, 1
instance = comp, \data_ctrl_inst|Selector10~0 , data_ctrl_inst|Selector10~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[24] , data_ctrl_inst|wr_sec_addr[24], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~50 , data_ctrl_inst|Add1~50, my_vga, 1
instance = comp, \data_ctrl_inst|Selector9~0 , data_ctrl_inst|Selector9~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[25] , data_ctrl_inst|wr_sec_addr[25], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~52 , data_ctrl_inst|Add1~52, my_vga, 1
instance = comp, \data_ctrl_inst|Selector8~0 , data_ctrl_inst|Selector8~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[26] , data_ctrl_inst|wr_sec_addr[26], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~54 , data_ctrl_inst|Add1~54, my_vga, 1
instance = comp, \data_ctrl_inst|Selector7~0 , data_ctrl_inst|Selector7~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[27] , data_ctrl_inst|wr_sec_addr[27], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~56 , data_ctrl_inst|Add1~56, my_vga, 1
instance = comp, \data_ctrl_inst|Selector6~0 , data_ctrl_inst|Selector6~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[28] , data_ctrl_inst|wr_sec_addr[28], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~58 , data_ctrl_inst|Add1~58, my_vga, 1
instance = comp, \data_ctrl_inst|Selector5~0 , data_ctrl_inst|Selector5~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[29] , data_ctrl_inst|wr_sec_addr[29], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~60 , data_ctrl_inst|Add1~60, my_vga, 1
instance = comp, \data_ctrl_inst|Selector4~0 , data_ctrl_inst|Selector4~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[30] , data_ctrl_inst|wr_sec_addr[30], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[38] , u_sd_ctrl_top|u_sd_write|cmd_wr[38], my_vga, 1
instance = comp, \data_ctrl_inst|Add1~62 , data_ctrl_inst|Add1~62, my_vga, 1
instance = comp, \data_ctrl_inst|Selector3~0 , data_ctrl_inst|Selector3~0, my_vga, 1
instance = comp, \data_ctrl_inst|wr_sec_addr[31] , data_ctrl_inst|wr_sec_addr[31], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[39] , u_sd_ctrl_top|u_sd_write|cmd_wr[39], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~10 , u_sd_ctrl_top|u_sd_write|Mux0~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[36] , u_sd_ctrl_top|u_sd_write|cmd_wr[36], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[37]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[37]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[37] , u_sd_ctrl_top|u_sd_write|cmd_wr[37], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~11 , u_sd_ctrl_top|u_sd_write|Mux0~11, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[33]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[33]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[33] , u_sd_ctrl_top|u_sd_write|cmd_wr[33], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[35] , u_sd_ctrl_top|u_sd_write|cmd_wr[35], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~14 , u_sd_ctrl_top|u_sd_write|Mux0~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[32] , u_sd_ctrl_top|u_sd_write|cmd_wr[32], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[34] , u_sd_ctrl_top|u_sd_write|cmd_wr[34], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~15 , u_sd_ctrl_top|u_sd_write|Mux0~15, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~16 , u_sd_ctrl_top|u_sd_write|Mux0~16, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~4 , u_sd_ctrl_top|u_sd_write|sd_mosi~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[10] , u_sd_ctrl_top|u_sd_write|cmd_wr[10], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[8] , u_sd_ctrl_top|u_sd_write|cmd_wr[8], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[9] , u_sd_ctrl_top|u_sd_write|cmd_wr[9], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[11] , u_sd_ctrl_top|u_sd_write|cmd_wr[11], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~17 , u_sd_ctrl_top|u_sd_write|Mux0~17, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~18 , u_sd_ctrl_top|u_sd_write|Mux0~18, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[15]~13 , u_sd_ctrl_top|u_sd_write|cmd_wr[15]~13, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[15] , u_sd_ctrl_top|u_sd_write|cmd_wr[15], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[14]~12 , u_sd_ctrl_top|u_sd_write|cmd_wr[14]~12, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[14] , u_sd_ctrl_top|u_sd_write|cmd_wr[14], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~19 , u_sd_ctrl_top|u_sd_write|Mux0~19, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[12]~14 , u_sd_ctrl_top|u_sd_write|cmd_wr[12]~14, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[12] , u_sd_ctrl_top|u_sd_write|cmd_wr[12], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[13] , u_sd_ctrl_top|u_sd_write|cmd_wr[13], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~20 , u_sd_ctrl_top|u_sd_write|Mux0~20, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~5 , u_sd_ctrl_top|u_sd_write|sd_mosi~5, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~6 , u_sd_ctrl_top|u_sd_write|sd_mosi~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[17]~9 , u_sd_ctrl_top|u_sd_write|cmd_wr[17]~9, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[17] , u_sd_ctrl_top|u_sd_write|cmd_wr[17], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[25]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[25]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[25] , u_sd_ctrl_top|u_sd_write|cmd_wr[25], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[29] , u_sd_ctrl_top|u_sd_write|cmd_wr[29], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~0 , u_sd_ctrl_top|u_sd_write|Mux0~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[21] , u_sd_ctrl_top|u_sd_write|cmd_wr[21], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~1 , u_sd_ctrl_top|u_sd_write|Mux0~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[28] , u_sd_ctrl_top|u_sd_write|cmd_wr[28], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[24]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[24]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[24] , u_sd_ctrl_top|u_sd_write|cmd_wr[24], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~7 , u_sd_ctrl_top|u_sd_write|Mux0~7, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[20] , u_sd_ctrl_top|u_sd_write|cmd_wr[20], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[16]~11 , u_sd_ctrl_top|u_sd_write|cmd_wr[16]~11, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[16] , u_sd_ctrl_top|u_sd_write|cmd_wr[16], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~8 , u_sd_ctrl_top|u_sd_write|Mux0~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[27]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[27]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[27] , u_sd_ctrl_top|u_sd_write|cmd_wr[27], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[19] , u_sd_ctrl_top|u_sd_write|cmd_wr[19], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[23]~feeder , u_sd_ctrl_top|u_sd_write|cmd_wr[23]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[23] , u_sd_ctrl_top|u_sd_write|cmd_wr[23], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[31] , u_sd_ctrl_top|u_sd_write|cmd_wr[31], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~4 , u_sd_ctrl_top|u_sd_write|Mux0~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~5 , u_sd_ctrl_top|u_sd_write|Mux0~5, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[22] , u_sd_ctrl_top|u_sd_write|cmd_wr[22], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[30] , u_sd_ctrl_top|u_sd_write|cmd_wr[30], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~2 , u_sd_ctrl_top|u_sd_write|Mux0~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[26] , u_sd_ctrl_top|u_sd_write|cmd_wr[26], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[18]~10 , u_sd_ctrl_top|u_sd_write|cmd_wr[18]~10, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|cmd_wr[18] , u_sd_ctrl_top|u_sd_write|cmd_wr[18], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~3 , u_sd_ctrl_top|u_sd_write|Mux0~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~6 , u_sd_ctrl_top|u_sd_write|Mux0~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux0~9 , u_sd_ctrl_top|u_sd_write|Mux0~9, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~1 , u_sd_ctrl_top|u_sd_write|sd_mosi~1, my_vga, 1
instance = comp, \sdram_data[1]~input , sdram_data[1]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, my_vga, 1
instance = comp, \sdram_data[2]~input , sdram_data[2]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2], my_vga, 1
instance = comp, \sdram_data[5]~input , sdram_data[5]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5], my_vga, 1
instance = comp, \sdram_data[6]~input , sdram_data[6]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6], my_vga, 1
instance = comp, \sdram_data[9]~input , sdram_data[9]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9], my_vga, 1
instance = comp, \sdram_data[10]~input , sdram_data[10]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10], my_vga, 1
instance = comp, \sdram_data[13]~input , sdram_data[13]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13], my_vga, 1
instance = comp, \sdram_data[14]~input , sdram_data[14]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14], my_vga, 1
instance = comp, \sdram_data[15]~input , sdram_data[15]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a1 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[9]~feeder , u_sd_ctrl_top|u_sd_write|wr_data_t[9]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Equal1~0 , u_sd_ctrl_top|u_sd_write|Equal1~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[0]~1 , u_sd_ctrl_top|u_sd_write|wr_data_t[0]~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[9] , u_sd_ctrl_top|u_sd_write|wr_data_t[9], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[13] , u_sd_ctrl_top|u_sd_write|wr_data_t[13], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[5]~feeder , u_sd_ctrl_top|u_sd_write|wr_data_t[5]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[5] , u_sd_ctrl_top|u_sd_write|wr_data_t[5], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~0 , u_sd_ctrl_top|u_sd_write|Mux2~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[1] , u_sd_ctrl_top|u_sd_write|wr_data_t[1], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~1 , u_sd_ctrl_top|u_sd_write|Mux2~1, my_vga, 1
instance = comp, \sdram_data[0]~input , sdram_data[0]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0], my_vga, 1
instance = comp, \sdram_data[3]~input , sdram_data[3]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3], my_vga, 1
instance = comp, \sdram_data[4]~input , sdram_data[4]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4], my_vga, 1
instance = comp, \sdram_data[7]~input , sdram_data[7]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7]~feeder , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7], my_vga, 1
instance = comp, \sdram_data[8]~input , sdram_data[8]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8], my_vga, 1
instance = comp, \sdram_data[11]~input , sdram_data[11]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11], my_vga, 1
instance = comp, \sdram_data[12]~input , sdram_data[12]~input, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12] , u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 , u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[12] , u_sd_ctrl_top|u_sd_write|wr_data_t[12], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[4] , u_sd_ctrl_top|u_sd_write|wr_data_t[4], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~7 , u_sd_ctrl_top|u_sd_write|Mux2~7, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[8]~feeder , u_sd_ctrl_top|u_sd_write|wr_data_t[8]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[8] , u_sd_ctrl_top|u_sd_write|wr_data_t[8], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[0] , u_sd_ctrl_top|u_sd_write|wr_data_t[0], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~8 , u_sd_ctrl_top|u_sd_write|Mux2~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[15] , u_sd_ctrl_top|u_sd_write|wr_data_t[15], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[11]~feeder , u_sd_ctrl_top|u_sd_write|wr_data_t[11]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[11] , u_sd_ctrl_top|u_sd_write|wr_data_t[11], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~4 , u_sd_ctrl_top|u_sd_write|Mux2~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[3] , u_sd_ctrl_top|u_sd_write|wr_data_t[3], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[7]~feeder , u_sd_ctrl_top|u_sd_write|wr_data_t[7]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[7] , u_sd_ctrl_top|u_sd_write|wr_data_t[7], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~5 , u_sd_ctrl_top|u_sd_write|Mux2~5, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[14] , u_sd_ctrl_top|u_sd_write|wr_data_t[14], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[10] , u_sd_ctrl_top|u_sd_write|wr_data_t[10], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~2 , u_sd_ctrl_top|u_sd_write|Mux2~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[2] , u_sd_ctrl_top|u_sd_write|wr_data_t[2], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[6]~feeder , u_sd_ctrl_top|u_sd_write|wr_data_t[6]~feeder, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|wr_data_t[6] , u_sd_ctrl_top|u_sd_write|wr_data_t[6], my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~3 , u_sd_ctrl_top|u_sd_write|Mux2~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~6 , u_sd_ctrl_top|u_sd_write|Mux2~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|Mux2~9 , u_sd_ctrl_top|u_sd_write|Mux2~9, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~0 , u_sd_ctrl_top|u_sd_write|sd_mosi~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~2 , u_sd_ctrl_top|u_sd_write|sd_mosi~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~3 , u_sd_ctrl_top|u_sd_write|sd_mosi~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~7 , u_sd_ctrl_top|u_sd_write|sd_mosi~7, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~8 , u_sd_ctrl_top|u_sd_write|sd_mosi~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi~11 , u_sd_ctrl_top|u_sd_write|sd_mosi~11, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_write|sd_mosi , u_sd_ctrl_top|u_sd_write|sd_mosi, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~7 , u_sd_ctrl_top|u_sd_init|Selector12~7, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~8 , u_sd_ctrl_top|u_sd_init|Selector12~8, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|WideOr10~1 , u_sd_ctrl_top|u_sd_init|WideOr10~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|WideOr10~0 , u_sd_ctrl_top|u_sd_init|WideOr10~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~4 , u_sd_ctrl_top|u_sd_init|Selector12~4, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~5 , u_sd_ctrl_top|u_sd_init|Selector12~5, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|WideOr12~0 , u_sd_ctrl_top|u_sd_init|WideOr12~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~0 , u_sd_ctrl_top|u_sd_init|Selector12~0, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~1 , u_sd_ctrl_top|u_sd_init|Selector12~1, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~2 , u_sd_ctrl_top|u_sd_init|Selector12~2, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~3 , u_sd_ctrl_top|u_sd_init|Selector12~3, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~6 , u_sd_ctrl_top|u_sd_init|Selector12~6, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|Selector12~9 , u_sd_ctrl_top|u_sd_init|Selector12~9, my_vga, 1
instance = comp, \u_sd_ctrl_top|u_sd_init|sd_mosi , u_sd_ctrl_top|u_sd_init|sd_mosi, my_vga, 1
instance = comp, \u_sd_ctrl_top|sd_mosi~0 , u_sd_ctrl_top|sd_mosi~0, my_vga, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_e_sdram_clk , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_e_sdram_clk, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1]~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0 , u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1 , u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2 , u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag , u_sdram_top|u_sdram_fifo_ctrl|read_done_flag, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan3~3 , u_sdram_top|u_sdram_fifo_ctrl|LessThan3~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan3~0 , u_sdram_top|u_sdram_fifo_ctrl|LessThan3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan3~1 , u_sdram_top|u_sdram_fifo_ctrl|LessThan3~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan3~2 , u_sdram_top|u_sdram_fifo_ctrl|LessThan3~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan3~4 , u_sdram_top|u_sdram_fifo_ctrl|LessThan3~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39 , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22] , u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0 , u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1 , u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2 , u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1 , u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2 , u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag , u_sdram_top|u_sdram_fifo_ctrl|write_done_flag, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3 , u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4 , u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39 , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22] , u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0 , u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12]~3 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12]~3, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12 , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~2 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~2, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11], my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1 , u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1, my_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12] , u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12], my_vga, 1
