$date
	Sat Aug 09 02:11:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_verify_add $end
$var wire 13 ! sum [12:0] $end
$var parameter 32 " width $end
$var reg 12 # a [11:0] $end
$var reg 12 $ b [11:0] $end
$var reg 1 % sus $end
$var integer 32 & errors [31:0] $end
$scope module uut $end
$var wire 12 ' a [11:0] $end
$var wire 12 ( b [11:0] $end
$var wire 1 % sus $end
$var wire 13 ) sum [12:0] $end
$var wire 13 * b_signed [12:0] $end
$var wire 13 + a_signed [12:0] $end
$var parameter 32 , width $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100 ,
b1100 "
$end
#0
$dumpvars
b1010 +
b10100 *
b11110 )
b10100 (
b1010 '
b0 &
0%
b10100 $
b1010 #
b11110 !
$end
#10000
b1 *
b1000000000000 !
b1000000000000 )
b111111111111 +
b1 $
b1 (
b111111111111 #
b111111111111 '
#20000
b1111111111110 !
b1111111111110 )
b111111111111 *
b111111111111 $
b111111111111 (
#30000
b0 *
b0 !
b0 )
b0 +
b0 $
b0 (
b0 #
b0 '
#40000
b1010 +
b11110 !
b11110 )
b10100 *
b10100 $
b10100 (
b1010 #
b1010 '
1%
#50000
b1010 !
b1010 )
b1111111110110 +
b111111110110 #
b111111110110 '
#60000
b1111111101100 *
b1111111110110 !
b1111111110110 )
b1010 +
b111111101100 $
b111111101100 (
b1010 #
b1010 '
#70000
b1111111100010 !
b1111111100010 )
b1111111110110 +
b111111110110 #
b111111110110 '
#80000
b1 *
b100000000000 !
b100000000000 )
b11111111111 +
b1 $
b1 (
b11111111111 #
b11111111111 '
#90000
b1111111111111 *
b1011111111111 !
b1011111111111 )
b1100000000000 +
b111111111111 $
b111111111111 (
b100000000000 #
b100000000000 '
#100000
b11111111111 *
b111111111110 !
b111111111110 )
b11111111111 +
b11111111111 $
b11111111111 (
b11111111111 #
b11111111111 '
#110000
b1100000000000 *
b1000000000000 !
b1000000000000 )
b1100000000000 +
b100000000000 $
b100000000000 (
b100000000000 #
b100000000000 '
#140000
