// Seed: 1385928688
module module_0 (
    input tri   id_0,
    input wand  id_1,
    input uwire id_2
);
  logic id_4;
  parameter id_5 = 1 && 1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd75
) (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    output uwire id_3,
    output uwire id_4
    , id_24,
    output tri0 id_5,
    input wand _id_6,
    input wand id_7,
    input wand id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input tri id_15,
    output wand id_16,
    output wire id_17,
    input tri id_18,
    input supply1 id_19,
    output tri id_20,
    output tri id_21,
    input uwire id_22
);
  wire [id_6 : 1 'b0] id_25;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13
  );
endmodule
