

================================================================
== Vitis HLS Report for 'array_mult'
================================================================
* Date:           Fri Jan 30 10:34:19 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_a_store_data = alloca i64 1" [../matrix_mult.cpp:23]   --->   Operation 32 'alloca' 'in_a_store_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_a_store_keep = alloca i64 1" [../matrix_mult.cpp:23]   --->   Operation 33 'alloca' 'in_a_store_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_a_store_strb = alloca i64 1" [../matrix_mult.cpp:23]   --->   Operation 34 'alloca' 'in_a_store_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_a_store_last = alloca i64 1" [../matrix_mult.cpp:23]   --->   Operation 35 'alloca' 'in_a_store_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 37 [2/2] (2.84ns)   --->   "%call_ln0 = call void @array_mult_Pipeline_VITIS_LOOP_26_1, i32 %in_a_store_data, i4 %in_a_store_keep, i4 %in_a_store_strb, i1 %in_a_store_last, i32 %in_a_V_data_V, i4 %in_a_V_keep_V, i4 %in_a_V_strb_V, i1 %in_a_V_last_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 38 [1/2] (4.95ns)   --->   "%call_ln0 = call void @array_mult_Pipeline_VITIS_LOOP_26_1, i32 %in_a_store_data, i4 %in_a_store_keep, i4 %in_a_store_strb, i1 %in_a_store_last, i32 %in_a_V_data_V, i4 %in_a_V_keep_V, i4 %in_a_V_strb_V, i1 %in_a_V_last_V"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 39 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i32 %in_b, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'in_b_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (2.32ns)   --->   "%in_b_load = load i5 %in_b_addr"   --->   Operation 41 'load' 'in_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 42 [1/2] (2.32ns)   --->   "%in_b_load = load i5 %in_b_addr"   --->   Operation 42 'load' 'in_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%in_b_addr_1 = getelementptr i32 %in_b, i64 0, i64 5"   --->   Operation 43 'getelementptr' 'in_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%in_b_load_1 = load i5 %in_b_addr_1"   --->   Operation 44 'load' 'in_b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 46 [1/2] (2.32ns)   --->   "%in_b_load_1 = load i5 %in_b_addr_1"   --->   Operation 46 'load' 'in_b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%in_b_addr_2 = getelementptr i32 %in_b, i64 0, i64 10"   --->   Operation 47 'getelementptr' 'in_b_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.32ns)   --->   "%in_b_load_2 = load i5 %in_b_addr_2"   --->   Operation 48 'load' 'in_b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 49 [1/2] (2.32ns)   --->   "%in_b_load_2 = load i5 %in_b_addr_2"   --->   Operation 49 'load' 'in_b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%in_b_addr_3 = getelementptr i32 %in_b, i64 0, i64 15"   --->   Operation 50 'getelementptr' 'in_b_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (2.32ns)   --->   "%in_b_load_3 = load i5 %in_b_addr_3"   --->   Operation 51 'load' 'in_b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 52 [1/2] (2.32ns)   --->   "%in_b_load_3 = load i5 %in_b_addr_3"   --->   Operation 52 'load' 'in_b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%in_b_addr_4 = getelementptr i32 %in_b, i64 0, i64 20"   --->   Operation 53 'getelementptr' 'in_b_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (2.32ns)   --->   "%in_b_load_4 = load i5 %in_b_addr_4"   --->   Operation 54 'load' 'in_b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 55 [1/2] (2.32ns)   --->   "%in_b_load_4 = load i5 %in_b_addr_4"   --->   Operation 55 'load' 'in_b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%in_b_addr_5 = getelementptr i32 %in_b, i64 0, i64 1"   --->   Operation 56 'getelementptr' 'in_b_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [2/2] (2.32ns)   --->   "%in_b_load_5 = load i5 %in_b_addr_5"   --->   Operation 57 'load' 'in_b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 58 [1/2] (2.32ns)   --->   "%in_b_load_5 = load i5 %in_b_addr_5"   --->   Operation 58 'load' 'in_b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%in_b_addr_6 = getelementptr i32 %in_b, i64 0, i64 6"   --->   Operation 59 'getelementptr' 'in_b_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [2/2] (2.32ns)   --->   "%in_b_load_6 = load i5 %in_b_addr_6"   --->   Operation 60 'load' 'in_b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 61 [1/2] (2.32ns)   --->   "%in_b_load_6 = load i5 %in_b_addr_6"   --->   Operation 61 'load' 'in_b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%in_b_addr_7 = getelementptr i32 %in_b, i64 0, i64 11"   --->   Operation 62 'getelementptr' 'in_b_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (2.32ns)   --->   "%in_b_load_7 = load i5 %in_b_addr_7"   --->   Operation 63 'load' 'in_b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 64 [1/2] (2.32ns)   --->   "%in_b_load_7 = load i5 %in_b_addr_7"   --->   Operation 64 'load' 'in_b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%in_b_addr_8 = getelementptr i32 %in_b, i64 0, i64 16"   --->   Operation 65 'getelementptr' 'in_b_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (2.32ns)   --->   "%in_b_load_8 = load i5 %in_b_addr_8"   --->   Operation 66 'load' 'in_b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 67 [1/2] (2.32ns)   --->   "%in_b_load_8 = load i5 %in_b_addr_8"   --->   Operation 67 'load' 'in_b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%in_b_addr_9 = getelementptr i32 %in_b, i64 0, i64 21"   --->   Operation 68 'getelementptr' 'in_b_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (2.32ns)   --->   "%in_b_load_9 = load i5 %in_b_addr_9"   --->   Operation 69 'load' 'in_b_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 70 [1/2] (2.32ns)   --->   "%in_b_load_9 = load i5 %in_b_addr_9"   --->   Operation 70 'load' 'in_b_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%in_b_addr_10 = getelementptr i32 %in_b, i64 0, i64 2"   --->   Operation 71 'getelementptr' 'in_b_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [2/2] (2.32ns)   --->   "%in_b_load_10 = load i5 %in_b_addr_10"   --->   Operation 72 'load' 'in_b_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 73 [1/2] (2.32ns)   --->   "%in_b_load_10 = load i5 %in_b_addr_10"   --->   Operation 73 'load' 'in_b_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%in_b_addr_11 = getelementptr i32 %in_b, i64 0, i64 7"   --->   Operation 74 'getelementptr' 'in_b_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [2/2] (2.32ns)   --->   "%in_b_load_11 = load i5 %in_b_addr_11"   --->   Operation 75 'load' 'in_b_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 76 [1/2] (2.32ns)   --->   "%in_b_load_11 = load i5 %in_b_addr_11"   --->   Operation 76 'load' 'in_b_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%in_b_addr_12 = getelementptr i32 %in_b, i64 0, i64 12"   --->   Operation 77 'getelementptr' 'in_b_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [2/2] (2.32ns)   --->   "%in_b_load_12 = load i5 %in_b_addr_12"   --->   Operation 78 'load' 'in_b_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 79 [1/2] (2.32ns)   --->   "%in_b_load_12 = load i5 %in_b_addr_12"   --->   Operation 79 'load' 'in_b_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%in_b_addr_13 = getelementptr i32 %in_b, i64 0, i64 17"   --->   Operation 80 'getelementptr' 'in_b_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [2/2] (2.32ns)   --->   "%in_b_load_13 = load i5 %in_b_addr_13"   --->   Operation 81 'load' 'in_b_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 82 [1/2] (2.32ns)   --->   "%in_b_load_13 = load i5 %in_b_addr_13"   --->   Operation 82 'load' 'in_b_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%in_b_addr_14 = getelementptr i32 %in_b, i64 0, i64 22"   --->   Operation 83 'getelementptr' 'in_b_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [2/2] (2.32ns)   --->   "%in_b_load_14 = load i5 %in_b_addr_14"   --->   Operation 84 'load' 'in_b_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 85 [1/2] (2.32ns)   --->   "%in_b_load_14 = load i5 %in_b_addr_14"   --->   Operation 85 'load' 'in_b_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%in_b_addr_15 = getelementptr i32 %in_b, i64 0, i64 3"   --->   Operation 86 'getelementptr' 'in_b_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [2/2] (2.32ns)   --->   "%in_b_load_15 = load i5 %in_b_addr_15"   --->   Operation 87 'load' 'in_b_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 88 [1/2] (2.32ns)   --->   "%in_b_load_15 = load i5 %in_b_addr_15"   --->   Operation 88 'load' 'in_b_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%in_b_addr_16 = getelementptr i32 %in_b, i64 0, i64 8"   --->   Operation 89 'getelementptr' 'in_b_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 90 [2/2] (2.32ns)   --->   "%in_b_load_16 = load i5 %in_b_addr_16"   --->   Operation 90 'load' 'in_b_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 91 [1/2] (2.32ns)   --->   "%in_b_load_16 = load i5 %in_b_addr_16"   --->   Operation 91 'load' 'in_b_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%in_b_addr_17 = getelementptr i32 %in_b, i64 0, i64 13"   --->   Operation 92 'getelementptr' 'in_b_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 93 [2/2] (2.32ns)   --->   "%in_b_load_17 = load i5 %in_b_addr_17"   --->   Operation 93 'load' 'in_b_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 94 [1/2] (2.32ns)   --->   "%in_b_load_17 = load i5 %in_b_addr_17"   --->   Operation 94 'load' 'in_b_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%in_b_addr_18 = getelementptr i32 %in_b, i64 0, i64 18"   --->   Operation 95 'getelementptr' 'in_b_addr_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [2/2] (2.32ns)   --->   "%in_b_load_18 = load i5 %in_b_addr_18"   --->   Operation 96 'load' 'in_b_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 97 [1/2] (2.32ns)   --->   "%in_b_load_18 = load i5 %in_b_addr_18"   --->   Operation 97 'load' 'in_b_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%in_b_addr_19 = getelementptr i32 %in_b, i64 0, i64 23"   --->   Operation 98 'getelementptr' 'in_b_addr_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [2/2] (2.32ns)   --->   "%in_b_load_19 = load i5 %in_b_addr_19"   --->   Operation 99 'load' 'in_b_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 100 [1/2] (2.32ns)   --->   "%in_b_load_19 = load i5 %in_b_addr_19"   --->   Operation 100 'load' 'in_b_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%in_b_addr_20 = getelementptr i32 %in_b, i64 0, i64 4"   --->   Operation 101 'getelementptr' 'in_b_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [2/2] (2.32ns)   --->   "%in_b_load_20 = load i5 %in_b_addr_20"   --->   Operation 102 'load' 'in_b_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 103 [1/2] (2.32ns)   --->   "%in_b_load_20 = load i5 %in_b_addr_20"   --->   Operation 103 'load' 'in_b_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%in_b_addr_21 = getelementptr i32 %in_b, i64 0, i64 9"   --->   Operation 104 'getelementptr' 'in_b_addr_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [2/2] (2.32ns)   --->   "%in_b_load_21 = load i5 %in_b_addr_21"   --->   Operation 105 'load' 'in_b_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 106 [1/2] (2.32ns)   --->   "%in_b_load_21 = load i5 %in_b_addr_21"   --->   Operation 106 'load' 'in_b_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%in_b_addr_22 = getelementptr i32 %in_b, i64 0, i64 14"   --->   Operation 107 'getelementptr' 'in_b_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [2/2] (2.32ns)   --->   "%in_b_load_22 = load i5 %in_b_addr_22"   --->   Operation 108 'load' 'in_b_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 109 [1/2] (2.32ns)   --->   "%in_b_load_22 = load i5 %in_b_addr_22"   --->   Operation 109 'load' 'in_b_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%in_b_addr_23 = getelementptr i32 %in_b, i64 0, i64 19"   --->   Operation 110 'getelementptr' 'in_b_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 111 [2/2] (2.32ns)   --->   "%in_b_load_23 = load i5 %in_b_addr_23"   --->   Operation 111 'load' 'in_b_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 112 [1/2] (2.32ns)   --->   "%in_b_load_23 = load i5 %in_b_addr_23"   --->   Operation 112 'load' 'in_b_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%in_b_addr_24 = getelementptr i32 %in_b, i64 0, i64 24"   --->   Operation 113 'getelementptr' 'in_b_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 114 [2/2] (2.32ns)   --->   "%in_b_load_24 = load i5 %in_b_addr_24"   --->   Operation 114 'load' 'in_b_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 115 [1/2] (2.32ns)   --->   "%in_b_load_24 = load i5 %in_b_addr_24"   --->   Operation 115 'load' 'in_b_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_29 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln0 = call void @array_mult_Pipeline_ROWS_LOOP, i1 %in_a_store_last, i4 %in_a_store_keep, i4 %in_a_store_strb, i32 %in_a_store_data, i32 %in_b_load_3, i32 %in_b_load_4, i32 %in_b_load, i32 %in_b_load_2, i32 %in_b_load_1, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %in_b_load_8, i32 %in_b_load_9, i32 %in_b_load_5, i32 %in_b_load_7, i32 %in_b_load_6, i32 %in_b_load_13, i32 %in_b_load_14, i32 %in_b_load_10, i32 %in_b_load_12, i32 %in_b_load_11, i32 %in_b_load_18, i32 %in_b_load_19, i32 %in_b_load_15, i32 %in_b_load_17, i32 %in_b_load_16, i32 %in_b_load_23, i32 %in_b_load_24, i32 %in_b_load_20, i32 %in_b_load_22, i32 %in_b_load_21"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 5.66>
ST_30 : Operation 117 [1/2] (5.66ns)   --->   "%call_ln0 = call void @array_mult_Pipeline_ROWS_LOOP, i1 %in_a_store_last, i4 %in_a_store_keep, i4 %in_a_store_strb, i32 %in_a_store_data, i32 %in_b_load_3, i32 %in_b_load_4, i32 %in_b_load, i32 %in_b_load_2, i32 %in_b_load_1, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, i32 %in_b_load_8, i32 %in_b_load_9, i32 %in_b_load_5, i32 %in_b_load_7, i32 %in_b_load_6, i32 %in_b_load_13, i32 %in_b_load_14, i32 %in_b_load_10, i32 %in_b_load_12, i32 %in_b_load_11, i32 %in_b_load_18, i32 %in_b_load_19, i32 %in_b_load_15, i32 %in_b_load_17, i32 %in_b_load_16, i32 %in_b_load_23, i32 %in_b_load_24, i32 %in_b_load_20, i32 %in_b_load_22, i32 %in_b_load_21"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 118 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../matrix_mult.cpp:13]   --->   Operation 118 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_a_V_data_V, i4 %in_a_V_keep_V, i4 %in_a_V_strb_V, i1 %in_a_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_a_V_data_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_a_V_keep_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_a_V_strb_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_a_V_last_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_b, i64 666, i64 207, i64 1"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_b"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 %result_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_V_data_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %result_V_keep_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %result_V_strb_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %result_V_last_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 134 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %result_V_data_V, i4 %result_V_keep_V, i4 %result_V_strb_V, i1 0, i1 %result_V_last_V, i1 0, i1 0, void @empty_7" [../matrix_mult.cpp:26]   --->   Operation 134 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 135 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_a_V_data_V, i4 %in_a_V_keep_V, i4 %in_a_V_strb_V, i1 0, i1 %in_a_V_last_V, i1 0, i1 0, void @empty_8" [../matrix_mult.cpp:26]   --->   Operation 135 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../matrix_mult.cpp:48]   --->   Operation 136 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.840ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'array_mult_Pipeline_VITIS_LOOP_26_1' [33]  (2.840 ns)

 <State 3>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'array_mult_Pipeline_VITIS_LOOP_26_1' [33]  (4.956 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_b_addr') [35]  (0.000 ns)
	'load' operation 32 bit ('in_b_load') on array 'in_b' [36]  (2.322 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load') on array 'in_b' [36]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_1') on array 'in_b' [38]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_2') on array 'in_b' [40]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_3') on array 'in_b' [42]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_4') on array 'in_b' [44]  (2.322 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_5') on array 'in_b' [46]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_6') on array 'in_b' [48]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_7') on array 'in_b' [50]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_8') on array 'in_b' [52]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_9') on array 'in_b' [54]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_10') on array 'in_b' [56]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_11') on array 'in_b' [58]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_12') on array 'in_b' [60]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_13') on array 'in_b' [62]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_14') on array 'in_b' [64]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_15') on array 'in_b' [66]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_16') on array 'in_b' [68]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_17') on array 'in_b' [70]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_18') on array 'in_b' [72]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_19') on array 'in_b' [74]  (2.322 ns)

 <State 25>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_20') on array 'in_b' [76]  (2.322 ns)

 <State 26>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_21') on array 'in_b' [78]  (2.322 ns)

 <State 27>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_22') on array 'in_b' [80]  (2.322 ns)

 <State 28>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_23') on array 'in_b' [82]  (2.322 ns)

 <State 29>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('in_b_load_24') on array 'in_b' [84]  (2.322 ns)

 <State 30>: 5.661ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'array_mult_Pipeline_ROWS_LOOP' [86]  (5.661 ns)

 <State 31>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
