Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 15 15:33:04 2016
| Host         : RAFAELFERRE2C9F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file e11_timing_summary_routed.rpt -rpx e11_timing_summary_routed.rpx
| Design       : e11
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.114      -46.172                      8                   74        0.254        0.000                      0                   74        4.500        0.000                       0                    43  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.114      -46.172                      8                   74        0.254        0.000                      0                   74        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -6.114ns,  Total Violation      -46.172ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.114ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.068ns  (logic 8.876ns (55.239%)  route 7.192ns (44.761%))
  Logic Levels:           30  (CARRY4=18 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.553    17.744    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.547 f  FSM_B_reg[2]_i_3/O[1]
                         net (fo=5, routed)           0.653    19.200    FSM_B_reg[2]_i_3_n_6
    SLICE_X85Y76         LUT4 (Prop_lut4_I0_O)        0.303    19.503 f  FSM_B[7]_i_28/O
                         net (fo=1, routed)           0.264    19.767    FSM_B[7]_i_28_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124    19.891 r  FSM_B[7]_i_13/O
                         net (fo=4, routed)           0.727    20.618    FSM_B[7]_i_13_n_0
    SLICE_X87Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.742 r  FSM_B[7]_i_6/O
                         net (fo=1, routed)           0.282    21.024    FSM_B[7]_i_6_n_0
    SLICE_X89Y79         LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  FSM_B[7]_i_2/O
                         net (fo=1, routed)           0.000    21.148    FSM_B_next[7]
    SLICE_X89Y79         FDRE                                         r  FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601    14.787    clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  FSM_B_reg[7]/C
                         clock pessimism              0.252    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.031    15.034    FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -21.148    
  -------------------------------------------------------------------
                         slack                                 -6.114    

Slack (VIOLATED) :        -6.019ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.969ns  (logic 8.876ns (55.583%)  route 7.093ns (44.417%))
  Logic Levels:           30  (CARRY4=18 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.553    17.744    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.547 f  FSM_B_reg[2]_i_3/O[1]
                         net (fo=5, routed)           0.653    19.200    FSM_B_reg[2]_i_3_n_6
    SLICE_X85Y76         LUT4 (Prop_lut4_I0_O)        0.303    19.503 f  FSM_B[7]_i_28/O
                         net (fo=1, routed)           0.264    19.767    FSM_B[7]_i_28_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124    19.891 r  FSM_B[7]_i_13/O
                         net (fo=4, routed)           0.582    20.473    FSM_B[7]_i_13_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I3_O)        0.124    20.597 r  FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.328    20.925    FSM_B_next0[5]
    SLICE_X89Y74         LUT5 (Prop_lut5_I2_O)        0.124    21.049 r  FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    21.049    FSM_B_next[5]
    SLICE_X89Y74         FDRE                                         r  FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.595    14.781    clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  FSM_B_reg[5]/C
                         clock pessimism              0.252    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.032    15.029    FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -21.049    
  -------------------------------------------------------------------
                         slack                                 -6.019    

Slack (VIOLATED) :        -6.009ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.961ns  (logic 8.876ns (55.611%)  route 7.085ns (44.389%))
  Logic Levels:           30  (CARRY4=18 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.553    17.744    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.547 f  FSM_B_reg[2]_i_3/O[1]
                         net (fo=5, routed)           0.653    19.200    FSM_B_reg[2]_i_3_n_6
    SLICE_X85Y76         LUT4 (Prop_lut4_I0_O)        0.303    19.503 f  FSM_B[7]_i_28/O
                         net (fo=1, routed)           0.264    19.767    FSM_B[7]_i_28_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124    19.891 r  FSM_B[7]_i_13/O
                         net (fo=4, routed)           0.602    20.493    FSM_B[7]_i_13_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I3_O)        0.124    20.617 r  FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.299    20.916    FSM_B[4]_i_2_n_0
    SLICE_X85Y78         LUT5 (Prop_lut5_I4_O)        0.124    21.040 r  FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    21.040    FSM_B_next[4]
    SLICE_X85Y78         FDRE                                         r  FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.598    14.784    clk_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  FSM_B_reg[4]/C
                         clock pessimism              0.252    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X85Y78         FDRE (Setup_fdre_C_D)        0.031    15.031    FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -21.040    
  -------------------------------------------------------------------
                         slack                                 -6.009    

Slack (VIOLATED) :        -5.904ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.900ns  (logic 8.752ns (55.043%)  route 7.148ns (44.957%))
  Logic Levels:           29  (CARRY4=18 LUT3=5 LUT4=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.553    17.744    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.547 r  FSM_B_reg[2]_i_3/O[1]
                         net (fo=5, routed)           0.635    19.182    FSM_B_reg[2]_i_3_n_6
    SLICE_X85Y76         LUT4 (Prop_lut4_I1_O)        0.303    19.485 r  FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.806    20.292    FSM_B[3]_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I1_O)        0.124    20.416 r  FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.440    20.856    FSM_B[3]_i_2_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.980 r  FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    20.980    FSM_B_next[3]
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    14.788    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
                         clock pessimism              0.292    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X83Y67         FDRE (Setup_fdre_C_D)        0.032    15.076    FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -20.980    
  -------------------------------------------------------------------
                         slack                                 -5.904    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.689ns  (logic 8.876ns (56.575%)  route 6.813ns (43.425%))
  Logic Levels:           30  (CARRY4=18 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.553    17.744    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.547 f  FSM_B_reg[2]_i_3/O[1]
                         net (fo=5, routed)           0.653    19.200    FSM_B_reg[2]_i_3_n_6
    SLICE_X85Y76         LUT4 (Prop_lut4_I0_O)        0.303    19.503 f  FSM_B[7]_i_28/O
                         net (fo=1, routed)           0.264    19.767    FSM_B[7]_i_28_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124    19.891 r  FSM_B[7]_i_13/O
                         net (fo=4, routed)           0.334    20.225    FSM_B[7]_i_13_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    20.349 r  FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.295    20.645    FSM_B[6]_i_3_n_0
    SLICE_X89Y75         LUT6 (Prop_lut6_I1_O)        0.124    20.769 r  FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    20.769    FSM_B_next[6]
    SLICE_X89Y75         FDRE                                         r  FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.595    14.781    clk_IBUF_BUFG
    SLICE_X89Y75         FDRE                                         r  FSM_B_reg[6]/C
                         clock pessimism              0.252    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.029    15.026    FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -20.769    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.531ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 9.001ns (58.067%)  route 6.500ns (41.933%))
  Logic Levels:           31  (CARRY4=20 LUT3=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.526    17.717    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         LUT3 (Prop_lut3_I0_O)        0.329    18.046 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    18.046    FSM_B[2]_i_6_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.596 r  FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.596    FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.710 r  FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.710    FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.867 r  FSM_B_reg[7]_i_7/CO[1]
                         net (fo=8, routed)           0.780    19.647    FSM_B_reg[7]_i_7_n_2
    SLICE_X89Y72         LUT5 (Prop_lut5_I3_O)        0.329    19.976 r  FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.481    20.457    FSM_B[0]_i_2_n_0
    SLICE_X83Y68         LUT5 (Prop_lut5_I4_O)        0.124    20.581 r  FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    20.581    FSM_B_next[0]
    SLICE_X83Y68         FDRE                                         r  FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.600    14.786    clk_IBUF_BUFG
    SLICE_X83Y68         FDRE                                         r  FSM_B_reg[0]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.031    15.049    FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                 -5.531    

Slack (VIOLATED) :        -5.487ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 9.001ns (58.237%)  route 6.455ns (41.764%))
  Logic Levels:           31  (CARRY4=20 LUT3=6 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.526    17.717    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         LUT3 (Prop_lut3_I0_O)        0.329    18.046 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    18.046    FSM_B[2]_i_6_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.596 r  FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.596    FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.710 r  FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.710    FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.867 r  FSM_B_reg[7]_i_7/CO[1]
                         net (fo=8, routed)           0.912    19.779    FSM_B_reg[7]_i_7_n_2
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.329    20.108 r  FSM_B[2]_i_2/O
                         net (fo=1, routed)           0.304    20.412    FSM_B[2]_i_2_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I2_O)        0.124    20.536 r  FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    20.536    FSM_B_next[2]
    SLICE_X83Y69         FDRE                                         r  FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.599    14.785    clk_IBUF_BUFG
    SLICE_X83Y69         FDRE                                         r  FSM_B_reg[2]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)        0.031    15.048    FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -20.536    
  -------------------------------------------------------------------
                         slack                                 -5.487    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.001ns (58.513%)  route 6.382ns (41.487%))
  Logic Levels:           31  (CARRY4=20 LUT3=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.869     6.405    FSM_B[3]
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  FSM_B[7]_i_104/O
                         net (fo=13, routed)          0.349     6.878    FSM_B[7]_i_104_n_0
    SLICE_X84Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  FSM_B[7]_i_96/O
                         net (fo=4, routed)           0.463     7.465    FSM_B[7]_i_96_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  FSM_B[7]_i_102/O
                         net (fo=1, routed)           0.000     7.589    FSM_B[7]_i_102_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  FSM_B_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     8.139    FSM_B_reg[7]_i_78_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  FSM_B_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     8.253    FSM_B_reg[7]_i_75_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.524 r  FSM_B_reg[7]_i_74/CO[0]
                         net (fo=11, routed)          0.479     9.003    FSM_B_reg[7]_i_74_n_3
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.373     9.376 r  FSM_B[7]_i_85/O
                         net (fo=1, routed)           0.000     9.376    FSM_B[7]_i_85_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.926 r  FSM_B_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.926    FSM_B_reg[7]_i_66_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  FSM_B_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.040    FSM_B_reg[7]_i_63_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.197 r  FSM_B_reg[7]_i_62/CO[1]
                         net (fo=11, routed)          0.637    10.835    FSM_B_reg[7]_i_62_n_2
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.329    11.164 r  FSM_B[7]_i_73/O
                         net (fo=1, routed)           0.000    11.164    FSM_B[7]_i_73_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.697 r  FSM_B_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.697    FSM_B_reg[7]_i_54_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  FSM_B_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.814    FSM_B_reg[7]_i_51_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.971 r  FSM_B_reg[7]_i_50/CO[1]
                         net (fo=11, routed)          0.653    12.623    FSM_B_reg[7]_i_50_n_2
    SLICE_X87Y72         LUT3 (Prop_lut3_I0_O)        0.332    12.955 r  FSM_B[7]_i_61/O
                         net (fo=1, routed)           0.000    12.955    FSM_B[7]_i_61_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  FSM_B_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.505    FSM_B_reg[7]_i_42_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  FSM_B_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.619    FSM_B_reg[7]_i_39_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.776 r  FSM_B_reg[7]_i_38/CO[1]
                         net (fo=11, routed)          0.736    14.512    FSM_B_reg[7]_i_38_n_2
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.329    14.841 r  FSM_B[7]_i_46/O
                         net (fo=1, routed)           0.000    14.841    FSM_B[7]_i_46_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.354 r  FSM_B_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.354    FSM_B_reg[7]_i_30_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.511 r  FSM_B_reg[7]_i_29/CO[1]
                         net (fo=11, routed)          0.527    16.038    FSM_B_reg[7]_i_29_n_2
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.332    16.370 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    16.370    FSM_B[6]_i_12_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.920 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.920    FSM_B_reg[6]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  FSM_B_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.034    FSM_B_reg[7]_i_16_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.191 r  FSM_B_reg[7]_i_15/CO[1]
                         net (fo=11, routed)          0.526    17.717    FSM_B_reg[7]_i_15_n_2
    SLICE_X86Y76         LUT3 (Prop_lut3_I0_O)        0.329    18.046 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    18.046    FSM_B[2]_i_6_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.596 r  FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.596    FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.710 r  FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.710    FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.867 r  FSM_B_reg[7]_i_7/CO[1]
                         net (fo=8, routed)           0.982    19.849    FSM_B_reg[7]_i_7_n_2
    SLICE_X84Y68         LUT5 (Prop_lut5_I0_O)        0.329    20.178 r  FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.161    20.339    FSM_B_next0[1]
    SLICE_X84Y68         LUT5 (Prop_lut5_I2_O)        0.124    20.463 r  FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    20.463    FSM_B_next[1]
    SLICE_X84Y68         FDRE                                         r  FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.600    14.786    clk_IBUF_BUFG
    SLICE_X84Y68         FDRE                                         r  FSM_B_reg[1]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X84Y68         FDRE (Setup_fdre_C_D)        0.079    15.097    FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -20.463    
  -------------------------------------------------------------------
                         slack                                 -5.365    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.058ns (18.803%)  route 4.569ns (81.197%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM_B_reg[3]/Q
                         net (fo=17, routed)          1.957     7.493    FSM_B[3]
    SLICE_X86Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.645 r  FSM_B[7]_i_11/O
                         net (fo=1, routed)           0.713     8.359    FSM_B[7]_i_11_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.326     8.685 r  FSM_B[7]_i_4/O
                         net (fo=2, routed)           0.289     8.974    FSM_B[7]_i_4_n_0
    SLICE_X86Y73         LUT4 (Prop_lut4_I2_O)        0.124     9.098 r  FSM_B[7]_i_1/O
                         net (fo=17, routed)          1.608    10.706    FSM_B[7]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  FSM_B_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.600    14.786    clk_IBUF_BUFG
    SLICE_X83Y68         FDRE                                         r  FSM_B_reg[0]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X83Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.813    FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.058ns (19.893%)  route 4.261ns (80.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.080    clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          1.957     7.493    FSM_B[3]
    SLICE_X86Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.645 f  FSM_B[7]_i_11/O
                         net (fo=1, routed)           0.713     8.359    FSM_B[7]_i_11_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.326     8.685 f  FSM_B[7]_i_4/O
                         net (fo=2, routed)           0.681     9.365    FSM_B[7]_i_4_n_0
    SLICE_X86Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.489 r  Res[7]_i_2/O
                         net (fo=8, routed)           0.909    10.398    Res
    SLICE_X87Y69         FDRE                                         r  Res_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601    14.787    clk_IBUF_BUFG
    SLICE_X87Y69         FDRE                                         r  Res_reg[0]/C
                         clock pessimism              0.252    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X87Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.798    Res_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    disp/CLK
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.710    disp/div_reg_n_0_[6]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.820 r  disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    disp/div_reg[4]_i_1_n_5
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    disp/CLK
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[6]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.565    disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.432    disp/CLK
    SLICE_X88Y80         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.711    disp/div_reg_n_0_[10]
    SLICE_X88Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.821 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    disp/div_reg[8]_i_1_n_5
    SLICE_X88Y80         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     1.938    disp/CLK
    SLICE_X88Y80         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.134     1.566    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.430    disp/CLK
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  disp/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.709    disp/div_reg_n_0_[2]
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.819 r  disp/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    disp/div_reg[0]_i_1_n_5
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     1.936    disp/CLK
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[2]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.564    disp/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    disp/CLK
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.710    disp/div_reg_n_0_[6]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.856 r  disp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    disp/div_reg[4]_i_1_n_4
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    disp/CLK
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[7]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.565    disp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.432    disp/CLK
    SLICE_X88Y80         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.711    disp/div_reg_n_0_[10]
    SLICE_X88Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.857 r  disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    disp/div_reg[8]_i_1_n_4
    SLICE_X88Y80         FDRE                                         r  disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     1.938    disp/CLK
    SLICE_X88Y80         FDRE                                         r  disp/div_reg[11]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.134     1.566    disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.430    disp/CLK
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  disp/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.709    disp/div_reg_n_0_[2]
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.855 r  disp/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    disp/div_reg[0]_i_1_n_4
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     1.936    disp/CLK
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[3]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.564    disp/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FSM_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.323%)  route 0.206ns (61.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.430    clk_IBUF_BUFG
    SLICE_X89Y72         FDRE                                         r  FSM_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.128     1.558 r  FSM_A_reg[3]/Q
                         net (fo=6, routed)           0.206     1.764    FSM_A_reg_n_0_[3]
    SLICE_X87Y70         FDRE                                         r  Res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    clk_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  Res_reg[3]/C
                         clock pessimism             -0.491     1.445    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.017     1.462    Res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 disp/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.430    disp/CLK
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.594 f  disp/div_reg[0]/Q
                         net (fo=1, routed)           0.163     1.757    disp/div_reg_n_0_[0]
    SLICE_X88Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.802 r  disp/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.802    disp/div[0]_i_5_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.872 r  disp/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    disp/div_reg[0]_i_1_n_7
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     1.936    disp/CLK
    SLICE_X88Y78         FDRE                                         r  disp/div_reg[0]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.564    disp/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 disp/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    disp/CLK
    SLICE_X88Y81         FDRE                                         r  disp/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  disp/div_reg[12]/Q
                         net (fo=1, routed)           0.170     1.768    disp/div_reg_n_0_[12]
    SLICE_X88Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  disp/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    disp/div_reg[12]_i_1_n_7
    SLICE_X88Y81         FDRE                                         r  disp/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     1.939    disp/CLK
    SLICE_X88Y81         FDRE                                         r  disp/div_reg[12]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.134     1.567    disp/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 disp/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    disp/CLK
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  disp/div_reg[5]/Q
                         net (fo=1, routed)           0.175     1.770    disp/div_reg_n_0_[5]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.881 r  disp/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.881    disp/div_reg[4]_i_1_n_6
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    disp/CLK
    SLICE_X88Y79         FDRE                                         r  disp/div_reg[5]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.565    disp/div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y75    FSM_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y75    FSM_A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    FSM_A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    FSM_A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y70    FSM_A_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y70    FSM_A_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y68    FSM_A_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y69    FSM_A_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y78    FSM_B_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    C_S_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    FSM_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    FSM_A_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    FSM_A_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    FSM_A_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    FSM_A_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y78    FSM_B_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    FSM_B_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    Res_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    FSM_A_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    disp/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    FSM_B_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y68    FSM_B_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y69    FSM_B_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    FSM_A_reg[0]/C



