#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov  2 20:49:20 2024
# Process ID: 32688
# Current directory: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34724 E:\86152\FPGA\Verilog\file_management\UDP_OFDM\rtl\UDP_DDR_OFDM\src\OFDM\tb\tb\tb.xpr
# Log file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/vivado.log
# Journal file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb\vivado.jou
# Running On: LAPTOP-Q21U1JRJ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
regenerate_bd_layout
create_bd_cell -type module -reference interleaver_2 interleaver_2_1
undo
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
create_bd_cell -type module -reference interleaver_2 interleaver_2_1
delete_bd_objs [get_bd_cells interleaver_2_1]
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference interleaver_2 interleaver_2_0
delete_bd_objs [get_bd_cells interleaver_2_0]
create_bd_cell -type module -reference interleaver_2 interleaver_2_0
undo
create_bd_cell -type module -reference convenc convenc_0
undo
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
add_files -norecurse E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v
update_compile_order -fileset sources_1
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
add_files -norecurse {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TxTop [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll_clk
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {154.207} \
  CONFIG.CLKOUT1_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {154.207} \
  CONFIG.CLKOUT2_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {90.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {181.275} \
  CONFIG.CLKOUT3_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {62.500} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {220.012} \
  CONFIG.CLKOUT4_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {31.250} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {154.207} \
  CONFIG.CLKOUT5_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {-90.000} \
  CONFIG.CLKOUT5_USED {true} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {249.363} \
  CONFIG.CLKOUT6_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {20.000} \
  CONFIG.CLKOUT6_USED {true} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {20} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT1_PHASE {90.000} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {16} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {32} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT4_PHASE {-90.000} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {50} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.NUM_OUT_CLKS {6} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {50.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips pll_clk]
generate_target {instantiation_template} [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci]
generate_target all [get_files  e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci]
catch { config_ip_cache -export [get_ips -all pll_clk] }
export_ip_user_files -of_objects [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci]
launch_runs pll_clk_synth_1 -jobs 8
wait_on_run pll_clk_synth_1
export_simulation -of_objects [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci] -directory E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/sim_scripts -ip_user_files_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files -ipstatic_source_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/modelsim} {questa=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/questa} {riviera=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/riviera} {activehdl=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TxTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_TxTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
save_bd_design
current_bd_design [get_bd_designs design_1]
save_bd_design
current_bd_design [get_bd_designs ofdm_tx]
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci]
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci]
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd]
export_ip_user_files -of_objects [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd] -directory E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/sim_scripts -ip_user_files_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files -ipstatic_source_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/modelsim} {questa=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/questa} {riviera=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/riviera} {activehdl=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci]
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci]
launch_simulation
source test_TxTop.tcl
run 120 us
restart
run 120 us
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
relaunch_sim
run 120 us
restart
run 120 us
relaunch_sim
run 120 us
restart
run 120 us
relaunch_sim
run 120 us
relaunch_sim
run 120 us
restart
run 120 us
restart
run 120 us
restart
run 120 us
restart
run 120 us
relaunch_sim
run 120 us
restart
run 120 us
relaunch_sim
run 120 us
relaunch_sim
run 120 us
restart
run 120 us
restart
run 120 us
relaunch_sim
run 120 us
relaunch_sim
run 120 us
restart
run 120 us
relaunch_sim
run 120 us
