 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
 Begin reading netlist ( ./circuit_30sff.v )...
 Error: Line of length 63856 exceeds current limit of 50000. (M18)
 End parsing Verilog file ./circuit_30sff.v with 0 errors.
 End reading netlist: #modules=1, top=CUT, #lines=0, CPU_time=0.01 sec, Memory=4MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = CUT ...
 ------------------------------------------------------------------------------
 There were 4799 primitives and 902 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 2 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=10987, CPU_time=0.01 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain chain1 successfully traced with 161 scan_cells.
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=368  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan behavior:  #LE=368
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=16(10574), observe=5(3742), detect=18(8423), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 52132 faults were added to fault list.
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N23                                            *
 ***********************************************************
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=50351, abort_limit=10...
 28          11059   4315         0/7/1    24.00%      0.01
 55            699   3392       10/56/1    25.32%      0.01
 80            542   2065      27/191/1    26.35%      0.02
 102           161   1123      60/293/2    26.73%      0.04
 129            55    410      96/396/4    26.87%      0.05
 141            33      8     124/530/8    27.00%      0.07
 
 ------------------------------------------------------------
 Begin Full-Sequential ATPG for 37376 uncollapsed faults ...
  --- abort limit : 10 seconds, NO BACKTRACK LIMIT
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 142            8493  28882         0/1/0     44.37%         0.10
 143            6475  22407         0/1/0     56.98%        12.81
 144             448  21953         0/5/0     57.82%        12.92
 145            1486  20466         0/6/0     60.76%        23.13
 146             276  20190         0/6/1     61.31%        54.31
 147             507  19676        0/11/5     62.29%       135.21  ( 2:15.21 )
 148             724  18952        0/11/5     63.71%       135.60  ( 2:15.60 )
 149              61  18887        0/12/5     63.83%       135.66  ( 2:15.66 )
 150             959  17928        0/12/6     65.73%       159.25  ( 2:39.25 )
 151             205  17721        0/14/9     66.13%       221.11  ( 3:41.11 )
 152             184  17537        0/14/9     66.50%       231.26  ( 3:51.26 )
 153              67  17470        0/14/9     66.63%       231.32  ( 3:51.32 )
 154             152  17314       0/15/10     66.92%       252.62  ( 4:12.62 )
 155             204  17109       0/16/10     67.32%       273.76  ( 4:33.76 )
 156             180  16929       0/16/11     67.67%       294.31  ( 4:54.31 )
 157               7  16922       0/16/13     67.69%       335.26  ( 5:35.26 )
 158              30  16891       0/17/15     67.74%       375.98  ( 6:15.98 )
 159              31  16858       0/19/17     67.81%       417.72  ( 6:57.72 )
 160             156  16702       0/19/17     68.11%       417.88  ( 6:57.88 )
 161              61  16641       0/19/21     68.23%       499.30  ( 8:19.30 )
 162              46  16595       0/19/23     68.34%       539.78  ( 8:59.78 )
 163             139  16456       0/19/24     68.62%       560.42  ( 9:20.42 )
 164             229  16227       0/19/24     69.07%       560.62  ( 9:20.62 )
 165             268  15957       0/21/25     69.61%       580.83  ( 9:40.83 )
 166             105  15852       0/21/25     69.83%       580.98  ( 9:40.98 )
 167              42  15806       1/22/29     69.92%       663.61  ( 11:03.61 )
 168               5  15801       1/22/30     69.93%       699.46  ( 11:39.46 )
 169               2  15799       1/22/30     69.93%       699.62  ( 11:39.62 )
 170              20  15762       1/27/35     69.97%       801.61  ( 13:21.61 )
 171              41  15721       1/27/35     70.05%       801.85  ( 13:21.85 )
 172              35  15684       1/29/53     70.12%      1166.30  ( 19:26.30 )
 173              87  15597       1/29/62     70.29%      1347.12  ( 22:27.12 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 174               6  15591       1/29/62     70.30%      1347.18  ( 22:27.18 )
 175              35  15556       1/29/62     70.37%      1347.29  ( 22:27.29 )
 176              56  15500       1/29/62     70.47%      1357.51  ( 22:37.51 )
 177               6  15494       1/29/67     70.49%      1458.70  ( 24:18.70 )
 178              22  15472       1/29/67     70.53%      1458.81  ( 24:18.81 )
 179              15  15451       1/32/76     70.56%      1640.57  ( 27:20.57 )
 180               5  15446       1/32/76     70.57%      1640.69  ( 27:20.69 )
 181             280  15158       1/35/76     71.11%      1641.14  ( 27:21.14 )
 182             258  14900       1/35/76     71.62%      1641.57  ( 27:21.57 )
 183               3  14897       1/35/76     71.63%      1641.82  ( 27:21.82 )
 184               5  14892       1/35/76     71.64%      1642.06  ( 27:22.06 )
 185              95  14785       2/39/79     71.83%      1703.02  ( 28:23.02 )
 186              70  14715       2/39/79     71.96%      1703.34  ( 28:23.34 )
 187              16  14699       2/39/79     72.00%      1703.51  ( 28:23.51 )
 188             194  14505       2/39/79     72.39%      1703.55  ( 28:23.55 )
 189              15  14490       2/39/79     72.42%      1703.69  ( 28:23.69 )
 190              17  14473       2/39/79     72.45%      1703.84  ( 28:23.84 )
 191             144  14329       2/39/79     72.73%      1704.07  ( 28:24.07 )
 192              26  14303       2/39/79     72.78%      1704.24  ( 28:24.24 )
 193             114  14141       2/44/83     73.01%      1784.94  ( 29:44.94 )
 194               5  14136       2/44/99     73.02%      2108.38  ( 35:08.38 )
 195             153  13983       2/44/99     73.32%      2109.28  ( 35:09.28 )
 196              24  13959       2/44/99     73.37%      2110.13  ( 35:10.13 )
 197              24  13935       2/44/99     73.42%      2110.69  ( 35:10.69 )
 198               5  13930       2/44/99     73.43%      2111.23  ( 35:11.23 )
 199             246  13652      2/55/102     73.91%      2182.31  ( 36:22.31 )
 200              28  13624      2/55/102     73.97%      2193.20  ( 36:33.20 )
 201              83  13541      2/55/102     74.13%      2204.03  ( 36:44.03 )
 202              31  13510      2/55/102     74.19%      2215.08  ( 36:55.08 )
 203              27  13483      2/55/102     74.24%      2226.15  ( 37:06.15 )
 204              17  13466      2/55/102     74.28%      2236.42  ( 37:16.42 )
 205               9  13457      2/55/102     74.30%      2247.36  ( 37:27.36 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 206              24  13433      2/55/102     74.34%      2258.25  ( 37:38.25 )
 207              19  13414      2/55/102     74.38%      2269.08  ( 37:49.08 )
 208              28  13386      2/55/102     74.43%      2280.00  ( 38:00.00 )
 209               9  13377      2/55/102     74.45%      2290.76  ( 38:10.76 )
 210              20  13357      2/55/102     74.49%      2301.69  ( 38:21.69 )
 211              43  13314      2/55/102     74.58%      2312.44  ( 38:32.44 )
 212               5  13309      2/55/102     74.59%      2323.38  ( 38:43.38 )
 213              26  13283      2/55/113     74.65%      2555.91  ( 42:35.91 )
 213               0  13279      2/59/143     74.65%      3165.58  ( 52:45.58 )
 213               0  13152      2/77/173     74.65%      3768.82  ( 1:02:48.82 )
 214              96  13052      2/81/186     74.83%      4041.79  ( 1:07:21.79 )
 215               2  13050      2/81/186     74.84%      4043.88  ( 1:07:23.88 )
 216               1  13048      2/82/186     74.84%      4044.22  ( 1:07:24.22 )
 217              21  13027      2/82/186     74.88%      4044.54  ( 1:07:24.54 )
 218               1  13026      2/82/186     74.88%      4044.87  ( 1:07:24.87 )
 219               1  13025      2/82/186     74.88%      4045.19  ( 1:07:25.19 )
 220               1  13024      2/82/186     74.89%      4045.51  ( 1:07:25.51 )
 221              36  12988      2/82/186     74.96%      4045.83  ( 1:07:25.83 )
 222               4  12984      2/82/186     74.96%      4046.15  ( 1:07:26.15 )
 223              12  12972      2/82/186     74.99%      4046.47  ( 1:07:26.47 )
 224               8  12964      2/82/186     75.00%      4046.79  ( 1:07:26.79 )
 225               1  12963      2/82/186     75.01%      4047.11  ( 1:07:27.11 )
 226               2  12961      2/82/186     75.01%      4047.43  ( 1:07:27.43 )
 227               7  12954      2/82/186     75.02%      4047.74  ( 1:07:27.74 )
 228               1  12953      2/82/186     75.02%      4048.06  ( 1:07:28.06 )
 229              14  12939      2/82/186     75.05%      4048.39  ( 1:07:28.39 )
 230               1  12938      2/82/186     75.05%      4048.71  ( 1:07:28.71 )
 231              20  12918      2/82/186     75.09%      4049.03  ( 1:07:29.03 )
 232               1  12917      2/82/186     75.10%      4049.36  ( 1:07:29.36 )
 233               1  12916      2/82/186     75.10%      4049.68  ( 1:07:29.68 )
 234              40  12871      3/83/186     75.19%      4050.41  ( 1:07:30.41 )
 235              36  12835      3/83/186     75.26%      4050.58  ( 1:07:30.58 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 236               7  12801      3/94/200     75.26%      4331.21  ( 1:12:11.21 )
 237              72  12718      3/96/214     75.40%      4611.59  ( 1:16:51.59 )
 238              19  12687     3/102/214     75.44%      4611.94  ( 1:16:51.94 )
 239              56  12631     3/102/214     75.55%      4612.90  ( 1:16:52.90 )
 240               1  12630     3/102/214     75.55%      4613.88  ( 1:16:53.88 )
 241              21  12598     3/108/214     75.59%      4614.36  ( 1:16:54.36 )
 242              30  12568     3/108/214     75.65%      4614.84  ( 1:16:54.84 )
 243              81  12455     3/124/214     75.81%      4616.96  ( 1:16:56.96 )
 244              21  12359     3/139/216     75.85%      4657.08  ( 1:17:37.08 )
 245               3  12356     3/139/216     75.85%      4657.15  ( 1:17:37.15 )
 246               3  12353     3/139/216     75.86%      4657.17  ( 1:17:37.17 )
 247              25  12300     3/151/216     75.90%      4657.79  ( 1:17:37.79 )
 248               1  12299     3/151/216     75.91%      4668.59  ( 1:17:48.59 )
 249              10  12289     3/151/216     75.92%      4669.20  ( 1:17:49.20 )
 250               1  12255     3/164/223     75.92%      4830.45  ( 1:20:30.45 )
 251              17  12230     3/172/226     75.96%      4891.00  ( 1:21:31.00 )
 252              25  12199     3/178/226     76.01%      4891.59  ( 1:21:31.59 )
 253               1  12187     3/187/228     76.01%      4932.54  ( 1:22:12.54 )
 254               7  12137     3/197/228     76.02%      4932.84  ( 1:22:12.84 )
 255               1  12120     3/204/232     76.02%      5034.31  ( 1:23:54.31 )
 256               1  12119     3/204/232     76.02%      5034.50  ( 1:23:54.50 )
 257               1  12118     3/204/232     76.02%      5034.70  ( 1:23:54.70 )
 258              31  12087     3/204/232     76.08%      5034.90  ( 1:23:54.90 )
 259             112  11975     3/204/232     76.30%      5035.11  ( 1:23:55.11 )
 260              67  11906     4/204/232     76.44%      5035.31  ( 1:23:55.31 )
 261              25  11881     4/204/232     76.49%      5035.72  ( 1:23:55.72 )
 262              25  11856     4/204/232     76.53%      5035.93  ( 1:23:55.93 )
 263              25  11831     4/204/232     76.58%      5036.15  ( 1:23:56.15 )
 264              17  11809     5/207/234     76.62%      5076.67  ( 1:24:36.67 )
 265              15  11794     5/207/234     76.65%      5077.10  ( 1:24:37.10 )
 266              44  11678     5/231/248     76.73%      5382.80  ( 1:29:42.80 )
 267              45  11565     6/249/259     76.82%      5608.99  ( 1:33:28.99 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 268               9  11556     6/249/259     76.84%      5610.02  ( 1:33:30.02 )
 269               1  11555     6/249/259     76.84%      5610.67  ( 1:33:30.67 )
 270               8  11547     6/249/259     76.86%      5611.73  ( 1:33:31.73 )
 271               1  11546     6/249/259     76.86%      5612.41  ( 1:33:32.41 )
 272               2  11544     6/249/259     76.87%      5613.05  ( 1:33:33.05 )
 273               1  11543     6/249/259     76.87%      5614.12  ( 1:33:34.12 )
 274              15  11528     6/249/259     76.90%      5615.16  ( 1:33:35.16 )
 275               1  11527     6/249/259     76.90%      5616.20  ( 1:33:36.20 )
 276               1  11526     6/249/259     76.90%      5617.25  ( 1:33:37.25 )
 277               4  11522     6/249/259     76.91%      5617.87  ( 1:33:37.87 )
 278               1  11521     6/249/259     76.91%      5618.89  ( 1:33:38.89 )
 279               1  11520     6/249/260     76.91%      5640.00  ( 1:33:60.00 )
 280               4  11516     6/249/260     76.92%      5641.07  ( 1:34:01.07 )
 281              43  11163     6/291/260     77.00%      5641.27  ( 1:34:01.27 )
 282               1  11162     6/291/260     77.00%      5641.45  ( 1:34:01.45 )
 283               2  11160     6/291/260     77.01%      5641.64  ( 1:34:01.64 )
 284              10  11150     6/291/260     77.03%      5641.82  ( 1:34:01.82 )
 285               1  11149     6/291/260     77.03%      5642.01  ( 1:34:02.01 )
 286               1  11148     6/291/260     77.03%      5642.20  ( 1:34:02.20 )
 287              15  11133     6/291/260     77.05%      5642.37  ( 1:34:02.37 )
 288               1  11132     6/291/260     77.05%      5642.55  ( 1:34:02.55 )
 289               1  11131     6/291/260     77.05%      5642.75  ( 1:34:02.75 )
 290               4  11127     6/291/260     77.06%      5642.95  ( 1:34:02.95 )
 291               6  11066     6/320/270     77.07%      5874.78  ( 1:37:54.78 )
 292               3  11063     6/320/270     77.08%      5884.91  ( 1:38:04.91 )
 293              21  11042     6/320/270     77.12%      5895.01  ( 1:38:15.01 )
 294               6  11036     6/320/270     77.13%      5905.14  ( 1:38:25.14 )
 295               2  11034     6/320/270     77.13%      5905.52  ( 1:38:25.52 )
 296              19  11015     6/320/270     77.17%      5916.09  ( 1:38:36.09 )
 297               1  11014     6/320/270     77.17%      5926.61  ( 1:38:46.61 )
 298              19  10989     6/323/270     77.21%      5936.78  ( 1:38:56.78 )
 299               2  10987     6/323/270     77.21%      5947.08  ( 1:39:07.08 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 300               1  10986     6/323/271     77.22%      5977.98  ( 1:39:37.98 )
 301              21  10953     6/327/272     77.26%      6008.10  ( 1:40:08.10 )
 302               3  10950     6/327/272     77.26%      6018.19  ( 1:40:18.19 )
 303              19  10931     6/327/274     77.30%      6068.94  ( 1:41:08.94 )
 304               1  10930     6/327/274     77.30%      6079.55  ( 1:41:19.55 )
 305              24  10899     6/331/274     77.35%      6079.62  ( 1:41:19.62 )
 306              21  10877     6/332/274     77.39%      6089.70  ( 1:41:29.70 )
 307              17  10822     6/341/281     77.42%      6232.86  ( 1:43:52.86 )
 308              21  10801     6/341/284     77.46%      6303.37  ( 1:45:03.37 )
 309              21  10780     6/341/284     77.50%      6313.50  ( 1:45:13.50 )
 310               1  10779     6/341/284     77.51%      6323.67  ( 1:45:23.67 )
 311               1  10778     6/341/284     77.51%      6333.80  ( 1:45:33.80 )
 312              57  10711     6/347/287     77.62%      6405.19  ( 1:46:45.19 )
 313               3  10708     6/347/287     77.63%      6415.37  ( 1:46:55.37 )
 314               1  10699     6/348/287     77.63%      6415.93  ( 1:46:55.93 )
 315               1  10698     6/348/287     77.63%      6426.19  ( 1:47:06.19 )
 316              10  10687     6/349/287     77.65%      6437.82  ( 1:47:17.82 )
 317               8  10679     6/349/287     77.66%      6448.69  ( 1:47:28.69 )
 318               8  10663     6/350/287     77.68%      6459.48  ( 1:47:39.48 )
 319               8  10655     6/350/287     77.70%      6470.01  ( 1:47:50.01 )
 320              21  10634     6/350/287     77.74%      6480.15  ( 1:48:00.15 )
 321               1  10633     6/350/287     77.74%      6482.52  ( 1:48:02.52 )
 322               1  10624     6/355/287     77.74%      6483.01  ( 1:48:03.01 )
 323               2  10619     6/357/291     77.75%      6565.91  ( 1:49:25.91 )
 324              16  10603     6/357/297     77.78%      6687.05  ( 1:51:27.05 )
 325              14  10589     6/357/297     77.80%      6687.57  ( 1:51:27.57 )
 326               4  10585     6/357/297     77.81%      6688.24  ( 1:51:28.24 )
 327               8  10577     6/357/297     77.83%      6688.77  ( 1:51:28.77 )
 328               8  10569     6/357/298     77.84%      6709.76  ( 1:51:49.76 )
 329               8  10561     6/357/298     77.86%      6710.35  ( 1:51:50.35 )
 330               4  10557     6/357/298     77.87%      6710.92  ( 1:51:50.92 )
 331               8  10549     6/357/298     77.88%      6711.50  ( 1:51:51.50 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 332              44  10505     6/357/298     77.97%      6712.07  ( 1:51:52.07 )
 333               8  10497     6/357/299     77.98%      6733.04  ( 1:52:13.04 )
 334               8  10489     6/357/304     78.00%      6834.18  ( 1:53:54.18 )
 335               6  10483     6/357/305     78.01%      6855.18  ( 1:54:15.18 )
 336               8  10475     6/357/305     78.03%      6855.75  ( 1:54:15.75 )
 337               5  10470     6/357/309     78.04%      6936.33  ( 1:55:36.33 )
 338              31  10439     6/357/309     78.10%      6936.87  ( 1:55:36.87 )
 339               5  10434     6/357/318     78.11%      7117.54  ( 1:58:37.54 )
 340               5  10429     6/357/320     78.12%      7158.12  ( 1:59:18.12 )
 341               5  10424     6/357/325     78.13%      7258.74  ( 2:00:58.74 )
 342              41  10383     6/357/329     78.21%      7339.41  ( 2:02:19.41 )
 343              22  10361     6/357/355     78.25%      7861.96  ( 2:11:01.96 )
 344             187  10174     6/357/355     78.62%      7867.15  ( 2:11:07.15 )
 345               8  10166     6/357/356     78.63%      7888.48  ( 2:11:28.48 )
 346              15  10151     6/357/357     78.66%      7909.84  ( 2:11:49.84 )
 347               8  10143     6/357/358     78.68%      7931.23  ( 2:12:11.23 )
 348               5  10138     6/357/358     78.69%      7932.53  ( 2:12:12.53 )
 349               5  10133     6/357/358     78.70%      7933.86  ( 2:12:13.86 )
 350               6  10127     6/357/359     78.71%      7955.50  ( 2:12:35.50 )
 351               5  10122     6/357/361     78.72%      7996.92  ( 2:13:16.92 )
 352               8  10114     6/357/365     78.74%      8078.41  ( 2:14:38.41 )
 353               5  10109     6/357/365     78.75%      8079.54  ( 2:14:39.54 )
 354               8  10101     6/357/366     78.76%      8100.89  ( 2:15:00.89 )
 355               7  10094     6/357/372     78.77%      8221.98  ( 2:17:01.98 )
 356              15  10079     6/357/391     78.80%      8616.88  ( 2:23:36.88 )
 357               3  10072     6/359/402     78.81%      8838.03  ( 2:27:18.03 )
 358               9  10011     7/376/429     78.83%      9382.57  ( 2:36:22.57 )
 359               3  10008     7/376/429     78.83%      9383.11  ( 2:36:23.11 )
 360               5  10003     7/376/429     78.84%      9383.34  ( 2:36:23.34 )
 361               9   9994     7/376/429     78.86%      9383.57  ( 2:36:23.57 )
 362               3   9991     7/376/429     78.87%      9383.80  ( 2:36:23.80 )
 363               3   9988     7/376/429     78.87%      9384.03  ( 2:36:24.03 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 364               3   9985     7/376/429     78.88%      9384.26  ( 2:36:24.26 )
 365               9   9976     7/376/429     78.89%      9384.73  ( 2:36:24.73 )
 366               1   9975     7/376/429     78.90%      9385.11  ( 2:36:25.11 )
 367              27   9945     7/377/429     78.95%      9402.46  ( 2:36:42.46 )
 368              61   9664     7/434/443     79.07%      9705.96  ( 2:41:45.96 )
 369               1   9663     7/434/443     79.07%      9706.59  ( 2:41:46.59 )
 370               5   9658     7/434/443     79.08%      9706.91  ( 2:41:46.91 )
 371              12   9602     7/449/463     79.10%     10145.23  ( 2:49:05.23 )
 371               0   9461    10/490/492     79.13%     10748.96  ( 2:59:08.96 )
 372               8   9280    12/537/502     79.15%     11061.80  ( 3:04:21.80 )
 373               3   9225    12/557/522     79.15%     11502.80  ( 3:11:42.80 )
 374               9   9109    14/591/539     79.17%     11863.08  ( 3:17:43.08 )
 375               3   9106    14/591/539     79.18%     11863.39  ( 3:17:43.39 )
 376               3   9103    14/591/539     79.18%     11863.65  ( 3:17:43.65 )
 377               3   9100    14/591/539     79.19%     11863.89  ( 3:17:43.89 )
 378               3   9097    14/591/539     79.20%     11864.13  ( 3:17:44.13 )
 379               3   9094    14/591/539     79.20%     11864.37  ( 3:17:44.37 )
 380              12   9082    14/591/539     79.23%     11864.66  ( 3:17:44.66 )
 381               7   9075    14/591/539     79.24%     11864.93  ( 3:17:44.93 )
 382               5   9070    14/591/539     79.25%     11865.16  ( 3:17:45.16 )
 383               5   9065    14/591/539     79.26%     11865.39  ( 3:17:45.39 )
 384               3   9062    14/591/539     79.26%     11865.62  ( 3:17:45.62 )
 385               3   9059    14/591/539     79.27%     11865.85  ( 3:17:45.85 )
 386               3   9056    14/591/539     79.28%     11866.08  ( 3:17:46.08 )
 387               3   9053    14/591/539     79.28%     11866.31  ( 3:17:46.31 )
 388               6   9039    14/592/540     79.29%     11886.42  ( 3:18:06.42 )
 389               5   9016    14/600/541     79.30%     11911.63  ( 3:18:31.63 )
 390               6   9001    14/604/547     79.31%     12037.64  ( 3:20:37.64 )
 391              56   8945    14/604/547     79.42%     12038.50  ( 3:20:38.50 )
 392               6   8936    14/607/548     79.44%     12063.63  ( 3:21:03.63 )
 393               7   8835    14/644/557     79.45%     12257.04  ( 3:24:17.04 )
 394              14   8821    14/644/557     79.48%     12259.30  ( 3:24:19.30 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 395               7   8814    14/644/558     79.49%     12281.02  ( 3:24:41.02 )
 395               0   8725    14/668/583     79.49%     12882.88  ( 3:34:42.88 )
 395               0   8424    16/741/602     79.49%     13489.60  ( 3:44:49.60 )
 396               5   8418    16/742/605     79.50%     13560.42  ( 3:46:00.42 )
 397               6   8408    16/746/605     79.51%     13560.49  ( 3:46:00.49 )
 397               0   8223    16/794/634     79.51%     14171.22  ( 3:56:11.22 )
 398               2   8200    16/803/648     79.52%     14497.36  ( 4:01:37.36 )
 399              16   8184    16/803/648     79.55%     14497.66  ( 4:01:37.66 )
 400               5   8179    16/803/648     79.56%     14497.92  ( 4:01:37.92 )
 401               2   8107    16/820/661     79.56%     14812.02  ( 4:06:52.02 )
 402              96   7843    18/870/667     79.76%     14955.13  ( 4:09:15.13 )
 403               7   7773    18/885/684     79.77%     15314.53  ( 4:15:14.53 )
 403               0   7756    18/900/714     79.77%     15926.73  ( 4:25:26.73 )
 404              12   7601    20/946/722     79.80%     16111.31  ( 4:28:31.31 )
 405               1   7464    20/986/745     79.80%     16579.66  ( 4:36:19.66 )
 406               1   7405   20/1006/748     79.80%     16667.61  ( 4:37:47.61 )
 406               0   7363   20/1026/776     79.80%     17276.61  ( 4:47:56.61 )
 407               4   7350   20/1033/802     79.81%     17814.68  ( 4:56:54.68 )
 408               6   7344   20/1033/802     79.82%     17814.78  ( 4:56:54.78 )
 409               2   7342   20/1033/802     79.82%     17820.17  ( 4:57:00.17 )
 410               4   7338   20/1033/802     79.83%     17825.59  ( 4:57:05.59 )
 411               1   7337   20/1033/802     79.83%     17831.16  ( 4:57:11.16 )
 412               1   7336   20/1033/802     79.83%     17836.72  ( 4:57:16.72 )
 413               1   7335   20/1033/802     79.84%     17842.21  ( 4:57:22.21 )
 414               1   7334   20/1033/802     79.84%     17847.77  ( 4:57:27.77 )
 415               1   7333   20/1033/802     79.84%     17848.06  ( 4:57:28.06 )
 416               1   7332   20/1033/802     79.84%     17850.66  ( 4:57:30.66 )
 417               7   7325   20/1033/802     79.86%     17853.29  ( 4:57:33.29 )
 418               1   7324   20/1033/802     79.86%     17859.18  ( 4:57:39.18 )
 419               1   7323   20/1033/802     79.86%     17861.24  ( 4:57:41.24 )
 420               1   7322   20/1033/802     79.86%     17864.69  ( 4:57:44.69 )
 420               0   7288   20/1048/831     79.86%     18479.45  ( 5:07:59.45 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 421               1   7238   20/1066/845     79.86%     18781.91  ( 5:13:01.91 )
 422               1   7233   20/1070/847     79.87%     18821.97  ( 5:13:41.97 )
 422               0   7018   22/1120/875     79.87%     19437.47  ( 5:23:57.47 )
 423               5   6989   22/1133/885     79.88%     19638.50  ( 5:27:18.50 )
 423               0   6874   22/1165/913     79.88%     20248.13  ( 5:37:28.13 )
 424              17   6856   22/1166/918     79.91%     20350.02  ( 5:39:10.02 )
 425               5   6851   22/1166/918     79.92%     20350.48  ( 5:39:10.48 )
 426               1   6840   22/1176/922     79.92%     20430.71  ( 5:40:30.71 )
 427               1   6839   22/1176/922     79.93%     20430.79  ( 5:40:30.79 )
 428               6   6631   22/1236/939     79.94%     20780.89  ( 5:46:20.89 )
 429               1   6630   22/1236/939     79.94%     20781.68  ( 5:46:21.68 )
 430               1   6629   22/1236/939     79.94%     20782.53  ( 5:46:22.53 )
 431               7   6622   22/1236/939     79.96%     20783.37  ( 5:46:23.37 )
 432               3   6619   22/1236/939     79.96%     20784.21  ( 5:46:24.21 )
 433               2   6617   22/1236/939     79.97%     20784.54  ( 5:46:24.54 )
 434               1   6616   22/1236/939     79.97%     20785.39  ( 5:46:25.39 )
 435               1   6615   22/1236/939     79.97%     20785.76  ( 5:46:25.76 )
 436               1   6614   22/1236/939     79.97%     20786.36  ( 5:46:26.36 )
 437               1   6613   22/1236/939     79.97%     20787.20  ( 5:46:27.20 )
 438               1   6612   22/1236/939     79.97%     20788.04  ( 5:46:28.04 )
 439               1   6611   22/1236/939     79.98%     20789.01  ( 5:46:29.01 )
 440               8   6518   22/1272/966     79.99%     21392.78  ( 5:56:32.78 )
 441               3   6513   22/1274/967     80.00%     21413.00  ( 5:56:53.00 )
 441               0   6269   22/1349/995     80.00%     22019.95  ( 6:06:59.95 )
 442               1   6192  22/1373/1015     80.00%     22468.48  ( 6:14:28.48 )
 443               1   6182  22/1382/1023     80.00%     22630.14  ( 6:17:10.14 )
 444              17   5949  26/1446/1047     80.04%     23146.60  ( 6:25:46.60 )
 445               5   5944  26/1446/1047     80.05%     23146.87  ( 6:25:46.87 )
 445               0   5899  27/1474/1076     80.05%     23755.26  ( 6:35:55.26 )
 445               0   5792  27/1520/1105     80.05%     24362.29  ( 6:46:02.29 )
 446               5   5759  27/1534/1112     80.06%     24515.07  ( 6:48:35.07 )
 446               0   5686  27/1563/1135     80.06%     25124.51  ( 6:58:44.51 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 447               6   5624  27/1583/1144     80.08%     25320.26  ( 7:02:00.26 )
 448               7   5523  29/1613/1165     80.11%     25805.69  ( 7:10:05.69 )
 448               0   5484  30/1623/1192     80.12%     26411.90  ( 7:20:11.90 )
 448               0   5431  36/1634/1221     80.14%     27023.05  ( 7:30:23.05 )
 449               1   5425  36/1637/1241     80.14%     27449.33  ( 7:37:29.33 )
 450               1   5424  36/1637/1241     80.14%     27450.92  ( 7:37:30.92 )
 451               6   5402  36/1644/1264     80.16%     27989.11  ( 7:46:29.11 )
 451               0   5390  36/1650/1293     80.16%     28596.58  ( 7:56:36.58 )
 451               0   5371  40/1660/1322     80.17%     29213.49  ( 8:06:53.49 )
 451               0   5320  45/1683/1345     80.18%     29820.66  ( 8:17:00.66 )
 451               0   5270  49/1709/1372     80.19%     30436.85  ( 8:27:16.85 )
 451               0   5190  61/1738/1397     80.22%     31043.85  ( 8:37:23.85 )
 451               0   5161  67/1749/1426     80.24%     31662.07  ( 8:47:42.07 )
 452               3   5153  67/1752/1441     80.25%     32000.76  ( 8:53:20.76 )
 453               1   5152  67/1752/1441     80.25%     32001.17  ( 8:53:21.17 )
 454               3   5119  67/1763/1441     80.26%     32001.52  ( 8:53:21.52 )
 455               3   5082  67/1778/1441     80.26%     32001.94  ( 8:53:21.94 )
 456               1   5081  67/1778/1444     80.26%     32062.53  ( 8:54:22.53 )
 457               1   5080  67/1778/1444     80.27%     32063.04  ( 8:54:23.04 )
 458               1   5049  67/1789/1444     80.27%     32064.17  ( 8:54:24.17 )
 458               0   4988  67/1816/1444     80.27%     32064.28  ( 8:54:24.28 )
 538 faults were identified as detected by implication, test coverage is now 80.80%.
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      40953
 Possibly detected                PT        398
 Undetectable                     UD       1199
 ATPG untestable                  AU       4738
 Not detected                     ND       4844
 -----------------------------------------------
 total faults                             52132
 test coverage                            80.80%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         458
     #basic_scan patterns                   141
     #full_sequential patterns              317
 -----------------------------------------------
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      40953
 Possibly detected                PT        398
 Undetectable                     UD       1199
 ATPG untestable                  AU       4738
 Not detected                     ND       4844
 -----------------------------------------------
 total faults                             52132
 test coverage                            80.80%
 -----------------------------------------------
 Patterns written reference 19849 V statements, generating 740009 test cycles
 End writing file 'ATPG_pattern_4a.pattern' with 458 patterns, File_size = 3328274, CPU_time = 0.1 sec.
 Write faults completed: 52132 faults were written into file "faults_list_4a".
 Write faults completed: 4844 faults were written into file "faults_4a_left".
