Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 25 17:53:27 2025
| Host         : CCVDIAI3022 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_report -file C:/Users/ytangdg/lab3_vivado/timing_report.txt
| Design       : fir_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (99)
6. checking no_output_delay (161)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (99)
-------------------------------
 There are 99 input ports with no input delay specified. (HIGH)

aresetn
in_data_Do[0]
in_data_Do[10]
in_data_Do[11]
in_data_Do[12]
in_data_Do[13]
in_data_Do[14]
in_data_Do[15]
in_data_Do[16]
in_data_Do[17]
in_data_Do[18]
in_data_Do[19]
in_data_Do[1]
in_data_Do[20]
in_data_Do[21]
in_data_Do[22]
in_data_Do[23]
in_data_Do[24]
in_data_Do[25]
in_data_Do[26]
in_data_Do[27]
in_data_Do[28]
in_data_Do[29]
in_data_Do[2]
in_data_Do[30]
in_data_Do[31]
in_data_Do[3]
in_data_Do[4]
in_data_Do[5]
in_data_Do[6]
in_data_Do[7]
in_data_Do[8]
in_data_Do[9]
in_s_araddr[28]
in_s_araddr[29]
in_s_araddr[30]
in_s_araddr[31]
in_s_arvalid
in_s_awaddr[10]
in_s_awaddr[11]
in_s_awaddr[28]
in_s_awaddr[29]
in_s_awaddr[2]
in_s_awaddr[30]
in_s_awaddr[31]
in_s_awaddr[3]
in_s_awaddr[4]
in_s_awaddr[5]
in_s_awaddr[6]
in_s_awaddr[7]
in_s_awaddr[8]
in_s_awaddr[9]
in_s_awvalid
in_s_rready
in_s_wdata[0]
in_s_wdata[1]
in_s_wdata[2]
in_s_wdata[3]
in_s_wdata[4]
in_s_wdata[5]
in_s_wdata[6]
in_s_wdata[7]
in_s_wdata[8]
in_s_wdata[9]
in_s_wvalid
in_sm_tready
in_ss_tvalid
in_tap_Do[0]
in_tap_Do[10]
in_tap_Do[11]
in_tap_Do[12]
in_tap_Do[13]
in_tap_Do[14]
in_tap_Do[15]
in_tap_Do[16]
in_tap_Do[17]
in_tap_Do[18]
in_tap_Do[19]
in_tap_Do[1]
in_tap_Do[20]
in_tap_Do[21]
in_tap_Do[22]
in_tap_Do[23]
in_tap_Do[24]
in_tap_Do[25]
in_tap_Do[26]
in_tap_Do[27]
in_tap_Do[28]
in_tap_Do[29]
in_tap_Do[2]
in_tap_Do[30]
in_tap_Do[31]
in_tap_Do[3]
in_tap_Do[4]
in_tap_Do[5]
in_tap_Do[6]
in_tap_Do[7]
in_tap_Do[8]
in_tap_Do[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (161)
---------------------------------
 There are 161 ports with no output delay specified. (HIGH)

out_data_A[0]
out_data_A[1]
out_data_A[2]
out_data_A[3]
out_data_A[4]
out_data_A[5]
out_data_A[6]
out_data_A[7]
out_data_A[8]
out_data_A[9]
out_data_Di[0]
out_data_Di[10]
out_data_Di[11]
out_data_Di[12]
out_data_Di[13]
out_data_Di[14]
out_data_Di[15]
out_data_Di[16]
out_data_Di[17]
out_data_Di[18]
out_data_Di[19]
out_data_Di[1]
out_data_Di[20]
out_data_Di[21]
out_data_Di[22]
out_data_Di[23]
out_data_Di[24]
out_data_Di[25]
out_data_Di[26]
out_data_Di[27]
out_data_Di[28]
out_data_Di[29]
out_data_Di[2]
out_data_Di[30]
out_data_Di[31]
out_data_Di[3]
out_data_Di[4]
out_data_Di[5]
out_data_Di[6]
out_data_Di[7]
out_data_Di[8]
out_data_Di[9]
out_data_EN
out_s_arready
out_s_awready
out_s_rdata[0]
out_s_rdata[10]
out_s_rdata[11]
out_s_rdata[12]
out_s_rdata[13]
out_s_rdata[14]
out_s_rdata[15]
out_s_rdata[16]
out_s_rdata[17]
out_s_rdata[18]
out_s_rdata[19]
out_s_rdata[1]
out_s_rdata[20]
out_s_rdata[21]
out_s_rdata[22]
out_s_rdata[23]
out_s_rdata[24]
out_s_rdata[25]
out_s_rdata[26]
out_s_rdata[27]
out_s_rdata[28]
out_s_rdata[29]
out_s_rdata[2]
out_s_rdata[30]
out_s_rdata[31]
out_s_rdata[3]
out_s_rdata[4]
out_s_rdata[5]
out_s_rdata[6]
out_s_rdata[7]
out_s_rdata[8]
out_s_rdata[9]
out_s_rvalid
out_s_wready
out_sm_tdata[0]
out_sm_tdata[10]
out_sm_tdata[11]
out_sm_tdata[12]
out_sm_tdata[13]
out_sm_tdata[14]
out_sm_tdata[15]
out_sm_tdata[16]
out_sm_tdata[17]
out_sm_tdata[18]
out_sm_tdata[19]
out_sm_tdata[1]
out_sm_tdata[20]
out_sm_tdata[21]
out_sm_tdata[22]
out_sm_tdata[23]
out_sm_tdata[24]
out_sm_tdata[25]
out_sm_tdata[26]
out_sm_tdata[27]
out_sm_tdata[28]
out_sm_tdata[29]
out_sm_tdata[2]
out_sm_tdata[30]
out_sm_tdata[31]
out_sm_tdata[3]
out_sm_tdata[4]
out_sm_tdata[5]
out_sm_tdata[6]
out_sm_tdata[7]
out_sm_tdata[8]
out_sm_tdata[9]
out_sm_tlast
out_sm_tvalid
out_ss_tready
out_tap_A[0]
out_tap_A[1]
out_tap_A[2]
out_tap_A[3]
out_tap_A[4]
out_tap_A[5]
out_tap_A[6]
out_tap_A[7]
out_tap_A[8]
out_tap_A[9]
out_tap_Di[0]
out_tap_Di[10]
out_tap_Di[11]
out_tap_Di[12]
out_tap_Di[13]
out_tap_Di[14]
out_tap_Di[15]
out_tap_Di[16]
out_tap_Di[17]
out_tap_Di[18]
out_tap_Di[19]
out_tap_Di[1]
out_tap_Di[20]
out_tap_Di[21]
out_tap_Di[22]
out_tap_Di[23]
out_tap_Di[24]
out_tap_Di[25]
out_tap_Di[26]
out_tap_Di[27]
out_tap_Di[28]
out_tap_Di[29]
out_tap_Di[2]
out_tap_Di[30]
out_tap_Di[31]
out_tap_Di[3]
out_tap_Di[4]
out_tap_Di[5]
out_tap_Di[6]
out_tap_Di[7]
out_tap_Di[8]
out_tap_Di[9]
out_tap_EN
out_tap_WE[0]
out_tap_WE[1]
out_tap_WE[2]
out_tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.095        0.000                      0                 1003        0.137        0.000                      0                 1003        2.550        0.000                       0                   528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.050}        6.100           163.934         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.095        0.000                      0                  644        0.137        0.000                      0                  644        2.550        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK                CLK                      1.256        0.000                      0                  359        0.894        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[6][19]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 1.285ns (21.895%)  route 4.584ns (78.105%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[6][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[6][19]/Q
                         net (fo=4, unplaced)         0.989     3.923    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[6][19]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT_i_1/O
                         net (fo=1, unplaced)         1.111     5.329    u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT_i_1_n_0
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.453 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT/O
                         net (fo=1, unplaced)         1.111     6.564    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][1]_46[20]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[20].u_onebit_adder/COUT__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.688 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[20].u_onebit_adder/COUT__0/O
                         net (fo=2, unplaced)         0.460     7.148    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][1]_5[21]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/S__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     7.264 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.913     8.177    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[21]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/S__1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     8.325 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/S__1/O
                         net (fo=1, unplaced)         0.000     8.325    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[0]_2[21]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][21]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][21]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[6][19]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][22]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.261ns (21.574%)  route 4.584ns (78.426%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[6][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[6][19]/Q
                         net (fo=4, unplaced)         0.989     3.923    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[6][19]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT_i_1/O
                         net (fo=1, unplaced)         1.111     5.329    u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT_i_1_n_0
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.453 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[19].u_onebit_adder/COUT/O
                         net (fo=1, unplaced)         1.111     6.564    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][1]_46[20]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[20].u_onebit_adder/COUT__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.688 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[20].u_onebit_adder/COUT__0/O
                         net (fo=2, unplaced)         0.460     7.148    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][1]_5[21]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/S__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     7.264 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.913     8.177    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[21]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/COUT__1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[21].u_onebit_adder/COUT__1/O
                         net (fo=1, unplaced)         0.000     8.301    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[1]_3[22]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][22]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][22]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.321ns (23.789%)  route 4.232ns (76.211%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__7/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[23]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[23]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[23]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     8.009 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__1/O
                         net (fo=1, unplaced)         0.000     8.009    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[0]_2[23]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][23]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][23]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.321ns (23.789%)  route 4.232ns (76.211%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__8/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[24]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[24]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[24]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     8.009 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__1/O
                         net (fo=1, unplaced)         0.000     8.009    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[0]_2[24]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][24]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][24]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.321ns (23.789%)  route 4.232ns (76.211%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__9/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[25]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[25]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[25]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     8.009 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__1/O
                         net (fo=1, unplaced)         0.000     8.009    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[0]_2[25]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][25]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][25]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.321ns (23.789%)  route 4.232ns (76.211%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__10/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     8.009 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__1/O
                         net (fo=1, unplaced)         0.000     8.009    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[0]_2[26]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][26]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][26]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][24]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.295ns (23.430%)  route 4.232ns (76.570%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__7/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[23]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[23]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[23]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/COUT__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.983 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[23].u_onebit_adder/COUT__1/O
                         net (fo=1, unplaced)         0.000     7.983    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[1]_3[24]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][24]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][24]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][25]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.295ns (23.430%)  route 4.232ns (76.570%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__8/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[24]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[24]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[24]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/COUT__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.983 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[24].u_onebit_adder/COUT__1/O
                         net (fo=1, unplaced)         0.000     7.983    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[1]_3[25]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][25]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][25]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.295ns (23.430%)  route 4.232ns (76.570%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__9/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[25]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[25]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[25]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/COUT__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.983 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[25].u_onebit_adder/COUT__1/O
                         net (fo=1, unplaced)         0.000     7.983    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[1]_3[26]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][26]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][26]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][27]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.295ns (23.430%)  route 4.232ns (76.570%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/Q
                         net (fo=15, unplaced)        0.794     3.728    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg_n_0_[14][26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.023 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__0/O
                         net (fo=24, unplaced)        0.966     4.989    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[0][10]_35[1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  u_fir_core/u_booth4wallace_multiplier_nbit/COUT_i_1__10/O
                         net (fo=2, unplaced)         1.122     6.235    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[2][4]_50[26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.385 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[3].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/O
                         net (fo=3, unplaced)         0.920     7.305    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[3][2]_8[26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.429 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[1].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/S__0/O
                         net (fo=2, unplaced)         0.430     7.859    u_fir_core/u_booth4wallace_multiplier_nbit/op_temp[4][1]_6[26]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/COUT__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.983 r  u_fir_core/u_booth4wallace_multiplier_nbit/genblk1[0].u_op_3_to_2_nbit/genblk1[26].u_onebit_adder/COUT__1/O
                         net (fo=1, unplaced)         0.000     7.983    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder[1]_3[27]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][27]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Setup_fdce_C_D)        0.044     8.420    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][27]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/mul_res_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][3]/Q
                         net (fo=2, unplaced)         0.136     0.960    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg_n_0_[1][3]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/mul_res_reg[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.058 r  u_fir_core/u_booth4wallace_multiplier_nbit/mul_res_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    u_fir_core/mul_res[3]
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/mul_res_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/mul_res_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][1]/Q
                         net (fo=4, unplaced)         0.141     0.966    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg_n_0_[0][1]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/mul_res_reg[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.064 r  u_fir_core/u_booth4wallace_multiplier_nbit/mul_res_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    u_fir_core/u_booth4wallace_multiplier_nbit_n_32
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/mul_res_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/mul_res_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[1][2]/Q
                         net (fo=3, unplaced)         0.139     0.963    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg_n_0_[1][2]
                                                                      r  u_fir_core/u_booth4wallace_multiplier_nbit/mul_res_reg[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.064 r  u_fir_core/u_booth4wallace_multiplier_nbit/mul_res_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    u_fir_core/mul_res[2]
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/mul_res_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_fir_core/counter_clr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/counter_clr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_clr_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    u_fir_core/counter_clr_reg[9]_0[3]
                                                                      r  u_fir_core/counter_clr[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  u_fir_core/counter_clr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    u_fir_core/p_0_in__0[3]
                         FDCE                                         r  u_fir_core/counter_clr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/counter_clr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_fir_core/mul_res_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/add_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/mul_res_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/mul_res_reg_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    u_fir_core/mul_res_reg[0]
                                                                      r  u_fir_core/add_temp[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  u_fir_core/add_temp[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    u_fir_core/add_temp[0]_i_1_n_0
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/add_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_fir_core/temp_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[15][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/temp_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/temp_data_reg[30]/Q
                         net (fo=6, unplaced)         0.145     0.969    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[15][31]_0[30]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg[15][26]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.067 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg[15][26]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate[15]_10[26]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[15][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[15][26]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[15][26]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_fir_core/counter_clr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/counter_clr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_clr_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    u_fir_core/counter_clr_reg[9]_0[1]
                                                                      r  u_fir_core/counter_clr[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  u_fir_core/counter_clr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    u_fir_core/p_0_in__0[1]
                         FDCE                                         r  u_fir_core/counter_clr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/counter_clr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_fir_core/counter_clr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/counter_clr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/counter_clr_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    u_fir_core/counter_clr_reg[9]_0[0]
                                                                      f  u_fir_core/counter_clr[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  u_fir_core/counter_clr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    u_fir_core/p_0_in__0[0]
                         FDCE                                         r  u_fir_core/counter_clr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/counter_clr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_fir_core/temp_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/temp_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/temp_data_reg[28]/Q
                         net (fo=8, unplaced)         0.147     0.972    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[15][31]_0[28]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg[14][26]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg[14][26]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate[14]_11[26]
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/u_booth4wallace_multiplier_nbit/op_generate_reg_reg[14][26]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_fir_core/counter_clr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/counter_clr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_clr_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    u_fir_core/counter_clr_reg[9]_0[2]
                                                                      r  u_fir_core/counter_clr[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.070 r  u_fir_core/counter_clr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    u_fir_core/p_0_in__0[2]
                         FDCE                                         r  u_fir_core/counter_clr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_clr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    u_fir_core/counter_clr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.050 }
Period(ns):         6.100
Sources:            { aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.100       3.945                aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.100       5.100                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.050       2.550                u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.100ns  (CLK rise@6.100ns - CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.430ns (33.163%)  route 2.882ns (66.837%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.228 - 6.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_reg_data_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    u_axi4_lite_slave/u_axi4_lite_slave_conf/conf_data[5]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/all_round_finish0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    u_fir_core/valid_flag_reg[1][1]
                                                                      r  u_fir_core/all_round_finish0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  u_fir_core/all_round_finish0_carry/CO[3]
                         net (fo=45, unplaced)        0.998     5.736    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[1]_2[0]
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.860 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.908     6.768    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  aclk (IN)
                         net (fo=0)                   0.000     6.100    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.938 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.698    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.789 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     8.228    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]/C
                         clock pessimism              0.184     8.411    
                         clock uncertainty           -0.035     8.376    
                         FDCE (Recov_fdce_C_CLR)     -0.352     8.024    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 u_fir_core/state_now_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.773%)  route 0.706ns (74.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/state_now_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  u_fir_core/state_now_reg[1]/Q
                         net (fo=101, unplaced)       0.323     1.147    u_fir_core/u_booth4wallace_multiplier_nbit/valid_flag_reg[0]_1
                                                                      f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.245 f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1/O
                         net (fo=359, unplaced)       0.383     1.628    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg[0][31]_i_1_n_0
                         FDCE                                         f  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_fir_core/u_booth4wallace_multiplier_nbit/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    u_fir_core/u_booth4wallace_multiplier_nbit/op_adder_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.894    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_s_awaddr[29]
                            (input port)
  Destination:            out_s_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.218ns (55.149%)  route 3.430ns (44.851%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[29] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[29]
                                                                      r  in_s_awaddr_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_awaddr_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_s_awaddr_IBUF[1]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.468 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.052 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/O
                         net (fo=4, unplaced)         0.473     3.525    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_s_awready_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     3.641 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_s_awready_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.090    u_axi4_lite_slave/u_axi4_lite_slave_bram/out_s_awready
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_s_awready_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.214 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_s_awready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.014    out_s_awready_OBUF
                                                                      r  out_s_awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.649 r  out_s_awready_OBUF_inst/O
                         net (fo=0)                   0.000     7.649    out_s_awready
                                                                      r  out_s_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[0]
                                                                      r  out_tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[0]
                                                                      r  out_tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[1]
                                                                      r  out_tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[1]
                                                                      r  out_tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[2]
                                                                      r  out_tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[2]
                                                                      r  out_tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[3]
                                                                      r  out_tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[3]
                                                                      r  out_tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[4]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[4]
                                                                      r  out_tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[4]
                                                                      r  out_tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[5]
                                                                      r  out_tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[5]
                                                                      r  out_tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[6]
                                                                      r  out_tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[6]
                                                                      r  out_tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[7]
                                                                      r  out_tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[7]
                                                                      r  out_tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.880ns (65.162%)  route 2.074ns (34.838%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.475     2.396    u_axi4_lite_slave/u_axi4_lite_slave_bram/state_now_reg[1]_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.520 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.320    out_tap_A_OBUF[8]
                                                                      r  out_tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.955 r  out_tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.955    out_tap_A[8]
                                                                      r  out_tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.337     0.919    out_tap_WE_OBUF[0]
                                                                      r  out_tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  out_tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    out_tap_WE[0]
                                                                      r  out_tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.337     0.919    out_tap_WE_OBUF[0]
                                                                      r  out_tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  out_tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.070    out_tap_WE[1]
                                                                      r  out_tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.337     0.919    out_tap_WE_OBUF[0]
                                                                      r  out_tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  out_tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.070    out_tap_WE[2]
                                                                      r  out_tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_s_wvalid
                            (input port)
  Destination:            out_tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_wvalid (IN)
                         net (fo=0)                   0.000     0.000    in_s_wvalid
                                                                      r  in_s_wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_wvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_wvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  u_axi4_lite_slave/u_axi4_lite_slave_bram/out_tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=17, unplaced)        0.337     0.919    out_tap_WE_OBUF[0]
                                                                      r  out_tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  out_tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.070    out_tap_WE[3]
                                                                      r  out_tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_ss_tvalid
                            (input port)
  Destination:            out_data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    in_ss_tvalid
                                                                      r  in_ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_ss_tvalid_IBUF_inst/O
                         net (fo=36, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_ss_tvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    out_data_Di_OBUF[0]
                                                                      r  out_data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  out_data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    out_data_Di[0]
                                                                      r  out_data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_ss_tvalid
                            (input port)
  Destination:            out_data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    in_ss_tvalid
                                                                      r  in_ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_ss_tvalid_IBUF_inst/O
                         net (fo=36, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_ss_tvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    out_data_Di_OBUF[10]
                                                                      r  out_data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  out_data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    out_data_Di[10]
                                                                      r  out_data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_ss_tvalid
                            (input port)
  Destination:            out_data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    in_ss_tvalid
                                                                      r  in_ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_ss_tvalid_IBUF_inst/O
                         net (fo=36, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_ss_tvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    out_data_Di_OBUF[11]
                                                                      r  out_data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  out_data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    out_data_Di[11]
                                                                      r  out_data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_ss_tvalid
                            (input port)
  Destination:            out_data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    in_ss_tvalid
                                                                      r  in_ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_ss_tvalid_IBUF_inst/O
                         net (fo=36, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_ss_tvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    out_data_Di_OBUF[12]
                                                                      r  out_data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  out_data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    out_data_Di[12]
                                                                      r  out_data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_ss_tvalid
                            (input port)
  Destination:            out_data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    in_ss_tvalid
                                                                      r  in_ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_ss_tvalid_IBUF_inst/O
                         net (fo=36, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_ss_tvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    out_data_Di_OBUF[13]
                                                                      r  out_data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  out_data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    out_data_Di[13]
                                                                      r  out_data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_ss_tvalid
                            (input port)
  Destination:            out_data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    in_ss_tvalid
                                                                      r  in_ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_ss_tvalid_IBUF_inst/O
                         net (fo=36, unplaced)        0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_ss_tvalid_IBUF
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/out_data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    out_data_Di_OBUF[14]
                                                                      r  out_data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  out_data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    out_data_Di[14]
                                                                      r  out_data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 3.927ns (44.977%)  route 4.805ns (55.023%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     7.630    u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[25]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.754 r  u_fir_core/out_sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.554    out_sm_tdata_OBUF[25]
                                                                      r  out_sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.189 r  out_sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.189    out_sm_tdata[25]
                                                                      r  out_sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 3.927ns (44.977%)  route 4.805ns (55.023%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     7.630    u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.754 r  u_fir_core/out_sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.554    out_sm_tdata_OBUF[26]
                                                                      r  out_sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.189 r  out_sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.189    out_sm_tdata[26]
                                                                      r  out_sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 3.927ns (44.977%)  route 4.805ns (55.023%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     7.630    u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.754 r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.554    out_sm_tdata_OBUF[27]
                                                                      r  out_sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.189 r  out_sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    11.189    out_sm_tdata[27]
                                                                      r  out_sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.729ns  (logic 3.927ns (44.992%)  route 4.802ns (55.008%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.627    u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.551    out_sm_tdata_OBUF[22]
                                                                      r  out_sm_tdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.186 r  out_sm_tdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.186    out_sm_tdata[22]
                                                                      r  out_sm_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 3.919ns (44.927%)  route 4.805ns (55.073%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     7.630    u_fir_core/out_sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[24]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     7.746 r  u_fir_core/out_sm_tdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.546    out_sm_tdata_OBUF[24]
                                                                      r  out_sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.181 r  out_sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.181    out_sm_tdata[24]
                                                                      r  out_sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 3.919ns (44.942%)  route 4.802ns (55.058%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.627    u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[20]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     7.743 r  u_fir_core/out_sm_tdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.543    out_sm_tdata_OBUF[20]
                                                                      r  out_sm_tdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.178 r  out_sm_tdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000    11.178    out_sm_tdata[20]
                                                                      r  out_sm_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 3.919ns (44.942%)  route 4.802ns (55.058%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.146 r  u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.627    u_fir_core/out_sm_tdata_OBUF[22]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[21]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     7.743 r  u_fir_core/out_sm_tdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.543    out_sm_tdata_OBUF[21]
                                                                      r  out_sm_tdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.178 r  out_sm_tdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.178    out_sm_tdata[21]
                                                                      r  out_sm_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 3.919ns (44.983%)  route 4.794ns (55.017%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[19]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     7.138 r  u_fir_core/out_sm_tdata_OBUF[19]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     7.611    u_fir_core/out_sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[18]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.735 r  u_fir_core/out_sm_tdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.535    out_sm_tdata_OBUF[18]
                                                                      r  out_sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.170 r  out_sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.170    out_sm_tdata[18]
                                                                      r  out_sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 3.927ns (45.101%)  route 4.781ns (54.899%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 r  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[17]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.146 f  u_fir_core/out_sm_tdata_OBUF[17]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     7.606    u_fir_core/out_sm_tdata_OBUF[17]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[17]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.730 r  u_fir_core/out_sm_tdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.530    out_sm_tdata_OBUF[17]
                                                                      r  out_sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.165 r  out_sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000    11.165    out_sm_tdata[17]
                                                                      r  out_sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/add_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_sm_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 3.911ns (44.933%)  route 4.794ns (55.067%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.584     2.456    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/add_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  u_fir_core/add_temp_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    u_fir_core/add_temp_reg_n_0_[0]
                                                                      f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 f  u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         1.139     5.165    u_fir_core/out_sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.289 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4/O
                         net (fo=2, unplaced)         1.122     6.411    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_4_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.022    u_fir_core/out_sm_tdata_OBUF[16]_inst_i_2_n_0
                                                                      f  u_fir_core/out_sm_tdata_OBUF[19]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     7.138 r  u_fir_core/out_sm_tdata_OBUF[19]_inst_i_2/O
                         net (fo=4, unplaced)         0.473     7.611    u_fir_core/out_sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  u_fir_core/out_sm_tdata_OBUF[19]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     7.727 r  u_fir_core/out_sm_tdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.527    out_sm_tdata_OBUF[19]
                                                                      r  out_sm_tdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.162 r  out_sm_tdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.162    out_sm_tdata[19]
                                                                      r  out_sm_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[0]/Q
                         net (fo=10, unplaced)        0.337     1.162    out_data_A_OBUF[0]
                                                                      r  out_data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[0]
                                                                      r  out_data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[1]/Q
                         net (fo=9, unplaced)         0.337     1.162    out_data_A_OBUF[1]
                                                                      r  out_data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[1]
                                                                      r  out_data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[2]/Q
                         net (fo=8, unplaced)         0.337     1.162    out_data_A_OBUF[2]
                                                                      r  out_data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[2]
                                                                      r  out_data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[3]/Q
                         net (fo=7, unplaced)         0.337     1.162    out_data_A_OBUF[3]
                                                                      r  out_data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[3]
                                                                      r  out_data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[4]/Q
                         net (fo=6, unplaced)         0.337     1.162    out_data_A_OBUF[4]
                                                                      r  out_data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[4]
                                                                      r  out_data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[5]/Q
                         net (fo=5, unplaced)         0.337     1.162    out_data_A_OBUF[5]
                                                                      r  out_data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[5]
                                                                      r  out_data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[6]/Q
                         net (fo=7, unplaced)         0.337     1.162    out_data_A_OBUF[6]
                                                                      r  out_data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[6]
                                                                      r  out_data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[7]/Q
                         net (fo=6, unplaced)         0.337     1.162    out_data_A_OBUF[7]
                                                                      r  out_data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[7]
                                                                      r  out_data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[8]/Q
                         net (fo=5, unplaced)         0.337     1.162    out_data_A_OBUF[8]
                                                                      r  out_data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[8]
                                                                      r  out_data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fir_core/counter_tap_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            out_data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.114     0.678    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_tap_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  u_fir_core/counter_tap_reg[9]/Q
                         net (fo=4, unplaced)         0.337     1.162    out_data_A_OBUF[9]
                                                                      r  out_data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  out_data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.367    out_data_A[9]
                                                                      r  out_data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          1420 Endpoints
Min Delay          1420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_s_awaddr[29]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_conf/ctrl_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.592ns (37.448%)  route 2.659ns (62.552%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[29] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[29]
                                                                      r  in_s_awaddr_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_awaddr_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_s_awaddr_IBUF[1]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.468 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.052 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/O
                         net (fo=4, unplaced)         0.473     3.525    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.649 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/O
                         net (fo=5, unplaced)         0.477     4.126    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/ctrl_flag_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.250 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/ctrl_flag_i_1/O
                         net (fo=1, unplaced)         0.000     4.250    u_axi4_lite_slave/u_axi4_lite_slave_conf/ctrl_flag_i_1_n_0
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/ctrl_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/ctrl_flag_reg/C

Slack:                    inf
  Source:                 in_s_awaddr[29]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.592ns (37.448%)  route 2.659ns (62.552%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[29] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[29]
                                                                      r  in_s_awaddr_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_awaddr_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_s_awaddr_IBUF[1]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.468 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.052 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/O
                         net (fo=4, unplaced)         0.473     3.525    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.649 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/O
                         net (fo=5, unplaced)         0.477     4.126    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.250 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_1/O
                         net (fo=1, unplaced)         0.000     4.250    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_1_n_0
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_reg/C

Slack:                    inf
  Source:                 in_s_awaddr[29]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.592ns (37.448%)  route 2.659ns (62.552%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  in_s_awaddr[29] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[29]
                                                                      f  in_s_awaddr_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  in_s_awaddr_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_s_awaddr_IBUF[1]
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.468 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.052 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/O
                         net (fo=4, unplaced)         0.473     3.525    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.649 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/O
                         net (fo=5, unplaced)         0.477     4.126    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.250 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.250    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_1_n_0
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now_reg[0]/C

Slack:                    inf
  Source:                 in_s_awaddr[29]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_conf/tap_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.592ns (37.448%)  route 2.659ns (62.552%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[29] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[29]
                                                                      r  in_s_awaddr_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_s_awaddr_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_s_awaddr_IBUF[1]
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.468 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.052 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/O
                         net (fo=4, unplaced)         0.473     3.525    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.649 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/O
                         net (fo=5, unplaced)         0.477     4.126    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/tap_flag_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.250 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/tap_flag_i_1/O
                         net (fo=1, unplaced)         0.000     4.250    u_axi4_lite_slave/u_axi4_lite_slave_conf/tap_flag_i_1_n_0
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/tap_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/tap_flag_reg/C

Slack:                    inf
  Source:                 in_s_awaddr[29]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.584ns (37.330%)  route 2.659ns (62.670%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  in_s_awaddr[29] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[29]
                                                                      f  in_s_awaddr_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  in_s_awaddr_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    u_axi4_lite_slave/u_axi4_lite_slave_conf/in_s_awaddr_IBUF[1]
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_3_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.468 f  u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    u_axi4_lite_slave/u_axi4_lite_slave_conf/data_flag_i_2_n_0
                                                                      f  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.052 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2/O
                         net (fo=4, unplaced)         0.473     3.525    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[0]_i_2_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.649 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4/O
                         net (fo=5, unplaced)         0.477     4.126    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_4_n_0
                                                                      r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     4.242 r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.242    u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now[1]_i_1_n_0
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_axi4_lite_slave/u_axi4_lite_slave_conf/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_conf/state_now_reg[1]/C

Slack:                    inf
  Source:                 in_sm_tready
                            (input port)
  Destination:            u_fir_core/counter_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.220ns (40.288%)  route 1.808ns (59.712%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_sm_tready (IN)
                         net (fo=0)                   0.000     0.000    in_sm_tready
                                                                      r  in_sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_sm_tready_IBUF_inst/O
                         net (fo=370, unplaced)       0.800     1.771    u_fir_core/in_sm_tready_IBUF
                                                                      r  u_fir_core/counter_data[9]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 f  u_fir_core/counter_data[9]_i_3/O
                         net (fo=10, unplaced)        0.492     2.387    u_fir_core/counter_data[9]_i_3_n_0
                                                                      f  u_fir_core/counter_data[9]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.511 r  u_fir_core/counter_data[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.027    u_fir_core/counter_data[9]_i_1_n_0
                         FDCE                                         r  u_fir_core/counter_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_data_reg[0]/C

Slack:                    inf
  Source:                 in_sm_tready
                            (input port)
  Destination:            u_fir_core/counter_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.220ns (40.288%)  route 1.808ns (59.712%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_sm_tready (IN)
                         net (fo=0)                   0.000     0.000    in_sm_tready
                                                                      r  in_sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_sm_tready_IBUF_inst/O
                         net (fo=370, unplaced)       0.800     1.771    u_fir_core/in_sm_tready_IBUF
                                                                      r  u_fir_core/counter_data[9]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 f  u_fir_core/counter_data[9]_i_3/O
                         net (fo=10, unplaced)        0.492     2.387    u_fir_core/counter_data[9]_i_3_n_0
                                                                      f  u_fir_core/counter_data[9]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.511 r  u_fir_core/counter_data[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.027    u_fir_core/counter_data[9]_i_1_n_0
                         FDCE                                         r  u_fir_core/counter_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_data_reg[1]/C

Slack:                    inf
  Source:                 in_sm_tready
                            (input port)
  Destination:            u_fir_core/counter_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.220ns (40.288%)  route 1.808ns (59.712%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_sm_tready (IN)
                         net (fo=0)                   0.000     0.000    in_sm_tready
                                                                      r  in_sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_sm_tready_IBUF_inst/O
                         net (fo=370, unplaced)       0.800     1.771    u_fir_core/in_sm_tready_IBUF
                                                                      r  u_fir_core/counter_data[9]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 f  u_fir_core/counter_data[9]_i_3/O
                         net (fo=10, unplaced)        0.492     2.387    u_fir_core/counter_data[9]_i_3_n_0
                                                                      f  u_fir_core/counter_data[9]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.511 r  u_fir_core/counter_data[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.027    u_fir_core/counter_data[9]_i_1_n_0
                         FDCE                                         r  u_fir_core/counter_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_data_reg[2]/C

Slack:                    inf
  Source:                 in_sm_tready
                            (input port)
  Destination:            u_fir_core/counter_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.220ns (40.288%)  route 1.808ns (59.712%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_sm_tready (IN)
                         net (fo=0)                   0.000     0.000    in_sm_tready
                                                                      r  in_sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_sm_tready_IBUF_inst/O
                         net (fo=370, unplaced)       0.800     1.771    u_fir_core/in_sm_tready_IBUF
                                                                      r  u_fir_core/counter_data[9]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 f  u_fir_core/counter_data[9]_i_3/O
                         net (fo=10, unplaced)        0.492     2.387    u_fir_core/counter_data[9]_i_3_n_0
                                                                      f  u_fir_core/counter_data[9]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.511 r  u_fir_core/counter_data[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.027    u_fir_core/counter_data[9]_i_1_n_0
                         FDCE                                         r  u_fir_core/counter_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_data_reg[3]/C

Slack:                    inf
  Source:                 in_sm_tready
                            (input port)
  Destination:            u_fir_core/counter_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.220ns (40.288%)  route 1.808ns (59.712%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_sm_tready (IN)
                         net (fo=0)                   0.000     0.000    in_sm_tready
                                                                      r  in_sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in_sm_tready_IBUF_inst/O
                         net (fo=370, unplaced)       0.800     1.771    u_fir_core/in_sm_tready_IBUF
                                                                      r  u_fir_core/counter_data[9]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 f  u_fir_core/counter_data[9]_i_3/O
                         net (fo=10, unplaced)        0.492     2.387    u_fir_core/counter_data[9]_i_3_n_0
                                                                      f  u_fir_core/counter_data[9]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.511 r  u_fir_core/counter_data[9]_i_1/O
                         net (fo=10, unplaced)        0.516     3.027    u_fir_core/counter_data[9]_i_1_n_0
                         FDCE                                         r  u_fir_core/counter_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.439     2.128    u_fir_core/aclk_IBUF_BUFG
                         FDCE                                         r  u_fir_core/counter_data_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_s_awaddr[2]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[2]
                                                                      r  in_s_awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[0]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[0]/C

Slack:                    inf
  Source:                 in_s_awaddr[3]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[3]
                                                                      r  in_s_awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[1]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[1]/C

Slack:                    inf
  Source:                 in_s_awaddr[4]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[4]
                                                                      r  in_s_awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[2]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[2]/C

Slack:                    inf
  Source:                 in_s_awaddr[5]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[5]
                                                                      r  in_s_awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[3]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[3]/C

Slack:                    inf
  Source:                 in_s_awaddr[6]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[6]
                                                                      r  in_s_awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[4]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[4]/C

Slack:                    inf
  Source:                 in_s_awaddr[7]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[7]
                                                                      r  in_s_awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[5]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[5]/C

Slack:                    inf
  Source:                 in_s_awaddr[8]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[8]
                                                                      r  in_s_awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[6]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[6]/C

Slack:                    inf
  Source:                 in_s_awaddr[9]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[9]
                                                                      r  in_s_awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[7]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[7]/C

Slack:                    inf
  Source:                 in_s_awaddr[10]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[10]
                                                                      r  in_s_awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[8]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[8]/C

Slack:                    inf
  Source:                 in_s_awaddr[11]
                            (input port)
  Destination:            u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    in_s_awaddr[11]
                                                                      r  in_s_awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  in_s_awaddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    u_axi4_lite_slave/u_axi4_lite_slave_bram/in_s_awaddr_IBUF[9]
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
                                                                      r  aclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  aclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    aclk_IBUF
                                                                      r  aclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  aclk_IBUF_BUFG_inst/O
                         net (fo=527, unplaced)       0.259     1.032    u_axi4_lite_slave/u_axi4_lite_slave_bram/aclk_IBUF_BUFG
                         FDCE                                         r  u_axi4_lite_slave/u_axi4_lite_slave_bram/addr_wr_reg[9]/C





