<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BelleIIvt6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../ipcore_dir/chipscope_icon.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="XCVR_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="XCVR_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="XCVR_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="XCVR_TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="XCVR_TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="XCVR_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="XCVR_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="XCVR_TOP.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="XCVR_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="XCVR_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1552136697" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1552136697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552136697" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6675084117681217737" xil_pn:start_ts="1552136697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552136697" xil_pn:in_ck="-3145732929765624570" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6235045163332309626" xil_pn:start_ts="1552136697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_icon.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_icon.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/example_design/frame_check.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/example_design/frame_gen.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/example_design/v6_gtxwizard_v1_12_top.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/implement/data_vio.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/implement/icon.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/implement/ila.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12/implement/rx_phase_align_fifo.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544252996" xil_pn:in_ck="7664976406461768307" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544252996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552136697" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2545583338195656071" xil_pn:start_ts="1552136697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552136697" xil_pn:in_ck="7664976406461768307" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5363281896293739529" xil_pn:start_ts="1552136697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552136697" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2623585871183591876" xil_pn:start_ts="1552136697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552136731" xil_pn:in_ck="-6147138355424139945" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5080387899905649338" xil_pn:start_ts="1552136715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="XCVR_TOP.lso"/>
      <outfile xil_pn:name="XCVR_TOP.ngc"/>
      <outfile xil_pn:name="XCVR_TOP.ngr"/>
      <outfile xil_pn:name="XCVR_TOP.prj"/>
      <outfile xil_pn:name="XCVR_TOP.stx"/>
      <outfile xil_pn:name="XCVR_TOP.syr"/>
      <outfile xil_pn:name="XCVR_TOP.xst"/>
      <outfile xil_pn:name="XCVR_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
