Analysis & Synthesis report for led
Tue Nov 19 13:45:49 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0|altsyncram_d191:auto_generated
 13. Parameter Settings for User Entity Instance: frequency_converter:p1
 14. Parameter Settings for User Entity Instance: printer:p4
 15. Parameter Settings for User Entity Instance: single_port_rom:p5
 16. Parameter Settings for User Entity Instance: matrix_cntr:p6
 17. Parameter Settings for User Entity Instance: matrix_cntr:p6|binary_counter:p1
 18. Parameter Settings for User Entity Instance: matrix_cntr:p6|simple_dual_port_ram_single_clock:p2
 19. Parameter Settings for User Entity Instance: matrix_cntr:p6|decode:p3
 20. Parameter Settings for Inferred Entity Instance: matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "matrix_cntr:p6|simple_dual_port_ram_single_clock:p2"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 19 13:45:48 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; led                                             ;
; Top-level Entity Name              ; matrix_block                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 128                                             ;
;     Total combinational functions  ; 128                                             ;
;     Dedicated logic registers      ; 29                                              ;
; Total registers                    ; 29                                              ;
; Total pins                         ; 60                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; matrix_block       ; led                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; frequency_converter.vhd                                       ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/frequency_converter.vhd                                       ;         ;
; single_port_rom.vhd                                           ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/single_port_rom.vhd                                           ;         ;
; binary_counter.vhd                                            ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/binary_counter.vhd                                            ;         ;
; decode.vhd                                                    ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/decode.vhd                                                    ;         ;
; button_cntr.vhd                                               ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/button_cntr.vhd                                               ;         ;
; main_block.vhd                                                ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/main_block.vhd                                                ;         ;
; matrix_cntr.vhd                                               ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/matrix_cntr.vhd                                               ;         ;
; matrix_block.vhd                                              ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/matrix_block.vhd                                              ;         ;
; simple_dual_port_ram_single_clock.vhd                         ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/simple_dual_port_ram_single_clock.vhd                         ;         ;
; DEmux.vhd                                                     ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/DEmux.vhd                                                     ;         ;
; printer.vhd                                                   ; yes             ; User VHDL File                                        ; F:/Desktop/cinema_bizarre/LEDAE/LED/printer.vhd                                                   ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal130.inc                                                ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/aglobal130.inc                                 ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                                                    ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                                          ; f:/desktop/need/ae/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_d191.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; F:/Desktop/cinema_bizarre/LEDAE/LED/db/altsyncram_d191.tdf                                        ;         ;
; db/led.ram0_simple_dual_port_ram_single_clock_c2af7d2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/Desktop/cinema_bizarre/LEDAE/LED/db/led.ram0_simple_dual_port_ram_single_clock_c2af7d2.hdl.mif ;         ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimated Total logic elements              ; 128                                      ;
;                                             ;                                          ;
; Total combinational functions               ; 128                                      ;
; Logic element usage by number of LUT inputs ;                                          ;
;     -- 4 input functions                    ; 49                                       ;
;     -- 3 input functions                    ; 33                                       ;
;     -- <=2 input functions                  ; 46                                       ;
;                                             ;                                          ;
; Logic elements by mode                      ;                                          ;
;     -- normal mode                          ; 97                                       ;
;     -- arithmetic mode                      ; 31                                       ;
;                                             ;                                          ;
; Total registers                             ; 29                                       ;
;     -- Dedicated logic registers            ; 29                                       ;
;     -- I/O registers                        ; 0                                        ;
;                                             ;                                          ;
; I/O pins                                    ; 60                                       ;
; Total memory bits                           ; 1024                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                        ;
; Maximum fan-out node                        ; matrix_cntr:p6|binary_counter:p1|Add1~12 ;
; Maximum fan-out                             ; 32                                       ;
; Total fan-out                               ; 562                                      ;
; Average fan-out                             ; 2.50                                     ;
+---------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |matrix_block                                ; 128 (0)           ; 29 (0)       ; 1024        ; 0            ; 0       ; 0         ; 60   ; 0            ; |matrix_block                                                                                                         ; work         ;
;    |frequency_converter:p1|                  ; 40 (40)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|frequency_converter:p1                                                                                  ; work         ;
;    |matrix_cntr:p6|                          ; 88 (0)            ; 7 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6                                                                                          ; work         ;
;       |DEmux:p4|                             ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6|DEmux:p4                                                                                 ; work         ;
;       |binary_counter:p1|                    ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6|binary_counter:p1                                                                        ; work         ;
;       |decode:p3|                            ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6|decode:p3                                                                                ; work         ;
;       |simple_dual_port_ram_single_clock:p2| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6|simple_dual_port_ram_single_clock:p2                                                     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0                                ; work         ;
;             |altsyncram_d191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_block|matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0|altsyncram_d191:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+
; Name                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                           ;
+--------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+
; matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0|altsyncram_d191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 128          ; 8            ; --           ; --           ; 1024 ; db/led.ram0_simple_dual_port_ram_single_clock_c2af7d2.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; matrix_cntr:p6|DEmux:p4|R[0]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; yes                    ;
; matrix_cntr:p6|DEmux:p4|R[1]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; yes                    ;
; matrix_cntr:p6|DEmux:p4|R[2]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; yes                    ;
; matrix_cntr:p6|DEmux:p4|R[3]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; yes                    ;
; matrix_cntr:p6|DEmux:p4|R[4]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; yes                    ;
; matrix_cntr:p6|DEmux:p4|R[5]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; yes                    ;
; matrix_cntr:p6|DEmux:p4|R[6]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; no                     ;
; matrix_cntr:p6|DEmux:p4|R[7]                        ; matrix_cntr:p6|DEmux:p4|Equal0        ; no                     ;
; matrix_cntr:p6|DEmux:p4|G[0]                        ; matrix_cntr:p6|binary_counter:p1|Add1 ; no                     ;
; matrix_cntr:p6|DEmux:p4|G[1]                        ; matrix_cntr:p6|binary_counter:p1|Add1 ; no                     ;
; matrix_cntr:p6|DEmux:p4|G[2]                        ; matrix_cntr:p6|binary_counter:p1|Add1 ; no                     ;
; matrix_cntr:p6|DEmux:p4|G[3]                        ; VCC                                   ; yes                    ;
; matrix_cntr:p6|DEmux:p4|G[4]                        ; VCC                                   ; yes                    ;
; matrix_cntr:p6|DEmux:p4|G[5]                        ; VCC                                   ; yes                    ;
; matrix_cntr:p6|DEmux:p4|G[6]                        ; VCC                                   ; yes                    ;
; matrix_cntr:p6|DEmux:p4|G[7]                        ; VCC                                   ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[0]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[1]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[2]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[3]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[4]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[5]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[6]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; matrix_cntr:p6|DEmux:p4|B[7]                        ; matrix_cntr:p6|DEmux:p4|B[7]          ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                       ;
+-------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                               ; Megafunction                                                  ; Type ;
+-------------------------------------------------------------+---------------------------------------------------------------+------+
; matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|q[0..7] ; matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|ram_rtl_0 ; RAM  ;
; single_port_rom:p5|q[0..7]                                  ; matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------+---------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0|altsyncram_d191:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequency_converter:p1 ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                          ;
; out_clk        ; 15       ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: printer:p4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr_width     ; 7     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_rom:p5 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 8     ; Signed Integer                         ;
; addr_width     ; 7     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_cntr:p6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 8     ; Signed Integer                     ;
; addr_width     ; 7     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_cntr:p6|binary_counter:p1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; min_count      ; 0     ; Signed Integer                                       ;
; max_count      ; 127   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_cntr:p6|simple_dual_port_ram_single_clock:p2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                          ;
; addr_width     ; 7     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_cntr:p6|decode:p3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------------------------+----------------------+
; Parameter Name                     ; Value                                                         ; Type                 ;
+------------------------------------+---------------------------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped              ;
; OPERATION_MODE                     ; ROM                                                           ; Untyped              ;
; WIDTH_A                            ; 8                                                             ; Untyped              ;
; WIDTHAD_A                          ; 7                                                             ; Untyped              ;
; NUMWORDS_A                         ; 128                                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped              ;
; WIDTH_B                            ; 1                                                             ; Untyped              ;
; WIDTHAD_B                          ; 1                                                             ; Untyped              ;
; NUMWORDS_B                         ; 1                                                             ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped              ;
; BYTE_SIZE                          ; 8                                                             ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped              ;
; INIT_FILE                          ; db/led.ram0_simple_dual_port_ram_single_clock_c2af7d2.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone II                                                    ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_d191                                               ; Untyped              ;
+------------------------------------+---------------------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                        ;
; Entity Instance                           ; matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_cntr:p6|simple_dual_port_ram_single_clock:p2" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; we   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 19 13:45:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off led -c led
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file frequency_converter.vhd
    Info (12022): Found design unit 1: frequency_converter-logic
    Info (12023): Found entity 1: frequency_converter
Info (12021): Found 2 design units, including 1 entities, in source file single_port_rom.vhd
    Info (12022): Found design unit 1: single_port_rom-rtl
    Info (12023): Found entity 1: single_port_rom
Info (12021): Found 2 design units, including 1 entities, in source file binary_counter.vhd
    Info (12022): Found design unit 1: binary_counter-rtl
    Info (12023): Found entity 1: binary_counter
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-rtl
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file button_cntr.vhd
    Info (12022): Found design unit 1: button_cntr-rtl
    Info (12023): Found entity 1: button_cntr
Info (12021): Found 2 design units, including 1 entities, in source file main_block.vhd
    Info (12022): Found design unit 1: main_block-rtl
    Info (12023): Found entity 1: main_block
Info (12021): Found 2 design units, including 1 entities, in source file matrix_cntr.vhd
    Info (12022): Found design unit 1: matrix_cntr-rtl
    Info (12023): Found entity 1: matrix_cntr
Info (12021): Found 2 design units, including 1 entities, in source file matrix_block.vhd
    Info (12022): Found design unit 1: matrix_block-rtl
    Info (12023): Found entity 1: matrix_block
Info (12021): Found 2 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.vhd
    Info (12022): Found design unit 1: simple_dual_port_ram_single_clock-rtl
    Info (12023): Found entity 1: simple_dual_port_ram_single_clock
Info (12021): Found 2 design units, including 1 entities, in source file demux.vhd
    Info (12022): Found design unit 1: DEmux-rtl
    Info (12023): Found entity 1: DEmux
Info (12021): Found 2 design units, including 1 entities, in source file printer.vhd
    Info (12022): Found design unit 1: printer-rtl
    Info (12023): Found entity 1: printer
Info (12127): Elaborating entity "matrix_block" for the top level hierarchy
Info (12128): Elaborating entity "frequency_converter" for hierarchy "frequency_converter:p1"
Info (12128): Elaborating entity "button_cntr" for hierarchy "button_cntr:p2"
Warning (10541): VHDL Signal Declaration warning at button_cntr.vhd(8): used implicit default value for signal "on_off_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at button_cntr.vhd(9): used implicit default value for signal "swich_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "main_block" for hierarchy "main_block:p3"
Warning (10541): VHDL Signal Declaration warning at main_block.vhd(8): used implicit default value for signal "smth" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "printer" for hierarchy "printer:p4"
Warning (10541): VHDL Signal Declaration warning at printer.vhd(11): used implicit default value for signal "addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at printer.vhd(12): used implicit default value for signal "waddr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "single_port_rom" for hierarchy "single_port_rom:p5"
Info (12128): Elaborating entity "matrix_cntr" for hierarchy "matrix_cntr:p6"
Info (12128): Elaborating entity "binary_counter" for hierarchy "matrix_cntr:p6|binary_counter:p1"
Warning (10492): VHDL Process Statement warning at binary_counter.vhd(35): signal "qq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "simple_dual_port_ram_single_clock" for hierarchy "matrix_cntr:p6|simple_dual_port_ram_single_clock:p2"
Info (12128): Elaborating entity "decode" for hierarchy "matrix_cntr:p6|decode:p3"
Info (12128): Elaborating entity "DEmux" for hierarchy "matrix_cntr:p6|DEmux:p4"
Warning (10631): VHDL Process Statement warning at DEmux.vhd(19): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEmux.vhd(19): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEmux.vhd(19): inferring latch(es) for signal or variable "G", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "G[0]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[1]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[2]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[3]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[4]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[5]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[6]" at DEmux.vhd(19)
Info (10041): Inferred latch for "G[7]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[0]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[1]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[2]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[3]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[4]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[5]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[6]" at DEmux.vhd(19)
Info (10041): Inferred latch for "B[7]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[0]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[1]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[2]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[3]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[4]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[5]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[6]" at DEmux.vhd(19)
Info (10041): Inferred latch for "R[7]" at DEmux.vhd(19)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "single_port_rom:p5|rom" is uninferred due to asynchronous read logic
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/led.ram0_simple_dual_port_ram_single_clock_c2af7d2.hdl.mif
Info (12130): Elaborated megafunction instantiation "matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "matrix_cntr:p6|simple_dual_port_ram_single_clock:p2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/led.ram0_simple_dual_port_ram_single_clock_c2af7d2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d191.tdf
    Info (12023): Found entity 1: altsyncram_d191
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[0] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[1] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[2] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[3] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[4] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[5] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[6] has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|R[7] has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|G[0] has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|G[1] has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|G[2] has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Warning (13012): Latch matrix_cntr:p6|DEmux:p4|B[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal matrix_cntr:p6|binary_counter:p1|Add1~synth
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "b_on_off_in"
    Warning (15610): No output dependent on input pin "b_swich_in"
Info (21057): Implemented 196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 128 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4650 megabytes
    Info: Processing ended: Tue Nov 19 13:45:49 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


