==============================================================
File generated on Thu Jan 09 23:55:57 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Jan 09 23:57:02 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Jan 10 00:11:36 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'modules/calc/calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/blockControl/blockControl.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.hpp:1:
In file included from modules/blockControl/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/acc/acc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.hpp:1:
In file included from modules/acc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/V_read/V_read.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.hpp:1:
In file included from modules/V_read/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from Stream.cpp:1:
In file included from Stream.cpp:1:
In file included from ./Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/I_calc/I_calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.hpp:1:
In file included from modules/I_calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 442.008 ; gain = 0.141 ; free physical = 4707 ; free virtual = 11748
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 442.008 ; gain = 0.141 ; free physical = 4707 ; free virtual = 11748
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'simulationConfig<config<27> >' into 'GapJunctionIP' (Stream.cpp:58).
INFO: [XFORM 203-603] Inlining function 'dataToProcess<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, idxArray<4u>, hls::stream<idxArray<4u> > >' into 'writeV2calc' (modules/V_read/V_read.cpp:84).
INFO: [XFORM 203-603] Inlining function 'accBlockCurrents<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 14, 4>' into 'I_calc' (modules/I_calc/I_calc.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 570.609 ; gain = 128.742 ; free physical = 4677 ; free virtual = 11728
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 570.609 ; gain = 128.742 ; free physical = 4661 ; free virtual = 11713
INFO: [XFORM 203-1101] Packing variable 'input.V.data' (Stream.cpp:47) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accumulation<dataPackage<float, 4>, float, 4>' (modules/acc/acc.cpp:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/acc/acc.cpp:78) in function 'acc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:14).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:65) in function 'I_calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:22).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/V_read/V_read.cpp:78) in function 'writeV2calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:53).
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0' (modules/blockControl/blockControl.cpp:43:1) in function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0-0' (modules/V_read/V_read.cpp:18:1) in function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:66:1) in function 'I_calc'.
INFO: [HLS 200-489] Unrolling loop 'init_Loop' (modules/I_calc/I_calc.cpp:5) in function 'initIacc<dataPackage<float, 4> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/acc/acc.cpp:25) in function 'accumulation<dataPackage<float, 4>, float, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/acc/acc.cpp:81) in function 'acc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:15) in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/I_calc/I_calc.cpp:21) in function 'I_calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:23) in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/V_read/V_read.hpp:25) in function 'writeV2calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (modules/V_read/V_read.cpp:49) in function 'writeV2calc' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (modules/V_read/V_read.cpp:34) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (modules/V_read/V_read.cpp:37) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'newData.data' (modules/V_read/V_read.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'idx.data.V' (modules/V_read/V_read.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'Vj.data' (modules/calc/calc.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_calc.data' (modules/calc/calc.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_calc.data' (modules/calc/calc.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'accArray.data' (modules/acc/acc.cpp:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_vector.data' (modules/acc/acc.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_vector.data' (modules/acc/acc.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'Conductance.data' (modules/acc/acc.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'f_acc' (modules/acc/acc.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'v_acc' (modules/acc/acc.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'newFdata.data' (modules/acc/acc.cpp:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'newVdata.data' (modules/acc/acc.cpp:72) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_acc_read.data' (modules/I_calc/I_calc.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_acc_read.data' (modules/I_calc/I_calc.cpp:52) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'processedData.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vj_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vi_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_data.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'C_data.V.data' .
INFO: [XFORM 203-101] Partitioning array 'processedData.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vj_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vi_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'accumulation<dataPackage<float, 4>, float, 4>' into 'acc' (modules/acc/acc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'voltagesBackup.i.i' should be updated in process function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'V_read', detected/extracted 4 process function(s): 
	 'V_read.entry190203'
	 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>'
	 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'
	 'writeV2calc'.
INFO: [XFORM 203-712] Applying dataflow to function 'execute', detected/extracted 7 process function(s): 
	 'execute.entry195'
	 'execute_Block_codeRepl2_proc'
	 'blockControl'
	 'V_read'
	 'calc'
	 'acc'
	 'I_calc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 570.609 ; gain = 128.742 ; free physical = 4624 ; free virtual = 11680
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (modules/V_read/V_read.cpp:70:34) in function 'writeV2calc' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/calc/calc.cpp:37:39) in function 'calc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/acc/acc.cpp:75:32) in function 'acc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'RowOfBlocks_Loop' (modules/I_calc/I_calc.cpp:58:102) in function 'I_calc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' to 'readVoltages' (modules/V_read/V_read.cpp:32:42)
WARNING: [XFORM 203-631] Renaming function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' to 'readCalcData' (modules/acc/acc.cpp:7:1)
WARNING: [XFORM 203-631] Renaming function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>' to 'indexGeneration' (modules/V_read/V_read.cpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getVoltages' (modules/blockControl/blockControl.cpp:17:49)
WARNING: [XFORM 203-631] Renaming function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' to 'getTotalCurrent' (modules/I_calc/I_calc.cpp:34:9)
WARNING: [XFORM 203-631] Renaming function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getConductances' (modules/blockControl/blockControl.cpp:42:82)
WARNING: [XFORM 203-631] Renaming function 'execute_Block_codeRepl2_proc' to 'execute_Block_codeRe' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 761.867 ; gain = 320.000 ; free physical = 4481 ; free virtual = 11535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GapJunctionIP' ...
WARNING: [SYN 201-103] Legalizing function name 'execute.entry195' to 'execute_entry195'.
WARNING: [SYN 201-103] Legalizing function name 'V_read.entry190203' to 'V_read_entry190203'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.92 seconds; current allocated memory: 277.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.387 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 277.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 278.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 278.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:81) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:82) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:83) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 279.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 281.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 282.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readCalcData'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 282.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 282.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 284.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 285.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Blocks_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 285.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 286.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 287.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 288.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_entry195'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 288.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getConductances'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockControl'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read_entry190203'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 292.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'indexGeneration'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 293.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeV2calc'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 295.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 297.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_29ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 299.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCalcData'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 301.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_27ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acc'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 303.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fpext_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getTotalCurrent'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 306.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'I_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 308.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d3_A' is changed to 'fifo_w27_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d2_A' is changed to 'fifo_w27_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 311.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/size' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/FirstRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/LastRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'GapJunctionIP' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'size', 'FirstRow' and 'LastRow' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GapJunctionIP'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 314.745 MB.
INFO: [RTMG 210-278] Implementing memory 'V_read_voltagesBackup_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_2_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_6_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_SIZE_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_indexGeneration_U0_U(start_for_indexGeneration_U0)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1'
==============================================================
File generated on Fri Jan 10 00:13:40 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Jan 10 00:14:46 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Jan 10 00:16:20 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'modules/calc/calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/blockControl/blockControl.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.hpp:1:
In file included from modules/blockControl/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/acc/acc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.hpp:1:
In file included from modules/acc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/V_read/V_read.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.hpp:1:
In file included from modules/V_read/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from Stream.cpp:1:
In file included from Stream.cpp:1:
In file included from ./Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/I_calc/I_calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.hpp:1:
In file included from modules/I_calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 442.004 ; gain = 0.141 ; free physical = 4532 ; free virtual = 11601
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 442.004 ; gain = 0.141 ; free physical = 4532 ; free virtual = 11601
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'simulationConfig<config<27> >' into 'GapJunctionIP' (Stream.cpp:58).
INFO: [XFORM 203-603] Inlining function 'dataToProcess<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, idxArray<4u>, hls::stream<idxArray<4u> > >' into 'writeV2calc' (modules/V_read/V_read.cpp:84).
INFO: [XFORM 203-603] Inlining function 'accBlockCurrents<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 14, 4>' into 'I_calc' (modules/I_calc/I_calc.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 570.605 ; gain = 128.742 ; free physical = 4498 ; free virtual = 11580
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 570.605 ; gain = 128.742 ; free physical = 4481 ; free virtual = 11566
INFO: [XFORM 203-1101] Packing variable 'input.V.data' (Stream.cpp:47) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accumulation<dataPackage<float, 4>, float, 4>' (modules/acc/acc.cpp:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/acc/acc.cpp:78) in function 'acc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:14).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:65) in function 'I_calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:22).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/V_read/V_read.cpp:78) in function 'writeV2calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:53).
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0' (modules/blockControl/blockControl.cpp:43:1) in function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0-0' (modules/V_read/V_read.cpp:18:1) in function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:66:1) in function 'I_calc'.
INFO: [HLS 200-489] Unrolling loop 'init_Loop' (modules/I_calc/I_calc.cpp:5) in function 'initIacc<dataPackage<float, 4> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/acc/acc.cpp:25) in function 'accumulation<dataPackage<float, 4>, float, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/acc/acc.cpp:81) in function 'acc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:15) in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/I_calc/I_calc.cpp:21) in function 'I_calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:23) in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/V_read/V_read.hpp:25) in function 'writeV2calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (modules/V_read/V_read.cpp:49) in function 'writeV2calc' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (modules/V_read/V_read.cpp:34) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (modules/V_read/V_read.cpp:37) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'newData.data' (modules/V_read/V_read.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'idx.data.V' (modules/V_read/V_read.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'Vj.data' (modules/calc/calc.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_calc.data' (modules/calc/calc.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_calc.data' (modules/calc/calc.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'accArray.data' (modules/acc/acc.cpp:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_vector.data' (modules/acc/acc.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_vector.data' (modules/acc/acc.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'Conductance.data' (modules/acc/acc.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'f_acc' (modules/acc/acc.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'v_acc' (modules/acc/acc.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'newFdata.data' (modules/acc/acc.cpp:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'newVdata.data' (modules/acc/acc.cpp:72) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_acc_read.data' (modules/I_calc/I_calc.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_acc_read.data' (modules/I_calc/I_calc.cpp:52) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'processedData.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vj_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vi_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_data.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'C_data.V.data' .
INFO: [XFORM 203-101] Partitioning array 'processedData.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vj_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vi_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'accumulation<dataPackage<float, 4>, float, 4>' into 'acc' (modules/acc/acc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'voltagesBackup.i.i' should be updated in process function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'V_read', detected/extracted 4 process function(s): 
	 'V_read.entry190203'
	 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>'
	 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'
	 'writeV2calc'.
INFO: [XFORM 203-712] Applying dataflow to function 'execute', detected/extracted 7 process function(s): 
	 'execute.entry195'
	 'execute_Block_codeRepl2_proc'
	 'blockControl'
	 'V_read'
	 'calc'
	 'acc'
	 'I_calc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 570.605 ; gain = 128.742 ; free physical = 4447 ; free virtual = 11533
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (modules/V_read/V_read.cpp:70:34) in function 'writeV2calc' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/calc/calc.cpp:37:39) in function 'calc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/acc/acc.cpp:75:32) in function 'acc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'RowOfBlocks_Loop' (modules/I_calc/I_calc.cpp:58:102) in function 'I_calc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' to 'readVoltages' (modules/V_read/V_read.cpp:32:42)
WARNING: [XFORM 203-631] Renaming function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' to 'readCalcData' (modules/acc/acc.cpp:7:1)
WARNING: [XFORM 203-631] Renaming function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>' to 'indexGeneration' (modules/V_read/V_read.cpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getVoltages' (modules/blockControl/blockControl.cpp:17:49)
WARNING: [XFORM 203-631] Renaming function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' to 'getTotalCurrent' (modules/I_calc/I_calc.cpp:34:9)
WARNING: [XFORM 203-631] Renaming function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getConductances' (modules/blockControl/blockControl.cpp:42:82)
WARNING: [XFORM 203-631] Renaming function 'execute_Block_codeRepl2_proc' to 'execute_Block_codeRe' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 761.863 ; gain = 320.000 ; free physical = 4304 ; free virtual = 11389
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GapJunctionIP' ...
WARNING: [SYN 201-103] Legalizing function name 'execute.entry195' to 'execute_entry195'.
WARNING: [SYN 201-103] Legalizing function name 'V_read.entry190203' to 'V_read_entry190203'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.37 seconds; current allocated memory: 277.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.469 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 278.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 278.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:81) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:82) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:83) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 279.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 280.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 281.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 282.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readCalcData'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 282.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 282.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 283.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 285.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 285.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Blocks_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 285.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 286.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 287.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 288.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_entry195'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 288.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getConductances'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 290.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockControl'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 291.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read_entry190203'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 291.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 292.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'indexGeneration'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 293.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeV2calc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 295.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 297.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_29ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 299.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCalcData'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 301.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_27ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acc'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 303.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fpext_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getTotalCurrent'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 306.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'I_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 308.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d3_A' is changed to 'fifo_w27_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d2_A' is changed to 'fifo_w27_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 311.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/size' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/FirstRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/LastRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'GapJunctionIP' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'size', 'FirstRow' and 'LastRow' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GapJunctionIP'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 314.830 MB.
INFO: [RTMG 210-278] Implementing memory 'V_read_voltagesBackup_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_2_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_6_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_SIZE_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_indexGeneration_U0_U(start_for_indexGeneration_U0)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1'
==============================================================
File generated on Fri Jan 10 00:17:42 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Jan 10 00:22:10 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Jan 11 14:23:26 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'modules/I_calc/I_calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.hpp:1:
In file included from modules/I_calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from Stream.cpp:1:
In file included from Stream.cpp:1:
In file included from ./Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/V_read/V_read.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.hpp:1:
In file included from modules/V_read/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/acc/acc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.hpp:1:
In file included from modules/acc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/blockControl/blockControl.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.hpp:1:
In file included from modules/blockControl/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'modules/calc/calc.cpp' ... 
WARNING: [HLS 200-40] In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 442.004 ; gain = 0.141 ; free physical = 9775 ; free virtual = 12677
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 442.004 ; gain = 0.141 ; free physical = 9775 ; free virtual = 12677
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'simulationConfig<config<27> >' into 'GapJunctionIP' (Stream.cpp:58).
INFO: [XFORM 203-603] Inlining function 'dataToProcess<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, idxArray<4u>, hls::stream<idxArray<4u> > >' into 'writeV2calc' (modules/V_read/V_read.cpp:84).
INFO: [XFORM 203-603] Inlining function 'accBlockCurrents<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 14, 4>' into 'I_calc' (modules/I_calc/I_calc.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 570.594 ; gain = 128.730 ; free physical = 9752 ; free virtual = 12664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 570.594 ; gain = 128.730 ; free physical = 9736 ; free virtual = 12650
INFO: [XFORM 203-1101] Packing variable 'input.V.data' (Stream.cpp:47) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accumulation<dataPackage<float, 4>, float, 4>' (modules/acc/acc.cpp:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/acc/acc.cpp:78) in function 'acc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:14).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:65) in function 'I_calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:22).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/V_read/V_read.cpp:78) in function 'writeV2calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:53).
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0' (modules/blockControl/blockControl.cpp:43:1) in function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0-0' (modules/V_read/V_read.cpp:18:1) in function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:66:1) in function 'I_calc'.
INFO: [HLS 200-489] Unrolling loop 'init_Loop' (modules/I_calc/I_calc.cpp:5) in function 'initIacc<dataPackage<float, 4> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/acc/acc.cpp:25) in function 'accumulation<dataPackage<float, 4>, float, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/acc/acc.cpp:81) in function 'acc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:15) in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/I_calc/I_calc.cpp:21) in function 'I_calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:23) in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/V_read/V_read.hpp:25) in function 'writeV2calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (modules/V_read/V_read.cpp:49) in function 'writeV2calc' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (modules/V_read/V_read.cpp:34) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (modules/V_read/V_read.cpp:37) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'newData.data' (modules/V_read/V_read.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'idx.data.V' (modules/V_read/V_read.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'Vj.data' (modules/calc/calc.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_calc.data' (modules/calc/calc.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_calc.data' (modules/calc/calc.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'accArray.data' (modules/acc/acc.cpp:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_vector.data' (modules/acc/acc.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_vector.data' (modules/acc/acc.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'Conductance.data' (modules/acc/acc.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'f_acc' (modules/acc/acc.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'v_acc' (modules/acc/acc.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'newFdata.data' (modules/acc/acc.cpp:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'newVdata.data' (modules/acc/acc.cpp:72) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_acc_read.data' (modules/I_calc/I_calc.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_acc_read.data' (modules/I_calc/I_calc.cpp:52) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'processedData.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vj_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vi_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_data.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'C_data.V.data' .
INFO: [XFORM 203-101] Partitioning array 'processedData.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vj_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vi_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'accumulation<dataPackage<float, 4>, float, 4>' into 'acc' (modules/acc/acc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'voltagesBackup.i.i' should be updated in process function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'V_read', detected/extracted 4 process function(s): 
	 'V_read.entry190203'
	 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>'
	 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'
	 'writeV2calc'.
INFO: [XFORM 203-712] Applying dataflow to function 'execute', detected/extracted 7 process function(s): 
	 'execute.entry195'
	 'execute_Block_codeRepl2_proc'
	 'blockControl'
	 'V_read'
	 'calc'
	 'acc'
	 'I_calc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 570.594 ; gain = 128.730 ; free physical = 9700 ; free virtual = 12616
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (modules/V_read/V_read.cpp:70:34) in function 'writeV2calc' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/calc/calc.cpp:37:39) in function 'calc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/acc/acc.cpp:75:32) in function 'acc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'RowOfBlocks_Loop' (modules/I_calc/I_calc.cpp:58:102) in function 'I_calc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' to 'readVoltages' (modules/V_read/V_read.cpp:32:42)
WARNING: [XFORM 203-631] Renaming function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' to 'readCalcData' (modules/acc/acc.cpp:7:1)
WARNING: [XFORM 203-631] Renaming function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>' to 'indexGeneration' (modules/V_read/V_read.cpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getVoltages' (modules/blockControl/blockControl.cpp:17:49)
WARNING: [XFORM 203-631] Renaming function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' to 'getTotalCurrent' (modules/I_calc/I_calc.cpp:34:9)
WARNING: [XFORM 203-631] Renaming function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getConductances' (modules/blockControl/blockControl.cpp:42:82)
WARNING: [XFORM 203-631] Renaming function 'execute_Block_codeRepl2_proc' to 'execute_Block_codeRe' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 761.863 ; gain = 320.000 ; free physical = 9556 ; free virtual = 12471
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GapJunctionIP' ...
WARNING: [SYN 201-103] Legalizing function name 'execute.entry195' to 'execute_entry195'.
WARNING: [SYN 201-103] Legalizing function name 'V_read.entry190203' to 'V_read_entry190203'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.5 seconds; current allocated memory: 277.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.535 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:81) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:82) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:83) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 279.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 280.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 281.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 282.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readCalcData'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 282.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 282.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 283.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 285.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 285.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Blocks_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 287.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 288.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_entry195'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 288.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getConductances'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockControl'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read_entry190203'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 291.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 292.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'indexGeneration'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 293.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeV2calc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 295.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 297.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_29ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 299.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCalcData'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 301.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_27ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 303.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fpext_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getTotalCurrent'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 306.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'I_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 308.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d3_A' is changed to 'fifo_w27_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d2_A' is changed to 'fifo_w27_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 311.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/size' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/FirstRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/LastRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'GapJunctionIP' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'size', 'FirstRow' and 'LastRow' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GapJunctionIP'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 314.851 MB.
INFO: [RTMG 210-278] Implementing memory 'V_read_voltagesBackup_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_2_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_6_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_SIZE_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_indexGeneration_U0_U(start_for_indexGeneration_U0)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1'
==============================================================
File generated on Sat Jan 11 14:24:55 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Jan 11 15:30:48 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Jan 11 15:33:20 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Jan 11 16:44:39 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Jan 11 17:01:55 CST 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
