Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 14 07:29:32 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (1)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.784      -63.669                     14                  322        0.151        0.000                      0                  322        4.500        0.000                       0                   220  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.784      -63.669                     14                  322        0.151        0.000                      0                  322        4.500        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -4.784ns,  Total Violation      -63.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.784ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 6.110ns (41.294%)  route 8.686ns (58.706%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.377    18.861    dig3[3]_i_13_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.742    19.727    dig4[3]_i_3_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    19.851 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    19.851    dig5[0]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    15.068    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                 -4.784    

Slack (VIOLATED) :        -4.754ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 6.110ns (41.508%)  route 8.610ns (58.492%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.377    18.861    dig3[3]_i_13_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.666    19.651    dig4[3]_i_3_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I1_O)        0.124    19.775 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    19.775    dig4[3]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.032    15.021    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.775    
  -------------------------------------------------------------------
                         slack                                 -4.754    

Slack (VIOLATED) :        -4.671ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.635ns  (logic 6.110ns (41.749%)  route 8.525ns (58.251%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.377    18.861    dig3[3]_i_13_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.581    19.566    dig4[3]_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124    19.690 r  dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    19.690    dig5[3]_i_1_n_0
    SLICE_X9Y77          FDRE                                         r  dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  dig5_reg[3]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.029    15.019    dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -19.690    
  -------------------------------------------------------------------
                         slack                                 -4.671    

Slack (VIOLATED) :        -4.669ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.635ns  (logic 6.110ns (41.749%)  route 8.525ns (58.251%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.321    18.805    dig3[3]_i_13_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.929 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.637    19.566    dig3[3]_i_11_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I4_O)        0.124    19.690 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    19.690    dig4[0]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.032    15.022    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.690    
  -------------------------------------------------------------------
                         slack                                 -4.669    

Slack (VIOLATED) :        -4.667ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.632ns  (logic 6.110ns (41.757%)  route 8.522ns (58.243%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.321    18.805    dig3[3]_i_13_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.929 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.634    19.563    dig3[3]_i_11_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.687 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    19.687    dig4[1]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031    15.021    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.687    
  -------------------------------------------------------------------
                         slack                                 -4.667    

Slack (VIOLATED) :        -4.594ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.560ns  (logic 6.110ns (41.966%)  route 8.450ns (58.034%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.964 r  dig35/P[28]
                         net (fo=9, routed)           1.053    12.017    dig35_n_77
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.141 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.690    12.831    dig5[3]_i_15_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.955 r  dig3[3]_i_54/O
                         net (fo=3, routed)           0.663    13.618    dig3[3]_i_54_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.742 r  dig3[3]_i_48/O
                         net (fo=3, routed)           0.606    14.348    dig3[3]_i_48_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124    14.472 r  dig3[0]_i_19/O
                         net (fo=1, routed)           0.633    15.105    dig3[0]_i_19_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.229 r  dig3[0]_i_12/O
                         net (fo=8, routed)           0.728    15.957    dig3[0]_i_12_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124    16.081 r  dig3[0]_i_14/O
                         net (fo=7, routed)           1.043    17.124    dig3[0]_i_14_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    17.248 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.699    17.946    dig3[0]_i_3_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    18.070 r  dig3[0]_i_4/O
                         net (fo=3, routed)           0.621    18.691    dig3[0]_i_4_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.815 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.675    19.490    dig3[3]_i_10_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.614 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    19.614    p_1_in[1]
    SLICE_X11Y73         FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031    15.021    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.614    
  -------------------------------------------------------------------
                         slack                                 -4.594    

Slack (VIOLATED) :        -4.584ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.550ns  (logic 6.110ns (41.994%)  route 8.440ns (58.006%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.377    18.861    dig3[3]_i_13_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.495    19.481    dig4[3]_i_3_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.124    19.605 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    19.605    dig5[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)        0.032    15.021    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.605    
  -------------------------------------------------------------------
                         slack                                 -4.584    

Slack (VIOLATED) :        -4.567ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.531ns  (logic 6.110ns (42.048%)  route 8.421ns (57.952%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.377    18.861    dig3[3]_i_13_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.477    19.462    dig4[3]_i_3_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    19.586    dig5[1]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.029    15.019    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -19.586    
  -------------------------------------------------------------------
                         slack                                 -4.567    

Slack (VIOLATED) :        -4.540ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.555ns  (logic 6.110ns (41.979%)  route 8.445ns (58.021%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    10.964 r  dig35/P[27]
                         net (fo=9, routed)           1.106    12.071    dig35_n_78
    SLICE_X10Y77         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.661    12.856    dig5[3]_i_16_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.980 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.660    13.640    dig4[3]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.901    14.665    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.889    15.678    dig3[3]_i_40_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.802 r  dig3[3]_i_30/O
                         net (fo=8, routed)           0.497    16.299    dig3[3]_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.124    16.423 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.900    17.323    dig3[3]_i_24_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I3_O)        0.124    17.447 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.913    18.360    dig3[3]_i_14_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.484 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.377    18.861    dig3[3]_i_13_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.501    19.486    dig4[3]_i_3_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I3_O)        0.124    19.610 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    19.610    dig4[2]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.427    14.768    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.079    15.070    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -19.610    
  -------------------------------------------------------------------
                         slack                                 -4.540    

Slack (VIOLATED) :        -4.536ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.546ns  (logic 6.110ns (42.003%)  route 8.436ns (57.997%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=12, routed)          1.040     7.308    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.964 r  dig35/P[28]
                         net (fo=9, routed)           1.053    12.017    dig35_n_77
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.141 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.690    12.831    dig5[3]_i_15_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.955 r  dig3[3]_i_54/O
                         net (fo=3, routed)           0.663    13.618    dig3[3]_i_54_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.742 r  dig3[3]_i_48/O
                         net (fo=3, routed)           0.606    14.348    dig3[3]_i_48_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124    14.472 r  dig3[0]_i_19/O
                         net (fo=1, routed)           0.633    15.105    dig3[0]_i_19_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.229 r  dig3[0]_i_12/O
                         net (fo=8, routed)           0.728    15.957    dig3[0]_i_12_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124    16.081 r  dig3[0]_i_14/O
                         net (fo=7, routed)           1.043    17.124    dig3[0]_i_14_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    17.248 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.699    17.946    dig3[0]_i_3_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    18.070 r  dig3[0]_i_4/O
                         net (fo=3, routed)           0.621    18.691    dig3[0]_i_4_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.815 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.662    19.477    dig3[3]_i_10_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    19.601 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    19.601    p_1_in[3]
    SLICE_X8Y74          FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.079    15.066    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.601    
  -------------------------------------------------------------------
                         slack                                 -4.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game/pg/sq_y_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.553     1.436    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  game/pg/sq_y_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  game/pg/sq_y_next_reg[3]/Q
                         net (fo=1, routed)           0.116     1.694    game/pg/sq_y_next[3]
    SLICE_X33Y81         FDCE                                         r  game/pg/sq_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y81         FDCE                                         r  game/pg/sq_y_reg_reg[3]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.072     1.542    game/pg/sq_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game/pg/sq_x_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.554     1.437    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  game/pg/sq_x_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  game/pg/sq_x_next_reg[0]/Q
                         net (fo=1, routed)           0.102     1.680    game/pg/sq_x_next[0]
    SLICE_X38Y81         FDCE                                         r  game/pg/sq_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  game/pg/sq_x_reg_reg[0]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.075     1.526    game/pg/sq_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 game/pg/sq_y_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_y_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.553     1.436    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  game/pg/sq_y_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  game/pg/sq_y_next_reg[1]/Q
                         net (fo=1, routed)           0.116     1.694    game/pg/sq_y_next[1]
    SLICE_X33Y81         FDPE                                         r  game/pg/sq_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y81         FDPE                                         r  game/pg/sq_y_reg_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X33Y81         FDPE (Hold_fdpe_C_D)         0.066     1.536    game/pg/sq_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/pg/sq_y_next_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_y_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.555     1.438    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  game/pg/sq_y_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  game/pg/sq_y_next_reg[8]/Q
                         net (fo=1, routed)           0.112     1.691    game/pg/sq_y_next[8]
    SLICE_X34Y84         FDPE                                         r  game/pg/sq_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.822     1.950    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y84         FDPE                                         r  game/pg/sq_y_reg_reg[8]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X34Y84         FDPE (Hold_fdpe_C_D)         0.059     1.512    game/pg/sq_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/pg/sq_x_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.554     1.437    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  game/pg/sq_x_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  game/pg/sq_x_next_reg[4]/Q
                         net (fo=1, routed)           0.112     1.690    game/pg/sq_x_next[4]
    SLICE_X38Y81         FDCE                                         r  game/pg/sq_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  game/pg/sq_x_reg_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.060     1.510    game/pg/sq_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game/pg/sq_y_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.555     1.438    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  game/pg/sq_y_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  game/pg/sq_y_next_reg[9]/Q
                         net (fo=1, routed)           0.112     1.691    game/pg/sq_y_next[9]
    SLICE_X34Y84         FDCE                                         r  game/pg/sq_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.822     1.950    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  game/pg/sq_y_reg_reg[9]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X34Y84         FDCE (Hold_fdce_C_D)         0.052     1.505    game/pg/sq_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_x_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.279ns (49.425%)  route 0.285ns (50.575%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.553     1.436    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y81         FDRE                                         r  left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  left_reg/Q
                         net (fo=5, routed)           0.285     1.886    game/pg/left
    SLICE_X39Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.931 r  game/pg/p_0_out_carry_i_4/O
                         net (fo=1, routed)           0.000     1.931    game/pg_n_23
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.001 r  game/p_0_out_carry/O[0]
                         net (fo=1, routed)           0.000     2.001    game/pg/sq_x_next_reg[9]_0[0]
    SLICE_X39Y81         FDRE                                         r  game/pg/sq_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  game/pg/sq_x_next_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.105     1.804    game/pg/sq_x_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/vc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.107%)  route 0.338ns (57.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.556     1.439    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  game/vc/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  game/vc/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.338     1.925    game/vc/Q[9]
    SLICE_X34Y82         LUT5 (Prop_lut5_I3_O)        0.098     2.023 r  game/vc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.023    game/vc/v_sync_next
    SLICE_X34Y82         FDCE                                         r  game/vc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  game/vc/v_sync_reg_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y82         FDCE (Hold_fdce_C_D)         0.120     1.819    game/vc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game/pg/sq_y_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_y_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.473%)  route 0.169ns (54.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.553     1.436    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  game/pg/sq_y_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  game/pg/sq_y_next_reg[0]/Q
                         net (fo=1, routed)           0.169     1.746    game/pg/sq_y_next[0]
    SLICE_X33Y81         FDPE                                         r  game/pg/sq_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y81         FDPE                                         r  game/pg/sq_y_reg_reg[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X33Y81         FDPE (Hold_fdpe_C_D)         0.070     1.540    game/pg/sq_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game/pg/sq_y_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq_y_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.473%)  route 0.169ns (54.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.553     1.436    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  game/pg/sq_y_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  game/pg/sq_y_next_reg[2]/Q
                         net (fo=1, routed)           0.169     1.746    game/pg/sq_y_next[2]
    SLICE_X33Y81         FDPE                                         r  game/pg/sq_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.820     1.948    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y81         FDPE                                         r  game/pg/sq_y_reg_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X33Y81         FDPE (Hold_fdpe_C_D)         0.070     1.540    game/pg/sq_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y76   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y76   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y72   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y69   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y75   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y69   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   LED_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[24]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[26]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[29]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[30]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[31]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y76   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y76   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y72   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y72   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y75   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[15]/C
High Pulse Width  Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X29Y72   LED_reg[1]/C
High Pulse Width  Fast    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X29Y72   LED_reg[1]/C
High Pulse Width  Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X28Y72   LED_reg[2]/C



