.TH "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h \- CMSIS Cortex-M0+ Device Peripheral Access Layer Header File\&. This file contains all the peripheral register's definitions, bits definitions and memory mapping for stm32g030xx devices\&.  

.SH SYNOPSIS
.br
.PP
\fC#include 'core_cm0plus\&.h'\fP
.br
\fC#include 'system_stm32g0xx\&.h'\fP
.br
\fC#include <stdint\&.h>\fP
.br

.SS "Classes"

.in +1c
.ti -1c
.RI "struct \fBADC_TypeDef\fP"
.br
.RI "Analog to Digital Converter\&. "
.ti -1c
.RI "struct \fBADC_Common_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBCRC_TypeDef\fP"
.br
.RI "CRC calculation unit\&. "
.ti -1c
.RI "struct \fBDBG_TypeDef\fP"
.br
.RI "Debug MCU\&. "
.ti -1c
.RI "struct \fBDMA_Channel_TypeDef\fP"
.br
.RI "DMA Controller\&. "
.ti -1c
.RI "struct \fBDMA_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBDMAMUX_Channel_TypeDef\fP"
.br
.RI "DMA Multiplexer\&. "
.ti -1c
.RI "struct \fBDMAMUX_ChannelStatus_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBDMAMUX_RequestGen_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBDMAMUX_RequestGenStatus_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBEXTI_TypeDef\fP"
.br
.RI "Asynch Interrupt/Event Controller (EXTI) "
.ti -1c
.RI "struct \fBFLASH_TypeDef\fP"
.br
.RI "FLASH Registers\&. "
.ti -1c
.RI "struct \fBGPIO_TypeDef\fP"
.br
.RI "General Purpose I/O\&. "
.ti -1c
.RI "struct \fBI2C_TypeDef\fP"
.br
.RI "Inter-integrated Circuit Interface\&. "
.ti -1c
.RI "struct \fBIWDG_TypeDef\fP"
.br
.RI "Independent WATCHDOG\&. "
.ti -1c
.RI "struct \fBPWR_TypeDef\fP"
.br
.RI "Power Control\&. "
.ti -1c
.RI "struct \fBRCC_TypeDef\fP"
.br
.RI "Reset and Clock Control\&. "
.ti -1c
.RI "struct \fBRTC_TypeDef\fP"
.br
.RI "Real-Time Clock\&. "
.ti -1c
.RI "struct \fBTAMP_TypeDef\fP"
.br
.RI "Tamper and backup registers\&. "
.ti -1c
.RI "struct \fBSPI_TypeDef\fP"
.br
.RI "Serial Peripheral Interface\&. "
.ti -1c
.RI "struct \fBSYSCFG_TypeDef\fP"
.br
.RI "System configuration controller\&. "
.ti -1c
.RI "struct \fBTIM_TypeDef\fP"
.br
.RI "TIM\&. "
.ti -1c
.RI "struct \fBUSART_TypeDef\fP"
.br
.RI "Universal Synchronous Asynchronous Receiver Transmitter\&. "
.ti -1c
.RI "struct \fBWWDG_TypeDef\fP"
.br
.RI "Window WATCHDOG\&. "
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__CM0PLUS_REV\fP   0U"
.br
.RI "Configuration of the Cortex-M0+ Processor and Core Peripherals\&. "
.ti -1c
.RI "#define \fB__MPU_PRESENT\fP   1U"
.br
.ti -1c
.RI "#define \fB__VTOR_PRESENT\fP   1U"
.br
.ti -1c
.RI "#define \fB__NVIC_PRIO_BITS\fP   2U"
.br
.ti -1c
.RI "#define \fB__Vendor_SysTickConfig\fP   0U"
.br
.ti -1c
.RI "#define \fBTR1\fP   AWD1TR"
.br
.ti -1c
.RI "#define \fBTR2\fP   AWD2TR"
.br
.ti -1c
.RI "#define \fBTR3\fP   AWD3TR"
.br
.ti -1c
.RI "#define \fBFLASH_BASE\fP   (0x08000000UL)"
.br
.ti -1c
.RI "#define \fBSRAM_BASE\fP   (0x20000000UL)"
.br
.ti -1c
.RI "#define \fBPERIPH_BASE\fP   (0x40000000UL)"
.br
.ti -1c
.RI "#define \fBIOPORT_BASE\fP   (0x50000000UL)"
.br
.ti -1c
.RI "#define \fBSRAM_SIZE_MAX\fP   (0x00002000UL)"
.br
.ti -1c
.RI "#define \fBFLASH_SIZE\fP   (((*((uint32_t *)\fBFLASHSIZE_BASE\fP)) & (0x007FU)) << 10U)"
.br
.ti -1c
.RI "#define \fBAPBPERIPH_BASE\fP   (\fBPERIPH_BASE\fP)"
.br
.ti -1c
.RI "#define \fBAHBPERIPH_BASE\fP   (\fBPERIPH_BASE\fP + 0x00020000UL)"
.br
.ti -1c
.RI "#define \fBTIM3_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00000400UL)"
.br
.ti -1c
.RI "#define \fBTIM14_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00002000UL)"
.br
.ti -1c
.RI "#define \fBRTC_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00002800UL)"
.br
.ti -1c
.RI "#define \fBWWDG_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00002C00UL)"
.br
.ti -1c
.RI "#define \fBIWDG_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00003000UL)"
.br
.ti -1c
.RI "#define \fBSPI2_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00003800UL)"
.br
.ti -1c
.RI "#define \fBUSART2_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00004400UL)"
.br
.ti -1c
.RI "#define \fBI2C1_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00005400UL)"
.br
.ti -1c
.RI "#define \fBI2C2_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00005800UL)"
.br
.ti -1c
.RI "#define \fBPWR_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00007000UL)"
.br
.ti -1c
.RI "#define \fBTAMP_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x0000B000UL)"
.br
.ti -1c
.RI "#define \fBSYSCFG_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00010000UL)"
.br
.ti -1c
.RI "#define \fBADC1_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00012400UL)"
.br
.ti -1c
.RI "#define \fBADC1_COMMON_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00012708UL)"
.br
.ti -1c
.RI "#define \fBADC_BASE\fP   (\fBADC1_COMMON_BASE\fP) /* Kept for legacy purpose */"
.br
.ti -1c
.RI "#define \fBTIM1_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00012C00UL)"
.br
.ti -1c
.RI "#define \fBSPI1_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00013000UL)"
.br
.ti -1c
.RI "#define \fBUSART1_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00013800UL)"
.br
.ti -1c
.RI "#define \fBTIM16_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00014400UL)"
.br
.ti -1c
.RI "#define \fBTIM17_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00014800UL)"
.br
.ti -1c
.RI "#define \fBDBG_BASE\fP   (\fBAPBPERIPH_BASE\fP + 0x00015800UL)"
.br
.ti -1c
.RI "#define \fBDMA1_BASE\fP   (\fBAHBPERIPH_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000800UL)"
.br
.ti -1c
.RI "#define \fBRCC_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00001000UL)"
.br
.ti -1c
.RI "#define \fBEXTI_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00001800UL)"
.br
.ti -1c
.RI "#define \fBFLASH_R_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00002000UL)"
.br
.ti -1c
.RI "#define \fBCRC_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00003000UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel1_BASE\fP   (\fBDMA1_BASE\fP + 0x00000008UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel2_BASE\fP   (\fBDMA1_BASE\fP + 0x0000001CUL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel3_BASE\fP   (\fBDMA1_BASE\fP + 0x00000030UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel4_BASE\fP   (\fBDMA1_BASE\fP + 0x00000044UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel5_BASE\fP   (\fBDMA1_BASE\fP + 0x00000058UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel0_BASE\fP   (\fBDMAMUX1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel1_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000004UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel2_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000008UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel3_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x0000000CUL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel4_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000010UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator0_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000100UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator1_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000104UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator2_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000108UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator3_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x0000010CUL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_ChannelStatus_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000080UL)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenStatus_BASE\fP   (\fBDMAMUX1_BASE\fP + 0x00000140UL)"
.br
.ti -1c
.RI "#define \fBGPIOA_BASE\fP   (\fBIOPORT_BASE\fP + 0x00000000UL)"
.br
.ti -1c
.RI "#define \fBGPIOB_BASE\fP   (\fBIOPORT_BASE\fP + 0x00000400UL)"
.br
.ti -1c
.RI "#define \fBGPIOC_BASE\fP   (\fBIOPORT_BASE\fP + 0x00000800UL)"
.br
.ti -1c
.RI "#define \fBGPIOD_BASE\fP   (\fBIOPORT_BASE\fP + 0x00000C00UL)"
.br
.ti -1c
.RI "#define \fBGPIOF_BASE\fP   (\fBIOPORT_BASE\fP + 0x00001400UL)"
.br
.ti -1c
.RI "#define \fBPACKAGE_BASE\fP   (0x1FFF7500UL)"
.br
.ti -1c
.RI "#define \fBUID_BASE\fP   (0x1FFF7590UL)"
.br
.ti -1c
.RI "#define \fBFLASHSIZE_BASE\fP   (0x1FFF75E0UL)"
.br
.ti -1c
.RI "#define \fBTIM3\fP   ((\fBTIM_TypeDef\fP *) \fBTIM3_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTIM14\fP   ((\fBTIM_TypeDef\fP *) \fBTIM14_BASE\fP)"
.br
.ti -1c
.RI "#define \fBRTC\fP   ((\fBRTC_TypeDef\fP *) \fBRTC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTAMP\fP   ((\fBTAMP_TypeDef\fP *) \fBTAMP_BASE\fP)"
.br
.ti -1c
.RI "#define \fBWWDG\fP   ((\fBWWDG_TypeDef\fP *) \fBWWDG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBIWDG\fP   ((\fBIWDG_TypeDef\fP *) \fBIWDG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBSPI2\fP   ((\fBSPI_TypeDef\fP *) \fBSPI2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBUSART2\fP   ((\fBUSART_TypeDef\fP *) \fBUSART2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBI2C1\fP   ((\fBI2C_TypeDef\fP *) \fBI2C1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBI2C2\fP   ((\fBI2C_TypeDef\fP *) \fBI2C2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBPWR\fP   ((\fBPWR_TypeDef\fP *) \fBPWR_BASE\fP)"
.br
.ti -1c
.RI "#define \fBRCC\fP   ((\fBRCC_TypeDef\fP *) \fBRCC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBEXTI\fP   ((\fBEXTI_TypeDef\fP *) \fBEXTI_BASE\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG\fP   ((\fBSYSCFG_TypeDef\fP *) \fBSYSCFG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTIM1\fP   ((\fBTIM_TypeDef\fP *) \fBTIM1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBSPI1\fP   ((\fBSPI_TypeDef\fP *) \fBSPI1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBUSART1\fP   ((\fBUSART_TypeDef\fP *) \fBUSART1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTIM16\fP   ((\fBTIM_TypeDef\fP *) \fBTIM16_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTIM17\fP   ((\fBTIM_TypeDef\fP *) \fBTIM17_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1\fP   ((\fBDMA_TypeDef\fP *) \fBDMA1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBFLASH\fP   ((\fBFLASH_TypeDef\fP *) \fBFLASH_R_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCRC\fP   ((\fBCRC_TypeDef\fP *) \fBCRC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOA\fP   ((\fBGPIO_TypeDef\fP *) \fBGPIOA_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOB\fP   ((\fBGPIO_TypeDef\fP *) \fBGPIOB_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOC\fP   ((\fBGPIO_TypeDef\fP *) \fBGPIOC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOD\fP   ((\fBGPIO_TypeDef\fP *) \fBGPIOD_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOF\fP   ((\fBGPIO_TypeDef\fP *) \fBGPIOF_BASE\fP)"
.br
.ti -1c
.RI "#define \fBADC1\fP   ((\fBADC_TypeDef\fP *) \fBADC1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBADC1_COMMON\fP   ((\fBADC_Common_TypeDef\fP *) \fBADC1_COMMON_BASE\fP)"
.br
.ti -1c
.RI "#define \fBADC\fP   (\fBADC1_COMMON\fP) /* Kept for legacy purpose */"
.br
.ti -1c
.RI "#define \fBDMA1_Channel1\fP   ((\fBDMA_Channel_TypeDef\fP *) \fBDMA1_Channel1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel2\fP   ((\fBDMA_Channel_TypeDef\fP *) \fBDMA1_Channel2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel3\fP   ((\fBDMA_Channel_TypeDef\fP *) \fBDMA1_Channel3_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel4\fP   ((\fBDMA_Channel_TypeDef\fP *) \fBDMA1_Channel4_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel5\fP   ((\fBDMA_Channel_TypeDef\fP *) \fBDMA1_Channel5_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1\fP   ((\fBDMAMUX_Channel_TypeDef\fP *) \fBDMAMUX1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel0\fP   ((\fBDMAMUX_Channel_TypeDef\fP *) \fBDMAMUX1_Channel0_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel1\fP   ((\fBDMAMUX_Channel_TypeDef\fP *) \fBDMAMUX1_Channel1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel2\fP   ((\fBDMAMUX_Channel_TypeDef\fP *) \fBDMAMUX1_Channel2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel3\fP   ((\fBDMAMUX_Channel_TypeDef\fP *) \fBDMAMUX1_Channel3_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_Channel4\fP   ((\fBDMAMUX_Channel_TypeDef\fP *) \fBDMAMUX1_Channel4_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator0\fP   ((\fBDMAMUX_RequestGen_TypeDef\fP *) \fBDMAMUX1_RequestGenerator0_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator1\fP   ((\fBDMAMUX_RequestGen_TypeDef\fP *) \fBDMAMUX1_RequestGenerator1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator2\fP   ((\fBDMAMUX_RequestGen_TypeDef\fP *) \fBDMAMUX1_RequestGenerator2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenerator3\fP   ((\fBDMAMUX_RequestGen_TypeDef\fP *) \fBDMAMUX1_RequestGenerator3_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_ChannelStatus\fP   ((\fBDMAMUX_ChannelStatus_TypeDef\fP *) \fBDMAMUX1_ChannelStatus_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX1_RequestGenStatus\fP   ((\fBDMAMUX_RequestGenStatus_TypeDef\fP *) \fBDMAMUX1_RequestGenStatus_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDBG\fP   ((\fBDBG_TypeDef\fP *) \fBDBG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBLSI_STARTUP_TIME\fP   130U"
.br
.ti -1c
.RI "#define \fBADC_ISR_ADRDY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_ADRDY_Msk\fP   (0x1UL << \fBADC_ISR_ADRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_ADRDY\fP   \fBADC_ISR_ADRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSMP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSMP_Msk\fP   (0x1UL << \fBADC_ISR_EOSMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSMP\fP   \fBADC_ISR_EOSMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOC_Msk\fP   (0x1UL << \fBADC_ISR_EOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOC\fP   \fBADC_ISR_EOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOS_Msk\fP   (0x1UL << \fBADC_ISR_EOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOS\fP   \fBADC_ISR_EOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_OVR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_OVR_Msk\fP   (0x1UL << \fBADC_ISR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_OVR\fP   \fBADC_ISR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD1_Msk\fP   (0x1UL << \fBADC_ISR_AWD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD1\fP   \fBADC_ISR_AWD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD2_Msk\fP   (0x1UL << \fBADC_ISR_AWD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD2\fP   \fBADC_ISR_AWD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD3_Msk\fP   (0x1UL << \fBADC_ISR_AWD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_AWD3\fP   \fBADC_ISR_AWD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOCAL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOCAL_Msk\fP   (0x1UL << \fBADC_ISR_EOCAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOCAL\fP   \fBADC_ISR_EOCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_CCRDY_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_ISR_CCRDY_Msk\fP   (0x1UL << \fBADC_ISR_CCRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_ISR_CCRDY\fP   \fBADC_ISR_CCRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_ISR_EOSEQ\fP   (\fBADC_ISR_EOS\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_ADRDYIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_IER_ADRDYIE_Msk\fP   (0x1UL << \fBADC_IER_ADRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_ADRDYIE\fP   \fBADC_IER_ADRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSMPIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSMPIE_Msk\fP   (0x1UL << \fBADC_IER_EOSMPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSMPIE\fP   \fBADC_IER_EOSMPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCIE_Msk\fP   (0x1UL << \fBADC_IER_EOCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCIE\fP   \fBADC_IER_EOCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSIE_Msk\fP   (0x1UL << \fBADC_IER_EOSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSIE\fP   \fBADC_IER_EOSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_OVRIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_IER_OVRIE_Msk\fP   (0x1UL << \fBADC_IER_OVRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_OVRIE\fP   \fBADC_IER_OVRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD1IE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD1IE_Msk\fP   (0x1UL << \fBADC_IER_AWD1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD1IE\fP   \fBADC_IER_AWD1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD2IE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD2IE_Msk\fP   (0x1UL << \fBADC_IER_AWD2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD2IE\fP   \fBADC_IER_AWD2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD3IE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD3IE_Msk\fP   (0x1UL << \fBADC_IER_AWD3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_AWD3IE\fP   \fBADC_IER_AWD3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCALIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCALIE_Msk\fP   (0x1UL << \fBADC_IER_EOCALIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_EOCALIE\fP   \fBADC_IER_EOCALIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_CCRDYIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_IER_CCRDYIE_Msk\fP   (0x1UL << \fBADC_IER_CCRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_IER_CCRDYIE\fP   \fBADC_IER_CCRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_IER_EOSEQIE\fP   (\fBADC_IER_EOSIE\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADEN_Msk\fP   (0x1UL << \fBADC_CR_ADEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADEN\fP   \fBADC_CR_ADEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADDIS_Msk\fP   (0x1UL << \fBADC_CR_ADDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADDIS\fP   \fBADC_CR_ADDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTART_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTART_Msk\fP   (0x1UL << \fBADC_CR_ADSTART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTART\fP   \fBADC_CR_ADSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTP_Msk\fP   (0x1UL << \fBADC_CR_ADSTP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADSTP\fP   \fBADC_CR_ADSTP_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADVREGEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADVREGEN_Msk\fP   (0x1UL << \fBADC_CR_ADVREGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADVREGEN\fP   \fBADC_CR_ADVREGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR_ADCAL_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADCAL_Msk\fP   (0x1UL << \fBADC_CR_ADCAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR_ADCAL\fP   \fBADC_CR_ADCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMAEN_Msk\fP   (0x1UL << \fBADC_CFGR1_DMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMAEN\fP   \fBADC_CFGR1_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMACFG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMACFG_Msk\fP   (0x1UL << \fBADC_CFGR1_DMACFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DMACFG\fP   \fBADC_CFGR1_DMACFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_SCANDIR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_SCANDIR_Msk\fP   (0x1UL << \fBADC_CFGR1_SCANDIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_SCANDIR\fP   \fBADC_CFGR1_SCANDIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_Msk\fP   (0x3UL << \fBADC_CFGR1_RES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES\fP   \fBADC_CFGR1_RES_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_0\fP   (0x1U << \fBADC_CFGR1_RES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_RES_1\fP   (0x2U << \fBADC_CFGR1_RES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_ALIGN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_ALIGN_Msk\fP   (0x1UL << \fBADC_CFGR1_ALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_ALIGN\fP   \fBADC_CFGR1_ALIGN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_Msk\fP   (0x7UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL\fP   \fBADC_CFGR1_EXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_0\fP   (0x1UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_1\fP   (0x2UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTSEL_2\fP   (0x4UL << \fBADC_CFGR1_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_Msk\fP   (0x3UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN\fP   \fBADC_CFGR1_EXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_0\fP   (0x1UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_EXTEN_1\fP   (0x2UL << \fBADC_CFGR1_EXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_OVRMOD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_OVRMOD_Msk\fP   (0x1UL << \fBADC_CFGR1_OVRMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_OVRMOD\fP   \fBADC_CFGR1_OVRMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CONT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CONT_Msk\fP   (0x1UL << \fBADC_CFGR1_CONT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CONT\fP   \fBADC_CFGR1_CONT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_WAIT_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_WAIT_Msk\fP   (0x1UL << \fBADC_CFGR1_WAIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_WAIT\fP   \fBADC_CFGR1_WAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTOFF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTOFF_Msk\fP   (0x1UL << \fBADC_CFGR1_AUTOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTOFF\fP   \fBADC_CFGR1_AUTOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DISCEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DISCEN_Msk\fP   (0x1UL << \fBADC_CFGR1_DISCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_DISCEN\fP   \fBADC_CFGR1_DISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CHSELRMOD_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CHSELRMOD_Msk\fP   (0x1UL << \fBADC_CFGR1_CHSELRMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_CHSELRMOD\fP   \fBADC_CFGR1_CHSELRMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1SGL_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1SGL_Msk\fP   (0x1UL << \fBADC_CFGR1_AWD1SGL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1SGL\fP   \fBADC_CFGR1_AWD1SGL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1EN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1EN_Msk\fP   (0x1UL << \fBADC_CFGR1_AWD1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1EN\fP   \fBADC_CFGR1_AWD1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_Msk\fP   (0x1FUL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH\fP   \fBADC_CFGR1_AWD1CH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_0\fP   (0x01UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_1\fP   (0x02UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_2\fP   (0x04UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_3\fP   (0x08UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AWD1CH_4\fP   (0x10UL << \fBADC_CFGR1_AWD1CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR1_AUTDLY\fP   (\fBADC_CFGR1_WAIT\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSE_Msk\fP   (0x1UL << \fBADC_CFGR2_OVSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSE\fP   \fBADC_CFGR2_OVSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_Msk\fP   (0x7UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR\fP   \fBADC_CFGR2_OVSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_0\fP   (0x1UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_1\fP   (0x2UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSR_2\fP   (0x4UL << \fBADC_CFGR2_OVSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_Msk\fP   (0xFUL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS\fP   \fBADC_CFGR2_OVSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_0\fP   (0x1UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_1\fP   (0x2UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_2\fP   (0x4UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_OVSS_3\fP   (0x8UL << \fBADC_CFGR2_OVSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_TOVS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_TOVS_Msk\fP   (0x1UL << \fBADC_CFGR2_TOVS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_TOVS\fP   \fBADC_CFGR2_TOVS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_LFTRIG_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_LFTRIG_Msk\fP   (0x1UL << \fBADC_CFGR2_LFTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_LFTRIG\fP   \fBADC_CFGR2_LFTRIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_Msk\fP   (0x3UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE\fP   \fBADC_CFGR2_CKMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_1\fP   (0x2UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CFGR2_CKMODE_0\fP   (0x1UL << \fBADC_CFGR2_CKMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_Msk\fP   (0x7UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1\fP   \fBADC_SMPR_SMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_0\fP   (0x1UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_1\fP   (0x2UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP1_2\fP   (0x4UL << \fBADC_SMPR_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_Msk\fP   (0x7UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2\fP   \fBADC_SMPR_SMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_0\fP   (0x1UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_1\fP   (0x2UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMP2_2\fP   (0x4UL << \fBADC_SMPR_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL_Msk\fP   (0x7FFFFUL << \fBADC_SMPR_SMPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL\fP   \fBADC_SMPR_SMPSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL0_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL0_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL0\fP   \fBADC_SMPR_SMPSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL1_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL1\fP   \fBADC_SMPR_SMPSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL2_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL2\fP   \fBADC_SMPR_SMPSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL3_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL3\fP   \fBADC_SMPR_SMPSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL4_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL4\fP   \fBADC_SMPR_SMPSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL5_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL5_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL5\fP   \fBADC_SMPR_SMPSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL6_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL6_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL6\fP   \fBADC_SMPR_SMPSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL7_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL7_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL7\fP   \fBADC_SMPR_SMPSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL8_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL8\fP   \fBADC_SMPR_SMPSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL9_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL9_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL9\fP   \fBADC_SMPR_SMPSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL10_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL10_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL10\fP   \fBADC_SMPR_SMPSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL11_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL11_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL11\fP   \fBADC_SMPR_SMPSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL12_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL12_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL12\fP   \fBADC_SMPR_SMPSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL13_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL13_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL13\fP   \fBADC_SMPR_SMPSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL14_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL14_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL14\fP   \fBADC_SMPR_SMPSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL15_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL15_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL15\fP   \fBADC_SMPR_SMPSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL16_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL16_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL16\fP   \fBADC_SMPR_SMPSEL16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL17_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL17_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL17\fP   \fBADC_SMPR_SMPSEL17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL18_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL18_Msk\fP   (0x1UL << \fBADC_SMPR_SMPSEL18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR_SMPSEL18\fP   \fBADC_SMPR_SMPSEL18_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_Msk\fP   (0xFFFUL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1\fP   \fBADC_AWD1TR_LT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_0\fP   (0x001UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_1\fP   (0x002UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_2\fP   (0x004UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_3\fP   (0x008UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_4\fP   (0x010UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_5\fP   (0x020UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_6\fP   (0x040UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_7\fP   (0x080UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_8\fP   (0x100UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_9\fP   (0x200UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_10\fP   (0x400UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_LT1_11\fP   (0x800UL << \fBADC_AWD1TR_LT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_Msk\fP   (0xFFFUL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1\fP   \fBADC_AWD1TR_HT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_0\fP   (0x001UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_1\fP   (0x002UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_2\fP   (0x004UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_3\fP   (0x008UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_4\fP   (0x010UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_5\fP   (0x020UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_6\fP   (0x040UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_7\fP   (0x080UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_8\fP   (0x100UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_9\fP   (0x200UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_10\fP   (0x400UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD1TR_HT1_11\fP   (0x800UL << \fBADC_AWD1TR_HT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1\fP   \fBADC_AWD1TR_LT1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_0\fP   \fBADC_AWD1TR_LT1_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_1\fP   \fBADC_AWD1TR_LT1_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_2\fP   \fBADC_AWD1TR_LT1_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_3\fP   \fBADC_AWD1TR_LT1_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_4\fP   \fBADC_AWD1TR_LT1_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_5\fP   \fBADC_AWD1TR_LT1_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_6\fP   \fBADC_AWD1TR_LT1_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_7\fP   \fBADC_AWD1TR_LT1_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_8\fP   \fBADC_AWD1TR_LT1_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_9\fP   \fBADC_AWD1TR_LT1_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_10\fP   \fBADC_AWD1TR_LT1_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_LT1_11\fP   \fBADC_AWD1TR_LT1_11\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1\fP   \fBADC_AWD1TR_HT1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_0\fP   \fBADC_AWD1TR_HT1_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_1\fP   \fBADC_AWD1TR_HT1_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_2\fP   \fBADC_AWD1TR_HT1_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_3\fP   \fBADC_AWD1TR_HT1_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_4\fP   \fBADC_AWD1TR_HT1_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_5\fP   \fBADC_AWD1TR_HT1_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_6\fP   \fBADC_AWD1TR_HT1_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_7\fP   \fBADC_AWD1TR_HT1_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_8\fP   \fBADC_AWD1TR_HT1_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_9\fP   \fBADC_AWD1TR_HT1_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_10\fP   \fBADC_AWD1TR_HT1_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR1_HT1_11\fP   \fBADC_AWD1TR_HT1_11\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_Msk\fP   (0xFFFUL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2\fP   \fBADC_AWD2TR_LT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_0\fP   (0x001UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_1\fP   (0x002UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_2\fP   (0x004UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_3\fP   (0x008UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_4\fP   (0x010UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_5\fP   (0x020UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_6\fP   (0x040UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_7\fP   (0x080UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_8\fP   (0x100UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_9\fP   (0x200UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_10\fP   (0x400UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_LT2_11\fP   (0x800UL << \fBADC_AWD2TR_LT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_Msk\fP   (0xFFFUL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2\fP   \fBADC_AWD2TR_HT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_0\fP   (0x001UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_1\fP   (0x002UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_2\fP   (0x004UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_3\fP   (0x008UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_4\fP   (0x010UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_5\fP   (0x020UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_6\fP   (0x040UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_7\fP   (0x080UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_8\fP   (0x100UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_9\fP   (0x200UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_10\fP   (0x400UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2TR_HT2_11\fP   (0x800UL << \fBADC_AWD2TR_HT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2\fP   \fBADC_AWD2TR_LT2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_0\fP   \fBADC_AWD2TR_LT2_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_1\fP   \fBADC_AWD2TR_LT2_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_2\fP   \fBADC_AWD2TR_LT2_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_3\fP   \fBADC_AWD2TR_LT2_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_4\fP   \fBADC_AWD2TR_LT2_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_5\fP   \fBADC_AWD2TR_LT2_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_6\fP   \fBADC_AWD2TR_LT2_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_7\fP   \fBADC_AWD2TR_LT2_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_8\fP   \fBADC_AWD2TR_LT2_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_9\fP   \fBADC_AWD2TR_LT2_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_10\fP   \fBADC_AWD2TR_LT2_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_LT2_11\fP   \fBADC_AWD2TR_LT2_11\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2\fP   \fBADC_AWD2TR_HT2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_0\fP   \fBADC_AWD2TR_HT2_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_1\fP   \fBADC_AWD2TR_HT2_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_2\fP   \fBADC_AWD2TR_HT2_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_3\fP   \fBADC_AWD2TR_HT2_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_4\fP   \fBADC_AWD2TR_HT2_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_5\fP   \fBADC_AWD2TR_HT2_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_6\fP   \fBADC_AWD2TR_HT2_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_7\fP   \fBADC_AWD2TR_HT2_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_8\fP   \fBADC_AWD2TR_HT2_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_9\fP   \fBADC_AWD2TR_HT2_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_10\fP   \fBADC_AWD2TR_HT2_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR2_HT2_11\fP   \fBADC_AWD2TR_HT2_11\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL_Msk\fP   (0x7FFFFUL << \fBADC_CHSELR_CHSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL\fP   \fBADC_CHSELR_CHSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL18_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL18\fP   \fBADC_CHSELR_CHSEL18_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL17_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL17\fP   \fBADC_CHSELR_CHSEL17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL16_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL16\fP   \fBADC_CHSELR_CHSEL16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL15_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL15\fP   \fBADC_CHSELR_CHSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL14_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL14\fP   \fBADC_CHSELR_CHSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL13_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL13\fP   \fBADC_CHSELR_CHSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL12_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL12\fP   \fBADC_CHSELR_CHSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL11_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL11\fP   \fBADC_CHSELR_CHSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL10_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL10\fP   \fBADC_CHSELR_CHSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL9_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL9\fP   \fBADC_CHSELR_CHSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL8_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL8\fP   \fBADC_CHSELR_CHSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL7_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL7\fP   \fBADC_CHSELR_CHSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL6_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL6\fP   \fBADC_CHSELR_CHSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL5_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL5\fP   \fBADC_CHSELR_CHSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL4_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL4\fP   \fBADC_CHSELR_CHSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL3_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL3\fP   \fBADC_CHSELR_CHSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL2_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL2\fP   \fBADC_CHSELR_CHSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL1_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL1\fP   \fBADC_CHSELR_CHSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL0_Msk\fP   (0x1UL << \fBADC_CHSELR_CHSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_CHSEL0\fP   \fBADC_CHSELR_CHSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ_ALL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ_ALL_Msk\fP   (0xFFFFFFFFUL << \fBADC_CHSELR_SQ_ALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ_ALL\fP   \fBADC_CHSELR_SQ_ALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8\fP   \fBADC_CHSELR_SQ8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_0\fP   (0x1UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_1\fP   (0x2UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_2\fP   (0x4UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ8_3\fP   (0x8UL << \fBADC_CHSELR_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7\fP   \fBADC_CHSELR_SQ7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_0\fP   (0x1UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_1\fP   (0x2UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_2\fP   (0x4UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ7_3\fP   (0x8UL << \fBADC_CHSELR_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6\fP   \fBADC_CHSELR_SQ6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_0\fP   (0x1UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_1\fP   (0x2UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_2\fP   (0x4UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ6_3\fP   (0x8UL << \fBADC_CHSELR_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5\fP   \fBADC_CHSELR_SQ5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_0\fP   (0x1UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_1\fP   (0x2UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_2\fP   (0x4UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ5_3\fP   (0x8UL << \fBADC_CHSELR_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4\fP   \fBADC_CHSELR_SQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_0\fP   (0x1UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_1\fP   (0x2UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_2\fP   (0x4UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ4_3\fP   (0x8UL << \fBADC_CHSELR_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3\fP   \fBADC_CHSELR_SQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_0\fP   (0x1UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_1\fP   (0x2UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_2\fP   (0x4UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ3_3\fP   (0x8UL << \fBADC_CHSELR_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2\fP   \fBADC_CHSELR_SQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_0\fP   (0x1UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_1\fP   (0x2UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_2\fP   (0x4UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ2_3\fP   (0x8UL << \fBADC_CHSELR_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_Msk\fP   (0xFUL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1\fP   \fBADC_CHSELR_SQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_0\fP   (0x1UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_1\fP   (0x2UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_2\fP   (0x4UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CHSELR_SQ1_3\fP   (0x8UL << \fBADC_CHSELR_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_Msk\fP   (0xFFFUL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3\fP   \fBADC_AWD3TR_LT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_0\fP   (0x001UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_1\fP   (0x002UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_2\fP   (0x004UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_3\fP   (0x008UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_4\fP   (0x010UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_5\fP   (0x020UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_6\fP   (0x040UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_7\fP   (0x080UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_8\fP   (0x100UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_9\fP   (0x200UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_10\fP   (0x400UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_LT3_11\fP   (0x800UL << \fBADC_AWD3TR_LT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_Msk\fP   (0xFFFUL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3\fP   \fBADC_AWD3TR_HT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_0\fP   (0x001UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_1\fP   (0x002UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_2\fP   (0x004UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_3\fP   (0x008UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_4\fP   (0x010UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_5\fP   (0x020UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_6\fP   (0x040UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_7\fP   (0x080UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_8\fP   (0x100UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_9\fP   (0x200UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_10\fP   (0x400UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3TR_HT3_11\fP   (0x800UL << \fBADC_AWD3TR_HT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3\fP   \fBADC_AWD3TR_LT3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_0\fP   \fBADC_AWD3TR_LT3_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_1\fP   \fBADC_AWD3TR_LT3_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_2\fP   \fBADC_AWD3TR_LT3_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_3\fP   \fBADC_AWD3TR_LT3_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_4\fP   \fBADC_AWD3TR_LT3_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_5\fP   \fBADC_AWD3TR_LT3_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_6\fP   \fBADC_AWD3TR_LT3_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_7\fP   \fBADC_AWD3TR_LT3_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_8\fP   \fBADC_AWD3TR_LT3_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_9\fP   \fBADC_AWD3TR_LT3_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_10\fP   \fBADC_AWD3TR_LT3_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_LT3_11\fP   \fBADC_AWD3TR_LT3_11\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3\fP   \fBADC_AWD3TR_HT3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_0\fP   \fBADC_AWD3TR_HT3_0\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_1\fP   \fBADC_AWD3TR_HT3_1\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_2\fP   \fBADC_AWD3TR_HT3_2\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_3\fP   \fBADC_AWD3TR_HT3_3\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_4\fP   \fBADC_AWD3TR_HT3_4\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_5\fP   \fBADC_AWD3TR_HT3_5\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_6\fP   \fBADC_AWD3TR_HT3_6\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_7\fP   \fBADC_AWD3TR_HT3_7\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_8\fP   \fBADC_AWD3TR_HT3_8\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_9\fP   \fBADC_AWD3TR_HT3_9\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_10\fP   \fBADC_AWD3TR_HT3_10\fP"
.br
.ti -1c
.RI "#define \fBADC_TR3_HT3_11\fP   \fBADC_AWD3TR_HT3_11\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Msk\fP   (0xFFFFUL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA\fP   \fBADC_DR_DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_0\fP   (0x0001UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_1\fP   (0x0002UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_2\fP   (0x0004UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_3\fP   (0x0008UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_4\fP   (0x0010UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_5\fP   (0x0020UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_6\fP   (0x0040UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_7\fP   (0x0080UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_8\fP   (0x0100UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_9\fP   (0x0200UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_10\fP   (0x0400UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_11\fP   (0x0800UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_12\fP   (0x1000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_13\fP   (0x2000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_14\fP   (0x4000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_15\fP   (0x8000UL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_Msk\fP   (0x7FFFFUL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH\fP   \fBADC_AWD2CR_AWD2CH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_0\fP   (0x00001UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_1\fP   (0x00002UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_2\fP   (0x00004UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_3\fP   (0x00008UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_4\fP   (0x00010UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_5\fP   (0x00020UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_6\fP   (0x00040UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_7\fP   (0x00080UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_8\fP   (0x00100UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_9\fP   (0x00200UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_10\fP   (0x00400UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_11\fP   (0x00800UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_12\fP   (0x01000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_13\fP   (0x02000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_14\fP   (0x04000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_15\fP   (0x08000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_16\fP   (0x10000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_17\fP   (0x20000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD2CR_AWD2CH_18\fP   (0x40000UL << \fBADC_AWD2CR_AWD2CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_Msk\fP   (0x7FFFFUL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH\fP   \fBADC_AWD3CR_AWD3CH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_0\fP   (0x00001UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_1\fP   (0x00002UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_2\fP   (0x00004UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_3\fP   (0x00008UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_4\fP   (0x00010UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_5\fP   (0x00020UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_6\fP   (0x00040UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_7\fP   (0x00080UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_8\fP   (0x00100UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_9\fP   (0x00200UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_10\fP   (0x00400UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_11\fP   (0x00800UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_12\fP   (0x01000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_13\fP   (0x02000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_14\fP   (0x04000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_15\fP   (0x08000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_16\fP   (0x10000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_17\fP   (0x20000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_AWD3CR_AWD3CH_18\fP   (0x40000UL << \fBADC_AWD3CR_AWD3CH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_Msk\fP   (0x7FUL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT\fP   \fBADC_CALFACT_CALFACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_0\fP   (0x01UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_1\fP   (0x02UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_2\fP   (0x04UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_3\fP   (0x08UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_4\fP   (0x10UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_5\fP   (0x20UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CALFACT_CALFACT_6\fP   (0x40UL << \fBADC_CALFACT_CALFACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_Msk\fP   (0xFUL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC\fP   \fBADC_CCR_PRESC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_0\fP   (0x1UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_1\fP   (0x2UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_2\fP   (0x4UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_PRESC_3\fP   (0x8UL << \fBADC_CCR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VREFEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VREFEN_Msk\fP   (0x1UL << \fBADC_CCR_VREFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VREFEN\fP   \fBADC_CCR_VREFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSEN_Msk\fP   (0x1UL << \fBADC_CCR_TSEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSEN\fP   \fBADC_CCR_TSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATEN_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATEN_Msk\fP   (0x1UL << \fBADC_CCR_VBATEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATEN\fP   \fBADC_CCR_VBATEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_LFMEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_LFMEN_Msk\fP   (0x1UL << \fBADC_CCR_LFMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CCR_LFMEN\fP   \fBADC_CCR_LFMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Msk\fP   (0xFFFFFFFFUL << \fBCRC_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR\fP   \fBCRC_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Msk\fP   (0xFFFFFFFFUL << \fBCRC_IDR_IDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR\fP   \fBCRC_IDR_IDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Msk\fP   (0x1UL << \fBCRC_CR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET\fP   \fBCRC_CR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_Msk\fP   (0x3UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE\fP   \fBCRC_CR_POLYSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_0\fP   (0x1UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_POLYSIZE_1\fP   (0x2UL << \fBCRC_CR_POLYSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_Msk\fP   (0x3UL << \fBCRC_CR_REV_IN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN\fP   \fBCRC_CR_REV_IN_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_0\fP   (0x1UL << \fBCRC_CR_REV_IN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_IN_1\fP   (0x2UL << \fBCRC_CR_REV_IN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_OUT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_OUT_Msk\fP   (0x1UL << \fBCRC_CR_REV_OUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_REV_OUT\fP   \fBCRC_CR_REV_OUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_INIT_INIT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_INIT_INIT_Msk\fP   (0xFFFFFFFFUL << \fBCRC_INIT_INIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_INIT_INIT\fP   \fBCRC_INIT_INIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_POL_POL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_POL_POL_Msk\fP   (0xFFFFFFFFUL << \fBCRC_POL_POL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_POL_POL\fP   \fBCRC_POL_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Msk\fP   (0x1UL << \fBDMA_ISR_GIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1\fP   \fBDMA_ISR_GIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1\fP   \fBDMA_ISR_TCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1\fP   \fBDMA_ISR_HTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1\fP   \fBDMA_ISR_TEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Msk\fP   (0x1UL << \fBDMA_ISR_GIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2\fP   \fBDMA_ISR_GIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2\fP   \fBDMA_ISR_TCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2\fP   \fBDMA_ISR_HTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2\fP   \fBDMA_ISR_TEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Msk\fP   (0x1UL << \fBDMA_ISR_GIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3\fP   \fBDMA_ISR_GIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3\fP   \fBDMA_ISR_TCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3\fP   \fBDMA_ISR_HTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3\fP   \fBDMA_ISR_TEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Msk\fP   (0x1UL << \fBDMA_ISR_GIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4\fP   \fBDMA_ISR_GIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4\fP   \fBDMA_ISR_TCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4\fP   \fBDMA_ISR_HTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4\fP   \fBDMA_ISR_TEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Msk\fP   (0x1UL << \fBDMA_ISR_GIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5\fP   \fBDMA_ISR_GIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5\fP   \fBDMA_ISR_TCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5\fP   \fBDMA_ISR_HTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5\fP   \fBDMA_ISR_TEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Msk\fP   (0x1UL << \fBDMA_ISR_GIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6\fP   \fBDMA_ISR_GIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6\fP   \fBDMA_ISR_TCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6\fP   \fBDMA_ISR_HTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6\fP   \fBDMA_ISR_TEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Msk\fP   (0x1UL << \fBDMA_ISR_GIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7\fP   \fBDMA_ISR_GIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7\fP   \fBDMA_ISR_TCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7\fP   \fBDMA_ISR_HTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7\fP   \fBDMA_ISR_TEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1\fP   \fBDMA_IFCR_CGIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1\fP   \fBDMA_IFCR_CTCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1\fP   \fBDMA_IFCR_CHTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1\fP   \fBDMA_IFCR_CTEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2\fP   \fBDMA_IFCR_CGIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2\fP   \fBDMA_IFCR_CTCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2\fP   \fBDMA_IFCR_CHTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2\fP   \fBDMA_IFCR_CTEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3\fP   \fBDMA_IFCR_CGIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3\fP   \fBDMA_IFCR_CTCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3\fP   \fBDMA_IFCR_CHTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3\fP   \fBDMA_IFCR_CTEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4\fP   \fBDMA_IFCR_CGIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4\fP   \fBDMA_IFCR_CTCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4\fP   \fBDMA_IFCR_CHTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4\fP   \fBDMA_IFCR_CTEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5\fP   \fBDMA_IFCR_CGIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5\fP   \fBDMA_IFCR_CTCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5\fP   \fBDMA_IFCR_CHTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5\fP   \fBDMA_IFCR_CTEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6\fP   \fBDMA_IFCR_CGIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6\fP   \fBDMA_IFCR_CTCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6\fP   \fBDMA_IFCR_CHTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6\fP   \fBDMA_IFCR_CTEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7\fP   \fBDMA_IFCR_CGIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7\fP   \fBDMA_IFCR_CTCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7\fP   \fBDMA_IFCR_CHTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7\fP   \fBDMA_IFCR_CTEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Msk\fP   (0x1UL << \fBDMA_CCR_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN\fP   \fBDMA_CCR_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Msk\fP   (0x1UL << \fBDMA_CCR_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE\fP   \fBDMA_CCR_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Msk\fP   (0x1UL << \fBDMA_CCR_HTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE\fP   \fBDMA_CCR_HTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Msk\fP   (0x1UL << \fBDMA_CCR_TEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE\fP   \fBDMA_CCR_TEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Msk\fP   (0x1UL << \fBDMA_CCR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR\fP   \fBDMA_CCR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Msk\fP   (0x1UL << \fBDMA_CCR_CIRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC\fP   \fBDMA_CCR_CIRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Msk\fP   (0x1UL << \fBDMA_CCR_PINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC\fP   \fBDMA_CCR_PINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Msk\fP   (0x1UL << \fBDMA_CCR_MINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC\fP   \fBDMA_CCR_MINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE\fP   \fBDMA_CCR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_0\fP   (0x1UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_1\fP   (0x2UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE\fP   \fBDMA_CCR_MSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_0\fP   (0x1UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_1\fP   (0x2UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Msk\fP   (0x3UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL\fP   \fBDMA_CCR_PL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_0\fP   (0x1UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_1\fP   (0x2UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Msk\fP   (0x1UL << \fBDMA_CCR_MEM2MEM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM\fP   \fBDMA_CCR_MEM2MEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Msk\fP   (0xFFFFUL << \fBDMA_CNDTR_NDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT\fP   \fBDMA_CNDTR_NDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CPAR_PA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA\fP   \fBDMA_CPAR_PA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CMAR_MA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA\fP   \fBDMA_CMAR_MA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_Msk\fP   (0x3FUL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID\fP   \fBDMAMUX_CxCR_DMAREQ_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_0\fP   (0x01UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_1\fP   (0x02UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_2\fP   (0x04UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_3\fP   (0x08UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_4\fP   (0x10UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_5\fP   (0x20UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_DMAREQ_ID_6\fP   (0x40UL << \fBDMAMUX_CxCR_DMAREQ_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SOIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SOIE_Msk\fP   (0x1UL << \fBDMAMUX_CxCR_SOIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SOIE\fP   \fBDMAMUX_CxCR_SOIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_EGE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_EGE_Msk\fP   (0x1UL << \fBDMAMUX_CxCR_EGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_EGE\fP   \fBDMAMUX_CxCR_EGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SE_Msk\fP   (0x1UL << \fBDMAMUX_CxCR_SE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SE\fP   \fBDMAMUX_CxCR_SE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_Msk\fP   (0x3UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL\fP   \fBDMAMUX_CxCR_SPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_0\fP   (0x1UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SPOL_1\fP   (0x2UL << \fBDMAMUX_CxCR_SPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_Msk\fP   (0x1FUL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ\fP   \fBDMAMUX_CxCR_NBREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_0\fP   (0x01UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_1\fP   (0x02UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_2\fP   (0x04UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_3\fP   (0x08UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_NBREQ_4\fP   (0x10UL << \fBDMAMUX_CxCR_NBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_Msk\fP   (0x1FUL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID\fP   \fBDMAMUX_CxCR_SYNC_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_0\fP   (0x01UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_1\fP   (0x02UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_2\fP   (0x04UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_3\fP   (0x08UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CxCR_SYNC_ID_4\fP   (0x10UL << \fBDMAMUX_CxCR_SYNC_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF0_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF0\fP   \fBDMAMUX_CSR_SOF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF1_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF1\fP   \fBDMAMUX_CSR_SOF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF2_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF2\fP   \fBDMAMUX_CSR_SOF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF3_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF3\fP   \fBDMAMUX_CSR_SOF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF4_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF4\fP   \fBDMAMUX_CSR_SOF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF5_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF5\fP   \fBDMAMUX_CSR_SOF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF6_Msk\fP   (0x1UL << \fBDMAMUX_CSR_SOF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CSR_SOF6\fP   \fBDMAMUX_CSR_SOF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF0_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF0\fP   \fBDMAMUX_CFR_CSOF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF1_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF1\fP   \fBDMAMUX_CFR_CSOF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF2_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF2\fP   \fBDMAMUX_CFR_CSOF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF3_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF3\fP   \fBDMAMUX_CFR_CSOF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF4_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF4\fP   \fBDMAMUX_CFR_CSOF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF5_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF5\fP   \fBDMAMUX_CFR_CSOF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF6_Msk\fP   (0x1UL << \fBDMAMUX_CFR_CSOF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_CFR_CSOF6\fP   \fBDMAMUX_CFR_CSOF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_Msk\fP   (0x1FUL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID\fP   \fBDMAMUX_RGxCR_SIG_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_0\fP   (0x01UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_1\fP   (0x02UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_2\fP   (0x04UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_3\fP   (0x08UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_SIG_ID_4\fP   (0x10UL << \fBDMAMUX_RGxCR_SIG_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_OIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_OIE_Msk\fP   (0x1UL << \fBDMAMUX_RGxCR_OIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_OIE\fP   \fBDMAMUX_RGxCR_OIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GE_Msk\fP   (0x1UL << \fBDMAMUX_RGxCR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GE\fP   \fBDMAMUX_RGxCR_GE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_Msk\fP   (0x3UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL\fP   \fBDMAMUX_RGxCR_GPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_0\fP   (0x1UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GPOL_1\fP   (0x2UL << \fBDMAMUX_RGxCR_GPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_Msk\fP   (0x1FUL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ\fP   \fBDMAMUX_RGxCR_GNBREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_0\fP   (0x01UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_1\fP   (0x02UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_2\fP   (0x04UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_3\fP   (0x08UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGxCR_GNBREQ_4\fP   (0x10UL << \fBDMAMUX_RGxCR_GNBREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF0_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF0\fP   \fBDMAMUX_RGSR_OF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF1_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF1\fP   \fBDMAMUX_RGSR_OF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF2_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF2\fP   \fBDMAMUX_RGSR_OF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF3_Msk\fP   (0x1UL << \fBDMAMUX_RGSR_OF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGSR_OF3\fP   \fBDMAMUX_RGSR_OF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF0_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF0\fP   \fBDMAMUX_RGCFR_COF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF1_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF1\fP   \fBDMAMUX_RGCFR_COF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF2_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF2\fP   \fBDMAMUX_RGCFR_COF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF3_Msk\fP   (0x1UL << \fBDMAMUX_RGCFR_COF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMAMUX_RGCFR_COF3\fP   \fBDMAMUX_RGCFR_COF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT0_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT0\fP   \fBEXTI_RTSR1_RT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT1_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT1\fP   \fBEXTI_RTSR1_RT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT2_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT2\fP   \fBEXTI_RTSR1_RT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT3_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT3\fP   \fBEXTI_RTSR1_RT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT4_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT4\fP   \fBEXTI_RTSR1_RT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT5_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT5\fP   \fBEXTI_RTSR1_RT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT6_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT6\fP   \fBEXTI_RTSR1_RT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT7_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT7\fP   \fBEXTI_RTSR1_RT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT8_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT8\fP   \fBEXTI_RTSR1_RT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT9_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT9\fP   \fBEXTI_RTSR1_RT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT10_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT10\fP   \fBEXTI_RTSR1_RT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT11_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT11\fP   \fBEXTI_RTSR1_RT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT12_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT12\fP   \fBEXTI_RTSR1_RT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT13_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT13\fP   \fBEXTI_RTSR1_RT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT14_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT14\fP   \fBEXTI_RTSR1_RT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT15_Msk\fP   (0x1UL << \fBEXTI_RTSR1_RT15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR1_RT15\fP   \fBEXTI_RTSR1_RT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT0_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT0\fP   \fBEXTI_FTSR1_FT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT1_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT1\fP   \fBEXTI_FTSR1_FT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT2_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT2\fP   \fBEXTI_FTSR1_FT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT3_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT3\fP   \fBEXTI_FTSR1_FT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT4_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT4\fP   \fBEXTI_FTSR1_FT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT5_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT5\fP   \fBEXTI_FTSR1_FT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT6_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT6\fP   \fBEXTI_FTSR1_FT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT7_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT7\fP   \fBEXTI_FTSR1_FT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT8_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT8\fP   \fBEXTI_FTSR1_FT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT9_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT9\fP   \fBEXTI_FTSR1_FT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT10_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT10\fP   \fBEXTI_FTSR1_FT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT11_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT11\fP   \fBEXTI_FTSR1_FT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT12_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT12\fP   \fBEXTI_FTSR1_FT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT13_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT13\fP   \fBEXTI_FTSR1_FT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT14_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT14\fP   \fBEXTI_FTSR1_FT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT15_Msk\fP   (0x1UL << \fBEXTI_FTSR1_FT15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR1_FT15\fP   \fBEXTI_FTSR1_FT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI0_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI0\fP   \fBEXTI_SWIER1_SWI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI1_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI1\fP   \fBEXTI_SWIER1_SWI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI2_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI2\fP   \fBEXTI_SWIER1_SWI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI3_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI3\fP   \fBEXTI_SWIER1_SWI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI4_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI4\fP   \fBEXTI_SWIER1_SWI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI5_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI5\fP   \fBEXTI_SWIER1_SWI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI6_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI6\fP   \fBEXTI_SWIER1_SWI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI7_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI7\fP   \fBEXTI_SWIER1_SWI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI8_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI8\fP   \fBEXTI_SWIER1_SWI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI9_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI9\fP   \fBEXTI_SWIER1_SWI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI10_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI10\fP   \fBEXTI_SWIER1_SWI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI11_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI11\fP   \fBEXTI_SWIER1_SWI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI12_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI12\fP   \fBEXTI_SWIER1_SWI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI13_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI13\fP   \fBEXTI_SWIER1_SWI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI14_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI14\fP   \fBEXTI_SWIER1_SWI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI15_Msk\fP   (0x1UL << \fBEXTI_SWIER1_SWI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER1_SWI15\fP   \fBEXTI_SWIER1_SWI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF0_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF0\fP   \fBEXTI_RPR1_RPIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF1_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF1\fP   \fBEXTI_RPR1_RPIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF2_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF2\fP   \fBEXTI_RPR1_RPIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF3_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF3\fP   \fBEXTI_RPR1_RPIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF4_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF4\fP   \fBEXTI_RPR1_RPIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF5_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF5\fP   \fBEXTI_RPR1_RPIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF6_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF6\fP   \fBEXTI_RPR1_RPIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF7_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF7\fP   \fBEXTI_RPR1_RPIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF8_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF8\fP   \fBEXTI_RPR1_RPIF8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF9_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF9\fP   \fBEXTI_RPR1_RPIF9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF10_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF10\fP   \fBEXTI_RPR1_RPIF10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF11_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF11\fP   \fBEXTI_RPR1_RPIF11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF12_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF12\fP   \fBEXTI_RPR1_RPIF12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF13_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF13\fP   \fBEXTI_RPR1_RPIF13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF14_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF14\fP   \fBEXTI_RPR1_RPIF14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF15_Msk\fP   (0x1UL << \fBEXTI_RPR1_RPIF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RPR1_RPIF15\fP   \fBEXTI_RPR1_RPIF15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF0_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF0\fP   \fBEXTI_FPR1_FPIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF1_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF1\fP   \fBEXTI_FPR1_FPIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF2_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF2\fP   \fBEXTI_FPR1_FPIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF3_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF3\fP   \fBEXTI_FPR1_FPIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF4_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF4\fP   \fBEXTI_FPR1_FPIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF5_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF5\fP   \fBEXTI_FPR1_FPIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF6_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF6\fP   \fBEXTI_FPR1_FPIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF7_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF7\fP   \fBEXTI_FPR1_FPIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF8_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF8\fP   \fBEXTI_FPR1_FPIF8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF9_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF9\fP   \fBEXTI_FPR1_FPIF9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF10_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF10\fP   \fBEXTI_FPR1_FPIF10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF11_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF11\fP   \fBEXTI_FPR1_FPIF11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF12_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF12\fP   \fBEXTI_FPR1_FPIF12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF13_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF13\fP   \fBEXTI_FPR1_FPIF13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF14_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF14\fP   \fBEXTI_FPR1_FPIF14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF15_Msk\fP   (0x1UL << \fBEXTI_FPR1_FPIF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FPR1_FPIF15\fP   \fBEXTI_FPR1_FPIF15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0\fP   \fBEXTI_EXTICR1_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI0_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1\fP   \fBEXTI_EXTICR1_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI1_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2\fP   \fBEXTI_EXTICR1_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI2_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_Msk\fP   (0x7UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3\fP   \fBEXTI_EXTICR1_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_0\fP   (0x1UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_1\fP   (0x2UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR1_EXTI3_2\fP   (0x4UL << \fBEXTI_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4\fP   \fBEXTI_EXTICR2_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI4_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5\fP   \fBEXTI_EXTICR2_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI5_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6\fP   \fBEXTI_EXTICR2_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI6_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_Msk\fP   (0x7UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7\fP   \fBEXTI_EXTICR2_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_0\fP   (0x1UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_1\fP   (0x2UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR2_EXTI7_2\fP   (0x4UL << \fBEXTI_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8\fP   \fBEXTI_EXTICR3_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI8_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9\fP   \fBEXTI_EXTICR3_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI9_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10\fP   \fBEXTI_EXTICR3_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI10_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_Msk\fP   (0x7UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11\fP   \fBEXTI_EXTICR3_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_0\fP   (0x1UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_1\fP   (0x2UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR3_EXTI11_2\fP   (0x4UL << \fBEXTI_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12\fP   \fBEXTI_EXTICR4_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI12_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13\fP   \fBEXTI_EXTICR4_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI13_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14\fP   \fBEXTI_EXTICR4_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI14_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_Msk\fP   (0x7UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15\fP   \fBEXTI_EXTICR4_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_0\fP   (0x1UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_1\fP   (0x2UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EXTICR4_EXTI15_2\fP   (0x4UL << \fBEXTI_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM0_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM0\fP   \fBEXTI_IMR1_IM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM1_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM1\fP   \fBEXTI_IMR1_IM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM2_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM2\fP   \fBEXTI_IMR1_IM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM3_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM3\fP   \fBEXTI_IMR1_IM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM4_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM4\fP   \fBEXTI_IMR1_IM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM5_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM5\fP   \fBEXTI_IMR1_IM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM6_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM6\fP   \fBEXTI_IMR1_IM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM7_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM7\fP   \fBEXTI_IMR1_IM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM8_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM8\fP   \fBEXTI_IMR1_IM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM9_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM9\fP   \fBEXTI_IMR1_IM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM10_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM10\fP   \fBEXTI_IMR1_IM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM11_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM11\fP   \fBEXTI_IMR1_IM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM12_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM12\fP   \fBEXTI_IMR1_IM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM13_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM13\fP   \fBEXTI_IMR1_IM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM14_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM14\fP   \fBEXTI_IMR1_IM14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM15_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM15\fP   \fBEXTI_IMR1_IM15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM19_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM19\fP   \fBEXTI_IMR1_IM19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM21_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM21\fP   \fBEXTI_IMR1_IM21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM23_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM23\fP   \fBEXTI_IMR1_IM23_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM25_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM25\fP   \fBEXTI_IMR1_IM25_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM31_Msk\fP   (0x1UL << \fBEXTI_IMR1_IM31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM31\fP   \fBEXTI_IMR1_IM31_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM_Msk\fP   (0x82A8FFFFUL << \fBEXTI_IMR1_IM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR1_IM\fP   \fBEXTI_IMR1_IM_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM0_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM0\fP   \fBEXTI_EMR1_EM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM1_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM1\fP   \fBEXTI_EMR1_EM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM2_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM2\fP   \fBEXTI_EMR1_EM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM3_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM3\fP   \fBEXTI_EMR1_EM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM4_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM4\fP   \fBEXTI_EMR1_EM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM5_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM5\fP   \fBEXTI_EMR1_EM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM6_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM6\fP   \fBEXTI_EMR1_EM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM7_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM7\fP   \fBEXTI_EMR1_EM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM8_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM8\fP   \fBEXTI_EMR1_EM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM9_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM9\fP   \fBEXTI_EMR1_EM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM10_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM10\fP   \fBEXTI_EMR1_EM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM11_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM11\fP   \fBEXTI_EMR1_EM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM12_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM12\fP   \fBEXTI_EMR1_EM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM13_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM13\fP   \fBEXTI_EMR1_EM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM14_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM14\fP   \fBEXTI_EMR1_EM14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM15_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM15\fP   \fBEXTI_EMR1_EM15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM19_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM19\fP   \fBEXTI_EMR1_EM19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM21_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM21\fP   \fBEXTI_EMR1_EM21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM23_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM23\fP   \fBEXTI_EMR1_EM23_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM25_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM25\fP   \fBEXTI_EMR1_EM25_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM31_Msk\fP   (0x1UL << \fBEXTI_EMR1_EM31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR1_EM31\fP   \fBEXTI_EMR1_EM31_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Msk\fP   (0x7UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY\fP   \fBFLASH_ACR_LATENCY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_0\fP   (0x1UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_1\fP   (0x2UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_2\fP   (0x4UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Msk\fP   (0x1UL << \fBFLASH_ACR_PRFTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN\fP   \fBFLASH_ACR_PRFTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Msk\fP   (0x1UL << \fBFLASH_ACR_ICEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN\fP   \fBFLASH_ACR_ICEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Msk\fP   (0x1UL << \fBFLASH_ACR_ICRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST\fP   \fBFLASH_ACR_ICRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PROGEMPTY_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PROGEMPTY_Msk\fP   (0x1UL << \fBFLASH_ACR_PROGEMPTY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PROGEMPTY\fP   \fBFLASH_ACR_PROGEMPTY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Msk\fP   (0x1UL << \fBFLASH_SR_EOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP\fP   \fBFLASH_SR_EOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPERR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPERR_Msk\fP   (0x1UL << \fBFLASH_SR_OPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPERR\fP   \fBFLASH_SR_OPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PROGERR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PROGERR_Msk\fP   (0x1UL << \fBFLASH_SR_PROGERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PROGERR\fP   \fBFLASH_SR_PROGERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Msk\fP   (0x1UL << \fBFLASH_SR_WRPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR\fP   \fBFLASH_SR_WRPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Msk\fP   (0x1UL << \fBFLASH_SR_PGAERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR\fP   \fBFLASH_SR_PGAERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SIZERR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SIZERR_Msk\fP   (0x1UL << \fBFLASH_SR_SIZERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SIZERR\fP   \fBFLASH_SR_SIZERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Msk\fP   (0x1UL << \fBFLASH_SR_PGSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR\fP   \fBFLASH_SR_PGSERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_MISERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_MISERR_Msk\fP   (0x1UL << \fBFLASH_SR_MISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_MISERR\fP   \fBFLASH_SR_MISERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_FASTERR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_FASTERR_Msk\fP   (0x1UL << \fBFLASH_SR_FASTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_FASTERR\fP   \fBFLASH_SR_FASTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPTVERR_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPTVERR_Msk\fP   (0x1UL << \fBFLASH_SR_OPTVERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_OPTVERR\fP   \fBFLASH_SR_OPTVERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY1_Msk\fP   (0x1UL << \fBFLASH_SR_BSY1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY1\fP   \fBFLASH_SR_BSY1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_CFGBSY_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_CFGBSY_Msk\fP   (0x1UL << \fBFLASH_SR_CFGBSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_CFGBSY\fP   \fBFLASH_SR_CFGBSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Msk\fP   (0x1UL << \fBFLASH_CR_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG\fP   \fBFLASH_CR_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Msk\fP   (0x1UL << \fBFLASH_CR_PER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER\fP   \fBFLASH_CR_PER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER1_Msk\fP   (0x1UL << \fBFLASH_CR_MER1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER1\fP   \fBFLASH_CR_MER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PNB_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PNB_Msk\fP   (0x3FFUL << \fBFLASH_CR_PNB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PNB\fP   \fBFLASH_CR_PNB_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Msk\fP   (0x1UL << \fBFLASH_CR_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT\fP   \fBFLASH_CR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTSTRT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTSTRT_Msk\fP   (0x1UL << \fBFLASH_CR_OPTSTRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTSTRT\fP   \fBFLASH_CR_OPTSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_FSTPG_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_FSTPG_Msk\fP   (0x1UL << \fBFLASH_CR_FSTPG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_FSTPG\fP   \fBFLASH_CR_FSTPG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Msk\fP   (0x1UL << \fBFLASH_CR_EOPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE\fP   \fBFLASH_CR_EOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Msk\fP   (0x1UL << \fBFLASH_CR_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE\fP   \fBFLASH_CR_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OBL_LAUNCH_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OBL_LAUNCH_Msk\fP   (0x1UL << \fBFLASH_CR_OBL_LAUNCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OBL_LAUNCH\fP   \fBFLASH_CR_OBL_LAUNCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTLOCK_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTLOCK_Msk\fP   (0x1UL << \fBFLASH_CR_OPTLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTLOCK\fP   \fBFLASH_CR_OPTLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Msk\fP   (0x1UL << \fBFLASH_CR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK\fP   \fBFLASH_CR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ADDR_ECC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ADDR_ECC_Msk\fP   (0x3FFFUL << \fBFLASH_ECCR_ADDR_ECC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ADDR_ECC\fP   \fBFLASH_ECCR_ADDR_ECC_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_SYSF_ECC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_SYSF_ECC_Msk\fP   (0x1UL << \fBFLASH_ECCR_SYSF_ECC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_SYSF_ECC\fP   \fBFLASH_ECCR_SYSF_ECC_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCCIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCCIE_Msk\fP   (0x1UL << \fBFLASH_ECCR_ECCCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCCIE\fP   \fBFLASH_ECCR_ECCCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCC_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCC_Msk\fP   (0x1UL << \fBFLASH_ECCR_ECCC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCC\fP   \fBFLASH_ECCR_ECCC_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCD_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCD_Msk\fP   (0x1UL << \fBFLASH_ECCR_ECCD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ECCR_ECCD\fP   \fBFLASH_ECCR_ECCD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RDP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RDP_Msk\fP   (0xFFUL << \fBFLASH_OPTR_RDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RDP\fP   \fBFLASH_OPTR_RDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STOP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STOP_Msk\fP   (0x1UL << \fBFLASH_OPTR_nRST_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STOP\fP   \fBFLASH_OPTR_nRST_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STDBY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STDBY_Msk\fP   (0x1UL << \fBFLASH_OPTR_nRST_STDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nRST_STDBY\fP   \fBFLASH_OPTR_nRST_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_SW_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_SW_Msk\fP   (0x1UL << \fBFLASH_OPTR_IWDG_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_SW\fP   \fBFLASH_OPTR_IWDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STOP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STOP_Msk\fP   (0x1UL << \fBFLASH_OPTR_IWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STOP\fP   \fBFLASH_OPTR_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STDBY_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STDBY_Msk\fP   (0x1UL << \fBFLASH_OPTR_IWDG_STDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_IWDG_STDBY\fP   \fBFLASH_OPTR_IWDG_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_WWDG_SW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_WWDG_SW_Msk\fP   (0x1UL << \fBFLASH_OPTR_WWDG_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_WWDG_SW\fP   \fBFLASH_OPTR_WWDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RAM_PARITY_CHECK_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RAM_PARITY_CHECK_Msk\fP   (0x1UL << \fBFLASH_OPTR_RAM_PARITY_CHECK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_RAM_PARITY_CHECK\fP   \fBFLASH_OPTR_RAM_PARITY_CHECK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT_SEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT_SEL_Msk\fP   (0x1UL << \fBFLASH_OPTR_nBOOT_SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT_SEL\fP   \fBFLASH_OPTR_nBOOT_SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT1_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT1_Msk\fP   (0x1UL << \fBFLASH_OPTR_nBOOT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT1\fP   \fBFLASH_OPTR_nBOOT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT0_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT0_Msk\fP   (0x1UL << \fBFLASH_OPTR_nBOOT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTR_nBOOT0\fP   \fBFLASH_OPTR_nBOOT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_STRT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_STRT_Msk\fP   (0x1FUL << \fBFLASH_WRP1AR_WRP1A_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_STRT\fP   \fBFLASH_WRP1AR_WRP1A_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_END_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_END_Msk\fP   (0x1FUL << \fBFLASH_WRP1AR_WRP1A_END_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1AR_WRP1A_END\fP   \fBFLASH_WRP1AR_WRP1A_END_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_STRT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_STRT_Msk\fP   (0x1FUL << \fBFLASH_WRP1BR_WRP1B_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_STRT\fP   \fBFLASH_WRP1BR_WRP1B_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_END_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_END_Msk\fP   (0x1FUL << \fBFLASH_WRP1BR_WRP1B_END_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP1BR_WRP1B_END\fP   \fBFLASH_WRP1BR_WRP1B_END_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0\fP   \fBGPIO_MODER_MODE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_0\fP   (0x1UL << \fBGPIO_MODER_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_1\fP   (0x2UL << \fBGPIO_MODER_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1\fP   \fBGPIO_MODER_MODE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_0\fP   (0x1UL << \fBGPIO_MODER_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_1\fP   (0x2UL << \fBGPIO_MODER_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2\fP   \fBGPIO_MODER_MODE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_0\fP   (0x1UL << \fBGPIO_MODER_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_1\fP   (0x2UL << \fBGPIO_MODER_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3\fP   \fBGPIO_MODER_MODE3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_0\fP   (0x1UL << \fBGPIO_MODER_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_1\fP   (0x2UL << \fBGPIO_MODER_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4\fP   \fBGPIO_MODER_MODE4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_0\fP   (0x1UL << \fBGPIO_MODER_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_1\fP   (0x2UL << \fBGPIO_MODER_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5\fP   \fBGPIO_MODER_MODE5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_0\fP   (0x1UL << \fBGPIO_MODER_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_1\fP   (0x2UL << \fBGPIO_MODER_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6\fP   \fBGPIO_MODER_MODE6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_0\fP   (0x1UL << \fBGPIO_MODER_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_1\fP   (0x2UL << \fBGPIO_MODER_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7\fP   \fBGPIO_MODER_MODE7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_0\fP   (0x1UL << \fBGPIO_MODER_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_1\fP   (0x2UL << \fBGPIO_MODER_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8\fP   \fBGPIO_MODER_MODE8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_0\fP   (0x1UL << \fBGPIO_MODER_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_1\fP   (0x2UL << \fBGPIO_MODER_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9\fP   \fBGPIO_MODER_MODE9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_0\fP   (0x1UL << \fBGPIO_MODER_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_1\fP   (0x2UL << \fBGPIO_MODER_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10\fP   \fBGPIO_MODER_MODE10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_0\fP   (0x1UL << \fBGPIO_MODER_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_1\fP   (0x2UL << \fBGPIO_MODER_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11\fP   \fBGPIO_MODER_MODE11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_0\fP   (0x1UL << \fBGPIO_MODER_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_1\fP   (0x2UL << \fBGPIO_MODER_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12\fP   \fBGPIO_MODER_MODE12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_0\fP   (0x1UL << \fBGPIO_MODER_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_1\fP   (0x2UL << \fBGPIO_MODER_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13\fP   \fBGPIO_MODER_MODE13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_0\fP   (0x1UL << \fBGPIO_MODER_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_1\fP   (0x2UL << \fBGPIO_MODER_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14\fP   \fBGPIO_MODER_MODE14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_0\fP   (0x1UL << \fBGPIO_MODER_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_1\fP   (0x2UL << \fBGPIO_MODER_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Msk\fP   (0x3UL << \fBGPIO_MODER_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15\fP   \fBGPIO_MODER_MODE15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_0\fP   (0x1UL << \fBGPIO_MODER_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_1\fP   (0x2UL << \fBGPIO_MODER_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0\fP   \fBGPIO_OTYPER_OT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1\fP   \fBGPIO_OTYPER_OT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2\fP   \fBGPIO_OTYPER_OT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3\fP   \fBGPIO_OTYPER_OT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4\fP   \fBGPIO_OTYPER_OT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5\fP   \fBGPIO_OTYPER_OT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6\fP   \fBGPIO_OTYPER_OT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7\fP   \fBGPIO_OTYPER_OT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8\fP   \fBGPIO_OTYPER_OT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9\fP   \fBGPIO_OTYPER_OT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10\fP   \fBGPIO_OTYPER_OT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11\fP   \fBGPIO_OTYPER_OT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12\fP   \fBGPIO_OTYPER_OT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13\fP   \fBGPIO_OTYPER_OT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14\fP   \fBGPIO_OTYPER_OT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Msk\fP   (0x1UL << \fBGPIO_OTYPER_OT15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15\fP   \fBGPIO_OTYPER_OT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0\fP   \fBGPIO_OSPEEDR_OSPEED0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1\fP   \fBGPIO_OSPEEDR_OSPEED1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2\fP   \fBGPIO_OSPEEDR_OSPEED2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3\fP   \fBGPIO_OSPEEDR_OSPEED3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4\fP   \fBGPIO_OSPEEDR_OSPEED4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5\fP   \fBGPIO_OSPEEDR_OSPEED5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6\fP   \fBGPIO_OSPEEDR_OSPEED6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7\fP   \fBGPIO_OSPEEDR_OSPEED7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8\fP   \fBGPIO_OSPEEDR_OSPEED8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9\fP   \fBGPIO_OSPEEDR_OSPEED9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10\fP   \fBGPIO_OSPEEDR_OSPEED10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11\fP   \fBGPIO_OSPEEDR_OSPEED11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12\fP   \fBGPIO_OSPEEDR_OSPEED12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13\fP   \fBGPIO_OSPEEDR_OSPEED13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14\fP   \fBGPIO_OSPEEDR_OSPEED14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Msk\fP   (0x3UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15\fP   \fBGPIO_OSPEEDR_OSPEED15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_0\fP   (0x1UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_1\fP   (0x2UL << \fBGPIO_OSPEEDR_OSPEED15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0\fP   \fBGPIO_PUPDR_PUPD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1\fP   \fBGPIO_PUPDR_PUPD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2\fP   \fBGPIO_PUPDR_PUPD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3\fP   \fBGPIO_PUPDR_PUPD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4\fP   \fBGPIO_PUPDR_PUPD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5\fP   \fBGPIO_PUPDR_PUPD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6\fP   \fBGPIO_PUPDR_PUPD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7\fP   \fBGPIO_PUPDR_PUPD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8\fP   \fBGPIO_PUPDR_PUPD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9\fP   \fBGPIO_PUPDR_PUPD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10\fP   \fBGPIO_PUPDR_PUPD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11\fP   \fBGPIO_PUPDR_PUPD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12\fP   \fBGPIO_PUPDR_PUPD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13\fP   \fBGPIO_PUPDR_PUPD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14\fP   \fBGPIO_PUPDR_PUPD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Msk\fP   (0x3UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15\fP   \fBGPIO_PUPDR_PUPD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_0\fP   (0x1UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_1\fP   (0x2UL << \fBGPIO_PUPDR_PUPD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Msk\fP   (0x1UL << \fBGPIO_IDR_ID0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0\fP   \fBGPIO_IDR_ID0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Msk\fP   (0x1UL << \fBGPIO_IDR_ID1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1\fP   \fBGPIO_IDR_ID1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Msk\fP   (0x1UL << \fBGPIO_IDR_ID2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2\fP   \fBGPIO_IDR_ID2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Msk\fP   (0x1UL << \fBGPIO_IDR_ID3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3\fP   \fBGPIO_IDR_ID3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Msk\fP   (0x1UL << \fBGPIO_IDR_ID4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4\fP   \fBGPIO_IDR_ID4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Msk\fP   (0x1UL << \fBGPIO_IDR_ID5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5\fP   \fBGPIO_IDR_ID5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Msk\fP   (0x1UL << \fBGPIO_IDR_ID6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6\fP   \fBGPIO_IDR_ID6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Msk\fP   (0x1UL << \fBGPIO_IDR_ID7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7\fP   \fBGPIO_IDR_ID7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Msk\fP   (0x1UL << \fBGPIO_IDR_ID8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8\fP   \fBGPIO_IDR_ID8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Msk\fP   (0x1UL << \fBGPIO_IDR_ID9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9\fP   \fBGPIO_IDR_ID9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Msk\fP   (0x1UL << \fBGPIO_IDR_ID10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10\fP   \fBGPIO_IDR_ID10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Msk\fP   (0x1UL << \fBGPIO_IDR_ID11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11\fP   \fBGPIO_IDR_ID11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Msk\fP   (0x1UL << \fBGPIO_IDR_ID12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12\fP   \fBGPIO_IDR_ID12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Msk\fP   (0x1UL << \fBGPIO_IDR_ID13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13\fP   \fBGPIO_IDR_ID13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Msk\fP   (0x1UL << \fBGPIO_IDR_ID14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14\fP   \fBGPIO_IDR_ID14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Msk\fP   (0x1UL << \fBGPIO_IDR_ID15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15\fP   \fBGPIO_IDR_ID15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Msk\fP   (0x1UL << \fBGPIO_ODR_OD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0\fP   \fBGPIO_ODR_OD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Msk\fP   (0x1UL << \fBGPIO_ODR_OD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1\fP   \fBGPIO_ODR_OD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Msk\fP   (0x1UL << \fBGPIO_ODR_OD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2\fP   \fBGPIO_ODR_OD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Msk\fP   (0x1UL << \fBGPIO_ODR_OD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3\fP   \fBGPIO_ODR_OD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Msk\fP   (0x1UL << \fBGPIO_ODR_OD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4\fP   \fBGPIO_ODR_OD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Msk\fP   (0x1UL << \fBGPIO_ODR_OD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5\fP   \fBGPIO_ODR_OD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Msk\fP   (0x1UL << \fBGPIO_ODR_OD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6\fP   \fBGPIO_ODR_OD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Msk\fP   (0x1UL << \fBGPIO_ODR_OD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7\fP   \fBGPIO_ODR_OD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Msk\fP   (0x1UL << \fBGPIO_ODR_OD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8\fP   \fBGPIO_ODR_OD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Msk\fP   (0x1UL << \fBGPIO_ODR_OD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9\fP   \fBGPIO_ODR_OD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Msk\fP   (0x1UL << \fBGPIO_ODR_OD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10\fP   \fBGPIO_ODR_OD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Msk\fP   (0x1UL << \fBGPIO_ODR_OD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11\fP   \fBGPIO_ODR_OD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Msk\fP   (0x1UL << \fBGPIO_ODR_OD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12\fP   \fBGPIO_ODR_OD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Msk\fP   (0x1UL << \fBGPIO_ODR_OD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13\fP   \fBGPIO_ODR_OD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Msk\fP   (0x1UL << \fBGPIO_ODR_OD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14\fP   \fBGPIO_ODR_OD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Msk\fP   (0x1UL << \fBGPIO_ODR_OD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15\fP   \fBGPIO_ODR_OD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0\fP   \fBGPIO_BSRR_BS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1\fP   \fBGPIO_BSRR_BS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2\fP   \fBGPIO_BSRR_BS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3\fP   \fBGPIO_BSRR_BS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4\fP   \fBGPIO_BSRR_BS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5\fP   \fBGPIO_BSRR_BS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6\fP   \fBGPIO_BSRR_BS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7\fP   \fBGPIO_BSRR_BS7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8\fP   \fBGPIO_BSRR_BS8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9\fP   \fBGPIO_BSRR_BS9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10\fP   \fBGPIO_BSRR_BS10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11\fP   \fBGPIO_BSRR_BS11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12\fP   \fBGPIO_BSRR_BS12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13\fP   \fBGPIO_BSRR_BS13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14\fP   \fBGPIO_BSRR_BS14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15\fP   \fBGPIO_BSRR_BS15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0\fP   \fBGPIO_LCKR_LCK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1\fP   \fBGPIO_LCKR_LCK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2\fP   \fBGPIO_LCKR_LCK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3\fP   \fBGPIO_LCKR_LCK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4\fP   \fBGPIO_LCKR_LCK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5\fP   \fBGPIO_LCKR_LCK5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6\fP   \fBGPIO_LCKR_LCK6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7\fP   \fBGPIO_LCKR_LCK7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8\fP   \fBGPIO_LCKR_LCK8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9\fP   \fBGPIO_LCKR_LCK9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10\fP   \fBGPIO_LCKR_LCK10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11\fP   \fBGPIO_LCKR_LCK11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12\fP   \fBGPIO_LCKR_LCK12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13\fP   \fBGPIO_LCKR_LCK13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14\fP   \fBGPIO_LCKR_LCK14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15\fP   \fBGPIO_LCKR_LCK15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCKK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK\fP   \fBGPIO_LCKR_LCKK_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0\fP   \fBGPIO_AFRL_AFSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1\fP   \fBGPIO_AFRL_AFSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2\fP   \fBGPIO_AFRL_AFSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3\fP   \fBGPIO_AFRL_AFSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4\fP   \fBGPIO_AFRL_AFSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5\fP   \fBGPIO_AFRL_AFSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6\fP   \fBGPIO_AFRL_AFSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Msk\fP   (0xFUL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7\fP   \fBGPIO_AFRL_AFSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_0\fP   (0x1UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_1\fP   (0x2UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_2\fP   (0x4UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_3\fP   (0x8UL << \fBGPIO_AFRL_AFSEL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8\fP   \fBGPIO_AFRH_AFSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9\fP   \fBGPIO_AFRH_AFSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10\fP   \fBGPIO_AFRH_AFSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11\fP   \fBGPIO_AFRH_AFSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12\fP   \fBGPIO_AFRH_AFSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13\fP   \fBGPIO_AFRH_AFSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14\fP   \fBGPIO_AFRH_AFSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Msk\fP   (0xFUL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15\fP   \fBGPIO_AFRH_AFSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_0\fP   (0x1UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_1\fP   (0x2UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_2\fP   (0x4UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_3\fP   (0x8UL << \fBGPIO_AFRH_AFSEL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0\fP   \fBGPIO_BRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1\fP   \fBGPIO_BRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2\fP   \fBGPIO_BRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3\fP   \fBGPIO_BRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4\fP   \fBGPIO_BRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5\fP   \fBGPIO_BRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6\fP   \fBGPIO_BRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7\fP   \fBGPIO_BRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8\fP   \fBGPIO_BRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9\fP   \fBGPIO_BRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10\fP   \fBGPIO_BRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11\fP   \fBGPIO_BRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12\fP   \fBGPIO_BRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13\fP   \fBGPIO_BRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14\fP   \fBGPIO_BRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15\fP   \fBGPIO_BRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Msk\fP   (0x1UL << \fBI2C_CR1_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE\fP   \fBI2C_CR1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXIE_Msk\fP   (0x1UL << \fBI2C_CR1_TXIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXIE\fP   \fBI2C_CR1_TXIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXIE_Msk\fP   (0x1UL << \fBI2C_CR1_RXIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXIE\fP   \fBI2C_CR1_RXIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ADDRIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ADDRIE_Msk\fP   (0x1UL << \fBI2C_CR1_ADDRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ADDRIE\fP   \fBI2C_CR1_ADDRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NACKIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NACKIE_Msk\fP   (0x1UL << \fBI2C_CR1_NACKIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NACKIE\fP   \fBI2C_CR1_NACKIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOPIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOPIE_Msk\fP   (0x1UL << \fBI2C_CR1_STOPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOPIE\fP   \fBI2C_CR1_STOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TCIE_Msk\fP   (0x1UL << \fBI2C_CR1_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TCIE\fP   \fBI2C_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ERRIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ERRIE_Msk\fP   (0x1UL << \fBI2C_CR1_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ERRIE\fP   \fBI2C_CR1_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_DNF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_DNF_Msk\fP   (0xFUL << \fBI2C_CR1_DNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_DNF\fP   \fBI2C_CR1_DNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ANFOFF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ANFOFF_Msk\fP   (0x1UL << \fBI2C_CR1_ANFOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ANFOFF\fP   \fBI2C_CR1_ANFOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Msk\fP   (0x1UL << \fBI2C_CR1_SWRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST\fP   \fBI2C_CR1_SWRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXDMAEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXDMAEN_Msk\fP   (0x1UL << \fBI2C_CR1_TXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_TXDMAEN\fP   \fBI2C_CR1_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXDMAEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXDMAEN_Msk\fP   (0x1UL << \fBI2C_CR1_RXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_RXDMAEN\fP   \fBI2C_CR1_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SBC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SBC_Msk\fP   (0x1UL << \fBI2C_CR1_SBC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SBC\fP   \fBI2C_CR1_SBC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Msk\fP   (0x1UL << \fBI2C_CR1_NOSTRETCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH\fP   \fBI2C_CR1_NOSTRETCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_WUPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_WUPEN_Msk\fP   (0x1UL << \fBI2C_CR1_WUPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_WUPEN\fP   \fBI2C_CR1_WUPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_GCEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_GCEN_Msk\fP   (0x1UL << \fBI2C_CR1_GCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_GCEN\fP   \fBI2C_CR1_GCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBHEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBHEN_Msk\fP   (0x1UL << \fBI2C_CR1_SMBHEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBHEN\fP   \fBI2C_CR1_SMBHEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBDEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBDEN_Msk\fP   (0x1UL << \fBI2C_CR1_SMBDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBDEN\fP   \fBI2C_CR1_SMBDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERTEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERTEN_Msk\fP   (0x1UL << \fBI2C_CR1_ALERTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERTEN\fP   \fBI2C_CR1_ALERTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PECEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PECEN_Msk\fP   (0x1UL << \fBI2C_CR1_PECEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PECEN\fP   \fBI2C_CR1_PECEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_SADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_SADD_Msk\fP   (0x3FFUL << \fBI2C_CR2_SADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_SADD\fP   \fBI2C_CR2_SADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RD_WRN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RD_WRN_Msk\fP   (0x1UL << \fBI2C_CR2_RD_WRN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RD_WRN\fP   \fBI2C_CR2_RD_WRN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ADD10_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ADD10_Msk\fP   (0x1UL << \fBI2C_CR2_ADD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ADD10\fP   \fBI2C_CR2_ADD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_HEAD10R_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_HEAD10R_Msk\fP   (0x1UL << \fBI2C_CR2_HEAD10R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_HEAD10R\fP   \fBI2C_CR2_HEAD10R_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_START_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_START_Msk\fP   (0x1UL << \fBI2C_CR2_START_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_START\fP   \fBI2C_CR2_START_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_STOP_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_STOP_Msk\fP   (0x1UL << \fBI2C_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_STOP\fP   \fBI2C_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NACK_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NACK_Msk\fP   (0x1UL << \fBI2C_CR2_NACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NACK\fP   \fBI2C_CR2_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NBYTES_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NBYTES_Msk\fP   (0xFFUL << \fBI2C_CR2_NBYTES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_NBYTES\fP   \fBI2C_CR2_NBYTES_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RELOAD_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RELOAD_Msk\fP   (0x1UL << \fBI2C_CR2_RELOAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_RELOAD\fP   \fBI2C_CR2_RELOAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_AUTOEND_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_AUTOEND_Msk\fP   (0x1UL << \fBI2C_CR2_AUTOEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_AUTOEND\fP   \fBI2C_CR2_AUTOEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_PECBYTE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_PECBYTE_Msk\fP   (0x1UL << \fBI2C_CR2_PECBYTE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_PECBYTE\fP   \fBI2C_CR2_PECBYTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1_Msk\fP   (0x3FFUL << \fBI2C_OAR1_OA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1\fP   \fBI2C_OAR1_OA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1MODE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1MODE_Msk\fP   (0x1UL << \fBI2C_OAR1_OA1MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1MODE\fP   \fBI2C_OAR1_OA1MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1EN_Msk\fP   (0x1UL << \fBI2C_OAR1_OA1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_OA1EN\fP   \fBI2C_OAR1_OA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2_Msk\fP   (0x7FUL << \fBI2C_OAR2_OA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2\fP   \fBI2C_OAR2_OA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MSK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MSK_Msk\fP   (0x7UL << \fBI2C_OAR2_OA2MSK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MSK\fP   \fBI2C_OAR2_OA2MSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2NOMASK\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK01_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK01_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2MASK01_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK01\fP   \fBI2C_OAR2_OA2MASK01_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK02_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK02_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2MASK02_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK02\fP   \fBI2C_OAR2_OA2MASK02_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK03_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK03_Msk\fP   (0x3UL << \fBI2C_OAR2_OA2MASK03_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK03\fP   \fBI2C_OAR2_OA2MASK03_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK04_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK04_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2MASK04_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK04\fP   \fBI2C_OAR2_OA2MASK04_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK05_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK05_Msk\fP   (0x5UL << \fBI2C_OAR2_OA2MASK05_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK05\fP   \fBI2C_OAR2_OA2MASK05_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK06_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK06_Msk\fP   (0x3UL << \fBI2C_OAR2_OA2MASK06_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK06\fP   \fBI2C_OAR2_OA2MASK06_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK07_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK07_Msk\fP   (0x7UL << \fBI2C_OAR2_OA2MASK07_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2MASK07\fP   \fBI2C_OAR2_OA2MASK07_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2EN_Msk\fP   (0x1UL << \fBI2C_OAR2_OA2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_OA2EN\fP   \fBI2C_OAR2_OA2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLL_Msk\fP   (0xFFUL << \fBI2C_TIMINGR_SCLL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLL\fP   \fBI2C_TIMINGR_SCLL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLH_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLH_Msk\fP   (0xFFUL << \fBI2C_TIMINGR_SCLH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLH\fP   \fBI2C_TIMINGR_SCLH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SDADEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SDADEL_Msk\fP   (0xFUL << \fBI2C_TIMINGR_SDADEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SDADEL\fP   \fBI2C_TIMINGR_SDADEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLDEL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLDEL_Msk\fP   (0xFUL << \fBI2C_TIMINGR_SCLDEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_SCLDEL\fP   \fBI2C_TIMINGR_SCLDEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_PRESC_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_PRESC_Msk\fP   (0xFUL << \fBI2C_TIMINGR_PRESC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMINGR_PRESC\fP   \fBI2C_TIMINGR_PRESC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTA_Msk\fP   (0xFFFUL << \fBI2C_TIMEOUTR_TIMEOUTA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTA\fP   \fBI2C_TIMEOUTR_TIMEOUTA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIDLE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIDLE_Msk\fP   (0x1UL << \fBI2C_TIMEOUTR_TIDLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIDLE\fP   \fBI2C_TIMEOUTR_TIDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMOUTEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMOUTEN_Msk\fP   (0x1UL << \fBI2C_TIMEOUTR_TIMOUTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMOUTEN\fP   \fBI2C_TIMEOUTR_TIMOUTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTB_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTB_Msk\fP   (0xFFFUL << \fBI2C_TIMEOUTR_TIMEOUTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TIMEOUTB\fP   \fBI2C_TIMEOUTR_TIMEOUTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TEXTEN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TEXTEN_Msk\fP   (0x1UL << \fBI2C_TIMEOUTR_TEXTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TIMEOUTR_TEXTEN\fP   \fBI2C_TIMEOUTR_TEXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXE_Msk\fP   (0x1UL << \fBI2C_ISR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXE\fP   \fBI2C_ISR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXIS_Msk\fP   (0x1UL << \fBI2C_ISR_TXIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TXIS\fP   \fBI2C_ISR_TXIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_RXNE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_RXNE_Msk\fP   (0x1UL << \fBI2C_ISR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_RXNE\fP   \fBI2C_ISR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDR_Msk\fP   (0x1UL << \fBI2C_ISR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDR\fP   \fBI2C_ISR_ADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_NACKF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_NACKF_Msk\fP   (0x1UL << \fBI2C_ISR_NACKF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_NACKF\fP   \fBI2C_ISR_NACKF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_STOPF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_STOPF_Msk\fP   (0x1UL << \fBI2C_ISR_STOPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_STOPF\fP   \fBI2C_ISR_STOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TC_Msk\fP   (0x1UL << \fBI2C_ISR_TC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TC\fP   \fBI2C_ISR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TCR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TCR_Msk\fP   (0x1UL << \fBI2C_ISR_TCR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TCR\fP   \fBI2C_ISR_TCR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BERR_Msk\fP   (0x1UL << \fBI2C_ISR_BERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BERR\fP   \fBI2C_ISR_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ARLO_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ARLO_Msk\fP   (0x1UL << \fBI2C_ISR_ARLO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ARLO\fP   \fBI2C_ISR_ARLO_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_OVR_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_OVR_Msk\fP   (0x1UL << \fBI2C_ISR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_OVR\fP   \fBI2C_ISR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_PECERR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_PECERR_Msk\fP   (0x1UL << \fBI2C_ISR_PECERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_PECERR\fP   \fBI2C_ISR_PECERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TIMEOUT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TIMEOUT_Msk\fP   (0x1UL << \fBI2C_ISR_TIMEOUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_TIMEOUT\fP   \fBI2C_ISR_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ALERT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ALERT_Msk\fP   (0x1UL << \fBI2C_ISR_ALERT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ALERT\fP   \fBI2C_ISR_ALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BUSY_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BUSY_Msk\fP   (0x1UL << \fBI2C_ISR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_BUSY\fP   \fBI2C_ISR_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_DIR_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_DIR_Msk\fP   (0x1UL << \fBI2C_ISR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_DIR\fP   \fBI2C_ISR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDCODE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDCODE_Msk\fP   (0x7FUL << \fBI2C_ISR_ADDCODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ISR_ADDCODE\fP   \fBI2C_ISR_ADDCODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ADDRCF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ADDRCF_Msk\fP   (0x1UL << \fBI2C_ICR_ADDRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ADDRCF\fP   \fBI2C_ICR_ADDRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_NACKCF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_NACKCF_Msk\fP   (0x1UL << \fBI2C_ICR_NACKCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_NACKCF\fP   \fBI2C_ICR_NACKCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_STOPCF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_STOPCF_Msk\fP   (0x1UL << \fBI2C_ICR_STOPCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_STOPCF\fP   \fBI2C_ICR_STOPCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_BERRCF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_BERRCF_Msk\fP   (0x1UL << \fBI2C_ICR_BERRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_BERRCF\fP   \fBI2C_ICR_BERRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ARLOCF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ARLOCF_Msk\fP   (0x1UL << \fBI2C_ICR_ARLOCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ARLOCF\fP   \fBI2C_ICR_ARLOCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_OVRCF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_OVRCF_Msk\fP   (0x1UL << \fBI2C_ICR_OVRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_OVRCF\fP   \fBI2C_ICR_OVRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_PECCF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_PECCF_Msk\fP   (0x1UL << \fBI2C_ICR_PECCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_PECCF\fP   \fBI2C_ICR_PECCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_TIMOUTCF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_TIMOUTCF_Msk\fP   (0x1UL << \fBI2C_ICR_TIMOUTCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_TIMOUTCF\fP   \fBI2C_ICR_TIMOUTCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ALERTCF_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ALERTCF_Msk\fP   (0x1UL << \fBI2C_ICR_ALERTCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_ICR_ALERTCF\fP   \fBI2C_ICR_ALERTCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_PECR_PEC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_PECR_PEC_Msk\fP   (0xFFUL << \fBI2C_PECR_PEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_PECR_PEC\fP   \fBI2C_PECR_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_RXDR_RXDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_RXDR_RXDATA_Msk\fP   (0xFFUL << \fBI2C_RXDR_RXDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_RXDR_RXDATA\fP   \fBI2C_RXDR_RXDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TXDR_TXDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TXDR_TXDATA_Msk\fP   (0xFFUL << \fBI2C_TXDR_TXDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TXDR_TXDATA\fP   \fBI2C_TXDR_TXDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Msk\fP   (0xFFFFUL << \fBIWDG_KR_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY\fP   \fBIWDG_KR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Msk\fP   (0x7UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR\fP   \fBIWDG_PR_PR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_0\fP   (0x1UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_1\fP   (0x2UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_2\fP   (0x4UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Msk\fP   (0xFFFUL << \fBIWDG_RLR_RL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL\fP   \fBIWDG_RLR_RL_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Msk\fP   (0x1UL << \fBIWDG_SR_PVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU\fP   \fBIWDG_SR_PVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Msk\fP   (0x1UL << \fBIWDG_SR_RVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU\fP   \fBIWDG_SR_RVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_WVU_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_WVU_Msk\fP   (0x1UL << \fBIWDG_SR_WVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_WVU\fP   \fBIWDG_SR_WVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_WINR_WIN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_WINR_WIN_Msk\fP   (0xFFFUL << \fBIWDG_WINR_WIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_WINR_WIN\fP   \fBIWDG_WINR_WIN_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_Msk\fP   (0x7UL << \fBPWR_CR1_LPMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS\fP   \fBPWR_CR1_LPMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_0\fP   (0x1UL << \fBPWR_CR1_LPMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPMS_1\fP   (0x2UL << \fBPWR_CR1_LPMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_STOP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_STOP_Msk\fP   (0x1UL << \fBPWR_CR1_FPD_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_STOP\fP   \fBPWR_CR1_FPD_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPRUN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPRUN_Msk\fP   (0x1UL << \fBPWR_CR1_FPD_LPRUN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPRUN\fP   \fBPWR_CR1_FPD_LPRUN_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPSLP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPSLP_Msk\fP   (0x1UL << \fBPWR_CR1_FPD_LPSLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_FPD_LPSLP\fP   \fBPWR_CR1_FPD_LPSLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_DBP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_DBP_Msk\fP   (0x1UL << \fBPWR_CR1_DBP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_DBP\fP   \fBPWR_CR1_DBP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_Msk\fP   (0x3UL << \fBPWR_CR1_VOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS\fP   \fBPWR_CR1_VOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_0\fP   (0x1UL << \fBPWR_CR1_VOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_VOS_1\fP   (0x2UL << \fBPWR_CR1_VOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPR_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPR_Msk\fP   (0x1UL << \fBPWR_CR1_LPR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR1_LPR\fP   \fBPWR_CR1_LPR_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP_Msk\fP   (0x2BUL << \fBPWR_CR3_EWUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP\fP   \fBPWR_CR3_EWUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP1_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP1\fP   \fBPWR_CR3_EWUP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP2_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP2\fP   \fBPWR_CR3_EWUP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP4_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP4\fP   \fBPWR_CR3_EWUP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP6_Msk\fP   (0x1UL << \fBPWR_CR3_EWUP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EWUP6\fP   \fBPWR_CR3_EWUP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_APC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_APC_Msk\fP   (0x1UL << \fBPWR_CR3_APC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_APC\fP   \fBPWR_CR3_APC_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EIWUL_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EIWUL_Msk\fP   (0x1UL << \fBPWR_CR3_EIWUL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR3_EIWUL\fP   \fBPWR_CR3_EIWUL_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP_Msk\fP   (0x2BUL << \fBPWR_CR4_WP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP\fP   \fBPWR_CR4_WP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP1_Msk\fP   (0x1UL << \fBPWR_CR4_WP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP1\fP   \fBPWR_CR4_WP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP2_Msk\fP   (0x1UL << \fBPWR_CR4_WP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP2\fP   \fBPWR_CR4_WP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP4_Msk\fP   (0x1UL << \fBPWR_CR4_WP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP4\fP   \fBPWR_CR4_WP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP6_Msk\fP   (0x1UL << \fBPWR_CR4_WP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_WP6\fP   \fBPWR_CR4_WP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBE_Msk\fP   (0x1UL << \fBPWR_CR4_VBE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBE\fP   \fBPWR_CR4_VBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBRS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBRS_Msk\fP   (0x1UL << \fBPWR_CR4_VBRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR4_VBRS\fP   \fBPWR_CR4_VBRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF_Msk\fP   (0x2BUL << \fBPWR_SR1_WUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF\fP   \fBPWR_SR1_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF1_Msk\fP   (0x1UL << \fBPWR_SR1_WUF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF1\fP   \fBPWR_SR1_WUF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF2_Msk\fP   (0x1UL << \fBPWR_SR1_WUF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF2\fP   \fBPWR_SR1_WUF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF4_Msk\fP   (0x1UL << \fBPWR_SR1_WUF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF4\fP   \fBPWR_SR1_WUF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF6_Msk\fP   (0x1UL << \fBPWR_SR1_WUF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUF6\fP   \fBPWR_SR1_WUF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_SBF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_SBF_Msk\fP   (0x1UL << \fBPWR_SR1_SBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_SBF\fP   \fBPWR_SR1_SBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUFI_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUFI_Msk\fP   (0x1UL << \fBPWR_SR1_WUFI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR1_WUFI\fP   \fBPWR_SR1_WUFI_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_FLASH_RDY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_FLASH_RDY_Msk\fP   (0x1UL << \fBPWR_SR2_FLASH_RDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_FLASH_RDY\fP   \fBPWR_SR2_FLASH_RDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPS_Msk\fP   (0x1UL << \fBPWR_SR2_REGLPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPS\fP   \fBPWR_SR2_REGLPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPF_Msk\fP   (0x1UL << \fBPWR_SR2_REGLPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_REGLPF\fP   \fBPWR_SR2_REGLPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SR2_VOSF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_VOSF_Msk\fP   (0x1UL << \fBPWR_SR2_VOSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SR2_VOSF\fP   \fBPWR_SR2_VOSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF_Msk\fP   (0x2BUL << \fBPWR_SCR_CWUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF\fP   \fBPWR_SCR_CWUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF1_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF1\fP   \fBPWR_SCR_CWUF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF2_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF2\fP   \fBPWR_SCR_CWUF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF4_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF4\fP   \fBPWR_SCR_CWUF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF6_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF6_Msk\fP   (0x1UL << \fBPWR_SCR_CWUF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CWUF6\fP   \fBPWR_SCR_CWUF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CSBF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CSBF_Msk\fP   (0x1UL << \fBPWR_SCR_CSBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_SCR_CSBF\fP   \fBPWR_SCR_CSBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU0\fP   \fBPWR_PUCRA_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU1\fP   \fBPWR_PUCRA_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU2\fP   \fBPWR_PUCRA_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU3_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU3\fP   \fBPWR_PUCRA_PU3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU4_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU4\fP   \fBPWR_PUCRA_PU4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU5_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU5\fP   \fBPWR_PUCRA_PU5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU6_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU6\fP   \fBPWR_PUCRA_PU6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU7_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU7\fP   \fBPWR_PUCRA_PU7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU8_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU8\fP   \fBPWR_PUCRA_PU8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU9_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU9\fP   \fBPWR_PUCRA_PU9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU10_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU10\fP   \fBPWR_PUCRA_PU10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU11_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU11\fP   \fBPWR_PUCRA_PU11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU12_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU12\fP   \fBPWR_PUCRA_PU12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU13_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU13\fP   \fBPWR_PUCRA_PU13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU14_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU14\fP   \fBPWR_PUCRA_PU14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU15_Msk\fP   (0x1UL << \fBPWR_PUCRA_PU15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRA_PU15\fP   \fBPWR_PUCRA_PU15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD0\fP   \fBPWR_PDCRA_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD1\fP   \fBPWR_PDCRA_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD2\fP   \fBPWR_PDCRA_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD3_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD3\fP   \fBPWR_PDCRA_PD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD4_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD4\fP   \fBPWR_PDCRA_PD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD5_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD5\fP   \fBPWR_PDCRA_PD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD6_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD6\fP   \fBPWR_PDCRA_PD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD7_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD7\fP   \fBPWR_PDCRA_PD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD8_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD8\fP   \fBPWR_PDCRA_PD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD9_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD9\fP   \fBPWR_PDCRA_PD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD10_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD10\fP   \fBPWR_PDCRA_PD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD11_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD11\fP   \fBPWR_PDCRA_PD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD12_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD12\fP   \fBPWR_PDCRA_PD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD13_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD13\fP   \fBPWR_PDCRA_PD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD14_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD14\fP   \fBPWR_PDCRA_PD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD15_Msk\fP   (0x1UL << \fBPWR_PDCRA_PD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRA_PD15\fP   \fBPWR_PDCRA_PD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU0\fP   \fBPWR_PUCRB_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU1\fP   \fBPWR_PUCRB_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU2\fP   \fBPWR_PUCRB_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU3_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU3\fP   \fBPWR_PUCRB_PU3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU4_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU4\fP   \fBPWR_PUCRB_PU4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU5_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU5\fP   \fBPWR_PUCRB_PU5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU6_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU6\fP   \fBPWR_PUCRB_PU6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU7_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU7\fP   \fBPWR_PUCRB_PU7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU8_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU8\fP   \fBPWR_PUCRB_PU8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU9_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU9\fP   \fBPWR_PUCRB_PU9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU10_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU10\fP   \fBPWR_PUCRB_PU10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU11_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU11\fP   \fBPWR_PUCRB_PU11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU12_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU12\fP   \fBPWR_PUCRB_PU12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU13_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU13\fP   \fBPWR_PUCRB_PU13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU14_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU14\fP   \fBPWR_PUCRB_PU14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU15_Msk\fP   (0x1UL << \fBPWR_PUCRB_PU15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRB_PU15\fP   \fBPWR_PUCRB_PU15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD0\fP   \fBPWR_PDCRB_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD1\fP   \fBPWR_PDCRB_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD2\fP   \fBPWR_PDCRB_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD3_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD3\fP   \fBPWR_PDCRB_PD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD4_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD4\fP   \fBPWR_PDCRB_PD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD5_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD5\fP   \fBPWR_PDCRB_PD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD6_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD6\fP   \fBPWR_PDCRB_PD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD7_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD7\fP   \fBPWR_PDCRB_PD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD8_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD8\fP   \fBPWR_PDCRB_PD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD9_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD9\fP   \fBPWR_PDCRB_PD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD10_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD10\fP   \fBPWR_PDCRB_PD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD11_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD11\fP   \fBPWR_PDCRB_PD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD12_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD12\fP   \fBPWR_PDCRB_PD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD13_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD13\fP   \fBPWR_PDCRB_PD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD14_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD14\fP   \fBPWR_PDCRB_PD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD15_Msk\fP   (0x1UL << \fBPWR_PDCRB_PD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRB_PD15\fP   \fBPWR_PDCRB_PD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU6_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU6\fP   \fBPWR_PUCRC_PU6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU7_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU7\fP   \fBPWR_PUCRC_PU7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU13_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU13\fP   \fBPWR_PUCRC_PU13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU14_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU14\fP   \fBPWR_PUCRC_PU14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU15_Msk\fP   (0x1UL << \fBPWR_PUCRC_PU15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRC_PU15\fP   \fBPWR_PUCRC_PU15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD6_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD6\fP   \fBPWR_PDCRC_PD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD7_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD7\fP   \fBPWR_PDCRC_PD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD13_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD13\fP   \fBPWR_PDCRC_PD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD14_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD14\fP   \fBPWR_PDCRC_PD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD15_Msk\fP   (0x1UL << \fBPWR_PDCRC_PD15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRC_PD15\fP   \fBPWR_PDCRC_PD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU0\fP   \fBPWR_PUCRD_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU1\fP   \fBPWR_PUCRD_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU2\fP   \fBPWR_PUCRD_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU3_Msk\fP   (0x1UL << \fBPWR_PUCRD_PU3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRD_PU3\fP   \fBPWR_PUCRD_PU3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD0\fP   \fBPWR_PDCRD_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD1\fP   \fBPWR_PDCRD_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD2\fP   \fBPWR_PDCRD_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD3_Msk\fP   (0x1UL << \fBPWR_PDCRD_PD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRD_PD3\fP   \fBPWR_PDCRD_PD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU0_Msk\fP   (0x1UL << \fBPWR_PUCRF_PU0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU0\fP   \fBPWR_PUCRF_PU0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU1_Msk\fP   (0x1UL << \fBPWR_PUCRF_PU1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU1\fP   \fBPWR_PUCRF_PU1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU2_Msk\fP   (0x1UL << \fBPWR_PUCRF_PU2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PUCRF_PU2\fP   \fBPWR_PUCRF_PU2_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD0_Msk\fP   (0x1UL << \fBPWR_PDCRF_PD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD0\fP   \fBPWR_PDCRF_PD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD1_Msk\fP   (0x1UL << \fBPWR_PDCRF_PD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD1\fP   \fBPWR_PDCRF_PD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD2_Msk\fP   (0x1UL << \fBPWR_PDCRF_PD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_PDCRF_PD2\fP   \fBPWR_PDCRF_PD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Msk\fP   (0x1UL << \fBRCC_CR_HSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION\fP   \fBRCC_CR_HSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIKERON_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIKERON_Msk\fP   (0x1UL << \fBRCC_CR_HSIKERON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIKERON\fP   \fBRCC_CR_HSIKERON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Msk\fP   (0x1UL << \fBRCC_CR_HSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY\fP   \fBRCC_CR_HSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_Msk\fP   (0x7UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV\fP   \fBRCC_CR_HSIDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_0\fP   (0x1UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_1\fP   (0x2UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIDIV_2\fP   (0x4UL << \fBRCC_CR_HSIDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Msk\fP   (0x1UL << \fBRCC_CR_HSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON\fP   \fBRCC_CR_HSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Msk\fP   (0x1UL << \fBRCC_CR_HSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY\fP   \fBRCC_CR_HSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Msk\fP   (0x1UL << \fBRCC_CR_HSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP\fP   \fBRCC_CR_HSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Msk\fP   (0x1UL << \fBRCC_CR_CSSON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON\fP   \fBRCC_CR_CSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Msk\fP   (0x1UL << \fBRCC_CR_PLLON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON\fP   \fBRCC_CR_PLLON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Msk\fP   (0x1UL << \fBRCC_CR_PLLRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY\fP   \fBRCC_CR_PLLRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_Msk\fP   (0xFFUL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL\fP   \fBRCC_ICSCR_HSICAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_0\fP   (0x01UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_1\fP   (0x02UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_2\fP   (0x04UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_3\fP   (0x08UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_4\fP   (0x10UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_5\fP   (0x20UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_6\fP   (0x40UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSICAL_7\fP   (0x80UL << \fBRCC_ICSCR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_Msk\fP   (0x7FUL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM\fP   \fBRCC_ICSCR_HSITRIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_0\fP   (0x01UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_1\fP   (0x02UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_2\fP   (0x04UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_3\fP   (0x08UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_4\fP   (0x10UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_5\fP   (0x20UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_ICSCR_HSITRIM_6\fP   (0x40UL << \fBRCC_ICSCR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Msk\fP   (0x7UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW\fP   \fBRCC_CFGR_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_0\fP   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_1\fP   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_2\fP   (0x4UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Msk\fP   (0x7UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS\fP   \fBRCC_CFGR_SWS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_0\fP   (0x1UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_1\fP   (0x2UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_2\fP   (0x4UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Msk\fP   (0xFUL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE\fP   \fBRCC_CFGR_HPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_0\fP   (0x1UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_1\fP   (0x2UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_2\fP   (0x4UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_3\fP   (0x8UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_Msk\fP   (0x7UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE\fP   \fBRCC_CFGR_PPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_0\fP   (0x1UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_1\fP   (0x2UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE_2\fP   (0x4UL << \fBRCC_CFGR_PPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_Msk\fP   (0x7UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL\fP   \fBRCC_CFGR_MCOSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_0\fP   (0x1UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_1\fP   (0x2UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_2\fP   (0x4UL << \fBRCC_CFGR_MCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_Msk\fP   (0x7UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE\fP   \fBRCC_CFGR_MCOPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_0\fP   (0x1UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_1\fP   (0x2UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOPRE_2\fP   (0x4UL << \fBRCC_CFGR_MCOPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Msk\fP   (0x3UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC\fP   \fBRCC_PLLCFGR_PLLSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_0\fP   (0x1UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_1\fP   (0x2UL << \fBRCC_PLLCFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_NONE\fP   (0x00000000UL)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI_Msk\fP   (0x1UL << \fBRCC_PLLCFGR_PLLSRC_HSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI\fP   \fBRCC_PLLCFGR_PLLSRC_HSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP   (0x3UL << \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE\fP   \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Msk\fP   (0x7UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM\fP   \fBRCC_PLLCFGR_PLLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_0\fP   (0x1UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_1\fP   (0x2UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_2\fP   (0x4UL << \fBRCC_PLLCFGR_PLLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Msk\fP   (0x7FUL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN\fP   \fBRCC_PLLCFGR_PLLN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_0\fP   (0x01UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_1\fP   (0x02UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_2\fP   (0x04UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_3\fP   (0x08UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_4\fP   (0x10UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_5\fP   (0x20UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_6\fP   (0x40UL << \fBRCC_PLLCFGR_PLLN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLPEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLPEN_Msk\fP   (0x1UL << \fBRCC_PLLCFGR_PLLPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLPEN\fP   \fBRCC_PLLCFGR_PLLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Msk\fP   (0x1FUL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP\fP   \fBRCC_PLLCFGR_PLLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_0\fP   (0x01UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_1\fP   (0x02UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_2\fP   (0x04UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_3\fP   (0x08UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_4\fP   (0x10UL << \fBRCC_PLLCFGR_PLLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLREN_Msk\fP   (0x1UL << \fBRCC_PLLCFGR_PLLREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLREN\fP   \fBRCC_PLLCFGR_PLLREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_Msk\fP   (0x7UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR\fP   \fBRCC_PLLCFGR_PLLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_0\fP   (0x1UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_1\fP   (0x2UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLR_2\fP   (0x4UL << \fBRCC_PLLCFGR_PLLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSIRDYIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_LSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSIRDYIE\fP   \fBRCC_CIER_LSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSERDYIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_LSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_LSERDYIE\fP   \fBRCC_CIER_LSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSIRDYIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_HSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSIRDYIE\fP   \fBRCC_CIER_HSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSERDYIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_HSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_HSERDYIE\fP   \fBRCC_CIER_HSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIER_PLLRDYIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_PLLRDYIE_Msk\fP   (0x1UL << \fBRCC_CIER_PLLRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIER_PLLRDYIE\fP   \fBRCC_CIER_PLLRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSIRDYF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_LSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSIRDYF\fP   \fBRCC_CIFR_LSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSERDYF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSERDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_LSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSERDYF\fP   \fBRCC_CIFR_LSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSIRDYF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_HSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSIRDYF\fP   \fBRCC_CIFR_HSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSERDYF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSERDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_HSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_HSERDYF\fP   \fBRCC_CIFR_HSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_PLLRDYF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_PLLRDYF_Msk\fP   (0x1UL << \fBRCC_CIFR_PLLRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_PLLRDYF\fP   \fBRCC_CIFR_PLLRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_CSSF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_CSSF_Msk\fP   (0x1UL << \fBRCC_CIFR_CSSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_CSSF\fP   \fBRCC_CIFR_CSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSECSSF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSECSSF_Msk\fP   (0x1UL << \fBRCC_CIFR_LSECSSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIFR_LSECSSF\fP   \fBRCC_CIFR_LSECSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSIRDYC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSIRDYC_Msk\fP   (0x1UL << \fBRCC_CICR_LSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSIRDYC\fP   \fBRCC_CICR_LSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSERDYC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSERDYC_Msk\fP   (0x1UL << \fBRCC_CICR_LSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSERDYC\fP   \fBRCC_CICR_LSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSIRDYC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSIRDYC_Msk\fP   (0x1UL << \fBRCC_CICR_HSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSIRDYC\fP   \fBRCC_CICR_HSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSERDYC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSERDYC_Msk\fP   (0x1UL << \fBRCC_CICR_HSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_HSERDYC\fP   \fBRCC_CICR_HSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_PLLRDYC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_PLLRDYC_Msk\fP   (0x1UL << \fBRCC_CICR_PLLRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_PLLRDYC\fP   \fBRCC_CICR_PLLRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_CSSC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_CSSC_Msk\fP   (0x1UL << \fBRCC_CICR_CSSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_CSSC\fP   \fBRCC_CICR_CSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSECSSC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSECSSC_Msk\fP   (0x1UL << \fBRCC_CICR_LSECSSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CICR_LSECSSC\fP   \fBRCC_CICR_LSECSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOARST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOARST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOARST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOARST\fP   \fBRCC_IOPRSTR_GPIOARST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOBRST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOBRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOBRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOBRST\fP   \fBRCC_IOPRSTR_GPIOBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOCRST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOCRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOCRST\fP   \fBRCC_IOPRSTR_GPIOCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIODRST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIODRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIODRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIODRST\fP   \fBRCC_IOPRSTR_GPIODRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOFRST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOFRST_Msk\fP   (0x1UL << \fBRCC_IOPRSTR_GPIOFRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPRSTR_GPIOFRST\fP   \fBRCC_IOPRSTR_GPIOFRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_DMA1RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_DMA1RST_Msk\fP   (0x1UL << \fBRCC_AHBRSTR_DMA1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_DMA1RST\fP   \fBRCC_AHBRSTR_DMA1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_FLASHRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_FLASHRST_Msk\fP   (0x1UL << \fBRCC_AHBRSTR_FLASHRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_FLASHRST\fP   \fBRCC_AHBRSTR_FLASHRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_CRCRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_CRCRST_Msk\fP   (0x1UL << \fBRCC_AHBRSTR_CRCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBRSTR_CRCRST\fP   \fBRCC_AHBRSTR_CRCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_TIM3RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_TIM3RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_TIM3RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_TIM3RST\fP   \fBRCC_APBRSTR1_TIM3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_SPI2RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_SPI2RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_SPI2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_SPI2RST\fP   \fBRCC_APBRSTR1_SPI2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_USART2RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_USART2RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_USART2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_USART2RST\fP   \fBRCC_APBRSTR1_USART2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_I2C1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C1RST\fP   \fBRCC_APBRSTR1_I2C1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C2RST_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C2RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_I2C2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_I2C2RST\fP   \fBRCC_APBRSTR1_I2C2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_DBGRST_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_DBGRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_DBGRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_DBGRST\fP   \fBRCC_APBRSTR1_DBGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_PWRRST_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_PWRRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR1_PWRRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR1_PWRRST\fP   \fBRCC_APBRSTR1_PWRRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SYSCFGRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SYSCFGRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_SYSCFGRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SYSCFGRST\fP   \fBRCC_APBRSTR2_SYSCFGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM1RST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM1RST\fP   \fBRCC_APBRSTR2_TIM1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SPI1RST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SPI1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_SPI1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_SPI1RST\fP   \fBRCC_APBRSTR2_SPI1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_USART1RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_USART1RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_USART1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_USART1RST\fP   \fBRCC_APBRSTR2_USART1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM14RST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM14RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM14RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM14RST\fP   \fBRCC_APBRSTR2_TIM14RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM16RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM16RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM16RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM16RST\fP   \fBRCC_APBRSTR2_TIM16RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM17RST_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM17RST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_TIM17RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_TIM17RST\fP   \fBRCC_APBRSTR2_TIM17RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_ADCRST_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_ADCRST_Msk\fP   (0x1UL << \fBRCC_APBRSTR2_ADCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBRSTR2_ADCRST\fP   \fBRCC_APBRSTR2_ADCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOAEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOAEN\fP   \fBRCC_IOPENR_GPIOAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOBEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOBEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOBEN\fP   \fBRCC_IOPENR_GPIOBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOCEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOCEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOCEN\fP   \fBRCC_IOPENR_GPIOCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIODEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIODEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIODEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIODEN\fP   \fBRCC_IOPENR_GPIODEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOFEN_Msk\fP   (0x1UL << \fBRCC_IOPENR_GPIOFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPENR_GPIOFEN\fP   \fBRCC_IOPENR_GPIOFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Msk\fP   (0x1UL << \fBRCC_AHBENR_DMA1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN\fP   \fBRCC_AHBENR_DMA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLASHEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLASHEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_FLASHEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLASHEN\fP   \fBRCC_AHBENR_FLASHEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN\fP   \fBRCC_AHBENR_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_TIM3EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_TIM3EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_TIM3EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_TIM3EN\fP   \fBRCC_APBENR1_TIM3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_RTCAPBEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_RTCAPBEN_Msk\fP   (0x1UL << \fBRCC_APBENR1_RTCAPBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_RTCAPBEN\fP   \fBRCC_APBENR1_RTCAPBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_WWDGEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_WWDGEN_Msk\fP   (0x1UL << \fBRCC_APBENR1_WWDGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_WWDGEN\fP   \fBRCC_APBENR1_WWDGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_SPI2EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_SPI2EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_SPI2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_SPI2EN\fP   \fBRCC_APBENR1_SPI2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_USART2EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_USART2EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_USART2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_USART2EN\fP   \fBRCC_APBENR1_USART2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C1EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_I2C1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C1EN\fP   \fBRCC_APBENR1_I2C1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C2EN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C2EN_Msk\fP   (0x1UL << \fBRCC_APBENR1_I2C2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_I2C2EN\fP   \fBRCC_APBENR1_I2C2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_DBGEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_DBGEN_Msk\fP   (0x1UL << \fBRCC_APBENR1_DBGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_DBGEN\fP   \fBRCC_APBENR1_DBGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_PWREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_PWREN_Msk\fP   (0x1UL << \fBRCC_APBENR1_PWREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR1_PWREN\fP   \fBRCC_APBENR1_PWREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SYSCFGEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SYSCFGEN_Msk\fP   (0x1UL << \fBRCC_APBENR2_SYSCFGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SYSCFGEN\fP   \fBRCC_APBENR2_SYSCFGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM1EN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM1EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM1EN\fP   \fBRCC_APBENR2_TIM1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SPI1EN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SPI1EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_SPI1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_SPI1EN\fP   \fBRCC_APBENR2_SPI1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_USART1EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_USART1EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_USART1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_USART1EN\fP   \fBRCC_APBENR2_USART1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM14EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM14EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM14EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM14EN\fP   \fBRCC_APBENR2_TIM14EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM16EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM16EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM16EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM16EN\fP   \fBRCC_APBENR2_TIM16EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM17EN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM17EN_Msk\fP   (0x1UL << \fBRCC_APBENR2_TIM17EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_TIM17EN\fP   \fBRCC_APBENR2_TIM17EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_ADCEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_ADCEN_Msk\fP   (0x1UL << \fBRCC_APBENR2_ADCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBENR2_ADCEN\fP   \fBRCC_APBENR2_ADCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOASMEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOASMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOASMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOASMEN\fP   \fBRCC_IOPSMENR_GPIOASMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOBSMEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOBSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOBSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOBSMEN\fP   \fBRCC_IOPSMENR_GPIOBSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOCSMEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOCSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOCSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOCSMEN\fP   \fBRCC_IOPSMENR_GPIOCSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIODSMEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIODSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIODSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIODSMEN\fP   \fBRCC_IOPSMENR_GPIODSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOFSMEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOFSMEN_Msk\fP   (0x1UL << \fBRCC_IOPSMENR_GPIOFSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_IOPSMENR_GPIOFSMEN\fP   \fBRCC_IOPSMENR_GPIOFSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_DMA1SMEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_DMA1SMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_DMA1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_DMA1SMEN\fP   \fBRCC_AHBSMENR_DMA1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_FLASHSMEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_FLASHSMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_FLASHSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_FLASHSMEN\fP   \fBRCC_AHBSMENR_FLASHSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_SRAMSMEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_SRAMSMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_SRAMSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_SRAMSMEN\fP   \fBRCC_AHBSMENR_SRAMSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_CRCSMEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_CRCSMEN_Msk\fP   (0x1UL << \fBRCC_AHBSMENR_CRCSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBSMENR_CRCSMEN\fP   \fBRCC_AHBSMENR_CRCSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_TIM3SMEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_TIM3SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_TIM3SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_TIM3SMEN\fP   \fBRCC_APBSMENR1_TIM3SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_RTCAPBSMEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_RTCAPBSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_RTCAPBSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_RTCAPBSMEN\fP   \fBRCC_APBSMENR1_RTCAPBSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_WWDGSMEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_WWDGSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_WWDGSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_WWDGSMEN\fP   \fBRCC_APBSMENR1_WWDGSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_SPI2SMEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_SPI2SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_SPI2SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_SPI2SMEN\fP   \fBRCC_APBSMENR1_SPI2SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_USART2SMEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_USART2SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_USART2SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_USART2SMEN\fP   \fBRCC_APBSMENR1_USART2SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C1SMEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_I2C1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C1SMEN\fP   \fBRCC_APBSMENR1_I2C1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C2SMEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C2SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_I2C2SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_I2C2SMEN\fP   \fBRCC_APBSMENR1_I2C2SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_DBGSMEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_DBGSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_DBGSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_DBGSMEN\fP   \fBRCC_APBSMENR1_DBGSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_PWRSMEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_PWRSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR1_PWRSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR1_PWRSMEN\fP   \fBRCC_APBSMENR1_PWRSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SYSCFGSMEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SYSCFGSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_SYSCFGSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SYSCFGSMEN\fP   \fBRCC_APBSMENR2_SYSCFGSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM1SMEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM1SMEN\fP   \fBRCC_APBSMENR2_TIM1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SPI1SMEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SPI1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_SPI1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_SPI1SMEN\fP   \fBRCC_APBSMENR2_SPI1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_USART1SMEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_USART1SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_USART1SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_USART1SMEN\fP   \fBRCC_APBSMENR2_USART1SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM14SMEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM14SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM14SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM14SMEN\fP   \fBRCC_APBSMENR2_TIM14SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM16SMEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM16SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM16SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM16SMEN\fP   \fBRCC_APBSMENR2_TIM16SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM17SMEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM17SMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_TIM17SMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_TIM17SMEN\fP   \fBRCC_APBSMENR2_TIM17SMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_ADCSMEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_ADCSMEN_Msk\fP   (0x1UL << \fBRCC_APBSMENR2_ADCSMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APBSMENR2_ADCSMEN\fP   \fBRCC_APBSMENR2_ADCSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL\fP   \fBRCC_CCIPR_USART1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_0\fP   (0x1UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_USART1SEL_1\fP   (0x2UL << \fBRCC_CCIPR_USART1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL\fP   \fBRCC_CCIPR_I2C1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_0\fP   (0x1UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2C1SEL_1\fP   (0x2UL << \fBRCC_CCIPR_I2C1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL\fP   \fBRCC_CCIPR_I2S1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_0\fP   (0x1UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_I2S1SEL_1\fP   (0x2UL << \fBRCC_CCIPR_I2S1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_Msk\fP   (0x3UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL\fP   \fBRCC_CCIPR_ADCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_0\fP   (0x1UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CCIPR_ADCSEL_1\fP   (0x2UL << \fBRCC_CCIPR_ADCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON\fP   \fBRCC_BDCR_LSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Msk\fP   (0x1UL << \fBRCC_BDCR_LSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY\fP   \fBRCC_BDCR_LSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP\fP   \fBRCC_BDCR_LSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_Msk\fP   (0x3UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV\fP   \fBRCC_BDCR_LSEDRV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_0\fP   (0x1UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEDRV_1\fP   (0x2UL << \fBRCC_BDCR_LSEDRV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSON_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSON_Msk\fP   (0x1UL << \fBRCC_BDCR_LSECSSON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSON\fP   \fBRCC_BDCR_LSECSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSD_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSD_Msk\fP   (0x1UL << \fBRCC_BDCR_LSECSSD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSECSSD\fP   \fBRCC_BDCR_LSECSSD_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Msk\fP   (0x3UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL\fP   \fBRCC_BDCR_RTCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_0\fP   (0x1UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_1\fP   (0x2UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Msk\fP   (0x1UL << \fBRCC_BDCR_RTCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN\fP   \fBRCC_BDCR_RTCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Msk\fP   (0x1UL << \fBRCC_BDCR_BDRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST\fP   \fBRCC_BDCR_BDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOEN_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOEN_Msk\fP   (0x1UL << \fBRCC_BDCR_LSCOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOEN\fP   \fBRCC_BDCR_LSCOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOSEL_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOSEL_Msk\fP   (0x1UL << \fBRCC_BDCR_LSCOSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSCOSEL\fP   \fBRCC_BDCR_LSCOSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Msk\fP   (0x1UL << \fBRCC_CSR_LSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION\fP   \fBRCC_CSR_LSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Msk\fP   (0x1UL << \fBRCC_CSR_LSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY\fP   \fBRCC_CSR_LSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Msk\fP   (0x1UL << \fBRCC_CSR_RMVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF\fP   \fBRCC_CSR_RMVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_OBLRSTF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_OBLRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_OBLRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_OBLRSTF\fP   \fBRCC_CSR_OBLRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PINRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF\fP   \fBRCC_CSR_PINRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PWRRSTF_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PWRRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PWRRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PWRRSTF\fP   \fBRCC_CSR_PWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_SFTRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF\fP   \fBRCC_CSR_SFTRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_IWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF\fP   \fBRCC_CSR_IWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_WWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF\fP   \fBRCC_CSR_WWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_LPWRRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF\fP   \fBRCC_CSR_LPWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_WAKEUP_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_BACKUP_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Msk\fP   (0x1UL << \fBRTC_TR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM\fP   \fBRTC_TR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Msk\fP   (0x3UL << \fBRTC_TR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT\fP   \fBRTC_TR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_0\fP   (0x1UL << \fBRTC_TR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_1\fP   (0x2UL << \fBRTC_TR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Msk\fP   (0xFUL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU\fP   \fBRTC_TR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_0\fP   (0x1UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_1\fP   (0x2UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_2\fP   (0x4UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_3\fP   (0x8UL << \fBRTC_TR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Msk\fP   (0x7UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT\fP   \fBRTC_TR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_0\fP   (0x1UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_1\fP   (0x2UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_2\fP   (0x4UL << \fBRTC_TR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Msk\fP   (0xFUL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU\fP   \fBRTC_TR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_0\fP   (0x1UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_1\fP   (0x2UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_2\fP   (0x4UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_3\fP   (0x8UL << \fBRTC_TR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Msk\fP   (0x7UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST\fP   \fBRTC_TR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_0\fP   (0x1UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_1\fP   (0x2UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_2\fP   (0x4UL << \fBRTC_TR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Msk\fP   (0xFUL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU\fP   \fBRTC_TR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_0\fP   (0x1UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_1\fP   (0x2UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_2\fP   (0x4UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_3\fP   (0x8UL << \fBRTC_TR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Msk\fP   (0xFUL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT\fP   \fBRTC_DR_YT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_0\fP   (0x1UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_1\fP   (0x2UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_2\fP   (0x4UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_3\fP   (0x8UL << \fBRTC_DR_YT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Msk\fP   (0xFUL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU\fP   \fBRTC_DR_YU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_0\fP   (0x1UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_1\fP   (0x2UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_2\fP   (0x4UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_3\fP   (0x8UL << \fBRTC_DR_YU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Msk\fP   (0x7UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU\fP   \fBRTC_DR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_0\fP   (0x1UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_1\fP   (0x2UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_2\fP   (0x4UL << \fBRTC_DR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Msk\fP   (0x1UL << \fBRTC_DR_MT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT\fP   \fBRTC_DR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Msk\fP   (0xFUL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU\fP   \fBRTC_DR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_0\fP   (0x1UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_1\fP   (0x2UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_2\fP   (0x4UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_3\fP   (0x8UL << \fBRTC_DR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Msk\fP   (0x3UL << \fBRTC_DR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT\fP   \fBRTC_DR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_0\fP   (0x1UL << \fBRTC_DR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_1\fP   (0x2UL << \fBRTC_DR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Msk\fP   (0xFUL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU\fP   \fBRTC_DR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_0\fP   (0x1UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_1\fP   (0x2UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_2\fP   (0x4UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_3\fP   (0x8UL << \fBRTC_DR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Msk\fP   (0xFFFFUL << \fBRTC_SSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS\fP   \fBRTC_SSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RECALPF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RECALPF_Msk\fP   (0x1UL << \fBRTC_ICSR_RECALPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RECALPF\fP   \fBRTC_ICSR_RECALPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INIT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INIT_Msk\fP   (0x1UL << \fBRTC_ICSR_INIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INIT\fP   \fBRTC_ICSR_INIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITF_Msk\fP   (0x1UL << \fBRTC_ICSR_INITF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITF\fP   \fBRTC_ICSR_INITF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RSF_Msk\fP   (0x1UL << \fBRTC_ICSR_RSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_RSF\fP   \fBRTC_ICSR_RSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITS_Msk\fP   (0x1UL << \fBRTC_ICSR_INITS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_INITS\fP   \fBRTC_ICSR_INITS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_SHPF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_SHPF_Msk\fP   (0x1UL << \fBRTC_ICSR_SHPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_SHPF\fP   \fBRTC_ICSR_SHPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_WUTWF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_WUTWF_Msk\fP   (0x1UL << \fBRTC_ICSR_WUTWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_WUTWF\fP   \fBRTC_ICSR_WUTWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRBWF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRBWF_Msk\fP   (0x1UL << \fBRTC_ICSR_ALRBWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRBWF\fP   \fBRTC_ICSR_ALRBWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRAWF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRAWF_Msk\fP   (0x1UL << \fBRTC_ICSR_ALRAWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ICSR_ALRAWF\fP   \fBRTC_ICSR_ALRAWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Msk\fP   (0x7FUL << \fBRTC_PRER_PREDIV_A_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A\fP   \fBRTC_PRER_PREDIV_A_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Msk\fP   (0x7FFFUL << \fBRTC_PRER_PREDIV_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S\fP   \fBRTC_PRER_PREDIV_S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Msk\fP   (0xFFFFUL << \fBRTC_WUTR_WUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT\fP   \fBRTC_WUTR_WUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OUT2EN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OUT2EN_Msk\fP   (0x1UL << \fBRTC_CR_OUT2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OUT2EN\fP   \fBRTC_CR_OUT2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_TYPE_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_TYPE_Msk\fP   (0x1UL << \fBRTC_CR_TAMPALRM_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_TYPE\fP   \fBRTC_CR_TAMPALRM_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_PU_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_PU_Msk\fP   (0x1UL << \fBRTC_CR_TAMPALRM_PU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPALRM_PU\fP   \fBRTC_CR_TAMPALRM_PU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPOE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPOE_Msk\fP   (0x1UL << \fBRTC_CR_TAMPOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPOE\fP   \fBRTC_CR_TAMPOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPTS_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPTS_Msk\fP   (0x1UL << \fBRTC_CR_TAMPTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TAMPTS\fP   \fBRTC_CR_TAMPTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ITSE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ITSE_Msk\fP   (0x1UL << \fBRTC_CR_ITSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ITSE\fP   \fBRTC_CR_ITSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Msk\fP   (0x1UL << \fBRTC_CR_COE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE\fP   \fBRTC_CR_COE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Msk\fP   (0x3UL << \fBRTC_CR_OSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL\fP   \fBRTC_CR_OSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_0\fP   (0x1UL << \fBRTC_CR_OSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_1\fP   (0x2UL << \fBRTC_CR_OSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Msk\fP   (0x1UL << \fBRTC_CR_POL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL\fP   \fBRTC_CR_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Msk\fP   (0x1UL << \fBRTC_CR_COSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL\fP   \fBRTC_CR_COSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Msk\fP   (0x1UL << \fBRTC_CR_BKP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP\fP   \fBRTC_CR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Msk\fP   (0x1UL << \fBRTC_CR_SUB1H_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H\fP   \fBRTC_CR_SUB1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Msk\fP   (0x1UL << \fBRTC_CR_ADD1H_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H\fP   \fBRTC_CR_ADD1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Msk\fP   (0x1UL << \fBRTC_CR_TSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE\fP   \fBRTC_CR_TSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Msk\fP   (0x1UL << \fBRTC_CR_WUTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE\fP   \fBRTC_CR_WUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Msk\fP   (0x1UL << \fBRTC_CR_ALRBIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE\fP   \fBRTC_CR_ALRBIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Msk\fP   (0x1UL << \fBRTC_CR_ALRAIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE\fP   \fBRTC_CR_ALRAIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Msk\fP   (0x1UL << \fBRTC_CR_TSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE\fP   \fBRTC_CR_TSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Msk\fP   (0x1UL << \fBRTC_CR_WUTE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE\fP   \fBRTC_CR_WUTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Msk\fP   (0x1UL << \fBRTC_CR_ALRBE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE\fP   \fBRTC_CR_ALRBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Msk\fP   (0x1UL << \fBRTC_CR_ALRAE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE\fP   \fBRTC_CR_ALRAE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Msk\fP   (0x1UL << \fBRTC_CR_FMT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT\fP   \fBRTC_CR_FMT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Msk\fP   (0x1UL << \fBRTC_CR_BYPSHAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD\fP   \fBRTC_CR_BYPSHAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Msk\fP   (0x1UL << \fBRTC_CR_REFCKON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON\fP   \fBRTC_CR_REFCKON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Msk\fP   (0x1UL << \fBRTC_CR_TSEDGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE\fP   \fBRTC_CR_TSEDGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Msk\fP   (0x7UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL\fP   \fBRTC_CR_WUCKSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_0\fP   (0x1UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_1\fP   (0x2UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_2\fP   (0x4UL << \fBRTC_CR_WUCKSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Msk\fP   (0xFFUL << \fBRTC_WPR_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY\fP   \fBRTC_WPR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Msk\fP   (0x1UL << \fBRTC_CALR_CALP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP\fP   \fBRTC_CALR_CALP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Msk\fP   (0x1UL << \fBRTC_CALR_CALW8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8\fP   \fBRTC_CALR_CALW8_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Msk\fP   (0x1UL << \fBRTC_CALR_CALW16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16\fP   \fBRTC_CALR_CALW16_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Msk\fP   (0x1FFUL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM\fP   \fBRTC_CALR_CALM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_0\fP   (0x001UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_1\fP   (0x002UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_2\fP   (0x004UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_3\fP   (0x008UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_4\fP   (0x010UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_5\fP   (0x020UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_6\fP   (0x040UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_7\fP   (0x080UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_8\fP   (0x100UL << \fBRTC_CALR_CALM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Msk\fP   (0x7FFFUL << \fBRTC_SHIFTR_SUBFS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS\fP   \fBRTC_SHIFTR_SUBFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Msk\fP   (0x1UL << \fBRTC_SHIFTR_ADD1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S\fP   \fBRTC_SHIFTR_ADD1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Msk\fP   (0x1UL << \fBRTC_TSTR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM\fP   \fBRTC_TSTR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Msk\fP   (0x3UL << \fBRTC_TSTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT\fP   \fBRTC_TSTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_0\fP   (0x1UL << \fBRTC_TSTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_1\fP   (0x2UL << \fBRTC_TSTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Msk\fP   (0xFUL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU\fP   \fBRTC_TSTR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_0\fP   (0x1UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_1\fP   (0x2UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_2\fP   (0x4UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_3\fP   (0x8UL << \fBRTC_TSTR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Msk\fP   (0x7UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT\fP   \fBRTC_TSTR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_0\fP   (0x1UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_1\fP   (0x2UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_2\fP   (0x4UL << \fBRTC_TSTR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Msk\fP   (0xFUL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU\fP   \fBRTC_TSTR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_0\fP   (0x1UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_1\fP   (0x2UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_2\fP   (0x4UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_3\fP   (0x8UL << \fBRTC_TSTR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Msk\fP   (0x7UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST\fP   \fBRTC_TSTR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_0\fP   (0x1UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_1\fP   (0x2UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_2\fP   (0x4UL << \fBRTC_TSTR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Msk\fP   (0xFUL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU\fP   \fBRTC_TSTR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_0\fP   (0x1UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_1\fP   (0x2UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_2\fP   (0x4UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_3\fP   (0x8UL << \fBRTC_TSTR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Msk\fP   (0x7UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU\fP   \fBRTC_TSDR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_0\fP   (0x1UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_1\fP   (0x2UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_2\fP   (0x4UL << \fBRTC_TSDR_WDU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Msk\fP   (0x1UL << \fBRTC_TSDR_MT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT\fP   \fBRTC_TSDR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Msk\fP   (0xFUL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU\fP   \fBRTC_TSDR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_0\fP   (0x1UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_1\fP   (0x2UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_2\fP   (0x4UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_3\fP   (0x8UL << \fBRTC_TSDR_MU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Msk\fP   (0x3UL << \fBRTC_TSDR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT\fP   \fBRTC_TSDR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_0\fP   (0x1UL << \fBRTC_TSDR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_1\fP   (0x2UL << \fBRTC_TSDR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Msk\fP   (0xFUL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU\fP   \fBRTC_TSDR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_0\fP   (0x1UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_1\fP   (0x2UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_2\fP   (0x4UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_3\fP   (0x8UL << \fBRTC_TSDR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Msk\fP   (0xFFFFUL << \fBRTC_TSSSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS\fP   \fBRTC_TSSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4\fP   \fBRTC_ALRMAR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Msk\fP   (0x1UL << \fBRTC_ALRMAR_WDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL\fP   \fBRTC_ALRMAR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Msk\fP   (0x3UL << \fBRTC_ALRMAR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT\fP   \fBRTC_ALRMAR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_0\fP   (0x1UL << \fBRTC_ALRMAR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_1\fP   (0x2UL << \fBRTC_ALRMAR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU\fP   \fBRTC_ALRMAR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_0\fP   (0x1UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_1\fP   (0x2UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_2\fP   (0x4UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_3\fP   (0x8UL << \fBRTC_ALRMAR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3\fP   \fBRTC_ALRMAR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Msk\fP   (0x1UL << \fBRTC_ALRMAR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM\fP   \fBRTC_ALRMAR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Msk\fP   (0x3UL << \fBRTC_ALRMAR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT\fP   \fBRTC_ALRMAR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_0\fP   (0x1UL << \fBRTC_ALRMAR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_1\fP   (0x2UL << \fBRTC_ALRMAR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU\fP   \fBRTC_ALRMAR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_0\fP   (0x1UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_1\fP   (0x2UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_2\fP   (0x4UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_3\fP   (0x8UL << \fBRTC_ALRMAR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2\fP   \fBRTC_ALRMAR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Msk\fP   (0x7UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT\fP   \fBRTC_ALRMAR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_0\fP   (0x1UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_1\fP   (0x2UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_2\fP   (0x4UL << \fBRTC_ALRMAR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU\fP   \fBRTC_ALRMAR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_0\fP   (0x1UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_1\fP   (0x2UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_2\fP   (0x4UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_3\fP   (0x8UL << \fBRTC_ALRMAR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Msk\fP   (0x1UL << \fBRTC_ALRMAR_MSK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1\fP   \fBRTC_ALRMAR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Msk\fP   (0x7UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST\fP   \fBRTC_ALRMAR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_0\fP   (0x1UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_1\fP   (0x2UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_2\fP   (0x4UL << \fBRTC_ALRMAR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Msk\fP   (0xFUL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU\fP   \fBRTC_ALRMAR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_0\fP   (0x1UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_1\fP   (0x2UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_2\fP   (0x4UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_3\fP   (0x8UL << \fBRTC_ALRMAR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Msk\fP   (0xFUL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS\fP   \fBRTC_ALRMASSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_0\fP   (0x1UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_1\fP   (0x2UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_2\fP   (0x4UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_3\fP   (0x8UL << \fBRTC_ALRMASSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Msk\fP   (0x7FFFUL << \fBRTC_ALRMASSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS\fP   \fBRTC_ALRMASSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4\fP   \fBRTC_ALRMBR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Msk\fP   (0x1UL << \fBRTC_ALRMBR_WDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL\fP   \fBRTC_ALRMBR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Msk\fP   (0x3UL << \fBRTC_ALRMBR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT\fP   \fBRTC_ALRMBR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_0\fP   (0x1UL << \fBRTC_ALRMBR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_1\fP   (0x2UL << \fBRTC_ALRMBR_DT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU\fP   \fBRTC_ALRMBR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_0\fP   (0x1UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_1\fP   (0x2UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_2\fP   (0x4UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_3\fP   (0x8UL << \fBRTC_ALRMBR_DU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3\fP   \fBRTC_ALRMBR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Msk\fP   (0x1UL << \fBRTC_ALRMBR_PM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM\fP   \fBRTC_ALRMBR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Msk\fP   (0x3UL << \fBRTC_ALRMBR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT\fP   \fBRTC_ALRMBR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_0\fP   (0x1UL << \fBRTC_ALRMBR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_1\fP   (0x2UL << \fBRTC_ALRMBR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU\fP   \fBRTC_ALRMBR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_0\fP   (0x1UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_1\fP   (0x2UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_2\fP   (0x4UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_3\fP   (0x8UL << \fBRTC_ALRMBR_HU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2\fP   \fBRTC_ALRMBR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Msk\fP   (0x7UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT\fP   \fBRTC_ALRMBR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_0\fP   (0x1UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_1\fP   (0x2UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_2\fP   (0x4UL << \fBRTC_ALRMBR_MNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU\fP   \fBRTC_ALRMBR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_0\fP   (0x1UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_1\fP   (0x2UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_2\fP   (0x4UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_3\fP   (0x8UL << \fBRTC_ALRMBR_MNU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Msk\fP   (0x1UL << \fBRTC_ALRMBR_MSK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1\fP   \fBRTC_ALRMBR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Msk\fP   (0x7UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST\fP   \fBRTC_ALRMBR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_0\fP   (0x1UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_1\fP   (0x2UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_2\fP   (0x4UL << \fBRTC_ALRMBR_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Msk\fP   (0xFUL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU\fP   \fBRTC_ALRMBR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_0\fP   (0x1UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_1\fP   (0x2UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_2\fP   (0x4UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_3\fP   (0x8UL << \fBRTC_ALRMBR_SU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Msk\fP   (0xFUL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS\fP   \fBRTC_ALRMBSSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_0\fP   (0x1UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_1\fP   (0x2UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_2\fP   (0x4UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_3\fP   (0x8UL << \fBRTC_ALRMBSSR_MASKSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Msk\fP   (0x7FFFUL << \fBRTC_ALRMBSSR_SS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS\fP   \fBRTC_ALRMBSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_ITSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ITSF_Msk\fP   (0x1UL << \fBRTC_SR_ITSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ITSF\fP   \fBRTC_SR_ITSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSOVF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSOVF_Msk\fP   (0x1UL << \fBRTC_SR_TSOVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSOVF\fP   \fBRTC_SR_TSOVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSF_Msk\fP   (0x1UL << \fBRTC_SR_TSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_TSF\fP   \fBRTC_SR_TSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_WUTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_WUTF_Msk\fP   (0x1UL << \fBRTC_SR_WUTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_WUTF\fP   \fBRTC_SR_WUTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRBF_Msk\fP   (0x1UL << \fBRTC_SR_ALRBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRBF\fP   \fBRTC_SR_ALRBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRAF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRAF_Msk\fP   (0x1UL << \fBRTC_SR_ALRAF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SR_ALRAF\fP   \fBRTC_SR_ALRAF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ITSMF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ITSMF_Msk\fP   (0x1UL << \fBRTC_MISR_ITSMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ITSMF\fP   \fBRTC_MISR_ITSMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSOVMF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSOVMF_Msk\fP   (0x1UL << \fBRTC_MISR_TSOVMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSOVMF\fP   \fBRTC_MISR_TSOVMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSMF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSMF_Msk\fP   (0x1UL << \fBRTC_MISR_TSMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_TSMF\fP   \fBRTC_MISR_TSMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_WUTMF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_WUTMF_Msk\fP   (0x1UL << \fBRTC_MISR_WUTMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_WUTMF\fP   \fBRTC_MISR_WUTMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRBMF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRBMF_Msk\fP   (0x1UL << \fBRTC_MISR_ALRBMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRBMF\fP   \fBRTC_MISR_ALRBMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRAMF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRAMF_Msk\fP   (0x1UL << \fBRTC_MISR_ALRAMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_MISR_ALRAMF\fP   \fBRTC_MISR_ALRAMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CITSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CITSF_Msk\fP   (0x1UL << \fBRTC_SCR_CITSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CITSF\fP   \fBRTC_SCR_CITSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSOVF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSOVF_Msk\fP   (0x1UL << \fBRTC_SCR_CTSOVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSOVF\fP   \fBRTC_SCR_CTSOVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSF_Msk\fP   (0x1UL << \fBRTC_SCR_CTSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CTSF\fP   \fBRTC_SCR_CTSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CWUTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CWUTF_Msk\fP   (0x1UL << \fBRTC_SCR_CWUTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CWUTF\fP   \fBRTC_SCR_CWUTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRBF_Msk\fP   (0x1UL << \fBRTC_SCR_CALRBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRBF\fP   \fBRTC_SCR_CALRBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRAF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRAF_Msk\fP   (0x1UL << \fBRTC_SCR_CALRAF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_SCR_CALRAF\fP   \fBRTC_SCR_CALRAF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP1E_Msk\fP   (0x1UL << \fBTAMP_CR1_TAMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP1E\fP   \fBTAMP_CR1_TAMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP2E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP2E_Msk\fP   (0x1UL << \fBTAMP_CR1_TAMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_TAMP2E\fP   \fBTAMP_CR1_TAMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP3E_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP3E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP3E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP3E\fP   \fBTAMP_CR1_ITAMP3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP4E_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP4E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP4E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP4E\fP   \fBTAMP_CR1_ITAMP4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP5E_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP5E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP5E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP5E\fP   \fBTAMP_CR1_ITAMP5E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP6E_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP6E_Msk\fP   (0x1UL << \fBTAMP_CR1_ITAMP6E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR1_ITAMP6E\fP   \fBTAMP_CR1_ITAMP6E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1NOERASE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1NOERASE_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP1NOERASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1NOERASE\fP   \fBTAMP_CR2_TAMP1NOERASE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2NOERASE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2NOERASE_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP2NOERASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2NOERASE\fP   \fBTAMP_CR2_TAMP2NOERASE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1MSK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1MSK_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP1MSK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1MSK\fP   \fBTAMP_CR2_TAMP1MSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2MSK_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2MSK_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP2MSK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2MSK\fP   \fBTAMP_CR2_TAMP2MSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1TRG_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1TRG_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP1TRG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP1TRG\fP   \fBTAMP_CR2_TAMP1TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2TRG_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2TRG_Msk\fP   (0x1UL << \fBTAMP_CR2_TAMP2TRG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_CR2_TAMP2TRG\fP   \fBTAMP_CR2_TAMP2TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_0\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_1\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_2\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ_Msk\fP   (0x7UL << \fBTAMP_FLTCR_TAMPFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFREQ\fP   \fBTAMP_FLTCR_TAMPFREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_0\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_1\fP   0x00000010U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT_Msk\fP   (0x3UL << \fBTAMP_FLTCR_TAMPFLT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPFLT\fP   \fBTAMP_FLTCR_TAMPFLT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_0\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_1\fP   0x00000040U"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH_Msk\fP   (0x3UL << \fBTAMP_FLTCR_TAMPPRCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPRCH\fP   \fBTAMP_FLTCR_TAMPPRCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPUDIS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPUDIS_Msk\fP   (0x1UL << \fBTAMP_FLTCR_TAMPPUDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_FLTCR_TAMPPUDIS\fP   \fBTAMP_FLTCR_TAMPPUDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP1IE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP1IE_Msk\fP   (0x1UL << \fBTAMP_IER_TAMP1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP1IE\fP   \fBTAMP_IER_TAMP1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP2IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP2IE_Msk\fP   (0x1UL << \fBTAMP_IER_TAMP2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_TAMP2IE\fP   \fBTAMP_IER_TAMP2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP3IE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP3IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP3IE\fP   \fBTAMP_IER_ITAMP3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP4IE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP4IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP4IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP4IE\fP   \fBTAMP_IER_ITAMP4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP5IE_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP5IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP5IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP5IE\fP   \fBTAMP_IER_ITAMP5IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP6IE_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP6IE_Msk\fP   (0x1UL << \fBTAMP_IER_ITAMP6IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_IER_ITAMP6IE\fP   \fBTAMP_IER_ITAMP6IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP1F_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP1F_Msk\fP   (0x1UL << \fBTAMP_SR_TAMP1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP1F\fP   \fBTAMP_SR_TAMP1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP2F_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP2F_Msk\fP   (0x1UL << \fBTAMP_SR_TAMP2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_TAMP2F\fP   \fBTAMP_SR_TAMP2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP3F_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP3F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP3F\fP   \fBTAMP_SR_ITAMP3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP4F_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP4F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP4F\fP   \fBTAMP_SR_ITAMP4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP5F_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP5F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP5F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP5F\fP   \fBTAMP_SR_ITAMP5F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP6F_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP6F_Msk\fP   (0x1UL << \fBTAMP_SR_ITAMP6F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SR_ITAMP6F\fP   \fBTAMP_SR_ITAMP6F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP1MF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP1MF_Msk\fP   (0x1UL << \fBTAMP_MISR_TAMP1MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP1MF\fP   \fBTAMP_MISR_TAMP1MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP2MF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP2MF_Msk\fP   (0x1UL << \fBTAMP_MISR_TAMP2MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_TAMP2MF\fP   \fBTAMP_MISR_TAMP2MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP3MF_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP3MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP3MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP3MF\fP   \fBTAMP_MISR_ITAMP3MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP4MF_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP4MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP4MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP4MF\fP   \fBTAMP_MISR_ITAMP4MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP5MF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP5MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP5MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP5MF\fP   \fBTAMP_MISR_ITAMP5MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP6MF_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP6MF_Msk\fP   (0x1UL << \fBTAMP_MISR_ITAMP6MF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_MISR_ITAMP6MF\fP   \fBTAMP_MISR_ITAMP6MF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP1F_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP1F_Msk\fP   (0x1UL << \fBTAMP_SCR_CTAMP1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP1F\fP   \fBTAMP_SCR_CTAMP1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP2F_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP2F_Msk\fP   (0x1UL << \fBTAMP_SCR_CTAMP2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CTAMP2F\fP   \fBTAMP_SCR_CTAMP2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP3F_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP3F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP3F\fP   \fBTAMP_SCR_CITAMP3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP4F_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP4F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP4F\fP   \fBTAMP_SCR_CITAMP4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP5F_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP5F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP5F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP5F\fP   \fBTAMP_SCR_CITAMP5F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP6F_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP6F_Msk\fP   (0x1UL << \fBTAMP_SCR_CITAMP6F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_SCR_CITAMP6F\fP   \fBTAMP_SCR_CITAMP6F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP0R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP0R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP0R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP0R\fP   \fBTAMP_BKP0R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP1R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP1R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP1R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP1R\fP   \fBTAMP_BKP1R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP2R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP2R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP2R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP2R\fP   \fBTAMP_BKP2R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP3R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP3R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP3R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP3R\fP   \fBTAMP_BKP3R_Msk\fP"
.br
.ti -1c
.RI "#define \fBTAMP_BKP4R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP4R_Msk\fP   (0xFFFFFFFFUL << \fBTAMP_BKP4R_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTAMP_BKP4R\fP   \fBTAMP_BKP4R_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2S_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Msk\fP   (0x1UL << \fBSPI_CR1_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA\fP   \fBSPI_CR1_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Msk\fP   (0x1UL << \fBSPI_CR1_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL\fP   \fBSPI_CR1_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Msk\fP   (0x1UL << \fBSPI_CR1_MSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR\fP   \fBSPI_CR1_MSTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Msk\fP   (0x7UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR\fP   \fBSPI_CR1_BR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_0\fP   (0x1UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_1\fP   (0x2UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_2\fP   (0x4UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Msk\fP   (0x1UL << \fBSPI_CR1_SPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE\fP   \fBSPI_CR1_SPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Msk\fP   (0x1UL << \fBSPI_CR1_LSBFIRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST\fP   \fBSPI_CR1_LSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Msk\fP   (0x1UL << \fBSPI_CR1_SSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI\fP   \fBSPI_CR1_SSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Msk\fP   (0x1UL << \fBSPI_CR1_SSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM\fP   \fBSPI_CR1_SSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Msk\fP   (0x1UL << \fBSPI_CR1_RXONLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY\fP   \fBSPI_CR1_RXONLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCL_Msk\fP   (0x1UL << \fBSPI_CR1_CRCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCL\fP   \fBSPI_CR1_CRCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Msk\fP   (0x1UL << \fBSPI_CR1_CRCNEXT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT\fP   \fBSPI_CR1_CRCNEXT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Msk\fP   (0x1UL << \fBSPI_CR1_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN\fP   \fBSPI_CR1_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE\fP   \fBSPI_CR1_BIDIOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE\fP   \fBSPI_CR1_BIDIMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_RXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN\fP   \fBSPI_CR2_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_TXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN\fP   \fBSPI_CR2_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Msk\fP   (0x1UL << \fBSPI_CR2_SSOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE\fP   \fBSPI_CR2_SSOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_NSSP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_NSSP_Msk\fP   (0x1UL << \fBSPI_CR2_NSSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_NSSP\fP   \fBSPI_CR2_NSSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Msk\fP   (0x1UL << \fBSPI_CR2_FRF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF\fP   \fBSPI_CR2_FRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Msk\fP   (0x1UL << \fBSPI_CR2_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE\fP   \fBSPI_CR2_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Msk\fP   (0x1UL << \fBSPI_CR2_RXNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE\fP   \fBSPI_CR2_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Msk\fP   (0x1UL << \fBSPI_CR2_TXEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE\fP   \fBSPI_CR2_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_Msk\fP   (0xFUL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS\fP   \fBSPI_CR2_DS_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_0\fP   (0x1UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_1\fP   (0x2UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_2\fP   (0x4UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_DS_3\fP   (0x8UL << \fBSPI_CR2_DS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRXTH_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRXTH_Msk\fP   (0x1UL << \fBSPI_CR2_FRXTH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRXTH\fP   \fBSPI_CR2_FRXTH_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMARX_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMARX_Msk\fP   (0x1UL << \fBSPI_CR2_LDMARX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMARX\fP   \fBSPI_CR2_LDMARX_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMATX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMATX_Msk\fP   (0x1UL << \fBSPI_CR2_LDMATX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_LDMATX\fP   \fBSPI_CR2_LDMATX_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Msk\fP   (0x1UL << \fBSPI_SR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE\fP   \fBSPI_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Msk\fP   (0x1UL << \fBSPI_SR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE\fP   \fBSPI_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Msk\fP   (0x1UL << \fBSPI_SR_CHSIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE\fP   \fBSPI_SR_CHSIDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Msk\fP   (0x1UL << \fBSPI_SR_UDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR\fP   \fBSPI_SR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Msk\fP   (0x1UL << \fBSPI_SR_CRCERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR\fP   \fBSPI_SR_CRCERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Msk\fP   (0x1UL << \fBSPI_SR_MODF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF\fP   \fBSPI_SR_MODF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Msk\fP   (0x1UL << \fBSPI_SR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR\fP   \fBSPI_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Msk\fP   (0x1UL << \fBSPI_SR_BSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY\fP   \fBSPI_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Msk\fP   (0x1UL << \fBSPI_SR_FRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE\fP   \fBSPI_SR_FRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_Msk\fP   (0x3UL << \fBSPI_SR_FRLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL\fP   \fBSPI_SR_FRLVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_0\fP   (0x1UL << \fBSPI_SR_FRLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRLVL_1\fP   (0x2UL << \fBSPI_SR_FRLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_Msk\fP   (0x3UL << \fBSPI_SR_FTLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL\fP   \fBSPI_SR_FTLVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_0\fP   (0x1UL << \fBSPI_SR_FTLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FTLVL_1\fP   (0x2UL << \fBSPI_SR_FTLVL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Msk\fP   (0xFFFFUL << \fBSPI_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR\fP   \fBSPI_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Msk\fP   (0xFFFFUL << \fBSPI_CRCPR_CRCPOLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY\fP   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Msk\fP   (0xFFFFUL << \fBSPI_RXCRCR_RXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC\fP   \fBSPI_RXCRCR_RXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Msk\fP   (0xFFFFUL << \fBSPI_TXCRCR_TXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC\fP   \fBSPI_TXCRCR_TXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_CHLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN\fP   \fBSPI_I2SCFGR_CHLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Msk\fP   (0x3UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN\fP   \fBSPI_I2SCFGR_DATLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_0\fP   (0x1UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_1\fP   (0x2UL << \fBSPI_I2SCFGR_DATLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_CKPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL\fP   \fBSPI_I2SCFGR_CKPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Msk\fP   (0x3UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD\fP   \fBSPI_I2SCFGR_I2SSTD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_0\fP   (0x1UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_1\fP   (0x2UL << \fBSPI_I2SCFGR_I2SSTD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_PCMSYNC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC\fP   \fBSPI_I2SCFGR_PCMSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Msk\fP   (0x3UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG\fP   \fBSPI_I2SCFGR_I2SCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_0\fP   (0x1UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_1\fP   (0x2UL << \fBSPI_I2SCFGR_I2SCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_I2SE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE\fP   \fBSPI_I2SCFGR_I2SE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_I2SMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD\fP   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_ASTRTEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_ASTRTEN_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_ASTRTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_ASTRTEN\fP   \fBSPI_I2SCFGR_ASTRTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Msk\fP   (0xFFUL << \fBSPI_I2SPR_I2SDIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV\fP   \fBSPI_I2SPR_I2SDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Msk\fP   (0x1UL << \fBSPI_I2SPR_ODD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD\fP   \fBSPI_I2SPR_ODD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Msk\fP   (0x1UL << \fBSPI_I2SPR_MCKOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE\fP   \fBSPI_I2SPR_MCKOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CDEN_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_Msk\fP   (0x3UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE\fP   \fBSYSCFG_CFGR1_MEM_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_0\fP   (0x1UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_MEM_MODE_1\fP   (0x2UL << \fBSYSCFG_CFGR1_MEM_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA11_RMP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA11_RMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_PA11_RMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA11_RMP\fP   \fBSYSCFG_CFGR1_PA11_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA12_RMP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA12_RMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_PA12_RMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_PA12_RMP\fP   \fBSYSCFG_CFGR1_PA12_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_POL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_POL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_IR_POL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_POL\fP   \fBSYSCFG_CFGR1_IR_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_Msk\fP   (0x3UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD\fP   \fBSYSCFG_CFGR1_IR_MOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_0\fP   (0x1UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_IR_MOD_1\fP   (0x2UL << \fBSYSCFG_CFGR1_IR_MOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_BOOSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_BOOSTEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_BOOSTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_BOOSTEN\fP   \fBSYSCFG_CFGR1_BOOSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB6_FMP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB6_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB6_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB6_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB6_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB7_FMP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB7_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB7_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB7_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB7_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB8_FMP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB8_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB8_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB8_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB8_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB9_FMP_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB9_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PB9_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PB9_FMP\fP   \fBSYSCFG_CFGR1_I2C_PB9_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C1_FMP_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C1_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C1_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C1_FMP\fP   \fBSYSCFG_CFGR1_I2C1_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C2_FMP_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C2_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C2_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C2_FMP\fP   \fBSYSCFG_CFGR1_I2C2_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA9_FMP_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA9_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PA9_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA9_FMP\fP   \fBSYSCFG_CFGR1_I2C_PA9_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA10_FMP_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA10_FMP_Msk\fP   (0x1UL << \fBSYSCFG_CFGR1_I2C_PA10_FMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR1_I2C_PA10_FMP\fP   \fBSYSCFG_CFGR1_I2C_PA10_FMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_CLL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_CLL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_CLL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_CLL\fP   \fBSYSCFG_CFGR2_CLL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_SPL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPL\fP   \fBSYSCFG_CFGR2_SPL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_ECCL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_ECCL_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_ECCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_ECCL\fP   \fBSYSCFG_CFGR2_ECCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPF_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_SPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SPF\fP   \fBSYSCFG_CFGR2_SPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_SRAM_PE\fP   \fBSYSCFG_CFGR2_SPF\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA1_CDEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA1_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA1_CDEN_Pos\fP)   /* 0x00010000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA1_CDEN\fP   \fBSYSCFG_CFGR2_PA1_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA3_CDEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA3_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA3_CDEN_Pos\fP)   /* 0x00020000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA3_CDEN\fP   \fBSYSCFG_CFGR2_PA3_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA5_CDEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA5_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA5_CDEN_Pos\fP)   /* 0x00040000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA5_CDEN\fP   \fBSYSCFG_CFGR2_PA5_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA6_CDEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA6_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA6_CDEN_Pos\fP)   /* 0x00080000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA6_CDEN\fP   \fBSYSCFG_CFGR2_PA6_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA13_CDEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA13_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PA13_CDEN_Pos\fP)  /* 0x00100000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PA13_CDEN\fP   \fBSYSCFG_CFGR2_PA13_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB0_CDEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB0_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PB0_CDEN_Pos\fP)   /* 0x00200000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB0_CDEN\fP   \fBSYSCFG_CFGR2_PB0_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB1_CDEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB1_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PB1_CDEN_Pos\fP)   /* 0x00400000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB1_CDEN\fP   \fBSYSCFG_CFGR2_PB1_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB2_CDEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB2_CDEN_Msk\fP   (0x1UL << \fBSYSCFG_CFGR2_PB2_CDEN_Pos\fP)   /* 0x00800000 */"
.br
.ti -1c
.RI "#define \fBSYSCFG_CFGR2_PB2_CDEN\fP   \fBSYSCFG_CFGR2_PB2_CDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE0_SR_EWDG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE0_SR_EWDG_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE0_SR_EWDG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE0_SR_EWDG\fP   \fBSYSCFG_ITLINE0_SR_EWDG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_TAMPER_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_TAMPER_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE2_SR_TAMPER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_TAMPER\fP   \fBSYSCFG_ITLINE2_SR_TAMPER_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_RTC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_RTC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE2_SR_RTC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE2_SR_RTC\fP   \fBSYSCFG_ITLINE2_SR_RTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ECC\fP   \fBSYSCFG_ITLINE3_SR_FLASH_ECC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE3_SR_FLASH_ITF\fP   \fBSYSCFG_ITLINE3_SR_FLASH_ITF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE4_SR_CLK_CTRL\fP   \fBSYSCFG_ITLINE4_SR_CLK_CTRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI0_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE5_SR_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI0\fP   \fBSYSCFG_ITLINE5_SR_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE5_SR_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE5_SR_EXTI1\fP   \fBSYSCFG_ITLINE5_SR_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI2_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE6_SR_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI2\fP   \fBSYSCFG_ITLINE6_SR_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI3_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI3_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE6_SR_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE6_SR_EXTI3\fP   \fBSYSCFG_ITLINE6_SR_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI4_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI4\fP   \fBSYSCFG_ITLINE7_SR_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI5_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI5_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI5\fP   \fBSYSCFG_ITLINE7_SR_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI6_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI6_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI6\fP   \fBSYSCFG_ITLINE7_SR_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI7_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI7_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI7\fP   \fBSYSCFG_ITLINE7_SR_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI8_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI8_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI8\fP   \fBSYSCFG_ITLINE7_SR_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI9_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI9_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI9\fP   \fBSYSCFG_ITLINE7_SR_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI10_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI10_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI10\fP   \fBSYSCFG_ITLINE7_SR_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI11_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI11_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI11\fP   \fBSYSCFG_ITLINE7_SR_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI12_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI12_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI12\fP   \fBSYSCFG_ITLINE7_SR_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI13_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI13_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI13\fP   \fBSYSCFG_ITLINE7_SR_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI14_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI14_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI14\fP   \fBSYSCFG_ITLINE7_SR_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI15_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI15_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE7_SR_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE7_SR_EXTI15\fP   \fBSYSCFG_ITLINE7_SR_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE9_SR_DMA1_CH1\fP   \fBSYSCFG_ITLINE9_SR_DMA1_CH1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH2\fP   \fBSYSCFG_ITLINE10_SR_DMA1_CH2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE10_SR_DMA1_CH3\fP   \fBSYSCFG_ITLINE10_SR_DMA1_CH3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMAMUX1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMAMUX1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMAMUX1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMAMUX1\fP   \fBSYSCFG_ITLINE11_SR_DMAMUX1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH4\fP   \fBSYSCFG_ITLINE11_SR_DMA1_CH4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE11_SR_DMA1_CH5\fP   \fBSYSCFG_ITLINE11_SR_DMA1_CH5_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE12_SR_ADC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE12_SR_ADC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE12_SR_ADC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE12_SR_ADC\fP   \fBSYSCFG_ITLINE12_SR_ADC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_CCU\fP   \fBSYSCFG_ITLINE13_SR_TIM1_CCU_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_TRG\fP   \fBSYSCFG_ITLINE13_SR_TIM1_TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_UPD\fP   \fBSYSCFG_ITLINE13_SR_TIM1_UPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE13_SR_TIM1_BRK\fP   \fBSYSCFG_ITLINE13_SR_TIM1_BRK_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE14_SR_TIM1_CC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE14_SR_TIM1_CC_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE14_SR_TIM1_CC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE14_SR_TIM1_CC\fP   \fBSYSCFG_ITLINE14_SR_TIM1_CC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE16_SR_TIM3_GLB\fP   \fBSYSCFG_ITLINE16_SR_TIM3_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE19_SR_TIM14_GLB\fP   \fBSYSCFG_ITLINE19_SR_TIM14_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE21_SR_TIM16_GLB\fP   \fBSYSCFG_ITLINE21_SR_TIM16_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE22_SR_TIM17_GLB\fP   \fBSYSCFG_ITLINE22_SR_TIM17_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE23_SR_I2C1_GLB\fP   \fBSYSCFG_ITLINE23_SR_I2C1_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE24_SR_I2C2_GLB\fP   \fBSYSCFG_ITLINE24_SR_I2C2_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE25_SR_SPI1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE25_SR_SPI1_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE25_SR_SPI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE25_SR_SPI1\fP   \fBSYSCFG_ITLINE25_SR_SPI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE26_SR_SPI2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE26_SR_SPI2_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE26_SR_SPI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE26_SR_SPI2\fP   \fBSYSCFG_ITLINE26_SR_SPI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE27_SR_USART1_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE27_SR_USART1_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE27_SR_USART1_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE27_SR_USART1_GLB\fP   \fBSYSCFG_ITLINE27_SR_USART1_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE28_SR_USART2_GLB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE28_SR_USART2_GLB_Msk\fP   (0x1UL << \fBSYSCFG_ITLINE28_SR_USART2_GLB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSYSCFG_ITLINE28_SR_USART2_GLB\fP   \fBSYSCFG_ITLINE28_SR_USART2_GLB_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Msk\fP   (0x1UL << \fBTIM_CR1_CEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN\fP   \fBTIM_CR1_CEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Msk\fP   (0x1UL << \fBTIM_CR1_UDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS\fP   \fBTIM_CR1_UDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Msk\fP   (0x1UL << \fBTIM_CR1_URS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS\fP   \fBTIM_CR1_URS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Msk\fP   (0x1UL << \fBTIM_CR1_OPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM\fP   \fBTIM_CR1_OPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Msk\fP   (0x1UL << \fBTIM_CR1_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR\fP   \fBTIM_CR1_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Msk\fP   (0x3UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS\fP   \fBTIM_CR1_CMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_0\fP   (0x1UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_1\fP   (0x2UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Msk\fP   (0x1UL << \fBTIM_CR1_ARPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE\fP   \fBTIM_CR1_ARPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Msk\fP   (0x3UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD\fP   \fBTIM_CR1_CKD_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_0\fP   (0x1UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_1\fP   (0x2UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UIFREMAP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UIFREMAP_Msk\fP   (0x1UL << \fBTIM_CR1_UIFREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UIFREMAP\fP   \fBTIM_CR1_UIFREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Msk\fP   (0x1UL << \fBTIM_CR2_CCPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC\fP   \fBTIM_CR2_CCPC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Msk\fP   (0x1UL << \fBTIM_CR2_CCUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS\fP   \fBTIM_CR2_CCUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Msk\fP   (0x1UL << \fBTIM_CR2_CCDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS\fP   \fBTIM_CR2_CCDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Msk\fP   (0x7UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS\fP   \fBTIM_CR2_MMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_0\fP   (0x1UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_1\fP   (0x2UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_2\fP   (0x4UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Msk\fP   (0x1UL << \fBTIM_CR2_TI1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S\fP   \fBTIM_CR2_TI1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1\fP   \fBTIM_CR2_OIS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N\fP   \fBTIM_CR2_OIS1N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2\fP   \fBTIM_CR2_OIS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N\fP   \fBTIM_CR2_OIS2N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3\fP   \fBTIM_CR2_OIS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N\fP   \fBTIM_CR2_OIS3N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Msk\fP   (0x1UL << \fBTIM_CR2_OIS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4\fP   \fBTIM_CR2_OIS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS5_Msk\fP   (0x1UL << \fBTIM_CR2_OIS5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS5\fP   \fBTIM_CR2_OIS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS6_Msk\fP   (0x1UL << \fBTIM_CR2_OIS6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS6\fP   \fBTIM_CR2_OIS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_Msk\fP   (0xFUL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2\fP   \fBTIM_CR2_MMS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_0\fP   (0x1UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_1\fP   (0x2UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_2\fP   (0x4UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS2_3\fP   (0x8UL << \fBTIM_CR2_MMS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Msk\fP   (0x10007UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS\fP   \fBTIM_SMCR_SMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_0\fP   (0x00001UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_1\fP   (0x00002UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_2\fP   (0x00004UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_3\fP   (0x10000UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_OCCS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_OCCS_Msk\fP   (0x1UL << \fBTIM_SMCR_OCCS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_OCCS\fP   \fBTIM_SMCR_OCCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Msk\fP   (0x30007UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS\fP   \fBTIM_SMCR_TS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_0\fP   (0x00001UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_1\fP   (0x00002UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_2\fP   (0x00004UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_3\fP   (0x10000UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_4\fP   (0x20000UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Msk\fP   (0x1UL << \fBTIM_SMCR_MSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM\fP   \fBTIM_SMCR_MSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Msk\fP   (0xFUL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF\fP   \fBTIM_SMCR_ETF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_0\fP   (0x1UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_1\fP   (0x2UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_2\fP   (0x4UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_3\fP   (0x8UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Msk\fP   (0x3UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS\fP   \fBTIM_SMCR_ETPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_0\fP   (0x1UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_1\fP   (0x2UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Msk\fP   (0x1UL << \fBTIM_SMCR_ECE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE\fP   \fBTIM_SMCR_ECE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Msk\fP   (0x1UL << \fBTIM_SMCR_ETP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP\fP   \fBTIM_SMCR_ETP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Msk\fP   (0x1UL << \fBTIM_DIER_UIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE\fP   \fBTIM_DIER_UIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE\fP   \fBTIM_DIER_CC1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE\fP   \fBTIM_DIER_CC2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE\fP   \fBTIM_DIER_CC3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE\fP   \fBTIM_DIER_CC4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Msk\fP   (0x1UL << \fBTIM_DIER_COMIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE\fP   \fBTIM_DIER_COMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Msk\fP   (0x1UL << \fBTIM_DIER_TIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE\fP   \fBTIM_DIER_TIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Msk\fP   (0x1UL << \fBTIM_DIER_BIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE\fP   \fBTIM_DIER_BIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Msk\fP   (0x1UL << \fBTIM_DIER_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE\fP   \fBTIM_DIER_UDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE\fP   \fBTIM_DIER_CC1DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE\fP   \fBTIM_DIER_CC2DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE\fP   \fBTIM_DIER_CC3DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE\fP   \fBTIM_DIER_CC4DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Msk\fP   (0x1UL << \fBTIM_DIER_COMDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE\fP   \fBTIM_DIER_COMDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Msk\fP   (0x1UL << \fBTIM_DIER_TDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE\fP   \fBTIM_DIER_TDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Msk\fP   (0x1UL << \fBTIM_SR_UIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF\fP   \fBTIM_SR_UIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Msk\fP   (0x1UL << \fBTIM_SR_CC1IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF\fP   \fBTIM_SR_CC1IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Msk\fP   (0x1UL << \fBTIM_SR_CC2IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF\fP   \fBTIM_SR_CC2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Msk\fP   (0x1UL << \fBTIM_SR_CC3IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF\fP   \fBTIM_SR_CC3IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Msk\fP   (0x1UL << \fBTIM_SR_CC4IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF\fP   \fBTIM_SR_CC4IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Msk\fP   (0x1UL << \fBTIM_SR_COMIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF\fP   \fBTIM_SR_COMIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Msk\fP   (0x1UL << \fBTIM_SR_TIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF\fP   \fBTIM_SR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Msk\fP   (0x1UL << \fBTIM_SR_BIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF\fP   \fBTIM_SR_BIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_B2IF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_B2IF_Msk\fP   (0x1UL << \fBTIM_SR_B2IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_B2IF\fP   \fBTIM_SR_B2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Msk\fP   (0x1UL << \fBTIM_SR_CC1OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF\fP   \fBTIM_SR_CC1OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Msk\fP   (0x1UL << \fBTIM_SR_CC2OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF\fP   \fBTIM_SR_CC2OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Msk\fP   (0x1UL << \fBTIM_SR_CC3OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF\fP   \fBTIM_SR_CC3OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Msk\fP   (0x1UL << \fBTIM_SR_CC4OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF\fP   \fBTIM_SR_CC4OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_SBIF_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_SBIF_Msk\fP   (0x1UL << \fBTIM_SR_SBIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_SBIF\fP   \fBTIM_SR_SBIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC5IF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC5IF_Msk\fP   (0x1UL << \fBTIM_SR_CC5IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC5IF\fP   \fBTIM_SR_CC5IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC6IF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC6IF_Msk\fP   (0x1UL << \fBTIM_SR_CC6IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC6IF\fP   \fBTIM_SR_CC6IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Msk\fP   (0x1UL << \fBTIM_EGR_UG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG\fP   \fBTIM_EGR_UG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Msk\fP   (0x1UL << \fBTIM_EGR_CC1G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G\fP   \fBTIM_EGR_CC1G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Msk\fP   (0x1UL << \fBTIM_EGR_CC2G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G\fP   \fBTIM_EGR_CC2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Msk\fP   (0x1UL << \fBTIM_EGR_CC3G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G\fP   \fBTIM_EGR_CC3G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Msk\fP   (0x1UL << \fBTIM_EGR_CC4G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G\fP   \fBTIM_EGR_CC4G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Msk\fP   (0x1UL << \fBTIM_EGR_COMG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG\fP   \fBTIM_EGR_COMG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Msk\fP   (0x1UL << \fBTIM_EGR_TG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG\fP   \fBTIM_EGR_TG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Msk\fP   (0x1UL << \fBTIM_EGR_BG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG\fP   \fBTIM_EGR_BG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_B2G_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_B2G_Msk\fP   (0x1UL << \fBTIM_EGR_B2G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_B2G\fP   \fBTIM_EGR_B2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S\fP   \fBTIM_CCMR1_CC1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_0\fP   (0x1UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_1\fP   (0x2UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE\fP   \fBTIM_CCMR1_OC1FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE\fP   \fBTIM_CCMR1_OC1PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Msk\fP   (0x1007UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M\fP   \fBTIM_CCMR1_OC1M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_0\fP   (0x0001UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_1\fP   (0x0002UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_2\fP   (0x0004UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_3\fP   (0x1000UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE\fP   \fBTIM_CCMR1_OC1CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S\fP   \fBTIM_CCMR1_CC2S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_0\fP   (0x1UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_1\fP   (0x2UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE\fP   \fBTIM_CCMR1_OC2FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE\fP   \fBTIM_CCMR1_OC2PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Msk\fP   (0x1007UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M\fP   \fBTIM_CCMR1_OC2M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_0\fP   (0x0001UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_1\fP   (0x0002UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_2\fP   (0x0004UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_3\fP   (0x1000UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE\fP   \fBTIM_CCMR1_OC2CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC\fP   \fBTIM_CCMR1_IC1PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F\fP   \fBTIM_CCMR1_IC1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_0\fP   (0x1UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_1\fP   (0x2UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_2\fP   (0x4UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_3\fP   (0x8UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC\fP   \fBTIM_CCMR1_IC2PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F\fP   \fBTIM_CCMR1_IC2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_0\fP   (0x1UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_1\fP   (0x2UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_2\fP   (0x4UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_3\fP   (0x8UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S\fP   \fBTIM_CCMR2_CC3S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_0\fP   (0x1UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_1\fP   (0x2UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE\fP   \fBTIM_CCMR2_OC3FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE\fP   \fBTIM_CCMR2_OC3PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Msk\fP   (0x1007UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M\fP   \fBTIM_CCMR2_OC3M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_0\fP   (0x0001UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_1\fP   (0x0002UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_2\fP   (0x0004UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_3\fP   (0x1000UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE\fP   \fBTIM_CCMR2_OC3CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S\fP   \fBTIM_CCMR2_CC4S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_0\fP   (0x1UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_1\fP   (0x2UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE\fP   \fBTIM_CCMR2_OC4FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE\fP   \fBTIM_CCMR2_OC4PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Msk\fP   (0x1007UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M\fP   \fBTIM_CCMR2_OC4M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_0\fP   (0x0001UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_1\fP   (0x0002UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_2\fP   (0x0004UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_3\fP   (0x1000UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE\fP   \fBTIM_CCMR2_OC4CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC\fP   \fBTIM_CCMR2_IC3PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F\fP   \fBTIM_CCMR2_IC3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_0\fP   (0x1UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_1\fP   (0x2UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_2\fP   (0x4UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_3\fP   (0x8UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC\fP   \fBTIM_CCMR2_IC4PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F\fP   \fBTIM_CCMR2_IC4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_0\fP   (0x1UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_1\fP   (0x2UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_2\fP   (0x4UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_3\fP   (0x8UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5FE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC5FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5FE\fP   \fBTIM_CCMR3_OC5FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5PE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC5PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5PE\fP   \fBTIM_CCMR3_OC5PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_Msk\fP   (0x1007UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M\fP   \fBTIM_CCMR3_OC5M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_0\fP   (0x0001UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_1\fP   (0x0002UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_2\fP   (0x0004UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5M_3\fP   (0x1000UL << \fBTIM_CCMR3_OC5M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5CE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC5CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC5CE\fP   \fBTIM_CCMR3_OC5CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6FE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC6FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6FE\fP   \fBTIM_CCMR3_OC6FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6PE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC6PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6PE\fP   \fBTIM_CCMR3_OC6PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_Msk\fP   (0x1007UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M\fP   \fBTIM_CCMR3_OC6M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_0\fP   (0x0001UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_1\fP   (0x0002UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_2\fP   (0x0004UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6M_3\fP   (0x1000UL << \fBTIM_CCMR3_OC6M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6CE_Msk\fP   (0x1UL << \fBTIM_CCMR3_OC6CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR3_OC6CE\fP   \fBTIM_CCMR3_OC6CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Msk\fP   (0x1UL << \fBTIM_CCER_CC1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E\fP   \fBTIM_CCER_CC1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Msk\fP   (0x1UL << \fBTIM_CCER_CC1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P\fP   \fBTIM_CCER_CC1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE\fP   \fBTIM_CCER_CC1NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP\fP   \fBTIM_CCER_CC1NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Msk\fP   (0x1UL << \fBTIM_CCER_CC2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E\fP   \fBTIM_CCER_CC2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Msk\fP   (0x1UL << \fBTIM_CCER_CC2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P\fP   \fBTIM_CCER_CC2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE\fP   \fBTIM_CCER_CC2NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP\fP   \fBTIM_CCER_CC2NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Msk\fP   (0x1UL << \fBTIM_CCER_CC3E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E\fP   \fBTIM_CCER_CC3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Msk\fP   (0x1UL << \fBTIM_CCER_CC3P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P\fP   \fBTIM_CCER_CC3P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE\fP   \fBTIM_CCER_CC3NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP\fP   \fBTIM_CCER_CC3NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Msk\fP   (0x1UL << \fBTIM_CCER_CC4E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E\fP   \fBTIM_CCER_CC4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Msk\fP   (0x1UL << \fBTIM_CCER_CC4P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P\fP   \fBTIM_CCER_CC4P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC4NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP\fP   \fBTIM_CCER_CC4NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5E_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5E_Msk\fP   (0x1UL << \fBTIM_CCER_CC5E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5E\fP   \fBTIM_CCER_CC5E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5P_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5P_Msk\fP   (0x1UL << \fBTIM_CCER_CC5P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC5P\fP   \fBTIM_CCER_CC5P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6E_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6E_Msk\fP   (0x1UL << \fBTIM_CCER_CC6E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6E\fP   \fBTIM_CCER_CC6E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6P_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6P_Msk\fP   (0x1UL << \fBTIM_CCER_CC6P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC6P\fP   \fBTIM_CCER_CC6P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Msk\fP   (0xFFFFFFFFUL << \fBTIM_CNT_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT\fP   \fBTIM_CNT_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_UIFCPY_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_UIFCPY_Msk\fP   (0x1UL << \fBTIM_CNT_UIFCPY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_UIFCPY\fP   \fBTIM_CNT_UIFCPY_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Msk\fP   (0xFFFFUL << \fBTIM_PSC_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC\fP   \fBTIM_PSC_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Msk\fP   (0xFFFFFFFFUL << \fBTIM_ARR_ARR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR\fP   \fBTIM_ARR_ARR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Msk\fP   (0xFFFFUL << \fBTIM_RCR_REP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP\fP   \fBTIM_RCR_REP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Msk\fP   (0xFFFFUL << \fBTIM_CCR1_CCR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1\fP   \fBTIM_CCR1_CCR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Msk\fP   (0xFFFFUL << \fBTIM_CCR2_CCR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2\fP   \fBTIM_CCR2_CCR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Msk\fP   (0xFFFFUL << \fBTIM_CCR3_CCR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3\fP   \fBTIM_CCR3_CCR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Msk\fP   (0xFFFFUL << \fBTIM_CCR4_CCR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4\fP   \fBTIM_CCR4_CCR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_CCR5_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_CCR5_Msk\fP   (0xFFFFFFFFUL << \fBTIM_CCR5_CCR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_CCR5\fP   \fBTIM_CCR5_CCR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C1_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C1_Msk\fP   (0x1UL << \fBTIM_CCR5_GC5C1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C1\fP   \fBTIM_CCR5_GC5C1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C2_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C2_Msk\fP   (0x1UL << \fBTIM_CCR5_GC5C2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C2\fP   \fBTIM_CCR5_GC5C2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C3_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C3_Msk\fP   (0x1UL << \fBTIM_CCR5_GC5C3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR5_GC5C3\fP   \fBTIM_CCR5_GC5C3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR6_CCR6_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR6_CCR6_Msk\fP   (0xFFFFUL << \fBTIM_CCR6_CCR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR6_CCR6\fP   \fBTIM_CCR6_CCR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Msk\fP   (0xFFUL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG\fP   \fBTIM_BDTR_DTG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_0\fP   (0x01UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_1\fP   (0x02UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_2\fP   (0x04UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_3\fP   (0x08UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_4\fP   (0x10UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_5\fP   (0x20UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_6\fP   (0x40UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_7\fP   (0x80UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Msk\fP   (0x3UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK\fP   \fBTIM_BDTR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_0\fP   (0x1UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_1\fP   (0x2UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI\fP   \fBTIM_BDTR_OSSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR\fP   \fBTIM_BDTR_OSSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Msk\fP   (0x1UL << \fBTIM_BDTR_BKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE\fP   \fBTIM_BDTR_BKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Msk\fP   (0x1UL << \fBTIM_BDTR_BKP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP\fP   \fBTIM_BDTR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Msk\fP   (0x1UL << \fBTIM_BDTR_AOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE\fP   \fBTIM_BDTR_AOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Msk\fP   (0x1UL << \fBTIM_BDTR_MOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE\fP   \fBTIM_BDTR_MOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKF_Msk\fP   (0xFUL << \fBTIM_BDTR_BKF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKF\fP   \fBTIM_BDTR_BKF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2F_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2F_Msk\fP   (0xFUL << \fBTIM_BDTR_BK2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2F\fP   \fBTIM_BDTR_BK2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2E_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2E_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2E\fP   \fBTIM_BDTR_BK2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2P_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2P_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2P\fP   \fBTIM_BDTR_BK2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKDSRM_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKDSRM_Msk\fP   (0x1UL << \fBTIM_BDTR_BKDSRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKDSRM\fP   \fBTIM_BDTR_BKDSRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2DSRM_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2DSRM_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2DSRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2DSRM\fP   \fBTIM_BDTR_BK2DSRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKBID_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKBID_Msk\fP   (0x1UL << \fBTIM_BDTR_BKBID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKBID\fP   \fBTIM_BDTR_BKBID_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2BID_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2BID_Msk\fP   (0x1UL << \fBTIM_BDTR_BK2BID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BK2BID\fP   \fBTIM_BDTR_BK2BID_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Msk\fP   (0x1FUL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA\fP   \fBTIM_DCR_DBA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_0\fP   (0x01UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_1\fP   (0x02UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_2\fP   (0x04UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_3\fP   (0x08UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_4\fP   (0x10UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Msk\fP   (0x1FUL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL\fP   \fBTIM_DCR_DBL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_0\fP   (0x01UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_1\fP   (0x02UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_2\fP   (0x04UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_3\fP   (0x08UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_4\fP   (0x10UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Msk\fP   (0xFFFFUL << \fBTIM_DMAR_DMAB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB\fP   \fBTIM_DMAR_DMAB_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_OR1_OCREF_CLR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM1_OR1_OCREF_CLR_Msk\fP   (0x1UL << \fBTIM1_OR1_OCREF_CLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_OR1_OCREF_CLR\fP   \fBTIM1_OR1_OCREF_CLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINE_Msk\fP   (0x1UL << \fBTIM1_AF1_BKINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINE\fP   \fBTIM1_AF1_BKINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1E_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1E\fP   \fBTIM1_AF1_BKCMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2E_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2E\fP   \fBTIM1_AF1_BKCMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINP_Msk\fP   (0x1UL << \fBTIM1_AF1_BKINP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKINP\fP   \fBTIM1_AF1_BKINP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1P_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP1P\fP   \fBTIM1_AF1_BKCMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2P_Msk\fP   (0x1UL << \fBTIM1_AF1_BKCMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_BKCMP2P\fP   \fBTIM1_AF1_BKCMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_Msk\fP   (0xFUL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL\fP   \fBTIM1_AF1_ETRSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_0\fP   (0x1UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_1\fP   (0x2UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_2\fP   (0x4UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF1_ETRSEL_3\fP   (0x8UL << \fBTIM1_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INE_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2INE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INE\fP   \fBTIM1_AF2_BK2INE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1E_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1E\fP   \fBTIM1_AF2_BK2CMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2E_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2E\fP   \fBTIM1_AF2_BK2CMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INP_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2INP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2INP\fP   \fBTIM1_AF2_BK2INP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1P_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP1P\fP   \fBTIM1_AF2_BK2CMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2P_Msk\fP   (0x1UL << \fBTIM1_AF2_BK2CMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM1_AF2_BK2CMP2P\fP   \fBTIM1_AF2_BK2CMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM3_OR1_OCREF_CLR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM3_OR1_OCREF_CLR_Msk\fP   (0x1UL << \fBTIM3_OR1_OCREF_CLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_OR1_OCREF_CLR\fP   \fBTIM3_OR1_OCREF_CLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_Msk\fP   (0xFUL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL\fP   \fBTIM3_AF1_ETRSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_0\fP   (0x1UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_1\fP   (0x2UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_2\fP   (0x4UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM3_AF1_ETRSEL_3\fP   (0x8UL << \fBTIM3_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_Msk\fP   (0xFUL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL\fP   \fBTIM14_AF1_ETRSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_0\fP   (0x1UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_1\fP   (0x2UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_2\fP   (0x4UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM14_AF1_ETRSEL_3\fP   (0x8UL << \fBTIM14_AF1_ETRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINE_Msk\fP   (0x1UL << \fBTIM16_AF1_BKINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINE\fP   \fBTIM16_AF1_BKINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1E_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1E\fP   \fBTIM16_AF1_BKCMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2E_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2E\fP   \fBTIM16_AF1_BKCMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINP_Msk\fP   (0x1UL << \fBTIM16_AF1_BKINP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKINP\fP   \fBTIM16_AF1_BKINP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1P_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP1P\fP   \fBTIM16_AF1_BKCMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2P_Msk\fP   (0x1UL << \fBTIM16_AF1_BKCMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM16_AF1_BKCMP2P\fP   \fBTIM16_AF1_BKCMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINE_Msk\fP   (0x1UL << \fBTIM17_AF1_BKINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINE\fP   \fBTIM17_AF1_BKINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1E_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1E_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1E\fP   \fBTIM17_AF1_BKCMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2E_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2E_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2E\fP   \fBTIM17_AF1_BKCMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINP_Msk\fP   (0x1UL << \fBTIM17_AF1_BKINP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKINP\fP   \fBTIM17_AF1_BKINP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1P_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1P_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP1P\fP   \fBTIM17_AF1_BKCMP1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2P_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2P_Msk\fP   (0x1UL << \fBTIM17_AF1_BKCMP2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM17_AF1_BKCMP2P\fP   \fBTIM17_AF1_BKCMP2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL\fP   \fBTIM_TISEL_TI1SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI1SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI1SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL\fP   \fBTIM_TISEL_TI2SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI2SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI2SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL\fP   \fBTIM_TISEL_TI3SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI3SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI3SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_Msk\fP   (0xFUL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL\fP   \fBTIM_TISEL_TI4SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_0\fP   (0x1UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_1\fP   (0x2UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_2\fP   (0x4UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_TISEL_TI4SEL_3\fP   (0x8UL << \fBTIM_TISEL_TI4SEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Msk\fP   (0x1UL << \fBUSART_CR1_UE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE\fP   \fBUSART_CR1_UE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UESM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UESM_Msk\fP   (0x1UL << \fBUSART_CR1_UESM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UESM\fP   \fBUSART_CR1_UESM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Msk\fP   (0x1UL << \fBUSART_CR1_RE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE\fP   \fBUSART_CR1_RE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Msk\fP   (0x1UL << \fBUSART_CR1_TE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE\fP   \fBUSART_CR1_TE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Msk\fP   (0x1UL << \fBUSART_CR1_IDLEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE\fP   \fBUSART_CR1_IDLEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_RXFNEIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_RXFNEIE_Msk\fP   (0x1UL << \fBUSART_CR1_RXNEIE_RXFNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_RXFNEIE\fP   \fBUSART_CR1_RXNEIE_RXFNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Msk\fP   (0x1UL << \fBUSART_CR1_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE\fP   \fBUSART_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_TXFNFIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_TXFNFIE_Msk\fP   (0x1UL << \fBUSART_CR1_TXEIE_TXFNFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_TXFNFIE\fP   \fBUSART_CR1_TXEIE_TXFNFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Msk\fP   (0x1UL << \fBUSART_CR1_PEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE\fP   \fBUSART_CR1_PEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Msk\fP   (0x1UL << \fBUSART_CR1_PS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS\fP   \fBUSART_CR1_PS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Msk\fP   (0x1UL << \fBUSART_CR1_PCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE\fP   \fBUSART_CR1_PCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Msk\fP   (0x1UL << \fBUSART_CR1_WAKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE\fP   \fBUSART_CR1_WAKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Msk\fP   (0x10001UL << \fBUSART_CR1_M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M\fP   \fBUSART_CR1_M_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M0_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M0_Msk\fP   (0x1UL << \fBUSART_CR1_M0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M0\fP   \fBUSART_CR1_M0_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_MME_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_MME_Msk\fP   (0x1UL << \fBUSART_CR1_MME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_MME\fP   \fBUSART_CR1_MME_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_CMIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_CMIE_Msk\fP   (0x1UL << \fBUSART_CR1_CMIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_CMIE\fP   \fBUSART_CR1_CMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Msk\fP   (0x1UL << \fBUSART_CR1_OVER8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8\fP   \fBUSART_CR1_OVER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_Msk\fP   (0x1FUL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT\fP   \fBUSART_CR1_DEDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_0\fP   (0x01UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_1\fP   (0x02UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_2\fP   (0x04UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_3\fP   (0x08UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEDT_4\fP   (0x10UL << \fBUSART_CR1_DEDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_Msk\fP   (0x1FUL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT\fP   \fBUSART_CR1_DEAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_0\fP   (0x01UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_1\fP   (0x02UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_2\fP   (0x04UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_3\fP   (0x08UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_DEAT_4\fP   (0x10UL << \fBUSART_CR1_DEAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RTOIE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RTOIE_Msk\fP   (0x1UL << \fBUSART_CR1_RTOIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RTOIE\fP   \fBUSART_CR1_RTOIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_EOBIE_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_EOBIE_Msk\fP   (0x1UL << \fBUSART_CR1_EOBIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_EOBIE\fP   \fBUSART_CR1_EOBIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M1_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M1_Msk\fP   (0x1UL << \fBUSART_CR1_M1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M1\fP   \fBUSART_CR1_M1_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_FIFOEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_FIFOEN_Msk\fP   (0x1UL << \fBUSART_CR1_FIFOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_FIFOEN\fP   \fBUSART_CR1_FIFOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXFEIE_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXFEIE_Msk\fP   (0x1UL << \fBUSART_CR1_TXFEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXFEIE\fP   \fBUSART_CR1_TXFEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXFFIE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXFFIE_Msk\fP   (0x1UL << \fBUSART_CR1_RXFFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXFFIE\fP   \fBUSART_CR1_RXFFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SLVEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SLVEN_Msk\fP   (0x1UL << \fBUSART_CR2_SLVEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SLVEN\fP   \fBUSART_CR2_SLVEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DIS_NSS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DIS_NSS_Msk\fP   (0x1UL << \fBUSART_CR2_DIS_NSS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DIS_NSS\fP   \fBUSART_CR2_DIS_NSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADDM7_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADDM7_Msk\fP   (0x1UL << \fBUSART_CR2_ADDM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADDM7\fP   \fBUSART_CR2_ADDM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Msk\fP   (0x1UL << \fBUSART_CR2_LBDL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL\fP   \fBUSART_CR2_LBDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Msk\fP   (0x1UL << \fBUSART_CR2_LBDIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE\fP   \fBUSART_CR2_LBDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Msk\fP   (0x1UL << \fBUSART_CR2_LBCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL\fP   \fBUSART_CR2_LBCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Msk\fP   (0x1UL << \fBUSART_CR2_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA\fP   \fBUSART_CR2_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Msk\fP   (0x1UL << \fBUSART_CR2_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL\fP   \fBUSART_CR2_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Msk\fP   (0x1UL << \fBUSART_CR2_CLKEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN\fP   \fBUSART_CR2_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Msk\fP   (0x3UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP\fP   \fBUSART_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_0\fP   (0x1UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_1\fP   (0x2UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Msk\fP   (0x1UL << \fBUSART_CR2_LINEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN\fP   \fBUSART_CR2_LINEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SWAP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SWAP_Msk\fP   (0x1UL << \fBUSART_CR2_SWAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_SWAP\fP   \fBUSART_CR2_SWAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RXINV_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RXINV_Msk\fP   (0x1UL << \fBUSART_CR2_RXINV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RXINV\fP   \fBUSART_CR2_RXINV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_TXINV_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_TXINV_Msk\fP   (0x1UL << \fBUSART_CR2_TXINV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_TXINV\fP   \fBUSART_CR2_TXINV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DATAINV_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DATAINV_Msk\fP   (0x1UL << \fBUSART_CR2_DATAINV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_DATAINV\fP   \fBUSART_CR2_DATAINV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_MSBFIRST_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_MSBFIRST_Msk\fP   (0x1UL << \fBUSART_CR2_MSBFIRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_MSBFIRST\fP   \fBUSART_CR2_MSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABREN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABREN_Msk\fP   (0x1UL << \fBUSART_CR2_ABREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABREN\fP   \fBUSART_CR2_ABREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_Msk\fP   (0x3UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE\fP   \fBUSART_CR2_ABRMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_0\fP   (0x1UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ABRMODE_1\fP   (0x2UL << \fBUSART_CR2_ABRMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RTOEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RTOEN_Msk\fP   (0x1UL << \fBUSART_CR2_RTOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_RTOEN\fP   \fBUSART_CR2_RTOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Msk\fP   (0xFFUL << \fBUSART_CR2_ADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD\fP   \fBUSART_CR2_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Msk\fP   (0x1UL << \fBUSART_CR3_EIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE\fP   \fBUSART_CR3_EIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Msk\fP   (0x1UL << \fBUSART_CR3_IREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN\fP   \fBUSART_CR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Msk\fP   (0x1UL << \fBUSART_CR3_IRLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP\fP   \fBUSART_CR3_IRLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Msk\fP   (0x1UL << \fBUSART_CR3_HDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL\fP   \fBUSART_CR3_HDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Msk\fP   (0x1UL << \fBUSART_CR3_NACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK\fP   \fBUSART_CR3_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Msk\fP   (0x1UL << \fBUSART_CR3_SCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN\fP   \fBUSART_CR3_SCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Msk\fP   (0x1UL << \fBUSART_CR3_DMAR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR\fP   \fBUSART_CR3_DMAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Msk\fP   (0x1UL << \fBUSART_CR3_DMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT\fP   \fBUSART_CR3_DMAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Msk\fP   (0x1UL << \fBUSART_CR3_RTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE\fP   \fBUSART_CR3_RTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE\fP   \fBUSART_CR3_CTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE\fP   \fBUSART_CR3_CTSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Msk\fP   (0x1UL << \fBUSART_CR3_ONEBIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT\fP   \fBUSART_CR3_ONEBIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_OVRDIS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_OVRDIS_Msk\fP   (0x1UL << \fBUSART_CR3_OVRDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_OVRDIS\fP   \fBUSART_CR3_OVRDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DDRE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DDRE_Msk\fP   (0x1UL << \fBUSART_CR3_DDRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DDRE\fP   \fBUSART_CR3_DDRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEM_Msk\fP   (0x1UL << \fBUSART_CR3_DEM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEM\fP   \fBUSART_CR3_DEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEP_Msk\fP   (0x1UL << \fBUSART_CR3_DEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DEP\fP   \fBUSART_CR3_DEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_Msk\fP   (0x7UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT\fP   \fBUSART_CR3_SCARCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_0\fP   (0x1UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_1\fP   (0x2UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCARCNT_2\fP   (0x4UL << \fBUSART_CR3_SCARCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_Msk\fP   (0x3UL << \fBUSART_CR3_WUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS\fP   \fBUSART_CR3_WUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_0\fP   (0x1UL << \fBUSART_CR3_WUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUS_1\fP   (0x2UL << \fBUSART_CR3_WUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUFIE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUFIE_Msk\fP   (0x1UL << \fBUSART_CR3_WUFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_WUFIE\fP   \fBUSART_CR3_WUFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTIE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTIE_Msk\fP   (0x1UL << \fBUSART_CR3_TXFTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTIE\fP   \fBUSART_CR3_TXFTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TCBGTIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TCBGTIE_Msk\fP   (0x1UL << \fBUSART_CR3_TCBGTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TCBGTIE\fP   \fBUSART_CR3_TCBGTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_Msk\fP   (0x7UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG\fP   \fBUSART_CR3_RXFTCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_0\fP   (0x1UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_1\fP   (0x2UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTCFG_2\fP   (0x4UL << \fBUSART_CR3_RXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTIE_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTIE_Msk\fP   (0x1UL << \fBUSART_CR3_RXFTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RXFTIE\fP   \fBUSART_CR3_RXFTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_Msk\fP   (0x7UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG\fP   \fBUSART_CR3_TXFTCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_0\fP   (0x1UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_1\fP   (0x2UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_TXFTCFG_2\fP   (0x4UL << \fBUSART_CR3_TXFTCFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_BRR\fP   ((uint16_t)0xFFFF)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Msk\fP   (0xFFUL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC\fP   \fBUSART_GTPR_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Msk\fP   (0xFFUL << \fBUSART_GTPR_GT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT\fP   \fBUSART_GTPR_GT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_RTO_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_RTO_Msk\fP   (0xFFFFFFUL << \fBUSART_RTOR_RTO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_RTO\fP   \fBUSART_RTOR_RTO_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_BLEN_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_BLEN_Msk\fP   (0xFFUL << \fBUSART_RTOR_BLEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_RTOR_BLEN\fP   \fBUSART_RTOR_BLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RQR_ABRRQ\fP   ((uint16_t)0x0001)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_SBKRQ\fP   ((uint16_t)0x0002)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_MMRQ\fP   ((uint16_t)0x0004)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_RXFRQ\fP   ((uint16_t)0x0008)"
.br
.ti -1c
.RI "#define \fBUSART_RQR_TXFRQ\fP   ((uint16_t)0x0010)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_PE_Msk\fP   (0x1UL << \fBUSART_ISR_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_PE\fP   \fBUSART_ISR_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_FE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_FE_Msk\fP   (0x1UL << \fBUSART_ISR_FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_FE\fP   \fBUSART_ISR_FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_NE_Msk\fP   (0x1UL << \fBUSART_ISR_NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_NE\fP   \fBUSART_ISR_NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ORE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ORE_Msk\fP   (0x1UL << \fBUSART_ISR_ORE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ORE\fP   \fBUSART_ISR_ORE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_IDLE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_IDLE_Msk\fP   (0x1UL << \fBUSART_ISR_IDLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_IDLE\fP   \fBUSART_ISR_IDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXNE_RXFNE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXNE_RXFNE_Msk\fP   (0x1UL << \fBUSART_ISR_RXNE_RXFNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXNE_RXFNE\fP   \fBUSART_ISR_RXNE_RXFNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TC_Msk\fP   (0x1UL << \fBUSART_ISR_TC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TC\fP   \fBUSART_ISR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXE_TXFNF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXE_TXFNF_Msk\fP   (0x1UL << \fBUSART_ISR_TXE_TXFNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXE_TXFNF\fP   \fBUSART_ISR_TXE_TXFNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_LBDF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_LBDF_Msk\fP   (0x1UL << \fBUSART_ISR_LBDF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_LBDF\fP   \fBUSART_ISR_LBDF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTSIF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTSIF_Msk\fP   (0x1UL << \fBUSART_ISR_CTSIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTSIF\fP   \fBUSART_ISR_CTSIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTS_Msk\fP   (0x1UL << \fBUSART_ISR_CTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CTS\fP   \fBUSART_ISR_CTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RTOF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RTOF_Msk\fP   (0x1UL << \fBUSART_ISR_RTOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RTOF\fP   \fBUSART_ISR_RTOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_EOBF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_EOBF_Msk\fP   (0x1UL << \fBUSART_ISR_EOBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_EOBF\fP   \fBUSART_ISR_EOBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_UDR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_UDR_Msk\fP   (0x1UL << \fBUSART_ISR_UDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_UDR\fP   \fBUSART_ISR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRE_Msk\fP   (0x1UL << \fBUSART_ISR_ABRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRE\fP   \fBUSART_ISR_ABRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRF_Msk\fP   (0x1UL << \fBUSART_ISR_ABRF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_ABRF\fP   \fBUSART_ISR_ABRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_BUSY_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_BUSY_Msk\fP   (0x1UL << \fBUSART_ISR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_BUSY\fP   \fBUSART_ISR_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CMF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CMF_Msk\fP   (0x1UL << \fBUSART_ISR_CMF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_CMF\fP   \fBUSART_ISR_CMF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_SBKF_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_SBKF_Msk\fP   (0x1UL << \fBUSART_ISR_SBKF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_SBKF\fP   \fBUSART_ISR_SBKF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RWU_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RWU_Msk\fP   (0x1UL << \fBUSART_ISR_RWU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RWU\fP   \fBUSART_ISR_RWU_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_WUF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_WUF_Msk\fP   (0x1UL << \fBUSART_ISR_WUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_WUF\fP   \fBUSART_ISR_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TEACK_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TEACK_Msk\fP   (0x1UL << \fBUSART_ISR_TEACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TEACK\fP   \fBUSART_ISR_TEACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_REACK_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_REACK_Msk\fP   (0x1UL << \fBUSART_ISR_REACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_REACK\fP   \fBUSART_ISR_REACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFE_Msk\fP   (0x1UL << \fBUSART_ISR_TXFE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFE\fP   \fBUSART_ISR_TXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFF_Msk\fP   (0x1UL << \fBUSART_ISR_RXFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFF\fP   \fBUSART_ISR_RXFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TCBGT_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TCBGT_Msk\fP   (0x1UL << \fBUSART_ISR_TCBGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TCBGT\fP   \fBUSART_ISR_TCBGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFT_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFT_Msk\fP   (0x1UL << \fBUSART_ISR_RXFT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_RXFT\fP   \fBUSART_ISR_RXFT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFT_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFT_Msk\fP   (0x1UL << \fBUSART_ISR_TXFT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ISR_TXFT\fP   \fBUSART_ISR_TXFT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_PECF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_PECF_Msk\fP   (0x1UL << \fBUSART_ICR_PECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_PECF\fP   \fBUSART_ICR_PECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_FECF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_FECF_Msk\fP   (0x1UL << \fBUSART_ICR_FECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_FECF\fP   \fBUSART_ICR_FECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_NECF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_NECF_Msk\fP   (0x1UL << \fBUSART_ICR_NECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_NECF\fP   \fBUSART_ICR_NECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_ORECF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_ORECF_Msk\fP   (0x1UL << \fBUSART_ICR_ORECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_ORECF\fP   \fBUSART_ICR_ORECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_IDLECF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_IDLECF_Msk\fP   (0x1UL << \fBUSART_ICR_IDLECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_IDLECF\fP   \fBUSART_ICR_IDLECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TXFECF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TXFECF_Msk\fP   (0x1UL << \fBUSART_ICR_TXFECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TXFECF\fP   \fBUSART_ICR_TXFECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCCF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCCF_Msk\fP   (0x1UL << \fBUSART_ICR_TCCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCCF\fP   \fBUSART_ICR_TCCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCBGTCF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCBGTCF_Msk\fP   (0x1UL << \fBUSART_ICR_TCBGTCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_TCBGTCF\fP   \fBUSART_ICR_TCBGTCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_LBDCF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_LBDCF_Msk\fP   (0x1UL << \fBUSART_ICR_LBDCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_LBDCF\fP   \fBUSART_ICR_LBDCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CTSCF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CTSCF_Msk\fP   (0x1UL << \fBUSART_ICR_CTSCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CTSCF\fP   \fBUSART_ICR_CTSCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_RTOCF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_RTOCF_Msk\fP   (0x1UL << \fBUSART_ICR_RTOCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_RTOCF\fP   \fBUSART_ICR_RTOCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_EOBCF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_EOBCF_Msk\fP   (0x1UL << \fBUSART_ICR_EOBCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_EOBCF\fP   \fBUSART_ICR_EOBCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_UDRCF_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_UDRCF_Msk\fP   (0x1UL << \fBUSART_ICR_UDRCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_UDRCF\fP   \fBUSART_ICR_UDRCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CMCF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CMCF_Msk\fP   (0x1UL << \fBUSART_ICR_CMCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_CMCF\fP   \fBUSART_ICR_CMCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_ICR_WUCF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_WUCF_Msk\fP   (0x1UL << \fBUSART_ICR_WUCF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_ICR_WUCF\fP   \fBUSART_ICR_WUCF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_RDR_RDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_RDR_RDR_Msk\fP   (0x1FFUL << \fBUSART_RDR_RDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_RDR_RDR\fP   \fBUSART_RDR_RDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_TDR_TDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_TDR_TDR_Msk\fP   (0x1FFUL << \fBUSART_TDR_TDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_TDR_TDR\fP   \fBUSART_TDR_TDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_Msk\fP   (0xFUL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER\fP   \fBUSART_PRESC_PRESCALER_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_0\fP   (0x1UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_1\fP   (0x2UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_2\fP   (0x4UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_PRESC_PRESCALER_3\fP   (0x8UL << \fBUSART_PRESC_PRESCALER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Msk\fP   (0x7FUL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T\fP   \fBWWDG_CR_T_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_0\fP   (0x01UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_1\fP   (0x02UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_2\fP   (0x04UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_3\fP   (0x08UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_4\fP   (0x10UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_5\fP   (0x20UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_6\fP   (0x40UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Msk\fP   (0x1UL << \fBWWDG_CR_WDGA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA\fP   \fBWWDG_CR_WDGA_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Msk\fP   (0x7FUL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W\fP   \fBWWDG_CFR_W_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_0\fP   (0x01UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_1\fP   (0x02UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_2\fP   (0x04UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_3\fP   (0x08UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_4\fP   (0x10UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_5\fP   (0x20UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_6\fP   (0x40UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Msk\fP   (0x7UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB\fP   \fBWWDG_CFR_WDGTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_0\fP   (0x1UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_1\fP   (0x2UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_2\fP   (0x4UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Msk\fP   (0x1UL << \fBWWDG_CFR_EWI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI\fP   \fBWWDG_CFR_EWI_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Msk\fP   (0x1UL << \fBWWDG_SR_EWIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF\fP   \fBWWDG_SR_EWIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_DEV_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_DEV_ID_Msk\fP   (0xFFFUL << \fBDBG_IDCODE_DEV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_DEV_ID\fP   \fBDBG_IDCODE_DEV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_REV_ID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_REV_ID_Msk\fP   (0xFFFFUL << \fBDBG_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_IDCODE_REV_ID\fP   \fBDBG_IDCODE_REV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STOP_Msk\fP   (0x1UL << \fBDBG_CR_DBG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STOP\fP   \fBDBG_CR_DBG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STANDBY_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STANDBY_Msk\fP   (0x1UL << \fBDBG_CR_DBG_STANDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_CR_DBG_STANDBY\fP   \fBDBG_CR_DBG_STANDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_TIM3_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_TIM3_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_TIM3_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_TIM3_STOP\fP   \fBDBG_APB_FZ1_DBG_TIM3_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_RTC_STOP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_RTC_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_RTC_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_RTC_STOP\fP   \fBDBG_APB_FZ1_DBG_RTC_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_WWDG_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_WWDG_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_WWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_WWDG_STOP\fP   \fBDBG_APB_FZ1_DBG_WWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_IWDG_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_IWDG_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_IWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_IWDG_STOP\fP   \fBDBG_APB_FZ1_DBG_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP\fP   \fBDBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM1_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM1_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM1_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM14_STOP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM14_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM14_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM14_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM14_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM16_STOP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM16_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM16_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM16_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM16_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM17_STOP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM17_STOP_Msk\fP   (0x1UL << \fBDBG_APB_FZ2_DBG_TIM17_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBG_APB_FZ2_DBG_TIM17_STOP\fP   \fBDBG_APB_FZ2_DBG_TIM17_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBIS_ADC_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBADC1\fP)"
.br
.ti -1c
.RI "#define \fBIS_ADC_COMMON_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBADC1_COMMON\fP)"
.br
.ti -1c
.RI "#define \fBIS_CRC_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBCRC\fP)"
.br
.ti -1c
.RI "#define \fBIS_DMA_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_DMAMUX_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBDMAMUX1\fP)"
.br
.ti -1c
.RI "#define \fBIS_DMAMUX_REQUEST_GEN_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_AF_INSTANCE\fP(INSTANCE)   \fBIS_GPIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_LOCK_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_I2C_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_RTC_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBRTC\fP)"
.br
.ti -1c
.RI "#define \fBIS_SMBUS_ALL_INSTANCE\fP(INSTANCE)   (((INSTANCE) == \fBI2C1\fP))"
.br
.ti -1c
.RI "#define \fBIS_I2C_WAKEUP_FROMSTOP_INSTANCE\fP(INSTANCE)   (((INSTANCE) == \fBI2C1\fP))"
.br
.ti -1c
.RI "#define \fBIS_SPI_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_I2S_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBSPI1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_32B_COUNTER_INSTANCE\fP(INSTANCE)   (0)"
.br
.ti -1c
.RI "#define \fBIS_TIM_BREAK_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_BREAKSOURCE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_BKIN2_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC1_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC2_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC3_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC4_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC5_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC6_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCDMA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMA_CC_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMABURST_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCX_INSTANCE\fP(INSTANCE,  CHANNEL)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCXN_INSTANCE\fP(INSTANCE,  CHANNEL)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCK_DIVISION_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_TIX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ITRX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COMBINED3PHASEPWM_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COMMUTATION_EVENT_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COUNTER_MODE_SELECT_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ENCODER_INTERFACE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_HALL_SENSOR_INTERFACE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ETR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ETRSEL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_MASTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_SLAVE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_OCXREF_CLEAR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_OCCS_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_REMAP_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_REPETITION_COUNTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_TRGO2_INSTANCE\fP(INSTANCE)   (((INSTANCE) == \fBTIM1\fP))"
.br
.ti -1c
.RI "#define \fBIS_TIM_XOR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_TISEL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ADVANCED_INSTANCE\fP(INSTANCE)   (((INSTANCE) == \fBTIM1\fP))"
.br
.ti -1c
.RI "#define \fBIS_UART_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_USART_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_HWFLOW_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_SMARTCARD_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSART1\fP)"
.br
.ti -1c
.RI "#define \fBIS_USART_AUTOBAUDRATE_DETECTION_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSART1\fP)"
.br
.ti -1c
.RI "#define \fBIS_UART_HALFDUPLEX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_LIN_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSART1\fP)"
.br
.ti -1c
.RI "#define \fBIS_UART_WAKEUP_FROMSTOP_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSART1\fP)"
.br
.ti -1c
.RI "#define \fBIS_UART_DRIVER_ENABLE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_SPI_SLAVE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_FIFO_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSART1\fP)"
.br
.ti -1c
.RI "#define \fBIS_IRDA_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSART1\fP)"
.br
.ti -1c
.RI "#define \fBIS_LPUART_INSTANCE\fP(INSTANCE)   (0U)"
.br
.ti -1c
.RI "#define \fBIS_IWDG_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBIWDG\fP)"
.br
.ti -1c
.RI "#define \fBIS_WWDG_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBWWDG\fP)"
.br
.ti -1c
.RI "#define \fBSVC_IRQn\fP   \fBSVCall_IRQn\fP"
.br
.in -1c
.SS "Enumerations"

.in +1c
.ti -1c
.RI "enum \fBIRQn_Type\fP { \fBNonMaskableInt_IRQn\fP = -14, \fBHardFault_IRQn\fP = -13, \fBSVCall_IRQn\fP = -5, \fBPendSV_IRQn\fP = -2, \fBSysTick_IRQn\fP = -1, \fBWWDG_IRQn\fP = 0, \fBRTC_TAMP_IRQn\fP = 2, \fBFLASH_IRQn\fP = 3, \fBRCC_IRQn\fP = 4, \fBEXTI0_1_IRQn\fP = 5, \fBEXTI2_3_IRQn\fP = 6, \fBEXTI4_15_IRQn\fP = 7, \fBDMA1_Channel1_IRQn\fP = 9, \fBDMA1_Channel2_3_IRQn\fP = 10, \fBDMA1_Ch4_5_DMAMUX1_OVR_IRQn\fP = 11, \fBADC1_IRQn\fP = 12, \fBTIM1_BRK_UP_TRG_COM_IRQn\fP = 13, \fBTIM1_CC_IRQn\fP = 14, \fBTIM3_IRQn\fP = 16, \fBTIM14_IRQn\fP = 19, \fBTIM16_IRQn\fP = 21, \fBTIM17_IRQn\fP = 22, \fBI2C1_IRQn\fP = 23, \fBI2C2_IRQn\fP = 24, \fBSPI1_IRQn\fP = 25, \fBSPI2_IRQn\fP = 26, \fBUSART1_IRQn\fP = 27, \fBUSART2_IRQn\fP = 28 }"
.br
.RI "stm32g030xx Interrupt Number Definition, according to the selected device in \fBLibrary_configuration_section\fP "
.in -1c
.SH "Detailed Description"
.PP 
CMSIS Cortex-M0+ Device Peripheral Access Layer Header File\&. This file contains all the peripheral register's definitions, bits definitions and memory mapping for stm32g030xx devices\&. 


.PP
\fBAuthor\fP
.RS 4
MCD Application Team 
.RE
.PP
This file contains:
.IP "\(bu" 2
Data structures and the address mapping for all peripherals
.IP "\(bu" 2
Peripheral's registers declarations and bits definition
.IP "\(bu" 2
Macros to access peripheral's registers hardware
.PP
.PP
\fBAttention\fP
.RS 4
.RE
.PP
Copyright (c) 2018-2021 STMicroelectronics\&. All rights reserved\&.
.PP
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component\&. If no LICENSE file comes with this software, it is provided AS-IS\&. 
.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
