0.7
2020.1
May 27 2020
20:09:33
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1607898536,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/ACC.v,,clk_wiz_0,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1607898536,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/ACC.v,1607625128,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Control.v,,ACC,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Control.v,1607555718,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Data Memory.v,,Control,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Data Memory.v,1607625406,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Datapath.v,,Data_Memory,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Datapath.v,1607552429,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Instruction Decoder.v,,Datapath,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Instruction Decoder.v,1607555535,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/PC.v,,Instruction_Decoder,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/PC.v,1607525892,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Program Memory.v,,PC,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Program Memory.v,1607621649,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v,,Program_Memory,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v,1607619907,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel A.v,,Rx,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel A.v,1607525892,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel B.v,,Sel_A,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel B.v,1607525892,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Signal_Extension.v,,Sel_B,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Signal_Extension.v,1607525892,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/TOP.v,,Signal_Extension,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/TOP.v,1607904905,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Tx.v,,TOP,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v,1607905883,verilog,,,,Testbench,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Tx.v,1607614458,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/alu.v,,Tx,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/alu.v,1607621961,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen.v,,alu,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen.v,1607525892,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v,,baud_rate_gen,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v,1607552429,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v,,baud_rate_gen_2,,,../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
