Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jan  3 13:57:06 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 562 register/latch pins with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[9]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MMU_0/ack_o_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)

 There are 1092 register/latch pins with no clock driven by root clock pin: clk_array_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3993 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 141 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.829        0.000                      0                  154        0.161        0.000                      0                  154        9.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk       {0.000 10.000}     20.000          50.000          
clk_uart  {0.000 45.211}     90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.829        0.000                      0                    4        0.249        0.000                      0                    4        9.500        0.000                       0                     5  
clk_uart           87.535        0.000                      0                  150        0.161        0.000                      0                  150       44.711        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.829ns  (required time - arrival time)
  Source:                 clk_array_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.646ns (52.033%)  route 0.596ns (47.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.361     4.888    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.398     5.286 r  clk_array_reg[3]/Q
                         net (fo=99, routed)          0.596     5.882    clk_array_reg__0[3]
    SLICE_X50Y77         LUT4 (Prop_lut4_I3_O)        0.248     6.130 r  clk_array[3]_i_1/O
                         net (fo=1, routed)           0.000     6.130    plusOp[3]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.252    24.607    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[3]/C
                         clock pessimism              0.281    24.888    
                         clock uncertainty           -0.035    24.853    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)        0.106    24.959    clk_array_reg[3]
  -------------------------------------------------------------------
                         required time                         24.959    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 18.829    

Slack (MET) :             18.962ns  (required time - arrival time)
  Source:                 clk_array_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.538ns (49.887%)  route 0.540ns (50.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.361     4.888    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.433     5.321 r  clk_array_reg[2]/Q
                         net (fo=2, routed)           0.540     5.862    clk_array_reg_n_8_[2]
    SLICE_X50Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.967 r  clk_array[2]_i_1/O
                         net (fo=1, routed)           0.000     5.967    plusOp[2]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.252    24.607    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[2]/C
                         clock pessimism              0.281    24.888    
                         clock uncertainty           -0.035    24.853    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)        0.076    24.929    clk_array_reg[2]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 18.962    

Slack (MET) :             19.073ns  (required time - arrival time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.538ns (55.815%)  route 0.426ns (44.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.361     4.888    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.433     5.321 f  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.426     5.747    clk_array_reg_n_8_[0]
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.852 r  clk_array[0]_i_1/O
                         net (fo=1, routed)           0.000     5.852    plusOp[0]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.252    24.607    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
                         clock pessimism              0.281    24.888    
                         clock uncertainty           -0.035    24.853    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)        0.072    24.925    clk_array_reg[0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                 19.073    

Slack (MET) :             19.087ns  (required time - arrival time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.558ns (56.713%)  route 0.426ns (43.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.361     4.888    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.433     5.321 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.426     5.747    clk_array_reg_n_8_[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.125     5.872 r  clk_array[1]_i_1/O
                         net (fo=1, routed)           0.000     5.872    plusOp[1]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.252    24.607    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[1]/C
                         clock pessimism              0.281    24.888    
                         clock uncertainty           -0.035    24.853    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)        0.106    24.959    clk_array_reg[1]
  -------------------------------------------------------------------
                         required time                         24.959    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 19.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.689    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.853 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.173     2.026    clk_array_reg_n_8_[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.043     2.069 r  clk_array[1]_i_1/O
                         net (fo=1, routed)           0.000     2.069    plusOp[1]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     2.211    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[1]/C
                         clock pessimism             -0.521     1.689    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.131     1.820    clk_array_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.689    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.853 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.173     2.026    clk_array_reg_n_8_[0]
    SLICE_X50Y77         LUT4 (Prop_lut4_I1_O)        0.043     2.069 r  clk_array[3]_i_1/O
                         net (fo=1, routed)           0.000     2.069    plusOp[3]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     2.211    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[3]/C
                         clock pessimism             -0.521     1.689    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.131     1.820    clk_array_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.689    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.853 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.173     2.026    clk_array_reg_n_8_[0]
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.045     2.071 r  clk_array[2]_i_1/O
                         net (fo=1, routed)           0.000     2.071    plusOp[2]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     2.211    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[2]/C
                         clock pessimism             -0.521     1.689    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.121     1.810    clk_array_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.555     1.689    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.853 f  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.173     2.026    clk_array_reg_n_8_[0]
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.071 r  clk_array[0]_i_1/O
                         net (fo=1, routed)           0.000     2.071    plusOp[0]
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     2.211    clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  clk_array_reg[0]/C
                         clock pessimism             -0.521     1.689    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.120     1.809    clk_array_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y77    clk_array_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y77    clk_array_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y77    clk_array_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y77    clk_array_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y77    clk_array_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       87.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.535ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.777ns (29.471%)  route 1.859ns (70.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.574     7.667    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT6 (Prop_lut6_I3_O)        0.274     7.941 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.557     8.498    SERIAL_RECEIVER/tickgen_n_10
    SLICE_X32Y75         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X32Y75         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                 87.535    

Slack (MET) :             87.535ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.777ns (29.471%)  route 1.859ns (70.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.574     7.667    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT6 (Prop_lut6_I3_O)        0.274     7.941 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.557     8.498    SERIAL_RECEIVER/tickgen_n_10
    SLICE_X32Y75         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X32Y75         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                 87.535    

Slack (MET) :             87.616ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.777ns (30.394%)  route 1.779ns (69.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 95.650 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.574     7.667    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT6 (Prop_lut6_I3_O)        0.274     7.941 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.477     8.418    SERIAL_RECEIVER/tickgen_n_10
    SLICE_X32Y76         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.258    95.650    SERIAL_RECEIVER/CLK
    SLICE_X32Y76         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                         clock pessimism              0.587    96.237    
                         clock uncertainty           -0.035    96.202    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.168    96.034    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         96.034    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 87.616    

Slack (MET) :             87.616ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.777ns (30.394%)  route 1.779ns (69.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 95.650 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.574     7.667    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT6 (Prop_lut6_I3_O)        0.274     7.941 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.477     8.418    SERIAL_RECEIVER/tickgen_n_10
    SLICE_X32Y76         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.258    95.650    SERIAL_RECEIVER/CLK
    SLICE_X32Y76         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
                         clock pessimism              0.587    96.237    
                         clock uncertainty           -0.035    96.202    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.168    96.034    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         96.034    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 87.616    

Slack (MET) :             87.876ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.777ns (33.848%)  route 1.519ns (66.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.349     7.442    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.274     7.716 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.441     8.157    SERIAL_RECEIVER/RxD_data0
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 87.876    

Slack (MET) :             87.876ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.777ns (33.848%)  route 1.519ns (66.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.349     7.442    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.274     7.716 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.441     8.157    SERIAL_RECEIVER/RxD_data0
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 87.876    

Slack (MET) :             87.876ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.777ns (33.848%)  route 1.519ns (66.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.349     7.442    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.274     7.716 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.441     8.157    SERIAL_RECEIVER/RxD_data0
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 87.876    

Slack (MET) :             87.876ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.777ns (33.848%)  route 1.519ns (66.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.349     7.442    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.274     7.716 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.441     8.157    SERIAL_RECEIVER/RxD_data0
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 87.876    

Slack (MET) :             87.876ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.777ns (33.848%)  route 1.519ns (66.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.349     7.442    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.274     7.716 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.441     8.157    SERIAL_RECEIVER/RxD_data0
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 87.876    

Slack (MET) :             87.876ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.777ns (33.848%)  route 1.519ns (66.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 95.649 - 90.422 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.370     5.861    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y78         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.379     6.240 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.729     6.969    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.349     7.442    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.274     7.716 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.441     8.157    SERIAL_RECEIVER/RxD_data0
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    95.649    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
                         clock pessimism              0.587    96.236    
                         clock uncertainty           -0.035    96.201    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.168    96.033    SERIAL_RECEIVER/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.033    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 87.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SERIAL_CONTROLL_0/TxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.143%)  route 0.109ns (36.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     2.288    SERIAL_CONTROLL_0/CLK
    SLICE_X31Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     2.429 r  SERIAL_CONTROLL_0/TxD_data_reg[3]/Q
                         net (fo=1, routed)           0.109     2.538    SERIAL_TRANSMITTER/TxD_data_reg[7][3]
    SLICE_X30Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.583 r  SERIAL_TRANSMITTER/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     2.583    SERIAL_TRANSMITTER/TxD_shift[3]_i_1_n_8
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     2.999    SERIAL_TRANSMITTER/CLK
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                         clock pessimism             -0.696     2.302    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.120     2.422    SERIAL_TRANSMITTER/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.075%)  route 0.120ns (45.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     2.285    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     2.426 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.120     2.546    SERIAL_CONTROLL_0/RxD_data_reg[7][3]
    SLICE_X30Y75         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     2.995    SERIAL_CONTROLL_0/CLK
    SLICE_X30Y75         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism             -0.696     2.298    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.076     2.374    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.652%)  route 0.105ns (33.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     2.289    SERIAL_TRANSMITTER/CLK
    SLICE_X30Y79         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     2.453 r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/Q
                         net (fo=1, routed)           0.105     2.558    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[7]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.045     2.603 r  SERIAL_TRANSMITTER/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     2.603    SERIAL_TRANSMITTER/TxD_shift[6]_i_1_n_8
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     2.999    SERIAL_TRANSMITTER/CLK
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/C
                         clock pessimism             -0.696     2.302    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.121     2.423    SERIAL_TRANSMITTER/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SERIAL_CONTROLL_0/TxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.813%)  route 0.109ns (34.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     2.288    SERIAL_CONTROLL_0/CLK
    SLICE_X30Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.164     2.452 r  SERIAL_CONTROLL_0/TxD_data_reg[5]/Q
                         net (fo=1, routed)           0.109     2.561    SERIAL_TRANSMITTER/TxD_data_reg[7][5]
    SLICE_X30Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.606 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.606    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_8
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     2.999    SERIAL_TRANSMITTER/CLK
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/C
                         clock pessimism             -0.696     2.302    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.121     2.423    SERIAL_TRANSMITTER/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.711%)  route 0.082ns (28.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     2.288    SERIAL_TRANSMITTER/CLK
    SLICE_X30Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     2.452 r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/Q
                         net (fo=1, routed)           0.082     2.535    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[3]
    SLICE_X31Y78         LUT4 (Prop_lut4_I3_O)        0.045     2.580 r  SERIAL_TRANSMITTER/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.580    SERIAL_TRANSMITTER/TxD_shift[2]_i_1_n_8
    SLICE_X31Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     2.999    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y78         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism             -0.697     2.301    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.092     2.393    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SERIAL_CONTROLL_0/TxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.047%)  route 0.146ns (43.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     2.288    SERIAL_CONTROLL_0/CLK
    SLICE_X31Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     2.429 r  SERIAL_CONTROLL_0/TxD_data_reg[0]/Q
                         net (fo=1, routed)           0.146     2.575    SERIAL_TRANSMITTER/TxD_data_reg[7][0]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.045     2.620 r  SERIAL_TRANSMITTER/TxD_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     2.620    SERIAL_TRANSMITTER/TxD_shift[0]_i_1_n_8
    SLICE_X30Y79         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.829     3.000    SERIAL_TRANSMITTER/CLK
    SLICE_X30Y79         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/C
                         clock pessimism             -0.696     2.303    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.120     2.423    SERIAL_TRANSMITTER/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.870%)  route 0.130ns (41.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     2.286    SERIAL_RECEIVER/CLK
    SLICE_X32Y76         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     2.427 r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/Q
                         net (fo=7, routed)           0.130     2.557    SERIAL_RECEIVER/tickgen/out[0]
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.602 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.602    SERIAL_RECEIVER/tickgen_n_17
    SLICE_X33Y76         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     2.996    SERIAL_RECEIVER/CLK
    SLICE_X33Y76         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.696     2.299    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.092     2.391    SERIAL_RECEIVER/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/GapCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/GapCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.473%)  route 0.131ns (38.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     2.285    SERIAL_RECEIVER/CLK
    SLICE_X34Y76         FDRE                                         r  SERIAL_RECEIVER/GapCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     2.449 r  SERIAL_RECEIVER/GapCnt_reg[1]/Q
                         net (fo=5, routed)           0.131     2.580    SERIAL_RECEIVER/GapCnt_reg_n_8_[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.625 r  SERIAL_RECEIVER/GapCnt[5]_i_3/O
                         net (fo=1, routed)           0.000     2.625    SERIAL_RECEIVER/p_0_in[5]
    SLICE_X34Y76         FDRE                                         r  SERIAL_RECEIVER/GapCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     2.995    SERIAL_RECEIVER/CLK
    SLICE_X34Y76         FDRE                                         r  SERIAL_RECEIVER/GapCnt_reg[5]/C
                         clock pessimism             -0.709     2.285    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.121     2.406    SERIAL_RECEIVER/GapCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.447%)  route 0.169ns (54.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     2.285    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     2.426 r  SERIAL_RECEIVER/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.169     2.596    SERIAL_CONTROLL_0/RxD_data_reg[7][0]
    SLICE_X30Y75         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     2.995    SERIAL_CONTROLL_0/CLK
    SLICE_X30Y75         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
                         clock pessimism             -0.696     2.298    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.075     2.373    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.979%)  route 0.118ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     2.285    SERIAL_RECEIVER/CLK
    SLICE_X31Y75         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128     2.413 r  SERIAL_RECEIVER/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.118     2.532    SERIAL_CONTROLL_0/RxD_data_reg[7][6]
    SLICE_X30Y75         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     2.995    SERIAL_CONTROLL_0/CLK
    SLICE_X30Y75         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/C
                         clock pessimism             -0.696     2.298    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.011     2.309    SERIAL_CONTROLL_0/data_from_serial_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y2  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X33Y75   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X33Y75   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y78   SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y78   SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y78   SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y78   SERIAL_TRANSMITTER/TxD_shift_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y78   SERIAL_TRANSMITTER/TxD_shift_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y78   SERIAL_TRANSMITTER/TxD_shift_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X33Y75   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X33Y75   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y77   SERIAL_CONTROLL_0/TxD_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y77   SERIAL_CONTROLL_0/TxD_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X33Y76   SERIAL_CONTROLL_0/TxD_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X33Y76   SERIAL_CONTROLL_0/write_state_reg/C



