Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 27 12:15:46 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.539        0.000                      0                   33        0.213        0.000                      0                   33        2.208        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.208}      10.417          95.997          
  clk_out2_clk_wiz_0  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0  {0.000 5.208}      10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 2.208        0.000                       0                     1  
  clk_out2_clk_wiz_0       32.539        0.000                      0                   33        0.213        0.000                      0                   33       19.365        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                    8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.209       2.209      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.306ns (19.665%)  route 5.335ns (80.335%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 37.764 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 f  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          1.046     2.553    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X109Y29        LUT4 (Prop_lut4_I2_O)        0.124     2.677 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_3/O
                         net (fo=2, routed)           0.857     3.534    VGA_inst/VGA_driver_inst/VTeller[7]_i_3_n_0
    SLICE_X109Y29        LUT5 (Prop_lut5_I2_O)        0.152     3.686 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_i_2/O
                         net (fo=3, routed)           0.984     4.669    VGA_inst/VGA_driver_inst/Flag_Active_Video_i_2_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I0_O)        0.326     4.995 r  VGA_inst/VGA_driver_inst/Vsync_i_1/O
                         net (fo=1, routed)           0.387     5.382    VGA_inst/VGA_driver_inst/Vsync_i_1_n_0
    SLICE_X111Y27        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.685    37.764    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y27        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.680    38.443    
                         clock uncertainty           -0.093    38.350    
    SLICE_X111Y27        FDRE (Setup_fdre_C_R)       -0.429    37.921    VGA_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                         37.921    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             33.145ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.076ns (17.829%)  route 4.959ns (82.171%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 37.764 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.665     3.992    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I0_O)        0.124     4.116 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=5, routed)           0.660     4.776    VGA_inst/VGA_driver_inst/VTeller[7]_i_1_n_0
    SLICE_X110Y27        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.685    37.764    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y27        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[3]/C
                         clock pessimism              0.680    38.443    
                         clock uncertainty           -0.093    38.350    
    SLICE_X110Y27        FDRE (Setup_fdre_C_R)       -0.429    37.921    VGA_inst/VGA_driver_inst/VTeller_reg[3]
  -------------------------------------------------------------------
                         required time                         37.921    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                 33.145    

Slack (MET) :             33.162ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.076ns (18.288%)  route 4.807ns (81.712%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 37.765 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.665     3.992    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I0_O)        0.124     4.116 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=5, routed)           0.509     4.625    VGA_inst/VGA_driver_inst/VTeller[7]_i_1_n_0
    SLICE_X108Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.686    37.765    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[0]/C
                         clock pessimism              0.640    38.404    
                         clock uncertainty           -0.093    38.311    
    SLICE_X108Y29        FDRE (Setup_fdre_C_R)       -0.524    37.787    VGA_inst/VGA_driver_inst/VTeller_reg[0]
  -------------------------------------------------------------------
                         required time                         37.787    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 33.162    

Slack (MET) :             33.257ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.076ns (18.288%)  route 4.807ns (81.712%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 37.765 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.665     3.992    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I0_O)        0.124     4.116 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=5, routed)           0.509     4.625    VGA_inst/VGA_driver_inst/VTeller[7]_i_1_n_0
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.686    37.765    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                         clock pessimism              0.640    38.404    
                         clock uncertainty           -0.093    38.311    
    SLICE_X109Y29        FDRE (Setup_fdre_C_R)       -0.429    37.882    VGA_inst/VGA_driver_inst/VTeller_reg[2]
  -------------------------------------------------------------------
                         required time                         37.882    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 33.257    

Slack (MET) :             33.257ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.076ns (18.288%)  route 4.807ns (81.712%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 37.765 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.665     3.992    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I0_O)        0.124     4.116 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=5, routed)           0.509     4.625    VGA_inst/VGA_driver_inst/VTeller[7]_i_1_n_0
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.686    37.765    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/C
                         clock pessimism              0.640    38.404    
                         clock uncertainty           -0.093    38.311    
    SLICE_X109Y29        FDRE (Setup_fdre_C_R)       -0.429    37.882    VGA_inst/VGA_driver_inst/VTeller_reg[4]
  -------------------------------------------------------------------
                         required time                         37.882    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 33.257    

Slack (MET) :             33.257ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.076ns (18.288%)  route 4.807ns (81.712%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 37.765 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.665     3.992    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I0_O)        0.124     4.116 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=5, routed)           0.509     4.625    VGA_inst/VGA_driver_inst/VTeller[7]_i_1_n_0
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.686    37.765    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.640    38.404    
                         clock uncertainty           -0.093    38.311    
    SLICE_X109Y29        FDRE (Setup_fdre_C_R)       -0.429    37.882    VGA_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                         37.882    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 33.257    

Slack (MET) :             33.347ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.306ns (20.755%)  route 4.987ns (79.245%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 37.766 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 f  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          1.046     2.553    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X109Y29        LUT4 (Prop_lut4_I2_O)        0.124     2.677 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_3/O
                         net (fo=2, routed)           0.857     3.534    VGA_inst/VGA_driver_inst/VTeller[7]_i_3_n_0
    SLICE_X109Y29        LUT5 (Prop_lut5_I2_O)        0.152     3.686 f  VGA_inst/VGA_driver_inst/Flag_Active_Video_i_2/O
                         net (fo=3, routed)           1.022     4.708    VGA_inst/VGA_driver_inst/Flag_Active_Video_i_2_n_0
    SLICE_X111Y28        LUT5 (Prop_lut5_I0_O)        0.326     5.034 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_i_1/O
                         net (fo=1, routed)           0.000     5.034    VGA_inst/VGA_driver_inst/Flag_Active_Video_i_1_n_0
    SLICE_X111Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.687    37.766    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/C
                         clock pessimism              0.680    38.445    
                         clock uncertainty           -0.093    38.352    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)        0.029    38.381    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 33.347    

Slack (MET) :             33.357ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.306ns (20.785%)  route 4.977ns (79.215%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 37.764 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 f  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          1.046     2.553    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X109Y29        LUT4 (Prop_lut4_I2_O)        0.124     2.677 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_3/O
                         net (fo=2, routed)           0.857     3.534    VGA_inst/VGA_driver_inst/VTeller[7]_i_3_n_0
    SLICE_X109Y29        LUT5 (Prop_lut5_I2_O)        0.152     3.686 f  VGA_inst/VGA_driver_inst/Flag_Active_Video_i_2/O
                         net (fo=3, routed)           1.013     4.699    VGA_inst/VGA_driver_inst/Flag_Active_Video_i_2_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I4_O)        0.326     5.025 r  VGA_inst/VGA_driver_inst/Vsync_i_2/O
                         net (fo=1, routed)           0.000     5.025    VGA_inst/VGA_driver_inst/Vsync_i_2_n_0
    SLICE_X111Y27        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.685    37.764    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y27        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.680    38.443    
                         clock uncertainty           -0.093    38.350    
    SLICE_X111Y27        FDRE (Setup_fdre_C_D)        0.031    38.381    VGA_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 33.357    

Slack (MET) :             33.836ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 1.076ns (18.852%)  route 4.632ns (81.148%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 37.766 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 f  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 f  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.661     3.988    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X110Y27        LUT5 (Prop_lut5_I4_O)        0.124     4.112 r  VGA_inst/VGA_driver_inst/VTeller[1]_i_1/O
                         net (fo=1, routed)           0.337     4.449    VGA_inst/VGA_driver_inst/VTeller[1]
    SLICE_X110Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.687    37.766    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[1]/C
                         clock pessimism              0.680    38.445    
                         clock uncertainty           -0.093    38.352    
    SLICE_X110Y28        FDRE (Setup_fdre_C_D)       -0.067    38.285    VGA_inst/VGA_driver_inst/VTeller_reg[1]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                 33.836    

Slack (MET) :             34.485ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.070ns (20.574%)  route 4.131ns (79.426%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 37.766 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.868    -1.259    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.456    -0.803 r  VGA_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=7, routed)           1.231     0.428    VGA_inst/VGA_driver_inst/PixelCount[0]
    SLICE_X111Y30        LUT5 (Prop_lut5_I3_O)        0.124     0.552 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=5, routed)           0.831     1.383    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.124     1.507 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_2/O
                         net (fo=21, routed)          0.791     2.298    VGA_inst/VGA_driver_inst/HTeller[3]_i_1_n_0
    SLICE_X111Y27        LUT5 (Prop_lut5_I2_O)        0.124     2.422 f  VGA_inst/VGA_driver_inst/VTeller[9]_i_4/O
                         net (fo=1, routed)           0.781     3.203    VGA_inst/VGA_driver_inst/VTeller[9]_i_4_n_0
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124     3.327 f  VGA_inst/VGA_driver_inst/VTeller[9]_i_2/O
                         net (fo=5, routed)           0.497     3.824    VGA_inst/VGA_driver_inst/VTeller[9]_i_2_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.118     3.942 r  VGA_inst/VGA_driver_inst/VTeller[9]_i_1/O
                         net (fo=1, routed)           0.000     3.942    VGA_inst/VGA_driver_inst/VTeller[9]
    SLICE_X111Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          1.687    37.766    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[9]/C
                         clock pessimism              0.680    38.445    
                         clock uncertainty           -0.093    38.352    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)        0.075    38.427    VGA_inst/VGA_driver_inst/VTeller_reg[9]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                 34.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.426%)  route 0.132ns (41.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.633    -0.600    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  VGA_inst/VGA_driver_inst/HTeller_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.326    VGA_inst/VGA_driver_inst/PixelCount[2]
    SLICE_X111Y30        LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  VGA_inst/VGA_driver_inst/HTeller[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    VGA_inst/VGA_driver_inst/HTeller[4]
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.901    -0.837    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X111Y30        FDRE (Hold_fdre_C_D)         0.092    -0.495    VGA_inst/VGA_driver_inst/HTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y30        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/Q
                         net (fo=10, routed)          0.132    -0.328    VGA_inst/VGA_driver_inst/PixelCount[5]
    SLICE_X111Y30        LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    VGA_inst/VGA_driver_inst/HTeller[7]
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.901    -0.837    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[7]/C
                         clock pessimism              0.249    -0.588    
    SLICE_X111Y30        FDRE (Hold_fdre_C_D)         0.091    -0.497    VGA_inst/VGA_driver_inst/HTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.631    -0.602    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  VGA_inst/VGA_driver_inst/VTeller_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.316    VGA_inst/VGA_driver_inst/LineCount[6]
    SLICE_X110Y29        LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  VGA_inst/VGA_driver_inst/VTeller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    VGA_inst/VGA_driver_inst/VTeller[8]
    SLICE_X110Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.900    -0.838    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[8]/C
                         clock pessimism              0.249    -0.589    
    SLICE_X110Y29        FDRE (Hold_fdre_C_D)         0.091    -0.498    VGA_inst/VGA_driver_inst/VTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.293%)  route 0.184ns (49.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  VGA_inst/VGA_driver_inst/HTeller_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.276    VGA_inst/VGA_driver_inst/PixelCount[7]
    SLICE_X112Y29        LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    VGA_inst/VGA_driver_inst/HTeller[9]
    SLICE_X112Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.900    -0.838    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[9]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X112Y29        FDRE (Hold_fdre_C_D)         0.120    -0.468    VGA_inst/VGA_driver_inst/HTeller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.631    -0.602    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  VGA_inst/VGA_driver_inst/HTeller_reg[9]/Q
                         net (fo=6, routed)           0.166    -0.271    VGA_inst/VGA_driver_inst/PixelCount[9]
    SLICE_X112Y30        LUT6 (Prop_lut6_I1_O)        0.045    -0.226 r  VGA_inst/VGA_driver_inst/HTeller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA_inst/VGA_driver_inst/HTeller[8]
    SLICE_X112Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.901    -0.837    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[8]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X112Y30        FDRE (Hold_fdre_C_D)         0.120    -0.467    VGA_inst/VGA_driver_inst/HTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.667%)  route 0.188ns (50.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.630    -0.603    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y28        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y28        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/Q
                         net (fo=10, routed)          0.188    -0.273    VGA_inst/VGA_driver_inst/LineCount[5]
    SLICE_X109Y29        LUT6 (Prop_lut6_I4_O)        0.045    -0.228 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    VGA_inst/VGA_driver_inst/VTeller[7]_i_2_n_0
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.899    -0.839    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.272    -0.567    
    SLICE_X109Y29        FDRE (Hold_fdre_C_D)         0.092    -0.475    VGA_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.649%)  route 0.167ns (47.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.630    -0.603    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y29        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/Q
                         net (fo=11, routed)          0.167    -0.294    VGA_inst/VGA_driver_inst/LineCount[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  VGA_inst/VGA_driver_inst/VTeller[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    VGA_inst/VGA_driver_inst/VTeller[4]_i_1_n_0
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.899    -0.839    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y29        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/C
                         clock pessimism              0.236    -0.603    
    SLICE_X109Y29        FDRE (Hold_fdre_C_D)         0.092    -0.511    VGA_inst/VGA_driver_inst/VTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.208%)  route 0.203ns (51.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/Q
                         net (fo=7, routed)           0.203    -0.257    VGA_inst/VGA_driver_inst/PixelCount[4]
    SLICE_X110Y30        LUT5 (Prop_lut5_I2_O)        0.048    -0.209 r  VGA_inst/VGA_driver_inst/HTeller[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA_inst/VGA_driver_inst/HTeller[6]
    SLICE_X110Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.901    -0.837    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
                         clock pessimism              0.249    -0.588    
    SLICE_X110Y30        FDRE (Hold_fdre_C_D)         0.107    -0.481    VGA_inst/VGA_driver_inst/HTeller_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.809%)  route 0.203ns (52.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/Q
                         net (fo=7, routed)           0.203    -0.257    VGA_inst/VGA_driver_inst/PixelCount[4]
    SLICE_X110Y30        LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  VGA_inst/VGA_driver_inst/HTeller[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    VGA_inst/VGA_driver_inst/HTeller[5]
    SLICE_X110Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.901    -0.837    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
                         clock pessimism              0.249    -0.588    
    SLICE_X110Y30        FDRE (Hold_fdre_C_D)         0.091    -0.497    VGA_inst/VGA_driver_inst/HTeller_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.058%)  route 0.174ns (42.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.633    -0.600    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  VGA_inst/VGA_driver_inst/HTeller_reg[1]/Q
                         net (fo=6, routed)           0.174    -0.298    VGA_inst/VGA_driver_inst/PixelCount[1]
    SLICE_X111Y31        LUT4 (Prop_lut4_I3_O)        0.103    -0.195 r  VGA_inst/VGA_driver_inst/HTeller[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    VGA_inst/VGA_driver_inst/HTeller[3]_i_2_n_0
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=23, routed)          0.902    -0.836    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
                         clock pessimism              0.236    -0.600    
    SLICE_X111Y31        FDRE (Hold_fdre_C_D)         0.107    -0.493    VGA_inst/VGA_driver_inst/HTeller_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0    clk_deler/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.730      38.481     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y28    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X111Y30    VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X110Y30    VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X110Y30    VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.730      173.630    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y28    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y28    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y30    VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y30    VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y30    VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y30    VGA_inst/VGA_driver_inst/HTeller_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y30    VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X110Y30    VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y30    VGA_inst/VGA_driver_inst/HTeller_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y30    VGA_inst/VGA_driver_inst/HTeller_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y28    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y28    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X111Y31    VGA_inst/VGA_driver_inst/HTeller_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y1    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



