// Seed: 2792353915
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7 = id_7#(
      .id_5(1),
      .id_5(-1),
      .id_2(1),
      .id_5(1),
      .id_2(1),
      .id_2(1),
      .id_5(-1),
      .id_2(1)
  );
  logic [-1 : id_6  !=?  1] id_8;
  logic id_9 = -1'b0;
  module_0 modCall_1 ();
endmodule
