### ğŸš€ Sreenesh K S  
**âš¡ Electronics Engineer | VLSI & Embedded Enthusiast | AI/DS Minor**  

ğŸ“Œ **Pursuing BTech in ECE** with *Minor in AI & Data Science*  
ğŸ”¬ **Core Interests:** VLSI Design â€¢ Verilog â€¢ ASIC/FPGA Verification â€¢ Embedded Systems  
ğŸ **Tech Stack:** Python â€¢ SQL â€¢ MATLAB â€¢ Cadence â€¢ Xilinx Vivado  

ğŸ”¥ **Projects:**  
- ğŸ“Ÿ **TRNG Accelarator Design, Verification and evaluation in FPGA & ASIC** (Verilog-based testbench)   
- ğŸ¤– **Telecare Smart-Door Assistance for Bedridden Patients** (Embedded C + ESP+Twilio+Telegram)  
 

ğŸŒ± **Currently Learning:** System Verilog & UVM â€¢ Formal Verification 


ğŸ“« **Letâ€™s Connect:**  
[![LinkedIn](https://www.linkedin.com/in/sreenesh-ks/)  
[![Email](sreenesh.k.s012@gmail.com <sreenesh.k.s012@gmail.com>;)  

---
ğŸ“Š **Profile Visits:** ![Visitor Count](https://komarev.com/ghpvc/?username=YOUR_USERNAME&color=blue)  
