/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 160 288)
	(text "menor_igualq_5bit" (rect 5 0 118 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 203 24 220)(font "Intel Clear" ))
	(port
		(pt 0 56)
		(input)
		(text "n1_bit2" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n1_bit2" (rect 21 51 68 70)(font "Intel Clear" (font_size 8)))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 88)
		(input)
		(text "n1_bit4" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n1_bit4" (rect 21 83 68 102)(font "Intel Clear" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 72)
		(input)
		(text "n1_bit3" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n1_bit3" (rect 21 67 68 86)(font "Intel Clear" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 24)
		(input)
		(text "n1_bit0" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n1_bit0" (rect 21 19 68 38)(font "Intel Clear" (font_size 8)))
		(line (pt 0 24)(pt 16 24))
	)
	(port
		(pt 0 40)
		(input)
		(text "n1_bit1" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n1_bit1" (rect 21 35 68 54)(font "Intel Clear" (font_size 8)))
		(line (pt 0 40)(pt 16 40))
	)
	(port
		(pt 0 184)
		(input)
		(text "n2_bit0" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n2_bit0" (rect 21 179 68 198)(font "Intel Clear" (font_size 8)))
		(line (pt 0 184)(pt 16 184))
	)
	(port
		(pt 0 168)
		(input)
		(text "n2_bit1" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n2_bit1" (rect 21 163 68 182)(font "Intel Clear" (font_size 8)))
		(line (pt 0 168)(pt 16 168))
	)
	(port
		(pt 0 152)
		(input)
		(text "n2_bit2" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n2_bit2" (rect 21 147 68 166)(font "Intel Clear" (font_size 8)))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 120)
		(input)
		(text "n2_bit4" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n2_bit4" (rect 21 115 68 134)(font "Intel Clear" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 136)
		(input)
		(text "n2_bit3" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "n2_bit3" (rect 21 131 68 150)(font "Intel Clear" (font_size 8)))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 96 104)
		(output)
		(text "s" (rect 0 0 5 19)(font "Intel Clear" (font_size 8)))
		(text "s" (rect 70 99 75 118)(font "Intel Clear" (font_size 8)))
		(line (pt 96 104)(pt 80 104))
	)
	(drawing
		(rectangle (rect 16 16 80 208))
	)
)
