Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jun 11 23:36:18 2020

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   instruction<0>_IBUF
   instruction<1>_IBUF
   instruction<2>_IBUF
   instruction<3>_IBUF
   instruction<4>_IBUF
   instruction<5>_IBUF
   instruction<6>_IBUF
   instruction<7>_IBUF


