
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021416    0.003126    1.133524 v _288_/A (sg13g2_inv_1)
     1    0.007713    0.026014    0.028154    1.161678 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.026036    0.000589    1.162266 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.162266   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    5.105505 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855505   clock uncertainty
                                  0.000000    4.855505   clock reconvergence pessimism
                                 -0.082678    4.772827   library recovery time
                                              4.772827   data required time
---------------------------------------------------------------------------------------------
                                              4.772827   data required time
                                             -1.162266   data arrival time
---------------------------------------------------------------------------------------------
                                              3.610561   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001136    0.768929 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056759    0.082476    0.851405 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056759    0.000235    0.851640 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003889    0.053294    0.069749    0.921389 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053294    0.000155    0.921544 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006023    0.044403    0.055471    0.977015 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.044406    0.000631    0.977645 v _273_/A (sg13g2_nor2_1)
     1    0.005836    0.046652    0.052355    1.030000 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046652    0.000244    1.030244 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008538    0.057019    0.058127    1.088370 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.057040    0.000873    1.089243 v output15/A (sg13g2_buf_1)
     1    0.014232    0.036629    0.070547    1.159791 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036672    0.001118    1.160909 v sine_out[1] (out)
                                              1.160909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.160909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.589091   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
