<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='268' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::roRegisterEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='266'>/// rmRegisterEncodingFromString - Like immediateEncodingFromString, but
  ///   handles operands that are in the REG field of the ModR/M byte.</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='521' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='544' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='558' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='575' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='582' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='591' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='606' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='623' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='630' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='639' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='651' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<def f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='1073' ll='1119' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::roRegisterEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
