/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*161 cases */, 117|128,74/*9589*/, TARGET_VAL(ISD::ADD),// ->9594
/*5*/         OPC_Scope, 71, /*->78*/ // 45 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 100|128,3/*484*/, /*->4374*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 1|128,3/*385*/, /*->4373*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4180
/*3995*/            OPC_Scope, 9|128,1/*137*/, /*->4135*/ // 2 children in Scope
/*3998*/              OPC_RecordChild0, // #1 = $Vn
/*3999*/              OPC_MoveChild, 1,
/*4001*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4004*/              OPC_RecordChild0, // #2 = $Vm
/*4005*/              OPC_Scope, 63, /*->4070*/ // 2 children in Scope
/*4007*/                OPC_CheckChild0Type, MVT::v4i16,
/*4009*/                OPC_RecordChild1, // #3 = $lane
/*4010*/                OPC_MoveChild, 1,
/*4012*/                OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4015*/                OPC_MoveParent,
/*4016*/                OPC_MoveParent,
/*4017*/                OPC_MoveParent,
/*4018*/                OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4044
/*4021*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4023*/                  OPC_EmitConvertToTarget, 3,
/*4025*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4028*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4031*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                              1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4044*/                /*SwitchType*/ 23, MVT::v8i16,// ->4069
/*4046*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4048*/                  OPC_EmitConvertToTarget, 3,
/*4050*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4053*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4056*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                              1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4069*/                0, // EndSwitchType
/*4070*/              /*Scope*/ 63, /*->4134*/
/*4071*/                OPC_CheckChild0Type, MVT::v2i32,
/*4073*/                OPC_RecordChild1, // #3 = $lane
/*4074*/                OPC_MoveChild, 1,
/*4076*/                OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4079*/                OPC_MoveParent,
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_MoveParent,
/*4082*/                OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4108
/*4085*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4087*/                  OPC_EmitConvertToTarget, 3,
/*4089*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4092*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4095*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                              1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4108*/                /*SwitchType*/ 23, MVT::v4i32,// ->4133
/*4110*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4112*/                  OPC_EmitConvertToTarget, 3,
/*4114*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4117*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4120*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                              1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4133*/                0, // EndSwitchType
/*4134*/              0, /*End of Scope*/
/*4135*/            /*Scope*/ 43, /*->4179*/
/*4136*/              OPC_MoveChild, 0,
/*4138*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4141*/              OPC_RecordChild0, // #1 = $Vm
/*4142*/              OPC_CheckChild0Type, MVT::v4i16,
/*4144*/              OPC_RecordChild1, // #2 = $lane
/*4145*/              OPC_MoveChild, 1,
/*4147*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4150*/              OPC_MoveParent,
/*4151*/              OPC_MoveParent,
/*4152*/              OPC_RecordChild1, // #3 = $Vn
/*4153*/              OPC_MoveParent,
/*4154*/              OPC_CheckType, MVT::v4i16,
/*4156*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4158*/              OPC_EmitConvertToTarget, 2,
/*4160*/              OPC_EmitInteger, MVT::i32, 14, 
/*4163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4166*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4179*/            0, /*End of Scope*/
/*4180*/          /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4276
/*4183*/            OPC_RecordChild0, // #1 = $Vn
/*4184*/            OPC_Scope, 44, /*->4230*/ // 2 children in Scope
/*4186*/              OPC_CheckChild0Type, MVT::v4i16,
/*4188*/              OPC_MoveChild, 1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4193*/              OPC_RecordChild0, // #2 = $Vm
/*4194*/              OPC_CheckChild0Type, MVT::v4i16,
/*4196*/              OPC_RecordChild1, // #3 = $lane
/*4197*/              OPC_MoveChild, 1,
/*4199*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4202*/              OPC_MoveParent,
/*4203*/              OPC_MoveParent,
/*4204*/              OPC_MoveParent,
/*4205*/              OPC_CheckType, MVT::v4i32,
/*4207*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4209*/              OPC_EmitConvertToTarget, 3,
/*4211*/              OPC_EmitInteger, MVT::i32, 14, 
/*4214*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4217*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4230*/            /*Scope*/ 44, /*->4275*/
/*4231*/              OPC_CheckChild0Type, MVT::v2i32,
/*4233*/              OPC_MoveChild, 1,
/*4235*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4238*/              OPC_RecordChild0, // #2 = $Vm
/*4239*/              OPC_CheckChild0Type, MVT::v2i32,
/*4241*/              OPC_RecordChild1, // #3 = $lane
/*4242*/              OPC_MoveChild, 1,
/*4244*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4247*/              OPC_MoveParent,
/*4248*/              OPC_MoveParent,
/*4249*/              OPC_MoveParent,
/*4250*/              OPC_CheckType, MVT::v2i64,
/*4252*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4254*/              OPC_EmitConvertToTarget, 3,
/*4256*/              OPC_EmitInteger, MVT::i32, 14, 
/*4259*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4262*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4275*/            0, /*End of Scope*/
/*4276*/          /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4372
/*4279*/            OPC_RecordChild0, // #1 = $Vn
/*4280*/            OPC_Scope, 44, /*->4326*/ // 2 children in Scope
/*4282*/              OPC_CheckChild0Type, MVT::v4i16,
/*4284*/              OPC_MoveChild, 1,
/*4286*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4289*/              OPC_RecordChild0, // #2 = $Vm
/*4290*/              OPC_CheckChild0Type, MVT::v4i16,
/*4292*/              OPC_RecordChild1, // #3 = $lane
/*4293*/              OPC_MoveChild, 1,
/*4295*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4298*/              OPC_MoveParent,
/*4299*/              OPC_MoveParent,
/*4300*/              OPC_MoveParent,
/*4301*/              OPC_CheckType, MVT::v4i32,
/*4303*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4305*/              OPC_EmitConvertToTarget, 3,
/*4307*/              OPC_EmitInteger, MVT::i32, 14, 
/*4310*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4313*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4326*/            /*Scope*/ 44, /*->4371*/
/*4327*/              OPC_CheckChild0Type, MVT::v2i32,
/*4329*/              OPC_MoveChild, 1,
/*4331*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4334*/              OPC_RecordChild0, // #2 = $Vm
/*4335*/              OPC_CheckChild0Type, MVT::v2i32,
/*4337*/              OPC_RecordChild1, // #3 = $lane
/*4338*/              OPC_MoveChild, 1,
/*4340*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4343*/              OPC_MoveParent,
/*4344*/              OPC_MoveParent,
/*4345*/              OPC_MoveParent,
/*4346*/              OPC_CheckType, MVT::v2i64,
/*4348*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4350*/              OPC_EmitConvertToTarget, 3,
/*4352*/              OPC_EmitInteger, MVT::i32, 14, 
/*4355*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4358*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4371*/            0, /*End of Scope*/
/*4372*/          0, // EndSwitchOpcode
/*4373*/        0, /*End of Scope*/
/*4374*/      /*Scope*/ 97, /*->4472*/
/*4375*/        OPC_MoveChild, 0,
/*4377*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4380*/        OPC_Scope, 44, /*->4426*/ // 2 children in Scope
/*4382*/          OPC_RecordChild0, // #0 = $Vn
/*4383*/          OPC_MoveChild, 1,
/*4385*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4388*/          OPC_RecordChild0, // #1 = $Vm
/*4389*/          OPC_CheckChild0Type, MVT::v4i16,
/*4391*/          OPC_RecordChild1, // #2 = $lane
/*4392*/          OPC_MoveChild, 1,
/*4394*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4397*/          OPC_MoveParent,
/*4398*/          OPC_MoveParent,
/*4399*/          OPC_MoveParent,
/*4400*/          OPC_RecordChild1, // #3 = $src1
/*4401*/          OPC_CheckType, MVT::v4i16,
/*4403*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4405*/          OPC_EmitConvertToTarget, 2,
/*4407*/          OPC_EmitInteger, MVT::i32, 14, 
/*4410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4426*/        /*Scope*/ 44, /*->4471*/
/*4427*/          OPC_MoveChild, 0,
/*4429*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4432*/          OPC_RecordChild0, // #0 = $Vm
/*4433*/          OPC_CheckChild0Type, MVT::v4i16,
/*4435*/          OPC_RecordChild1, // #1 = $lane
/*4436*/          OPC_MoveChild, 1,
/*4438*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4441*/          OPC_MoveParent,
/*4442*/          OPC_MoveParent,
/*4443*/          OPC_RecordChild1, // #2 = $Vn
/*4444*/          OPC_MoveParent,
/*4445*/          OPC_RecordChild1, // #3 = $src1
/*4446*/          OPC_CheckType, MVT::v4i16,
/*4448*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4450*/          OPC_EmitConvertToTarget, 1,
/*4452*/          OPC_EmitInteger, MVT::i32, 14, 
/*4455*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4458*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4471*/        0, /*End of Scope*/
/*4472*/      /*Scope*/ 49, /*->4522*/
/*4473*/        OPC_RecordChild0, // #0 = $src1
/*4474*/        OPC_MoveChild, 1,
/*4476*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4479*/        OPC_MoveChild, 0,
/*4481*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4484*/        OPC_RecordChild0, // #1 = $Vm
/*4485*/        OPC_CheckChild0Type, MVT::v2i32,
/*4487*/        OPC_RecordChild1, // #2 = $lane
/*4488*/        OPC_MoveChild, 1,
/*4490*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4493*/        OPC_MoveParent,
/*4494*/        OPC_MoveParent,
/*4495*/        OPC_RecordChild1, // #3 = $Vn
/*4496*/        OPC_MoveParent,
/*4497*/        OPC_CheckType, MVT::v2i32,
/*4499*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4501*/        OPC_EmitConvertToTarget, 2,
/*4503*/        OPC_EmitInteger, MVT::i32, 14, 
/*4506*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4509*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4522*/      /*Scope*/ 97, /*->4620*/
/*4523*/        OPC_MoveChild, 0,
/*4525*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4528*/        OPC_Scope, 44, /*->4574*/ // 2 children in Scope
/*4530*/          OPC_RecordChild0, // #0 = $Vn
/*4531*/          OPC_MoveChild, 1,
/*4533*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4536*/          OPC_RecordChild0, // #1 = $Vm
/*4537*/          OPC_CheckChild0Type, MVT::v2i32,
/*4539*/          OPC_RecordChild1, // #2 = $lane
/*4540*/          OPC_MoveChild, 1,
/*4542*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4545*/          OPC_MoveParent,
/*4546*/          OPC_MoveParent,
/*4547*/          OPC_MoveParent,
/*4548*/          OPC_RecordChild1, // #3 = $src1
/*4549*/          OPC_CheckType, MVT::v2i32,
/*4551*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4553*/          OPC_EmitConvertToTarget, 2,
/*4555*/          OPC_EmitInteger, MVT::i32, 14, 
/*4558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4574*/        /*Scope*/ 44, /*->4619*/
/*4575*/          OPC_MoveChild, 0,
/*4577*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4580*/          OPC_RecordChild0, // #0 = $Vm
/*4581*/          OPC_CheckChild0Type, MVT::v2i32,
/*4583*/          OPC_RecordChild1, // #1 = $lane
/*4584*/          OPC_MoveChild, 1,
/*4586*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4589*/          OPC_MoveParent,
/*4590*/          OPC_MoveParent,
/*4591*/          OPC_RecordChild1, // #2 = $Vn
/*4592*/          OPC_MoveParent,
/*4593*/          OPC_RecordChild1, // #3 = $src1
/*4594*/          OPC_CheckType, MVT::v2i32,
/*4596*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4598*/          OPC_EmitConvertToTarget, 1,
/*4600*/          OPC_EmitInteger, MVT::i32, 14, 
/*4603*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4619*/        0, /*End of Scope*/
/*4620*/      /*Scope*/ 49, /*->4670*/
/*4621*/        OPC_RecordChild0, // #0 = $src1
/*4622*/        OPC_MoveChild, 1,
/*4624*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4627*/        OPC_MoveChild, 0,
/*4629*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4632*/        OPC_RecordChild0, // #1 = $Vm
/*4633*/        OPC_CheckChild0Type, MVT::v4i16,
/*4635*/        OPC_RecordChild1, // #2 = $lane
/*4636*/        OPC_MoveChild, 1,
/*4638*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4641*/        OPC_MoveParent,
/*4642*/        OPC_MoveParent,
/*4643*/        OPC_RecordChild1, // #3 = $Vn
/*4644*/        OPC_MoveParent,
/*4645*/        OPC_CheckType, MVT::v8i16,
/*4647*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4649*/        OPC_EmitConvertToTarget, 2,
/*4651*/        OPC_EmitInteger, MVT::i32, 14, 
/*4654*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4657*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4670*/      /*Scope*/ 97, /*->4768*/
/*4671*/        OPC_MoveChild, 0,
/*4673*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4676*/        OPC_Scope, 44, /*->4722*/ // 2 children in Scope
/*4678*/          OPC_RecordChild0, // #0 = $Vn
/*4679*/          OPC_MoveChild, 1,
/*4681*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4684*/          OPC_RecordChild0, // #1 = $Vm
/*4685*/          OPC_CheckChild0Type, MVT::v4i16,
/*4687*/          OPC_RecordChild1, // #2 = $lane
/*4688*/          OPC_MoveChild, 1,
/*4690*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4693*/          OPC_MoveParent,
/*4694*/          OPC_MoveParent,
/*4695*/          OPC_MoveParent,
/*4696*/          OPC_RecordChild1, // #3 = $src1
/*4697*/          OPC_CheckType, MVT::v8i16,
/*4699*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4701*/          OPC_EmitConvertToTarget, 2,
/*4703*/          OPC_EmitInteger, MVT::i32, 14, 
/*4706*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4709*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4722*/        /*Scope*/ 44, /*->4767*/
/*4723*/          OPC_MoveChild, 0,
/*4725*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4728*/          OPC_RecordChild0, // #0 = $Vm
/*4729*/          OPC_CheckChild0Type, MVT::v4i16,
/*4731*/          OPC_RecordChild1, // #1 = $lane
/*4732*/          OPC_MoveChild, 1,
/*4734*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4737*/          OPC_MoveParent,
/*4738*/          OPC_MoveParent,
/*4739*/          OPC_RecordChild1, // #2 = $Vn
/*4740*/          OPC_MoveParent,
/*4741*/          OPC_RecordChild1, // #3 = $src1
/*4742*/          OPC_CheckType, MVT::v8i16,
/*4744*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4746*/          OPC_EmitConvertToTarget, 1,
/*4748*/          OPC_EmitInteger, MVT::i32, 14, 
/*4751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4754*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4767*/        0, /*End of Scope*/
/*4768*/      /*Scope*/ 49, /*->4818*/
/*4769*/        OPC_RecordChild0, // #0 = $src1
/*4770*/        OPC_MoveChild, 1,
/*4772*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4775*/        OPC_MoveChild, 0,
/*4777*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4780*/        OPC_RecordChild0, // #1 = $Vm
/*4781*/        OPC_CheckChild0Type, MVT::v2i32,
/*4783*/        OPC_RecordChild1, // #2 = $lane
/*4784*/        OPC_MoveChild, 1,
/*4786*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4789*/        OPC_MoveParent,
/*4790*/        OPC_MoveParent,
/*4791*/        OPC_RecordChild1, // #3 = $Vn
/*4792*/        OPC_MoveParent,
/*4793*/        OPC_CheckType, MVT::v4i32,
/*4795*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4797*/        OPC_EmitConvertToTarget, 2,
/*4799*/        OPC_EmitInteger, MVT::i32, 14, 
/*4802*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4805*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4818*/      /*Scope*/ 39|128,2/*295*/, /*->5115*/
/*4820*/        OPC_MoveChild, 0,
/*4822*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->4918
/*4826*/          OPC_Scope, 44, /*->4872*/ // 2 children in Scope
/*4828*/            OPC_RecordChild0, // #0 = $Vn
/*4829*/            OPC_MoveChild, 1,
/*4831*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4834*/            OPC_RecordChild0, // #1 = $Vm
/*4835*/            OPC_CheckChild0Type, MVT::v2i32,
/*4837*/            OPC_RecordChild1, // #2 = $lane
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4843*/            OPC_MoveParent,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_RecordChild1, // #3 = $src1
/*4847*/            OPC_CheckType, MVT::v4i32,
/*4849*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4851*/            OPC_EmitConvertToTarget, 2,
/*4853*/            OPC_EmitInteger, MVT::i32, 14, 
/*4856*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4859*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4872*/          /*Scope*/ 44, /*->4917*/
/*4873*/            OPC_MoveChild, 0,
/*4875*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4878*/            OPC_RecordChild0, // #0 = $Vm
/*4879*/            OPC_CheckChild0Type, MVT::v2i32,
/*4881*/            OPC_RecordChild1, // #1 = $lane
/*4882*/            OPC_MoveChild, 1,
/*4884*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4887*/            OPC_MoveParent,
/*4888*/            OPC_MoveParent,
/*4889*/            OPC_RecordChild1, // #2 = $Vn
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_RecordChild1, // #3 = $src1
/*4892*/            OPC_CheckType, MVT::v4i32,
/*4894*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4896*/            OPC_EmitConvertToTarget, 1,
/*4898*/            OPC_EmitInteger, MVT::i32, 14, 
/*4901*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4904*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4917*/          0, /*End of Scope*/
/*4918*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5016
/*4921*/          OPC_RecordChild0, // #0 = $Vn
/*4922*/          OPC_Scope, 45, /*->4969*/ // 2 children in Scope
/*4924*/            OPC_CheckChild0Type, MVT::v4i16,
/*4926*/            OPC_MoveChild, 1,
/*4928*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4931*/            OPC_RecordChild0, // #1 = $Vm
/*4932*/            OPC_CheckChild0Type, MVT::v4i16,
/*4934*/            OPC_RecordChild1, // #2 = $lane
/*4935*/            OPC_MoveChild, 1,
/*4937*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4940*/            OPC_MoveParent,
/*4941*/            OPC_MoveParent,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_RecordChild1, // #3 = $src1
/*4944*/            OPC_CheckType, MVT::v4i32,
/*4946*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4948*/            OPC_EmitConvertToTarget, 2,
/*4950*/            OPC_EmitInteger, MVT::i32, 14, 
/*4953*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4956*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4969*/          /*Scope*/ 45, /*->5015*/
/*4970*/            OPC_CheckChild0Type, MVT::v2i32,
/*4972*/            OPC_MoveChild, 1,
/*4974*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4977*/            OPC_RecordChild0, // #1 = $Vm
/*4978*/            OPC_CheckChild0Type, MVT::v2i32,
/*4980*/            OPC_RecordChild1, // #2 = $lane
/*4981*/            OPC_MoveChild, 1,
/*4983*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4986*/            OPC_MoveParent,
/*4987*/            OPC_MoveParent,
/*4988*/            OPC_MoveParent,
/*4989*/            OPC_RecordChild1, // #3 = $src1
/*4990*/            OPC_CheckType, MVT::v2i64,
/*4992*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4994*/            OPC_EmitConvertToTarget, 2,
/*4996*/            OPC_EmitInteger, MVT::i32, 14, 
/*4999*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5002*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5015*/          0, /*End of Scope*/
/*5016*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5114
/*5019*/          OPC_RecordChild0, // #0 = $Vn
/*5020*/          OPC_Scope, 45, /*->5067*/ // 2 children in Scope
/*5022*/            OPC_CheckChild0Type, MVT::v4i16,
/*5024*/            OPC_MoveChild, 1,
/*5026*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5029*/            OPC_RecordChild0, // #1 = $Vm
/*5030*/            OPC_CheckChild0Type, MVT::v4i16,
/*5032*/            OPC_RecordChild1, // #2 = $lane
/*5033*/            OPC_MoveChild, 1,
/*5035*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5038*/            OPC_MoveParent,
/*5039*/            OPC_MoveParent,
/*5040*/            OPC_MoveParent,
/*5041*/            OPC_RecordChild1, // #3 = $src1
/*5042*/            OPC_CheckType, MVT::v4i32,
/*5044*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5046*/            OPC_EmitConvertToTarget, 2,
/*5048*/            OPC_EmitInteger, MVT::i32, 14, 
/*5051*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5054*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5067*/          /*Scope*/ 45, /*->5113*/
/*5068*/            OPC_CheckChild0Type, MVT::v2i32,
/*5070*/            OPC_MoveChild, 1,
/*5072*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5075*/            OPC_RecordChild0, // #1 = $Vm
/*5076*/            OPC_CheckChild0Type, MVT::v2i32,
/*5078*/            OPC_RecordChild1, // #2 = $lane
/*5079*/            OPC_MoveChild, 1,
/*5081*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5084*/            OPC_MoveParent,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_MoveParent,
/*5087*/            OPC_RecordChild1, // #3 = $src1
/*5088*/            OPC_CheckType, MVT::v2i64,
/*5090*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5092*/            OPC_EmitConvertToTarget, 2,
/*5094*/            OPC_EmitInteger, MVT::i32, 14, 
/*5097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5100*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5113*/          0, /*End of Scope*/
/*5114*/        0, // EndSwitchOpcode
/*5115*/      /*Scope*/ 53|128,1/*181*/, /*->5298*/
/*5117*/        OPC_RecordChild0, // #0 = $src1
/*5118*/        OPC_MoveChild, 1,
/*5120*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5123*/        OPC_Scope, 113, /*->5238*/ // 2 children in Scope
/*5125*/          OPC_RecordChild0, // #1 = $src2
/*5126*/          OPC_MoveChild, 1,
/*5128*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5131*/          OPC_RecordChild0, // #2 = $src3
/*5132*/          OPC_Scope, 51, /*->5185*/ // 2 children in Scope
/*5134*/            OPC_CheckChild0Type, MVT::v8i16,
/*5136*/            OPC_RecordChild1, // #3 = $lane
/*5137*/            OPC_MoveChild, 1,
/*5139*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5142*/            OPC_MoveParent,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveParent,
/*5145*/            OPC_CheckType, MVT::v8i16,
/*5147*/            OPC_EmitConvertToTarget, 3,
/*5149*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5152*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5161*/            OPC_EmitConvertToTarget, 3,
/*5163*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5166*/            OPC_EmitInteger, MVT::i32, 14, 
/*5169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5172*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5185*/          /*Scope*/ 51, /*->5237*/
/*5186*/            OPC_CheckChild0Type, MVT::v4i32,
/*5188*/            OPC_RecordChild1, // #3 = $lane
/*5189*/            OPC_MoveChild, 1,
/*5191*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5194*/            OPC_MoveParent,
/*5195*/            OPC_MoveParent,
/*5196*/            OPC_MoveParent,
/*5197*/            OPC_CheckType, MVT::v4i32,
/*5199*/            OPC_EmitConvertToTarget, 3,
/*5201*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5204*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5213*/            OPC_EmitConvertToTarget, 3,
/*5215*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5218*/            OPC_EmitInteger, MVT::i32, 14, 
/*5221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5224*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5237*/          0, /*End of Scope*/
/*5238*/        /*Scope*/ 58, /*->5297*/
/*5239*/          OPC_MoveChild, 0,
/*5241*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5244*/          OPC_RecordChild0, // #1 = $src3
/*5245*/          OPC_CheckChild0Type, MVT::v8i16,
/*5247*/          OPC_RecordChild1, // #2 = $lane
/*5248*/          OPC_MoveChild, 1,
/*5250*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5253*/          OPC_MoveParent,
/*5254*/          OPC_MoveParent,
/*5255*/          OPC_RecordChild1, // #3 = $src2
/*5256*/          OPC_MoveParent,
/*5257*/          OPC_CheckType, MVT::v8i16,
/*5259*/          OPC_EmitConvertToTarget, 2,
/*5261*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5264*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5273*/          OPC_EmitConvertToTarget, 2,
/*5275*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5278*/          OPC_EmitInteger, MVT::i32, 14, 
/*5281*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5284*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5297*/        0, /*End of Scope*/
/*5298*/      /*Scope*/ 127, /*->5426*/
/*5299*/        OPC_MoveChild, 0,
/*5301*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5304*/        OPC_Scope, 59, /*->5365*/ // 2 children in Scope
/*5306*/          OPC_RecordChild0, // #0 = $src2
/*5307*/          OPC_MoveChild, 1,
/*5309*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5312*/          OPC_RecordChild0, // #1 = $src3
/*5313*/          OPC_CheckChild0Type, MVT::v8i16,
/*5315*/          OPC_RecordChild1, // #2 = $lane
/*5316*/          OPC_MoveChild, 1,
/*5318*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5321*/          OPC_MoveParent,
/*5322*/          OPC_MoveParent,
/*5323*/          OPC_MoveParent,
/*5324*/          OPC_RecordChild1, // #3 = $src1
/*5325*/          OPC_CheckType, MVT::v8i16,
/*5327*/          OPC_EmitConvertToTarget, 2,
/*5329*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5332*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5341*/          OPC_EmitConvertToTarget, 2,
/*5343*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5346*/          OPC_EmitInteger, MVT::i32, 14, 
/*5349*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5352*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5365*/        /*Scope*/ 59, /*->5425*/
/*5366*/          OPC_MoveChild, 0,
/*5368*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5371*/          OPC_RecordChild0, // #0 = $src3
/*5372*/          OPC_CheckChild0Type, MVT::v8i16,
/*5374*/          OPC_RecordChild1, // #1 = $lane
/*5375*/          OPC_MoveChild, 1,
/*5377*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5380*/          OPC_MoveParent,
/*5381*/          OPC_MoveParent,
/*5382*/          OPC_RecordChild1, // #2 = $src2
/*5383*/          OPC_MoveParent,
/*5384*/          OPC_RecordChild1, // #3 = $src1
/*5385*/          OPC_CheckType, MVT::v8i16,
/*5387*/          OPC_EmitConvertToTarget, 1,
/*5389*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5392*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5401*/          OPC_EmitConvertToTarget, 1,
/*5403*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5406*/          OPC_EmitInteger, MVT::i32, 14, 
/*5409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5412*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5425*/        0, /*End of Scope*/
/*5426*/      /*Scope*/ 64, /*->5491*/
/*5427*/        OPC_RecordChild0, // #0 = $src1
/*5428*/        OPC_MoveChild, 1,
/*5430*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5433*/        OPC_MoveChild, 0,
/*5435*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5438*/        OPC_RecordChild0, // #1 = $src3
/*5439*/        OPC_CheckChild0Type, MVT::v4i32,
/*5441*/        OPC_RecordChild1, // #2 = $lane
/*5442*/        OPC_MoveChild, 1,
/*5444*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/        OPC_MoveParent,
/*5448*/        OPC_MoveParent,
/*5449*/        OPC_RecordChild1, // #3 = $src2
/*5450*/        OPC_MoveParent,
/*5451*/        OPC_CheckType, MVT::v4i32,
/*5453*/        OPC_EmitConvertToTarget, 2,
/*5455*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5458*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5467*/        OPC_EmitConvertToTarget, 2,
/*5469*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5472*/        OPC_EmitInteger, MVT::i32, 14, 
/*5475*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5478*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5491*/      /*Scope*/ 89|128,2/*345*/, /*->5838*/
/*5493*/        OPC_MoveChild, 0,
/*5495*/        OPC_SwitchOpcode /*3 cases */, 122, TARGET_VAL(ISD::MUL),// ->5621
/*5499*/          OPC_Scope, 59, /*->5560*/ // 2 children in Scope
/*5501*/            OPC_RecordChild0, // #0 = $src2
/*5502*/            OPC_MoveChild, 1,
/*5504*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5507*/            OPC_RecordChild0, // #1 = $src3
/*5508*/            OPC_CheckChild0Type, MVT::v4i32,
/*5510*/            OPC_RecordChild1, // #2 = $lane
/*5511*/            OPC_MoveChild, 1,
/*5513*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5516*/            OPC_MoveParent,
/*5517*/            OPC_MoveParent,
/*5518*/            OPC_MoveParent,
/*5519*/            OPC_RecordChild1, // #3 = $src1
/*5520*/            OPC_CheckType, MVT::v4i32,
/*5522*/            OPC_EmitConvertToTarget, 2,
/*5524*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5527*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5536*/            OPC_EmitConvertToTarget, 2,
/*5538*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5541*/            OPC_EmitInteger, MVT::i32, 14, 
/*5544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5560*/          /*Scope*/ 59, /*->5620*/
/*5561*/            OPC_MoveChild, 0,
/*5563*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/            OPC_RecordChild0, // #0 = $src3
/*5567*/            OPC_CheckChild0Type, MVT::v4i32,
/*5569*/            OPC_RecordChild1, // #1 = $lane
/*5570*/            OPC_MoveChild, 1,
/*5572*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5575*/            OPC_MoveParent,
/*5576*/            OPC_MoveParent,
/*5577*/            OPC_RecordChild1, // #2 = $src2
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_RecordChild1, // #3 = $src1
/*5580*/            OPC_CheckType, MVT::v4i32,
/*5582*/            OPC_EmitConvertToTarget, 1,
/*5584*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 1,
/*5598*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5620*/          0, /*End of Scope*/
/*5621*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->5729
/*5624*/          OPC_RecordChild0, // #0 = $Vn
/*5625*/          OPC_Scope, 33, /*->5660*/ // 3 children in Scope
/*5627*/            OPC_CheckChild0Type, MVT::v8i8,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveChild, 1,
/*5632*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*5635*/            OPC_RecordChild0, // #1 = $Vm
/*5636*/            OPC_CheckChild0Type, MVT::v8i8,
/*5638*/            OPC_MoveParent,
/*5639*/            OPC_CheckType, MVT::v8i16,
/*5641*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5643*/            OPC_EmitInteger, MVT::i32, 14, 
/*5646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5649*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5660*/          /*Scope*/ 33, /*->5694*/
/*5661*/            OPC_CheckChild0Type, MVT::v4i16,
/*5663*/            OPC_MoveParent,
/*5664*/            OPC_MoveChild, 1,
/*5666*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*5669*/            OPC_RecordChild0, // #1 = $Vm
/*5670*/            OPC_CheckChild0Type, MVT::v4i16,
/*5672*/            OPC_MoveParent,
/*5673*/            OPC_CheckType, MVT::v4i32,
/*5675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5677*/            OPC_EmitInteger, MVT::i32, 14, 
/*5680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5694*/          /*Scope*/ 33, /*->5728*/
/*5695*/            OPC_CheckChild0Type, MVT::v2i32,
/*5697*/            OPC_MoveParent,
/*5698*/            OPC_MoveChild, 1,
/*5700*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*5703*/            OPC_RecordChild0, // #1 = $Vm
/*5704*/            OPC_CheckChild0Type, MVT::v2i32,
/*5706*/            OPC_MoveParent,
/*5707*/            OPC_CheckType, MVT::v2i64,
/*5709*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5711*/            OPC_EmitInteger, MVT::i32, 14, 
/*5714*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5717*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5728*/          0, /*End of Scope*/
/*5729*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->5837
/*5732*/          OPC_RecordChild0, // #0 = $Vn
/*5733*/          OPC_Scope, 33, /*->5768*/ // 3 children in Scope
/*5735*/            OPC_CheckChild0Type, MVT::v8i8,
/*5737*/            OPC_MoveParent,
/*5738*/            OPC_MoveChild, 1,
/*5740*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5743*/            OPC_RecordChild0, // #1 = $Vm
/*5744*/            OPC_CheckChild0Type, MVT::v8i8,
/*5746*/            OPC_MoveParent,
/*5747*/            OPC_CheckType, MVT::v8i16,
/*5749*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5751*/            OPC_EmitInteger, MVT::i32, 14, 
/*5754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5768*/          /*Scope*/ 33, /*->5802*/
/*5769*/            OPC_CheckChild0Type, MVT::v4i16,
/*5771*/            OPC_MoveParent,
/*5772*/            OPC_MoveChild, 1,
/*5774*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5777*/            OPC_RecordChild0, // #1 = $Vm
/*5778*/            OPC_CheckChild0Type, MVT::v4i16,
/*5780*/            OPC_MoveParent,
/*5781*/            OPC_CheckType, MVT::v4i32,
/*5783*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5785*/            OPC_EmitInteger, MVT::i32, 14, 
/*5788*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5791*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5802*/          /*Scope*/ 33, /*->5836*/
/*5803*/            OPC_CheckChild0Type, MVT::v2i32,
/*5805*/            OPC_MoveParent,
/*5806*/            OPC_MoveChild, 1,
/*5808*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5811*/            OPC_RecordChild0, // #1 = $Vm
/*5812*/            OPC_CheckChild0Type, MVT::v2i32,
/*5814*/            OPC_MoveParent,
/*5815*/            OPC_CheckType, MVT::v2i64,
/*5817*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5819*/            OPC_EmitInteger, MVT::i32, 14, 
/*5822*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5825*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5836*/          0, /*End of Scope*/
/*5837*/        0, // EndSwitchOpcode
/*5838*/      /*Scope*/ 115|128,7/*1011*/, /*->6851*/
/*5840*/        OPC_RecordChild0, // #0 = $src1
/*5841*/        OPC_MoveChild, 1,
/*5843*/        OPC_SwitchOpcode /*5 cases */, 46|128,1/*174*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->6022
/*5848*/          OPC_MoveChild, 0,
/*5850*/          OPC_SwitchOpcode /*2 cases */, 82, TARGET_VAL(ISD::SABSDIFF),// ->5936
/*5854*/            OPC_RecordChild0, // #1 = $Vn
/*5855*/            OPC_RecordChild1, // #2 = $Vm
/*5856*/            OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->5883
/*5859*/              OPC_MoveParent,
/*5860*/              OPC_MoveParent,
/*5861*/              OPC_CheckType, MVT::v8i16,
/*5863*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5865*/              OPC_EmitInteger, MVT::i32, 14, 
/*5868*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5871*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 9
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5883*/            /*SwitchType*/ 24, MVT::v4i16,// ->5909
/*5885*/              OPC_MoveParent,
/*5886*/              OPC_MoveParent,
/*5887*/              OPC_CheckType, MVT::v4i32,
/*5889*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5891*/              OPC_EmitInteger, MVT::i32, 14, 
/*5894*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5897*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 9
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5909*/            /*SwitchType*/ 24, MVT::v2i32,// ->5935
/*5911*/              OPC_MoveParent,
/*5912*/              OPC_MoveParent,
/*5913*/              OPC_CheckType, MVT::v2i64,
/*5915*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5917*/              OPC_EmitInteger, MVT::i32, 14, 
/*5920*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5923*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 9
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5935*/            0, // EndSwitchType
/*5936*/          /*SwitchOpcode*/ 82, TARGET_VAL(ISD::UABSDIFF),// ->6021
/*5939*/            OPC_RecordChild0, // #1 = $Vn
/*5940*/            OPC_RecordChild1, // #2 = $Vm
/*5941*/            OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->5968
/*5944*/              OPC_MoveParent,
/*5945*/              OPC_MoveParent,
/*5946*/              OPC_CheckType, MVT::v8i16,
/*5948*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5950*/              OPC_EmitInteger, MVT::i32, 14, 
/*5953*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5956*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 9
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5968*/            /*SwitchType*/ 24, MVT::v4i16,// ->5994
/*5970*/              OPC_MoveParent,
/*5971*/              OPC_MoveParent,
/*5972*/              OPC_CheckType, MVT::v4i32,
/*5974*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5976*/              OPC_EmitInteger, MVT::i32, 14, 
/*5979*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5982*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 9
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5994*/            /*SwitchType*/ 24, MVT::v2i32,// ->6020
/*5996*/              OPC_MoveParent,
/*5997*/              OPC_MoveParent,
/*5998*/              OPC_CheckType, MVT::v2i64,
/*6000*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6002*/              OPC_EmitInteger, MVT::i32, 14, 
/*6005*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6008*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 9
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6020*/            0, // EndSwitchType
/*6021*/          0, // EndSwitchOpcode
/*6022*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->6229
/*6026*/          OPC_RecordChild0, // #1 = $Vm
/*6027*/          OPC_RecordChild1, // #2 = $SIMM
/*6028*/          OPC_MoveChild, 1,
/*6030*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6033*/          OPC_MoveParent,
/*6034*/          OPC_MoveParent,
/*6035*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6060
/*6038*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6040*/            OPC_EmitConvertToTarget, 2,
/*6042*/            OPC_EmitInteger, MVT::i32, 14, 
/*6045*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6048*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6060*/          /*SwitchType*/ 22, MVT::v4i16,// ->6084
/*6062*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6064*/            OPC_EmitConvertToTarget, 2,
/*6066*/            OPC_EmitInteger, MVT::i32, 14, 
/*6069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6084*/          /*SwitchType*/ 22, MVT::v2i32,// ->6108
/*6086*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6088*/            OPC_EmitConvertToTarget, 2,
/*6090*/            OPC_EmitInteger, MVT::i32, 14, 
/*6093*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6096*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6108*/          /*SwitchType*/ 22, MVT::v1i64,// ->6132
/*6110*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6112*/            OPC_EmitConvertToTarget, 2,
/*6114*/            OPC_EmitInteger, MVT::i32, 14, 
/*6117*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6120*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6132*/          /*SwitchType*/ 22, MVT::v16i8,// ->6156
/*6134*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6136*/            OPC_EmitConvertToTarget, 2,
/*6138*/            OPC_EmitInteger, MVT::i32, 14, 
/*6141*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6144*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6156*/          /*SwitchType*/ 22, MVT::v8i16,// ->6180
/*6158*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6160*/            OPC_EmitConvertToTarget, 2,
/*6162*/            OPC_EmitInteger, MVT::i32, 14, 
/*6165*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6168*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6180*/          /*SwitchType*/ 22, MVT::v4i32,// ->6204
/*6182*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6184*/            OPC_EmitConvertToTarget, 2,
/*6186*/            OPC_EmitInteger, MVT::i32, 14, 
/*6189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6204*/          /*SwitchType*/ 22, MVT::v2i64,// ->6228
/*6206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6208*/            OPC_EmitConvertToTarget, 2,
/*6210*/            OPC_EmitInteger, MVT::i32, 14, 
/*6213*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6216*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6228*/          0, // EndSwitchType
/*6229*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->6436
/*6233*/          OPC_RecordChild0, // #1 = $Vm
/*6234*/          OPC_RecordChild1, // #2 = $SIMM
/*6235*/          OPC_MoveChild, 1,
/*6237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6240*/          OPC_MoveParent,
/*6241*/          OPC_MoveParent,
/*6242*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6267
/*6245*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6247*/            OPC_EmitConvertToTarget, 2,
/*6249*/            OPC_EmitInteger, MVT::i32, 14, 
/*6252*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6255*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6267*/          /*SwitchType*/ 22, MVT::v4i16,// ->6291
/*6269*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6271*/            OPC_EmitConvertToTarget, 2,
/*6273*/            OPC_EmitInteger, MVT::i32, 14, 
/*6276*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6291*/          /*SwitchType*/ 22, MVT::v2i32,// ->6315
/*6293*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6295*/            OPC_EmitConvertToTarget, 2,
/*6297*/            OPC_EmitInteger, MVT::i32, 14, 
/*6300*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6303*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6315*/          /*SwitchType*/ 22, MVT::v1i64,// ->6339
/*6317*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6319*/            OPC_EmitConvertToTarget, 2,
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6339*/          /*SwitchType*/ 22, MVT::v16i8,// ->6363
/*6341*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6343*/            OPC_EmitConvertToTarget, 2,
/*6345*/            OPC_EmitInteger, MVT::i32, 14, 
/*6348*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6351*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6363*/          /*SwitchType*/ 22, MVT::v8i16,// ->6387
/*6365*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6367*/            OPC_EmitConvertToTarget, 2,
/*6369*/            OPC_EmitInteger, MVT::i32, 14, 
/*6372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6387*/          /*SwitchType*/ 22, MVT::v4i32,// ->6411
/*6389*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6391*/            OPC_EmitConvertToTarget, 2,
/*6393*/            OPC_EmitInteger, MVT::i32, 14, 
/*6396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6411*/          /*SwitchType*/ 22, MVT::v2i64,// ->6435
/*6413*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6415*/            OPC_EmitConvertToTarget, 2,
/*6417*/            OPC_EmitInteger, MVT::i32, 14, 
/*6420*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6423*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6435*/          0, // EndSwitchType
/*6436*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->6643
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_RecordChild1, // #2 = $SIMM
/*6442*/          OPC_MoveChild, 1,
/*6444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6447*/          OPC_MoveParent,
/*6448*/          OPC_MoveParent,
/*6449*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6474
/*6452*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6454*/            OPC_EmitConvertToTarget, 2,
/*6456*/            OPC_EmitInteger, MVT::i32, 14, 
/*6459*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6462*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6474*/          /*SwitchType*/ 22, MVT::v4i16,// ->6498
/*6476*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6478*/            OPC_EmitConvertToTarget, 2,
/*6480*/            OPC_EmitInteger, MVT::i32, 14, 
/*6483*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6486*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6498*/          /*SwitchType*/ 22, MVT::v2i32,// ->6522
/*6500*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6502*/            OPC_EmitConvertToTarget, 2,
/*6504*/            OPC_EmitInteger, MVT::i32, 14, 
/*6507*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6510*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6522*/          /*SwitchType*/ 22, MVT::v1i64,// ->6546
/*6524*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6526*/            OPC_EmitConvertToTarget, 2,
/*6528*/            OPC_EmitInteger, MVT::i32, 14, 
/*6531*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6534*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6546*/          /*SwitchType*/ 22, MVT::v16i8,// ->6570
/*6548*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6550*/            OPC_EmitConvertToTarget, 2,
/*6552*/            OPC_EmitInteger, MVT::i32, 14, 
/*6555*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6558*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6570*/          /*SwitchType*/ 22, MVT::v8i16,// ->6594
/*6572*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6574*/            OPC_EmitConvertToTarget, 2,
/*6576*/            OPC_EmitInteger, MVT::i32, 14, 
/*6579*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6582*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6594*/          /*SwitchType*/ 22, MVT::v4i32,// ->6618
/*6596*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6598*/            OPC_EmitConvertToTarget, 2,
/*6600*/            OPC_EmitInteger, MVT::i32, 14, 
/*6603*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6606*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6618*/          /*SwitchType*/ 22, MVT::v2i64,// ->6642
/*6620*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6622*/            OPC_EmitConvertToTarget, 2,
/*6624*/            OPC_EmitInteger, MVT::i32, 14, 
/*6627*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6630*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6642*/          0, // EndSwitchType
/*6643*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->6850
/*6647*/          OPC_RecordChild0, // #1 = $Vm
/*6648*/          OPC_RecordChild1, // #2 = $SIMM
/*6649*/          OPC_MoveChild, 1,
/*6651*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6654*/          OPC_MoveParent,
/*6655*/          OPC_MoveParent,
/*6656*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6681
/*6659*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6661*/            OPC_EmitConvertToTarget, 2,
/*6663*/            OPC_EmitInteger, MVT::i32, 14, 
/*6666*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6669*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6681*/          /*SwitchType*/ 22, MVT::v4i16,// ->6705
/*6683*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6685*/            OPC_EmitConvertToTarget, 2,
/*6687*/            OPC_EmitInteger, MVT::i32, 14, 
/*6690*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6693*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6705*/          /*SwitchType*/ 22, MVT::v2i32,// ->6729
/*6707*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6709*/            OPC_EmitConvertToTarget, 2,
/*6711*/            OPC_EmitInteger, MVT::i32, 14, 
/*6714*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6717*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6729*/          /*SwitchType*/ 22, MVT::v1i64,// ->6753
/*6731*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6733*/            OPC_EmitConvertToTarget, 2,
/*6735*/            OPC_EmitInteger, MVT::i32, 14, 
/*6738*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6753*/          /*SwitchType*/ 22, MVT::v16i8,// ->6777
/*6755*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6757*/            OPC_EmitConvertToTarget, 2,
/*6759*/            OPC_EmitInteger, MVT::i32, 14, 
/*6762*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6765*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6777*/          /*SwitchType*/ 22, MVT::v8i16,// ->6801
/*6779*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6781*/            OPC_EmitConvertToTarget, 2,
/*6783*/            OPC_EmitInteger, MVT::i32, 14, 
/*6786*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6789*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6801*/          /*SwitchType*/ 22, MVT::v4i32,// ->6825
/*6803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6805*/            OPC_EmitConvertToTarget, 2,
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6825*/          /*SwitchType*/ 22, MVT::v2i64,// ->6849
/*6827*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6829*/            OPC_EmitConvertToTarget, 2,
/*6831*/            OPC_EmitInteger, MVT::i32, 14, 
/*6834*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6837*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6849*/          0, // EndSwitchType
/*6850*/        0, // EndSwitchOpcode
/*6851*/      /*Scope*/ 124|128,7/*1020*/, /*->7873*/
/*6853*/        OPC_MoveChild, 0,
/*6855*/        OPC_SwitchOpcode /*5 cases */, 52|128,1/*180*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->7040
/*6860*/          OPC_MoveChild, 0,
/*6862*/          OPC_SwitchOpcode /*2 cases */, 85, TARGET_VAL(ISD::SABSDIFF),// ->6951
/*6866*/            OPC_RecordChild0, // #0 = $Vn
/*6867*/            OPC_RecordChild1, // #1 = $Vm
/*6868*/            OPC_SwitchType /*3 cases */, 25, MVT::v8i8,// ->6896
/*6871*/              OPC_MoveParent,
/*6872*/              OPC_MoveParent,
/*6873*/              OPC_RecordChild1, // #2 = $src1
/*6874*/              OPC_CheckType, MVT::v8i16,
/*6876*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6878*/              OPC_EmitInteger, MVT::i32, 14, 
/*6881*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6884*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (zext:v8i16 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 9
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6896*/            /*SwitchType*/ 25, MVT::v4i16,// ->6923
/*6898*/              OPC_MoveParent,
/*6899*/              OPC_MoveParent,
/*6900*/              OPC_RecordChild1, // #2 = $src1
/*6901*/              OPC_CheckType, MVT::v4i32,
/*6903*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/              OPC_EmitInteger, MVT::i32, 14, 
/*6908*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (zext:v4i32 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 9
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6923*/            /*SwitchType*/ 25, MVT::v2i32,// ->6950
/*6925*/              OPC_MoveParent,
/*6926*/              OPC_MoveParent,
/*6927*/              OPC_RecordChild1, // #2 = $src1
/*6928*/              OPC_CheckType, MVT::v2i64,
/*6930*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6932*/              OPC_EmitInteger, MVT::i32, 14, 
/*6935*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6938*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i64 (zext:v2i64 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 9
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6950*/            0, // EndSwitchType
/*6951*/          /*SwitchOpcode*/ 85, TARGET_VAL(ISD::UABSDIFF),// ->7039
/*6954*/            OPC_RecordChild0, // #0 = $Vn
/*6955*/            OPC_RecordChild1, // #1 = $Vm
/*6956*/            OPC_SwitchType /*3 cases */, 25, MVT::v8i8,// ->6984
/*6959*/              OPC_MoveParent,
/*6960*/              OPC_MoveParent,
/*6961*/              OPC_RecordChild1, // #2 = $src1
/*6962*/              OPC_CheckType, MVT::v8i16,
/*6964*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6966*/              OPC_EmitInteger, MVT::i32, 14, 
/*6969*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (zext:v8i16 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 9
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6984*/            /*SwitchType*/ 25, MVT::v4i16,// ->7011
/*6986*/              OPC_MoveParent,
/*6987*/              OPC_MoveParent,
/*6988*/              OPC_RecordChild1, // #2 = $src1
/*6989*/              OPC_CheckType, MVT::v4i32,
/*6991*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6993*/              OPC_EmitInteger, MVT::i32, 14, 
/*6996*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6999*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (zext:v4i32 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 9
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7011*/            /*SwitchType*/ 25, MVT::v2i32,// ->7038
/*7013*/              OPC_MoveParent,
/*7014*/              OPC_MoveParent,
/*7015*/              OPC_RecordChild1, // #2 = $src1
/*7016*/              OPC_CheckType, MVT::v2i64,
/*7018*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7020*/              OPC_EmitInteger, MVT::i32, 14, 
/*7023*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7026*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i64 (zext:v2i64 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 9
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7038*/            0, // EndSwitchType
/*7039*/          0, // EndSwitchOpcode
/*7040*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->7248
/*7044*/          OPC_RecordChild0, // #0 = $Vm
/*7045*/          OPC_RecordChild1, // #1 = $SIMM
/*7046*/          OPC_MoveChild, 1,
/*7048*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7051*/          OPC_MoveParent,
/*7052*/          OPC_MoveParent,
/*7053*/          OPC_RecordChild1, // #2 = $src1
/*7054*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7079
/*7057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7059*/            OPC_EmitConvertToTarget, 1,
/*7061*/            OPC_EmitInteger, MVT::i32, 14, 
/*7064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7079*/          /*SwitchType*/ 22, MVT::v4i16,// ->7103
/*7081*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7083*/            OPC_EmitConvertToTarget, 1,
/*7085*/            OPC_EmitInteger, MVT::i32, 14, 
/*7088*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7091*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7103*/          /*SwitchType*/ 22, MVT::v2i32,// ->7127
/*7105*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7107*/            OPC_EmitConvertToTarget, 1,
/*7109*/            OPC_EmitInteger, MVT::i32, 14, 
/*7112*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7115*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7127*/          /*SwitchType*/ 22, MVT::v1i64,// ->7151
/*7129*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7131*/            OPC_EmitConvertToTarget, 1,
/*7133*/            OPC_EmitInteger, MVT::i32, 14, 
/*7136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7139*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7151*/          /*SwitchType*/ 22, MVT::v16i8,// ->7175
/*7153*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7155*/            OPC_EmitConvertToTarget, 1,
/*7157*/            OPC_EmitInteger, MVT::i32, 14, 
/*7160*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7163*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7175*/          /*SwitchType*/ 22, MVT::v8i16,// ->7199
/*7177*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7179*/            OPC_EmitConvertToTarget, 1,
/*7181*/            OPC_EmitInteger, MVT::i32, 14, 
/*7184*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7187*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7199*/          /*SwitchType*/ 22, MVT::v4i32,// ->7223
/*7201*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7203*/            OPC_EmitConvertToTarget, 1,
/*7205*/            OPC_EmitInteger, MVT::i32, 14, 
/*7208*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7211*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7223*/          /*SwitchType*/ 22, MVT::v2i64,// ->7247
/*7225*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7227*/            OPC_EmitConvertToTarget, 1,
/*7229*/            OPC_EmitInteger, MVT::i32, 14, 
/*7232*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7235*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7247*/          0, // EndSwitchType
/*7248*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->7456
/*7252*/          OPC_RecordChild0, // #0 = $Vm
/*7253*/          OPC_RecordChild1, // #1 = $SIMM
/*7254*/          OPC_MoveChild, 1,
/*7256*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7259*/          OPC_MoveParent,
/*7260*/          OPC_MoveParent,
/*7261*/          OPC_RecordChild1, // #2 = $src1
/*7262*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7287
/*7265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7267*/            OPC_EmitConvertToTarget, 1,
/*7269*/            OPC_EmitInteger, MVT::i32, 14, 
/*7272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7287*/          /*SwitchType*/ 22, MVT::v4i16,// ->7311
/*7289*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7291*/            OPC_EmitConvertToTarget, 1,
/*7293*/            OPC_EmitInteger, MVT::i32, 14, 
/*7296*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7299*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7311*/          /*SwitchType*/ 22, MVT::v2i32,// ->7335
/*7313*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7315*/            OPC_EmitConvertToTarget, 1,
/*7317*/            OPC_EmitInteger, MVT::i32, 14, 
/*7320*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7323*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7335*/          /*SwitchType*/ 22, MVT::v1i64,// ->7359
/*7337*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7339*/            OPC_EmitConvertToTarget, 1,
/*7341*/            OPC_EmitInteger, MVT::i32, 14, 
/*7344*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7347*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7359*/          /*SwitchType*/ 22, MVT::v16i8,// ->7383
/*7361*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7363*/            OPC_EmitConvertToTarget, 1,
/*7365*/            OPC_EmitInteger, MVT::i32, 14, 
/*7368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7371*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7383*/          /*SwitchType*/ 22, MVT::v8i16,// ->7407
/*7385*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7387*/            OPC_EmitConvertToTarget, 1,
/*7389*/            OPC_EmitInteger, MVT::i32, 14, 
/*7392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7407*/          /*SwitchType*/ 22, MVT::v4i32,// ->7431
/*7409*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7411*/            OPC_EmitConvertToTarget, 1,
/*7413*/            OPC_EmitInteger, MVT::i32, 14, 
/*7416*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7419*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7431*/          /*SwitchType*/ 22, MVT::v2i64,// ->7455
/*7433*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7435*/            OPC_EmitConvertToTarget, 1,
/*7437*/            OPC_EmitInteger, MVT::i32, 14, 
/*7440*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7443*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7455*/          0, // EndSwitchType
/*7456*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->7664
/*7460*/          OPC_RecordChild0, // #0 = $Vm
/*7461*/          OPC_RecordChild1, // #1 = $SIMM
/*7462*/          OPC_MoveChild, 1,
/*7464*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_MoveParent,
/*7469*/          OPC_RecordChild1, // #2 = $src1
/*7470*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7495
/*7473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7475*/            OPC_EmitConvertToTarget, 1,
/*7477*/            OPC_EmitInteger, MVT::i32, 14, 
/*7480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7495*/          /*SwitchType*/ 22, MVT::v4i16,// ->7519
/*7497*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7499*/            OPC_EmitConvertToTarget, 1,
/*7501*/            OPC_EmitInteger, MVT::i32, 14, 
/*7504*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7507*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7519*/          /*SwitchType*/ 22, MVT::v2i32,// ->7543
/*7521*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7523*/            OPC_EmitConvertToTarget, 1,
/*7525*/            OPC_EmitInteger, MVT::i32, 14, 
/*7528*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7531*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7543*/          /*SwitchType*/ 22, MVT::v1i64,// ->7567
/*7545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7547*/            OPC_EmitConvertToTarget, 1,
/*7549*/            OPC_EmitInteger, MVT::i32, 14, 
/*7552*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7555*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7567*/          /*SwitchType*/ 22, MVT::v16i8,// ->7591
/*7569*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7571*/            OPC_EmitConvertToTarget, 1,
/*7573*/            OPC_EmitInteger, MVT::i32, 14, 
/*7576*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7579*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7591*/          /*SwitchType*/ 22, MVT::v8i16,// ->7615
/*7593*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7595*/            OPC_EmitConvertToTarget, 1,
/*7597*/            OPC_EmitInteger, MVT::i32, 14, 
/*7600*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7603*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7615*/          /*SwitchType*/ 22, MVT::v4i32,// ->7639
/*7617*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7619*/            OPC_EmitConvertToTarget, 1,
/*7621*/            OPC_EmitInteger, MVT::i32, 14, 
/*7624*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7627*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7639*/          /*SwitchType*/ 22, MVT::v2i64,// ->7663
/*7641*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7643*/            OPC_EmitConvertToTarget, 1,
/*7645*/            OPC_EmitInteger, MVT::i32, 14, 
/*7648*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7651*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7663*/          0, // EndSwitchType
/*7664*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->7872
/*7668*/          OPC_RecordChild0, // #0 = $Vm
/*7669*/          OPC_RecordChild1, // #1 = $SIMM
/*7670*/          OPC_MoveChild, 1,
/*7672*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7675*/          OPC_MoveParent,
/*7676*/          OPC_MoveParent,
/*7677*/          OPC_RecordChild1, // #2 = $src1
/*7678*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7703
/*7681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7683*/            OPC_EmitConvertToTarget, 1,
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7703*/          /*SwitchType*/ 22, MVT::v4i16,// ->7727
/*7705*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7707*/            OPC_EmitConvertToTarget, 1,
/*7709*/            OPC_EmitInteger, MVT::i32, 14, 
/*7712*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7715*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7727*/          /*SwitchType*/ 22, MVT::v2i32,// ->7751
/*7729*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7731*/            OPC_EmitConvertToTarget, 1,
/*7733*/            OPC_EmitInteger, MVT::i32, 14, 
/*7736*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7739*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7751*/          /*SwitchType*/ 22, MVT::v1i64,// ->7775
/*7753*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7755*/            OPC_EmitConvertToTarget, 1,
/*7757*/            OPC_EmitInteger, MVT::i32, 14, 
/*7760*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7763*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7775*/          /*SwitchType*/ 22, MVT::v16i8,// ->7799
/*7777*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7779*/            OPC_EmitConvertToTarget, 1,
/*7781*/            OPC_EmitInteger, MVT::i32, 14, 
/*7784*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7787*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7799*/          /*SwitchType*/ 22, MVT::v8i16,// ->7823
/*7801*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7803*/            OPC_EmitConvertToTarget, 1,
/*7805*/            OPC_EmitInteger, MVT::i32, 14, 
/*7808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7823*/          /*SwitchType*/ 22, MVT::v4i32,// ->7847
/*7825*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7827*/            OPC_EmitConvertToTarget, 1,
/*7829*/            OPC_EmitInteger, MVT::i32, 14, 
/*7832*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7835*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7847*/          /*SwitchType*/ 22, MVT::v2i64,// ->7871
/*7849*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7851*/            OPC_EmitConvertToTarget, 1,
/*7853*/            OPC_EmitInteger, MVT::i32, 14, 
/*7856*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7859*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7871*/          0, // EndSwitchType
/*7872*/        0, // EndSwitchOpcode
/*7873*/      /*Scope*/ 124|128,5/*764*/, /*->8639*/
/*7875*/        OPC_RecordChild0, // #0 = $Vn
/*7876*/        OPC_MoveChild, 1,
/*7878*/        OPC_SwitchOpcode /*7 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->7960
/*7882*/          OPC_RecordChild0, // #1 = $Vm
/*7883*/          OPC_Scope, 24, /*->7909*/ // 3 children in Scope
/*7885*/            OPC_CheckChild0Type, MVT::v8i8,
/*7887*/            OPC_MoveParent,
/*7888*/            OPC_CheckType, MVT::v8i16,
/*7890*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7892*/            OPC_EmitInteger, MVT::i32, 14, 
/*7895*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7898*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*7909*/          /*Scope*/ 24, /*->7934*/
/*7910*/            OPC_CheckChild0Type, MVT::v4i16,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_CheckType, MVT::v4i32,
/*7915*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*7934*/          /*Scope*/ 24, /*->7959*/
/*7935*/            OPC_CheckChild0Type, MVT::v2i32,
/*7937*/            OPC_MoveParent,
/*7938*/            OPC_CheckType, MVT::v2i64,
/*7940*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7942*/            OPC_EmitInteger, MVT::i32, 14, 
/*7945*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7948*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*7959*/          0, /*End of Scope*/
/*7960*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8041
/*7963*/          OPC_RecordChild0, // #1 = $Vm
/*7964*/          OPC_Scope, 24, /*->7990*/ // 3 children in Scope
/*7966*/            OPC_CheckChild0Type, MVT::v8i8,
/*7968*/            OPC_MoveParent,
/*7969*/            OPC_CheckType, MVT::v8i16,
/*7971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7973*/            OPC_EmitInteger, MVT::i32, 14, 
/*7976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*7990*/          /*Scope*/ 24, /*->8015*/
/*7991*/            OPC_CheckChild0Type, MVT::v4i16,
/*7993*/            OPC_MoveParent,
/*7994*/            OPC_CheckType, MVT::v4i32,
/*7996*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7998*/            OPC_EmitInteger, MVT::i32, 14, 
/*8001*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8004*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8015*/          /*Scope*/ 24, /*->8040*/
/*8016*/            OPC_CheckChild0Type, MVT::v2i32,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_CheckType, MVT::v2i64,
/*8021*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8023*/            OPC_EmitInteger, MVT::i32, 14, 
/*8026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8040*/          0, /*End of Scope*/
/*8041*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->8182
/*8045*/          OPC_RecordChild0, // #1 = $Vn
/*8046*/          OPC_RecordChild1, // #2 = $Vm
/*8047*/          OPC_MoveParent,
/*8048*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8071
/*8051*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8053*/            OPC_EmitInteger, MVT::i32, 14, 
/*8056*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8059*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8071*/          /*SwitchType*/ 20, MVT::v4i16,// ->8093
/*8073*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8075*/            OPC_EmitInteger, MVT::i32, 14, 
/*8078*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8081*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8093*/          /*SwitchType*/ 20, MVT::v2i32,// ->8115
/*8095*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8097*/            OPC_EmitInteger, MVT::i32, 14, 
/*8100*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8103*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8115*/          /*SwitchType*/ 20, MVT::v16i8,// ->8137
/*8117*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8119*/            OPC_EmitInteger, MVT::i32, 14, 
/*8122*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8125*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8137*/          /*SwitchType*/ 20, MVT::v8i16,// ->8159
/*8139*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8141*/            OPC_EmitInteger, MVT::i32, 14, 
/*8144*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8147*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8159*/          /*SwitchType*/ 20, MVT::v4i32,// ->8181
/*8161*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8163*/            OPC_EmitInteger, MVT::i32, 14, 
/*8166*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8169*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8181*/          0, // EndSwitchType
/*8182*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->8269
/*8185*/          OPC_RecordChild0, // #1 = $Vn
/*8186*/          OPC_Scope, 26, /*->8214*/ // 3 children in Scope
/*8188*/            OPC_CheckChild0Type, MVT::v8i8,
/*8190*/            OPC_RecordChild1, // #2 = $Vm
/*8191*/            OPC_MoveParent,
/*8192*/            OPC_CheckType, MVT::v8i16,
/*8194*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8196*/            OPC_EmitInteger, MVT::i32, 14, 
/*8199*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8202*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8214*/          /*Scope*/ 26, /*->8241*/
/*8215*/            OPC_CheckChild0Type, MVT::v4i16,
/*8217*/            OPC_RecordChild1, // #2 = $Vm
/*8218*/            OPC_MoveParent,
/*8219*/            OPC_CheckType, MVT::v4i32,
/*8221*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8223*/            OPC_EmitInteger, MVT::i32, 14, 
/*8226*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8229*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8241*/          /*Scope*/ 26, /*->8268*/
/*8242*/            OPC_CheckChild0Type, MVT::v2i32,
/*8244*/            OPC_RecordChild1, // #2 = $Vm
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_CheckType, MVT::v2i64,
/*8248*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8250*/            OPC_EmitInteger, MVT::i32, 14, 
/*8253*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8256*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8268*/          0, /*End of Scope*/
/*8269*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->8356
/*8272*/          OPC_RecordChild0, // #1 = $Vn
/*8273*/          OPC_Scope, 26, /*->8301*/ // 3 children in Scope
/*8275*/            OPC_CheckChild0Type, MVT::v8i8,
/*8277*/            OPC_RecordChild1, // #2 = $Vm
/*8278*/            OPC_MoveParent,
/*8279*/            OPC_CheckType, MVT::v8i16,
/*8281*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8283*/            OPC_EmitInteger, MVT::i32, 14, 
/*8286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8289*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8301*/          /*Scope*/ 26, /*->8328*/
/*8302*/            OPC_CheckChild0Type, MVT::v4i16,
/*8304*/            OPC_RecordChild1, // #2 = $Vm
/*8305*/            OPC_MoveParent,
/*8306*/            OPC_CheckType, MVT::v4i32,
/*8308*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8310*/            OPC_EmitInteger, MVT::i32, 14, 
/*8313*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8316*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8328*/          /*Scope*/ 26, /*->8355*/
/*8329*/            OPC_CheckChild0Type, MVT::v2i32,
/*8331*/            OPC_RecordChild1, // #2 = $Vm
/*8332*/            OPC_MoveParent,
/*8333*/            OPC_CheckType, MVT::v2i64,
/*8335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8337*/            OPC_EmitInteger, MVT::i32, 14, 
/*8340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8355*/          0, /*End of Scope*/
/*8356*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::SABSDIFF),// ->8497
/*8360*/          OPC_RecordChild0, // #1 = $Vn
/*8361*/          OPC_RecordChild1, // #2 = $Vm
/*8362*/          OPC_MoveParent,
/*8363*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8386
/*8366*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8368*/            OPC_EmitInteger, MVT::i32, 14, 
/*8371*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8374*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8386*/          /*SwitchType*/ 20, MVT::v4i16,// ->8408
/*8388*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8390*/            OPC_EmitInteger, MVT::i32, 14, 
/*8393*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8396*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8408*/          /*SwitchType*/ 20, MVT::v2i32,// ->8430
/*8410*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8412*/            OPC_EmitInteger, MVT::i32, 14, 
/*8415*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8418*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8430*/          /*SwitchType*/ 20, MVT::v16i8,// ->8452
/*8432*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8434*/            OPC_EmitInteger, MVT::i32, 14, 
/*8437*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8440*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (sabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8452*/          /*SwitchType*/ 20, MVT::v8i16,// ->8474
/*8454*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8456*/            OPC_EmitInteger, MVT::i32, 14, 
/*8459*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8462*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (sabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8474*/          /*SwitchType*/ 20, MVT::v4i32,// ->8496
/*8476*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8478*/            OPC_EmitInteger, MVT::i32, 14, 
/*8481*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8484*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (sabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8496*/          0, // EndSwitchType
/*8497*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::UABSDIFF),// ->8638
/*8501*/          OPC_RecordChild0, // #1 = $Vn
/*8502*/          OPC_RecordChild1, // #2 = $Vm
/*8503*/          OPC_MoveParent,
/*8504*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8527
/*8507*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8509*/            OPC_EmitInteger, MVT::i32, 14, 
/*8512*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8515*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8527*/          /*SwitchType*/ 20, MVT::v4i16,// ->8549
/*8529*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8531*/            OPC_EmitInteger, MVT::i32, 14, 
/*8534*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8537*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8549*/          /*SwitchType*/ 20, MVT::v2i32,// ->8571
/*8551*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8553*/            OPC_EmitInteger, MVT::i32, 14, 
/*8556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8571*/          /*SwitchType*/ 20, MVT::v16i8,// ->8593
/*8573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8575*/            OPC_EmitInteger, MVT::i32, 14, 
/*8578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (uabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8593*/          /*SwitchType*/ 20, MVT::v8i16,// ->8615
/*8595*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8597*/            OPC_EmitInteger, MVT::i32, 14, 
/*8600*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8603*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (uabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8615*/          /*SwitchType*/ 20, MVT::v4i32,// ->8637
/*8617*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8619*/            OPC_EmitInteger, MVT::i32, 14, 
/*8622*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8625*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (uabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8637*/          0, // EndSwitchType
/*8638*/        0, // EndSwitchOpcode
/*8639*/      /*Scope*/ 10|128,6/*778*/, /*->9419*/
/*8641*/        OPC_MoveChild, 0,
/*8643*/        OPC_SwitchOpcode /*7 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->8728
/*8647*/          OPC_RecordChild0, // #0 = $Vm
/*8648*/          OPC_Scope, 25, /*->8675*/ // 3 children in Scope
/*8650*/            OPC_CheckChild0Type, MVT::v8i8,
/*8652*/            OPC_MoveParent,
/*8653*/            OPC_RecordChild1, // #1 = $Vn
/*8654*/            OPC_CheckType, MVT::v8i16,
/*8656*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8658*/            OPC_EmitInteger, MVT::i32, 14, 
/*8661*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8664*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8675*/          /*Scope*/ 25, /*->8701*/
/*8676*/            OPC_CheckChild0Type, MVT::v4i16,
/*8678*/            OPC_MoveParent,
/*8679*/            OPC_RecordChild1, // #1 = $Vn
/*8680*/            OPC_CheckType, MVT::v4i32,
/*8682*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8684*/            OPC_EmitInteger, MVT::i32, 14, 
/*8687*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8690*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8701*/          /*Scope*/ 25, /*->8727*/
/*8702*/            OPC_CheckChild0Type, MVT::v2i32,
/*8704*/            OPC_MoveParent,
/*8705*/            OPC_RecordChild1, // #1 = $Vn
/*8706*/            OPC_CheckType, MVT::v2i64,
/*8708*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8710*/            OPC_EmitInteger, MVT::i32, 14, 
/*8713*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8727*/          0, /*End of Scope*/
/*8728*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->8812
/*8731*/          OPC_RecordChild0, // #0 = $Vm
/*8732*/          OPC_Scope, 25, /*->8759*/ // 3 children in Scope
/*8734*/            OPC_CheckChild0Type, MVT::v8i8,
/*8736*/            OPC_MoveParent,
/*8737*/            OPC_RecordChild1, // #1 = $Vn
/*8738*/            OPC_CheckType, MVT::v8i16,
/*8740*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8742*/            OPC_EmitInteger, MVT::i32, 14, 
/*8745*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8748*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8759*/          /*Scope*/ 25, /*->8785*/
/*8760*/            OPC_CheckChild0Type, MVT::v4i16,
/*8762*/            OPC_MoveParent,
/*8763*/            OPC_RecordChild1, // #1 = $Vn
/*8764*/            OPC_CheckType, MVT::v4i32,
/*8766*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8768*/            OPC_EmitInteger, MVT::i32, 14, 
/*8771*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8774*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8785*/          /*Scope*/ 25, /*->8811*/
/*8786*/            OPC_CheckChild0Type, MVT::v2i32,
/*8788*/            OPC_MoveParent,
/*8789*/            OPC_RecordChild1, // #1 = $Vn
/*8790*/            OPC_CheckType, MVT::v2i64,
/*8792*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8794*/            OPC_EmitInteger, MVT::i32, 14, 
/*8797*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8800*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8811*/          0, /*End of Scope*/
/*8812*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->8954
/*8816*/          OPC_RecordChild0, // #0 = $Vn
/*8817*/          OPC_RecordChild1, // #1 = $Vm
/*8818*/          OPC_MoveParent,
/*8819*/          OPC_RecordChild1, // #2 = $src1
/*8820*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8843
/*8823*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8825*/            OPC_EmitInteger, MVT::i32, 14, 
/*8828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8843*/          /*SwitchType*/ 20, MVT::v4i16,// ->8865
/*8845*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8847*/            OPC_EmitInteger, MVT::i32, 14, 
/*8850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8865*/          /*SwitchType*/ 20, MVT::v2i32,// ->8887
/*8867*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8869*/            OPC_EmitInteger, MVT::i32, 14, 
/*8872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8875*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8887*/          /*SwitchType*/ 20, MVT::v16i8,// ->8909
/*8889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8891*/            OPC_EmitInteger, MVT::i32, 14, 
/*8894*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8897*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8909*/          /*SwitchType*/ 20, MVT::v8i16,// ->8931
/*8911*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8913*/            OPC_EmitInteger, MVT::i32, 14, 
/*8916*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8919*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8931*/          /*SwitchType*/ 20, MVT::v4i32,// ->8953
/*8933*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8935*/            OPC_EmitInteger, MVT::i32, 14, 
/*8938*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8941*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8953*/          0, // EndSwitchType
/*8954*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9044
/*8957*/          OPC_RecordChild0, // #0 = $Vn
/*8958*/          OPC_Scope, 27, /*->8987*/ // 3 children in Scope
/*8960*/            OPC_CheckChild0Type, MVT::v8i8,
/*8962*/            OPC_RecordChild1, // #1 = $Vm
/*8963*/            OPC_MoveParent,
/*8964*/            OPC_RecordChild1, // #2 = $src1
/*8965*/            OPC_CheckType, MVT::v8i16,
/*8967*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8969*/            OPC_EmitInteger, MVT::i32, 14, 
/*8972*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8975*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8987*/          /*Scope*/ 27, /*->9015*/
/*8988*/            OPC_CheckChild0Type, MVT::v4i16,
/*8990*/            OPC_RecordChild1, // #1 = $Vm
/*8991*/            OPC_MoveParent,
/*8992*/            OPC_RecordChild1, // #2 = $src1
/*8993*/            OPC_CheckType, MVT::v4i32,
/*8995*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8997*/            OPC_EmitInteger, MVT::i32, 14, 
/*9000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9003*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9015*/          /*Scope*/ 27, /*->9043*/
/*9016*/            OPC_CheckChild0Type, MVT::v2i32,
/*9018*/            OPC_RecordChild1, // #1 = $Vm
/*9019*/            OPC_MoveParent,
/*9020*/            OPC_RecordChild1, // #2 = $src1
/*9021*/            OPC_CheckType, MVT::v2i64,
/*9023*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9025*/            OPC_EmitInteger, MVT::i32, 14, 
/*9028*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9031*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9043*/          0, /*End of Scope*/
/*9044*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9134
/*9047*/          OPC_RecordChild0, // #0 = $Vn
/*9048*/          OPC_Scope, 27, /*->9077*/ // 3 children in Scope
/*9050*/            OPC_CheckChild0Type, MVT::v8i8,
/*9052*/            OPC_RecordChild1, // #1 = $Vm
/*9053*/            OPC_MoveParent,
/*9054*/            OPC_RecordChild1, // #2 = $src1
/*9055*/            OPC_CheckType, MVT::v8i16,
/*9057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9059*/            OPC_EmitInteger, MVT::i32, 14, 
/*9062*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9065*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9077*/          /*Scope*/ 27, /*->9105*/
/*9078*/            OPC_CheckChild0Type, MVT::v4i16,
/*9080*/            OPC_RecordChild1, // #1 = $Vm
/*9081*/            OPC_MoveParent,
/*9082*/            OPC_RecordChild1, // #2 = $src1
/*9083*/            OPC_CheckType, MVT::v4i32,
/*9085*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9087*/            OPC_EmitInteger, MVT::i32, 14, 
/*9090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9105*/          /*Scope*/ 27, /*->9133*/
/*9106*/            OPC_CheckChild0Type, MVT::v2i32,
/*9108*/            OPC_RecordChild1, // #1 = $Vm
/*9109*/            OPC_MoveParent,
/*9110*/            OPC_RecordChild1, // #2 = $src1
/*9111*/            OPC_CheckType, MVT::v2i64,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9133*/          0, /*End of Scope*/
/*9134*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::SABSDIFF),// ->9276
/*9138*/          OPC_RecordChild0, // #0 = $Vn
/*9139*/          OPC_RecordChild1, // #1 = $Vm
/*9140*/          OPC_MoveParent,
/*9141*/          OPC_RecordChild1, // #2 = $src1
/*9142*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9165
/*9145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9147*/            OPC_EmitInteger, MVT::i32, 14, 
/*9150*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9153*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9165*/          /*SwitchType*/ 20, MVT::v4i16,// ->9187
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9187*/          /*SwitchType*/ 20, MVT::v2i32,// ->9209
/*9189*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9191*/            OPC_EmitInteger, MVT::i32, 14, 
/*9194*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9197*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9209*/          /*SwitchType*/ 20, MVT::v16i8,// ->9231
/*9211*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9213*/            OPC_EmitInteger, MVT::i32, 14, 
/*9216*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9219*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (sabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9231*/          /*SwitchType*/ 20, MVT::v8i16,// ->9253
/*9233*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9235*/            OPC_EmitInteger, MVT::i32, 14, 
/*9238*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9241*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (sabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9253*/          /*SwitchType*/ 20, MVT::v4i32,// ->9275
/*9255*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9257*/            OPC_EmitInteger, MVT::i32, 14, 
/*9260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (sabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9275*/          0, // EndSwitchType
/*9276*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::UABSDIFF),// ->9418
/*9280*/          OPC_RecordChild0, // #0 = $Vn
/*9281*/          OPC_RecordChild1, // #1 = $Vm
/*9282*/          OPC_MoveParent,
/*9283*/          OPC_RecordChild1, // #2 = $src1
/*9284*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9307
/*9287*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9289*/            OPC_EmitInteger, MVT::i32, 14, 
/*9292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9307*/          /*SwitchType*/ 20, MVT::v4i16,// ->9329
/*9309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9311*/            OPC_EmitInteger, MVT::i32, 14, 
/*9314*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9317*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9329*/          /*SwitchType*/ 20, MVT::v2i32,// ->9351
/*9331*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9333*/            OPC_EmitInteger, MVT::i32, 14, 
/*9336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9351*/          /*SwitchType*/ 20, MVT::v16i8,// ->9373
/*9353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9355*/            OPC_EmitInteger, MVT::i32, 14, 
/*9358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (uabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9373*/          /*SwitchType*/ 20, MVT::v8i16,// ->9395
/*9375*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9377*/            OPC_EmitInteger, MVT::i32, 14, 
/*9380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9383*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (uabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9395*/          /*SwitchType*/ 20, MVT::v4i32,// ->9417
/*9397*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9399*/            OPC_EmitInteger, MVT::i32, 14, 
/*9402*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9405*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (uabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9417*/          0, // EndSwitchType
/*9418*/        0, // EndSwitchOpcode
/*9419*/      /*Scope*/ 44|128,1/*172*/, /*->9593*/
/*9421*/        OPC_RecordChild0, // #0 = $Vn
/*9422*/        OPC_RecordChild1, // #1 = $Vm
/*9423*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9445
/*9426*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9428*/          OPC_EmitInteger, MVT::i32, 14, 
/*9431*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9434*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9445*/        /*SwitchType*/ 19, MVT::v4i16,// ->9466
/*9447*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9449*/          OPC_EmitInteger, MVT::i32, 14, 
/*9452*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9455*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9466*/        /*SwitchType*/ 19, MVT::v2i32,// ->9487
/*9468*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9470*/          OPC_EmitInteger, MVT::i32, 14, 
/*9473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9487*/        /*SwitchType*/ 19, MVT::v16i8,// ->9508
/*9489*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9491*/          OPC_EmitInteger, MVT::i32, 14, 
/*9494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9508*/        /*SwitchType*/ 19, MVT::v8i16,// ->9529
/*9510*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9512*/          OPC_EmitInteger, MVT::i32, 14, 
/*9515*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9518*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9529*/        /*SwitchType*/ 19, MVT::v4i32,// ->9550
/*9531*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9533*/          OPC_EmitInteger, MVT::i32, 14, 
/*9536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9550*/        /*SwitchType*/ 19, MVT::v1i64,// ->9571
/*9552*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9554*/          OPC_EmitInteger, MVT::i32, 14, 
/*9557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9571*/        /*SwitchType*/ 19, MVT::v2i64,// ->9592
/*9573*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/          OPC_EmitInteger, MVT::i32, 14, 
/*9578*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9592*/        0, // EndSwitchType
/*9593*/      0, /*End of Scope*/
/*9594*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15601
/*9598*/      OPC_Scope, 24|128,6/*792*/, /*->10393*/ // 17 children in Scope
/*9601*/        OPC_MoveChild, 0,
/*9603*/        OPC_Scope, 79, /*->9684*/ // 9 children in Scope
/*9605*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9608*/          OPC_MoveChild, 0,
/*9610*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9613*/          OPC_RecordChild0, // #0 = $Rm
/*9614*/          OPC_CheckChild1Integer, 24, 
/*9616*/          OPC_CheckChild1Type, MVT::i32,
/*9618*/          OPC_MoveParent,
/*9619*/          OPC_CheckChild1Integer, 16, 
/*9621*/          OPC_CheckChild1Type, MVT::i32,
/*9623*/          OPC_MoveParent,
/*9624*/          OPC_MoveChild, 1,
/*9626*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9629*/          OPC_MoveChild, 0,
/*9631*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9634*/          OPC_CheckChild0Same, 0,
/*9636*/          OPC_CheckChild1Integer, 8, 
/*9638*/          OPC_CheckChild1Type, MVT::i32,
/*9640*/          OPC_MoveParent,
/*9641*/          OPC_MoveParent,
/*9642*/          OPC_CheckType, MVT::i32,
/*9644*/          OPC_Scope, 18, /*->9664*/ // 2 children in Scope
/*9646*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9648*/            OPC_EmitInteger, MVT::i32, 14, 
/*9651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9664*/          /*Scope*/ 18, /*->9683*/
/*9665*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9667*/            OPC_EmitInteger, MVT::i32, 14, 
/*9670*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9683*/          0, /*End of Scope*/
/*9684*/        /*Scope*/ 79, /*->9764*/
/*9685*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9688*/          OPC_MoveChild, 0,
/*9690*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9693*/          OPC_RecordChild0, // #0 = $Rm
/*9694*/          OPC_CheckChild1Integer, 8, 
/*9696*/          OPC_CheckChild1Type, MVT::i32,
/*9698*/          OPC_MoveParent,
/*9699*/          OPC_MoveParent,
/*9700*/          OPC_MoveChild, 1,
/*9702*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9705*/          OPC_MoveChild, 0,
/*9707*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9710*/          OPC_CheckChild0Same, 0,
/*9712*/          OPC_CheckChild1Integer, 24, 
/*9714*/          OPC_CheckChild1Type, MVT::i32,
/*9716*/          OPC_MoveParent,
/*9717*/          OPC_CheckChild1Integer, 16, 
/*9719*/          OPC_CheckChild1Type, MVT::i32,
/*9721*/          OPC_MoveParent,
/*9722*/          OPC_CheckType, MVT::i32,
/*9724*/          OPC_Scope, 18, /*->9744*/ // 2 children in Scope
/*9726*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9728*/            OPC_EmitInteger, MVT::i32, 14, 
/*9731*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9734*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9744*/          /*Scope*/ 18, /*->9763*/
/*9745*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9747*/            OPC_EmitInteger, MVT::i32, 14, 
/*9750*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9753*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9763*/          0, /*End of Scope*/
/*9764*/        /*Scope*/ 57, /*->9822*/
/*9765*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9769*/          OPC_RecordChild0, // #0 = $Rn
/*9770*/          OPC_MoveParent,
/*9771*/          OPC_MoveChild, 1,
/*9773*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9779*/          OPC_MoveChild, 0,
/*9781*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9784*/          OPC_RecordChild0, // #1 = $Rm
/*9785*/          OPC_RecordChild1, // #2 = $sh
/*9786*/          OPC_MoveChild, 1,
/*9788*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9791*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9793*/          OPC_CheckType, MVT::i32,
/*9795*/          OPC_MoveParent,
/*9796*/          OPC_MoveParent,
/*9797*/          OPC_MoveParent,
/*9798*/          OPC_CheckType, MVT::i32,
/*9800*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9802*/          OPC_EmitConvertToTarget, 2,
/*9804*/          OPC_EmitInteger, MVT::i32, 14, 
/*9807*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9810*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9822*/        /*Scope*/ 100, /*->9923*/
/*9823*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9829*/          OPC_RecordChild0, // #0 = $Rn
/*9830*/          OPC_MoveParent,
/*9831*/          OPC_MoveChild, 1,
/*9833*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9837*/          OPC_MoveChild, 0,
/*9839*/          OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->9881
/*9843*/            OPC_RecordChild0, // #1 = $Rm
/*9844*/            OPC_RecordChild1, // #2 = $sh
/*9845*/            OPC_MoveChild, 1,
/*9847*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9850*/            OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9852*/            OPC_CheckType, MVT::i32,
/*9854*/            OPC_MoveParent,
/*9855*/            OPC_MoveParent,
/*9856*/            OPC_MoveParent,
/*9857*/            OPC_CheckType, MVT::i32,
/*9859*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9861*/            OPC_EmitConvertToTarget, 2,
/*9863*/            OPC_EmitInteger, MVT::i32, 14, 
/*9866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9869*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9881*/          /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->9922
/*9884*/            OPC_RecordChild0, // #1 = $src2
/*9885*/            OPC_RecordChild1, // #2 = $sh
/*9886*/            OPC_MoveChild, 1,
/*9888*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9891*/            OPC_CheckPredicate, 17, // Predicate_imm1_15
/*9893*/            OPC_CheckType, MVT::i32,
/*9895*/            OPC_MoveParent,
/*9896*/            OPC_MoveParent,
/*9897*/            OPC_MoveParent,
/*9898*/            OPC_CheckType, MVT::i32,
/*9900*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9902*/            OPC_EmitConvertToTarget, 2,
/*9904*/            OPC_EmitInteger, MVT::i32, 14, 
/*9907*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9910*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*9922*/          0, // EndSwitchOpcode
/*9923*/        /*Scope*/ 57, /*->9981*/
/*9924*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9928*/          OPC_RecordChild0, // #0 = $Rn
/*9929*/          OPC_MoveParent,
/*9930*/          OPC_MoveChild, 1,
/*9932*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9938*/          OPC_MoveChild, 0,
/*9940*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9943*/          OPC_RecordChild0, // #1 = $Rm
/*9944*/          OPC_RecordChild1, // #2 = $sh
/*9945*/          OPC_MoveChild, 1,
/*9947*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9950*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9952*/          OPC_CheckType, MVT::i32,
/*9954*/          OPC_MoveParent,
/*9955*/          OPC_MoveParent,
/*9956*/          OPC_MoveParent,
/*9957*/          OPC_CheckType, MVT::i32,
/*9959*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9961*/          OPC_EmitConvertToTarget, 2,
/*9963*/          OPC_EmitInteger, MVT::i32, 14, 
/*9966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9969*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9981*/        /*Scope*/ 27|128,1/*155*/, /*->10138*/
/*9983*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9989*/          OPC_Scope, 94, /*->10085*/ // 2 children in Scope
/*9991*/            OPC_RecordChild0, // #0 = $Rn
/*9992*/            OPC_MoveParent,
/*9993*/            OPC_MoveChild, 1,
/*9995*/            OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9999*/            OPC_MoveChild, 0,
/*10001*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10043
/*10005*/             OPC_RecordChild0, // #1 = $Rm
/*10006*/             OPC_RecordChild1, // #2 = $sh
/*10007*/             OPC_MoveChild, 1,
/*10009*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10012*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10014*/             OPC_CheckType, MVT::i32,
/*10016*/             OPC_MoveParent,
/*10017*/             OPC_MoveParent,
/*10018*/             OPC_MoveParent,
/*10019*/             OPC_CheckType, MVT::i32,
/*10021*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10023*/             OPC_EmitConvertToTarget, 2,
/*10025*/             OPC_EmitInteger, MVT::i32, 14, 
/*10028*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10031*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10043*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10084
/*10046*/             OPC_RecordChild0, // #1 = $src2
/*10047*/             OPC_RecordChild1, // #2 = $sh
/*10048*/             OPC_MoveChild, 1,
/*10050*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10053*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10055*/             OPC_CheckType, MVT::i32,
/*10057*/             OPC_MoveParent,
/*10058*/             OPC_MoveParent,
/*10059*/             OPC_MoveParent,
/*10060*/             OPC_CheckType, MVT::i32,
/*10062*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10064*/             OPC_EmitConvertToTarget, 2,
/*10066*/             OPC_EmitInteger, MVT::i32, 14, 
/*10069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10084*/           0, // EndSwitchOpcode
/*10085*/         /*Scope*/ 51, /*->10137*/
/*10086*/           OPC_MoveChild, 0,
/*10088*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10091*/           OPC_RecordChild0, // #0 = $Rm
/*10092*/           OPC_RecordChild1, // #1 = $sh
/*10093*/           OPC_MoveChild, 1,
/*10095*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10098*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10100*/           OPC_CheckType, MVT::i32,
/*10102*/           OPC_MoveParent,
/*10103*/           OPC_MoveParent,
/*10104*/           OPC_MoveParent,
/*10105*/           OPC_MoveChild, 1,
/*10107*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10111*/           OPC_RecordChild0, // #2 = $Rn
/*10112*/           OPC_MoveParent,
/*10113*/           OPC_CheckType, MVT::i32,
/*10115*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10117*/           OPC_EmitConvertToTarget, 1,
/*10119*/           OPC_EmitInteger, MVT::i32, 14, 
/*10122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10137*/         0, /*End of Scope*/
/*10138*/       /*Scope*/ 57, /*->10196*/
/*10139*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10143*/         OPC_MoveChild, 0,
/*10145*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10148*/         OPC_RecordChild0, // #0 = $Rm
/*10149*/         OPC_RecordChild1, // #1 = $sh
/*10150*/         OPC_MoveChild, 1,
/*10152*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10155*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10157*/         OPC_CheckType, MVT::i32,
/*10159*/         OPC_MoveParent,
/*10160*/         OPC_MoveParent,
/*10161*/         OPC_MoveParent,
/*10162*/         OPC_MoveChild, 1,
/*10164*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10170*/         OPC_RecordChild0, // #2 = $Rn
/*10171*/         OPC_MoveParent,
/*10172*/         OPC_CheckType, MVT::i32,
/*10174*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10176*/         OPC_EmitConvertToTarget, 1,
/*10178*/         OPC_EmitInteger, MVT::i32, 14, 
/*10181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10196*/       /*Scope*/ 57, /*->10254*/
/*10197*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10203*/         OPC_MoveChild, 0,
/*10205*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10208*/         OPC_RecordChild0, // #0 = $Rm
/*10209*/         OPC_RecordChild1, // #1 = $sh
/*10210*/         OPC_MoveChild, 1,
/*10212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10215*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10217*/         OPC_CheckType, MVT::i32,
/*10219*/         OPC_MoveParent,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveChild, 1,
/*10224*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10228*/         OPC_RecordChild0, // #2 = $Rn
/*10229*/         OPC_MoveParent,
/*10230*/         OPC_CheckType, MVT::i32,
/*10232*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10234*/         OPC_EmitConvertToTarget, 1,
/*10236*/         OPC_EmitInteger, MVT::i32, 14, 
/*10239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10254*/       /*Scope*/ 8|128,1/*136*/, /*->10392*/
/*10256*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10260*/         OPC_MoveChild, 0,
/*10262*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10314
/*10266*/           OPC_RecordChild0, // #0 = $Rm
/*10267*/           OPC_RecordChild1, // #1 = $sh
/*10268*/           OPC_MoveChild, 1,
/*10270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10273*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10275*/           OPC_CheckType, MVT::i32,
/*10277*/           OPC_MoveParent,
/*10278*/           OPC_MoveParent,
/*10279*/           OPC_MoveParent,
/*10280*/           OPC_MoveChild, 1,
/*10282*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10288*/           OPC_RecordChild0, // #2 = $Rn
/*10289*/           OPC_MoveParent,
/*10290*/           OPC_CheckType, MVT::i32,
/*10292*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10294*/           OPC_EmitConvertToTarget, 1,
/*10296*/           OPC_EmitInteger, MVT::i32, 14, 
/*10299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10314*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10391
/*10317*/           OPC_RecordChild0, // #0 = $src2
/*10318*/           OPC_RecordChild1, // #1 = $sh
/*10319*/           OPC_MoveChild, 1,
/*10321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10324*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10326*/           OPC_CheckType, MVT::i32,
/*10328*/           OPC_MoveParent,
/*10329*/           OPC_MoveParent,
/*10330*/           OPC_MoveParent,
/*10331*/           OPC_MoveChild, 1,
/*10333*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10339*/           OPC_RecordChild0, // #2 = $src1
/*10340*/           OPC_MoveParent,
/*10341*/           OPC_CheckType, MVT::i32,
/*10343*/           OPC_Scope, 22, /*->10367*/ // 2 children in Scope
/*10345*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10347*/             OPC_EmitConvertToTarget, 1,
/*10349*/             OPC_EmitInteger, MVT::i32, 14, 
/*10352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10355*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10367*/           /*Scope*/ 22, /*->10390*/
/*10368*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10370*/             OPC_EmitConvertToTarget, 1,
/*10372*/             OPC_EmitInteger, MVT::i32, 14, 
/*10375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10378*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10390*/           0, /*End of Scope*/
/*10391*/         0, // EndSwitchOpcode
/*10392*/       0, /*End of Scope*/
/*10393*/     /*Scope*/ 48, /*->10442*/
/*10394*/       OPC_RecordChild0, // #0 = $Rn
/*10395*/       OPC_MoveChild, 1,
/*10397*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10400*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10401*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10412*/       OPC_MoveParent,
/*10413*/       OPC_CheckType, MVT::i32,
/*10415*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10417*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10420*/       OPC_EmitInteger, MVT::i32, 14, 
/*10423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10442*/     /*Scope*/ 104|128,5/*744*/, /*->11188*/
/*10444*/       OPC_MoveChild, 0,
/*10446*/       OPC_Scope, 46, /*->10494*/ // 11 children in Scope
/*10448*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10451*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10452*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10463*/         OPC_MoveParent,
/*10464*/         OPC_RecordChild1, // #1 = $Rn
/*10465*/         OPC_CheckType, MVT::i32,
/*10467*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10469*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10472*/         OPC_EmitInteger, MVT::i32, 14, 
/*10475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10494*/       /*Scope*/ 68, /*->10563*/
/*10495*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10499*/         OPC_RecordChild0, // #0 = $Rn
/*10500*/         OPC_MoveParent,
/*10501*/         OPC_MoveChild, 1,
/*10503*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10509*/         OPC_RecordChild0, // #1 = $Rm
/*10510*/         OPC_MoveParent,
/*10511*/         OPC_CheckType, MVT::i32,
/*10513*/         OPC_Scope, 23, /*->10538*/ // 2 children in Scope
/*10515*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10517*/           OPC_EmitInteger, MVT::i32, 0, 
/*10520*/           OPC_EmitInteger, MVT::i32, 14, 
/*10523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10526*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10538*/         /*Scope*/ 23, /*->10562*/
/*10539*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10541*/           OPC_EmitInteger, MVT::i32, 0, 
/*10544*/           OPC_EmitInteger, MVT::i32, 14, 
/*10547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10562*/         0, /*End of Scope*/
/*10563*/       /*Scope*/ 68, /*->10632*/
/*10564*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10570*/         OPC_RecordChild0, // #0 = $Rm
/*10571*/         OPC_MoveParent,
/*10572*/         OPC_MoveChild, 1,
/*10574*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10578*/         OPC_RecordChild0, // #1 = $Rn
/*10579*/         OPC_MoveParent,
/*10580*/         OPC_CheckType, MVT::i32,
/*10582*/         OPC_Scope, 23, /*->10607*/ // 2 children in Scope
/*10584*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10586*/           OPC_EmitInteger, MVT::i32, 0, 
/*10589*/           OPC_EmitInteger, MVT::i32, 14, 
/*10592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10607*/         /*Scope*/ 23, /*->10631*/
/*10608*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10610*/           OPC_EmitInteger, MVT::i32, 0, 
/*10613*/           OPC_EmitInteger, MVT::i32, 14, 
/*10616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10631*/         0, /*End of Scope*/
/*10632*/       /*Scope*/ 48, /*->10681*/
/*10633*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10637*/         OPC_RecordChild0, // #0 = $Rn
/*10638*/         OPC_MoveParent,
/*10639*/         OPC_MoveChild, 1,
/*10641*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10644*/         OPC_RecordChild0, // #1 = $Rm
/*10645*/         OPC_RecordChild1, // #2 = $sh
/*10646*/         OPC_MoveChild, 1,
/*10648*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10651*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10653*/         OPC_CheckType, MVT::i32,
/*10655*/         OPC_MoveParent,
/*10656*/         OPC_MoveParent,
/*10657*/         OPC_CheckType, MVT::i32,
/*10659*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10661*/         OPC_EmitConvertToTarget, 2,
/*10663*/         OPC_EmitInteger, MVT::i32, 14, 
/*10666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10681*/       /*Scope*/ 92, /*->10774*/
/*10682*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10688*/         OPC_RecordChild0, // #0 = $src1
/*10689*/         OPC_MoveParent,
/*10690*/         OPC_MoveChild, 1,
/*10692*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10733
/*10696*/           OPC_RecordChild0, // #1 = $src2
/*10697*/           OPC_RecordChild1, // #2 = $sh
/*10698*/           OPC_MoveChild, 1,
/*10700*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10703*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10705*/           OPC_CheckType, MVT::i32,
/*10707*/           OPC_MoveParent,
/*10708*/           OPC_MoveParent,
/*10709*/           OPC_CheckType, MVT::i32,
/*10711*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10713*/           OPC_EmitConvertToTarget, 2,
/*10715*/           OPC_EmitInteger, MVT::i32, 14, 
/*10718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10733*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->10773
/*10736*/           OPC_RecordChild0, // #1 = $src2
/*10737*/           OPC_RecordChild1, // #2 = $sh
/*10738*/           OPC_MoveChild, 1,
/*10740*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10743*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10745*/           OPC_CheckType, MVT::i32,
/*10747*/           OPC_MoveParent,
/*10748*/           OPC_MoveParent,
/*10749*/           OPC_CheckType, MVT::i32,
/*10751*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10753*/           OPC_EmitConvertToTarget, 2,
/*10755*/           OPC_EmitInteger, MVT::i32, 14, 
/*10758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10773*/         0, // EndSwitchOpcode
/*10774*/       /*Scope*/ 48, /*->10823*/
/*10775*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10779*/         OPC_RecordChild0, // #0 = $src1
/*10780*/         OPC_MoveParent,
/*10781*/         OPC_MoveChild, 1,
/*10783*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10786*/         OPC_RecordChild0, // #1 = $src2
/*10787*/         OPC_RecordChild1, // #2 = $sh
/*10788*/         OPC_MoveChild, 1,
/*10790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10793*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10795*/         OPC_CheckType, MVT::i32,
/*10797*/         OPC_MoveParent,
/*10798*/         OPC_MoveParent,
/*10799*/         OPC_CheckType, MVT::i32,
/*10801*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10803*/         OPC_EmitConvertToTarget, 2,
/*10805*/         OPC_EmitInteger, MVT::i32, 14, 
/*10808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10823*/       /*Scope*/ 92, /*->10916*/
/*10824*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10830*/         OPC_RecordChild0, // #0 = $src1
/*10831*/         OPC_MoveParent,
/*10832*/         OPC_MoveChild, 1,
/*10834*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10875
/*10838*/           OPC_RecordChild0, // #1 = $src2
/*10839*/           OPC_RecordChild1, // #2 = $sh
/*10840*/           OPC_MoveChild, 1,
/*10842*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10845*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10847*/           OPC_CheckType, MVT::i32,
/*10849*/           OPC_MoveParent,
/*10850*/           OPC_MoveParent,
/*10851*/           OPC_CheckType, MVT::i32,
/*10853*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10855*/           OPC_EmitConvertToTarget, 2,
/*10857*/           OPC_EmitInteger, MVT::i32, 14, 
/*10860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10863*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10875*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->10915
/*10878*/           OPC_RecordChild0, // #1 = $src2
/*10879*/           OPC_RecordChild1, // #2 = $sh
/*10880*/           OPC_MoveChild, 1,
/*10882*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10885*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10887*/           OPC_CheckType, MVT::i32,
/*10889*/           OPC_MoveParent,
/*10890*/           OPC_MoveParent,
/*10891*/           OPC_CheckType, MVT::i32,
/*10893*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10895*/           OPC_EmitConvertToTarget, 2,
/*10897*/           OPC_EmitInteger, MVT::i32, 14, 
/*10900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10915*/         0, // EndSwitchOpcode
/*10916*/       /*Scope*/ 74, /*->10991*/
/*10917*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10920*/         OPC_RecordChild0, // #0 = $Rm
/*10921*/         OPC_RecordChild1, // #1 = $sh
/*10922*/         OPC_MoveChild, 1,
/*10924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10927*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10929*/         OPC_CheckType, MVT::i32,
/*10931*/         OPC_MoveParent,
/*10932*/         OPC_MoveParent,
/*10933*/         OPC_MoveChild, 1,
/*10935*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10939*/         OPC_RecordChild0, // #2 = $Rn
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_CheckType, MVT::i32,
/*10943*/         OPC_Scope, 22, /*->10967*/ // 2 children in Scope
/*10945*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10947*/           OPC_EmitConvertToTarget, 1,
/*10949*/           OPC_EmitInteger, MVT::i32, 14, 
/*10952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10967*/         /*Scope*/ 22, /*->10990*/
/*10968*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10970*/           OPC_EmitConvertToTarget, 1,
/*10972*/           OPC_EmitInteger, MVT::i32, 14, 
/*10975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10990*/         0, /*End of Scope*/
/*10991*/       /*Scope*/ 76, /*->11068*/
/*10992*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10995*/         OPC_RecordChild0, // #0 = $src2
/*10996*/         OPC_RecordChild1, // #1 = $sh
/*10997*/         OPC_MoveChild, 1,
/*10999*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11002*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11004*/         OPC_CheckType, MVT::i32,
/*11006*/         OPC_MoveParent,
/*11007*/         OPC_MoveParent,
/*11008*/         OPC_MoveChild, 1,
/*11010*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11016*/         OPC_RecordChild0, // #2 = $src1
/*11017*/         OPC_MoveParent,
/*11018*/         OPC_CheckType, MVT::i32,
/*11020*/         OPC_Scope, 22, /*->11044*/ // 2 children in Scope
/*11022*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*11024*/           OPC_EmitConvertToTarget, 1,
/*11026*/           OPC_EmitInteger, MVT::i32, 14, 
/*11029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11044*/         /*Scope*/ 22, /*->11067*/
/*11045*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11047*/           OPC_EmitConvertToTarget, 1,
/*11049*/           OPC_EmitInteger, MVT::i32, 14, 
/*11052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11067*/         0, /*End of Scope*/
/*11068*/       /*Scope*/ 76, /*->11145*/
/*11069*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11072*/         OPC_RecordChild0, // #0 = $src2
/*11073*/         OPC_RecordChild1, // #1 = $sh
/*11074*/         OPC_MoveChild, 1,
/*11076*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11079*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11081*/         OPC_CheckType, MVT::i32,
/*11083*/         OPC_MoveParent,
/*11084*/         OPC_MoveParent,
/*11085*/         OPC_MoveChild, 1,
/*11087*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11093*/         OPC_RecordChild0, // #2 = $src1
/*11094*/         OPC_MoveParent,
/*11095*/         OPC_CheckType, MVT::i32,
/*11097*/         OPC_Scope, 22, /*->11121*/ // 2 children in Scope
/*11099*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*11101*/           OPC_EmitConvertToTarget, 1,
/*11103*/           OPC_EmitInteger, MVT::i32, 14, 
/*11106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11121*/         /*Scope*/ 22, /*->11144*/
/*11122*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11124*/           OPC_EmitConvertToTarget, 1,
/*11126*/           OPC_EmitInteger, MVT::i32, 14, 
/*11129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11144*/         0, /*End of Scope*/
/*11145*/       /*Scope*/ 41, /*->11187*/
/*11146*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11150*/         OPC_RecordChild0, // #0 = $src
/*11151*/         OPC_MoveParent,
/*11152*/         OPC_RecordChild1, // #1 = $imm
/*11153*/         OPC_MoveChild, 1,
/*11155*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11158*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11160*/         OPC_MoveParent,
/*11161*/         OPC_CheckType, MVT::i32,
/*11163*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*11165*/         OPC_EmitConvertToTarget, 1,
/*11167*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11170*/         OPC_EmitInteger, MVT::i32, 14, 
/*11173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11187*/       0, /*End of Scope*/
/*11188*/     /*Scope*/ 32, /*->11221*/
/*11189*/       OPC_RecordChild0, // #0 = $Rn
/*11190*/       OPC_RecordChild1, // #1 = $shift
/*11191*/       OPC_CheckType, MVT::i32,
/*11193*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11195*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11198*/       OPC_EmitInteger, MVT::i32, 14, 
/*11201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11221*/     /*Scope*/ 43, /*->11265*/
/*11222*/       OPC_MoveChild, 0,
/*11224*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11228*/       OPC_RecordChild0, // #0 = $src
/*11229*/       OPC_MoveParent,
/*11230*/       OPC_RecordChild1, // #1 = $imm
/*11231*/       OPC_MoveChild, 1,
/*11233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11236*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11238*/       OPC_MoveParent,
/*11239*/       OPC_CheckType, MVT::i32,
/*11241*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11243*/       OPC_EmitConvertToTarget, 1,
/*11245*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11248*/       OPC_EmitInteger, MVT::i32, 14, 
/*11251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11265*/     /*Scope*/ 15|128,1/*143*/, /*->11410*/
/*11267*/       OPC_RecordChild0, // #0 = $Rn
/*11268*/       OPC_Scope, 53, /*->11323*/ // 3 children in Scope
/*11270*/         OPC_MoveChild, 1,
/*11272*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11275*/         OPC_RecordChild0, // #1 = $imm
/*11276*/         OPC_MoveChild, 0,
/*11278*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11281*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11295*/         OPC_MoveParent,
/*11296*/         OPC_CheckType, MVT::i32,
/*11298*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11300*/         OPC_EmitConvertToTarget, 1,
/*11302*/         OPC_EmitInteger, MVT::i32, 14, 
/*11305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11323*/       /*Scope*/ 31, /*->11355*/
/*11324*/         OPC_RecordChild1, // #1 = $Rn
/*11325*/         OPC_CheckType, MVT::i32,
/*11327*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11329*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11332*/         OPC_EmitInteger, MVT::i32, 14, 
/*11335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11355*/       /*Scope*/ 53, /*->11409*/
/*11356*/         OPC_MoveChild, 1,
/*11358*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11361*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11372*/         OPC_RecordChild1, // #1 = $imm
/*11373*/         OPC_MoveChild, 1,
/*11375*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11378*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11380*/         OPC_MoveParent,
/*11381*/         OPC_MoveParent,
/*11382*/         OPC_CheckType, MVT::i32,
/*11384*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11386*/         OPC_EmitConvertToTarget, 1,
/*11388*/         OPC_EmitInteger, MVT::i32, 14, 
/*11391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11409*/       0, /*End of Scope*/
/*11410*/     /*Scope*/ 107, /*->11518*/
/*11411*/       OPC_MoveChild, 0,
/*11413*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11416*/       OPC_Scope, 49, /*->11467*/ // 2 children in Scope
/*11418*/         OPC_RecordChild0, // #0 = $imm
/*11419*/         OPC_MoveChild, 0,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11438*/         OPC_MoveParent,
/*11439*/         OPC_RecordChild1, // #1 = $Rn
/*11440*/         OPC_CheckType, MVT::i32,
/*11442*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11444*/         OPC_EmitConvertToTarget, 0,
/*11446*/         OPC_EmitInteger, MVT::i32, 14, 
/*11449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11467*/       /*Scope*/ 49, /*->11517*/
/*11468*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11479*/         OPC_RecordChild1, // #0 = $imm
/*11480*/         OPC_MoveChild, 1,
/*11482*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11485*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11487*/         OPC_MoveParent,
/*11488*/         OPC_MoveParent,
/*11489*/         OPC_RecordChild1, // #1 = $Rn
/*11490*/         OPC_CheckType, MVT::i32,
/*11492*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11494*/         OPC_EmitConvertToTarget, 0,
/*11496*/         OPC_EmitInteger, MVT::i32, 14, 
/*11499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11517*/       0, /*End of Scope*/
/*11518*/     /*Scope*/ 37|128,1/*165*/, /*->11685*/
/*11520*/       OPC_RecordChild0, // #0 = $Rn
/*11521*/       OPC_Scope, 117, /*->11640*/ // 2 children in Scope
/*11523*/         OPC_RecordChild1, // #1 = $shift
/*11524*/         OPC_CheckType, MVT::i32,
/*11526*/         OPC_Scope, 27, /*->11555*/ // 4 children in Scope
/*11528*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11530*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11533*/           OPC_EmitInteger, MVT::i32, 14, 
/*11536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11555*/         /*Scope*/ 27, /*->11583*/
/*11556*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11558*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11561*/           OPC_EmitInteger, MVT::i32, 14, 
/*11564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11583*/         /*Scope*/ 27, /*->11611*/
/*11584*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11586*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11589*/           OPC_EmitInteger, MVT::i32, 14, 
/*11592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11611*/         /*Scope*/ 27, /*->11639*/
/*11612*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11614*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11617*/           OPC_EmitInteger, MVT::i32, 14, 
/*11620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11639*/         0, /*End of Scope*/
/*11640*/       /*Scope*/ 43, /*->11684*/
/*11641*/         OPC_MoveChild, 1,
/*11643*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11646*/         OPC_RecordChild0, // #1 = $Rm
/*11647*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11658*/         OPC_MoveParent,
/*11659*/         OPC_CheckType, MVT::i32,
/*11661*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11663*/         OPC_EmitInteger, MVT::i32, 14, 
/*11666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11684*/       0, /*End of Scope*/
/*11685*/     /*Scope*/ 44, /*->11730*/
/*11686*/       OPC_MoveChild, 0,
/*11688*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11691*/       OPC_RecordChild0, // #0 = $Rm
/*11692*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11703*/       OPC_MoveParent,
/*11704*/       OPC_RecordChild1, // #1 = $Rn
/*11705*/       OPC_CheckType, MVT::i32,
/*11707*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11709*/       OPC_EmitInteger, MVT::i32, 14, 
/*11712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11730*/     /*Scope*/ 61, /*->11792*/
/*11731*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11737*/       OPC_RecordChild0, // #0 = $src
/*11738*/       OPC_CheckType, MVT::i32,
/*11740*/       OPC_Scope, 24, /*->11766*/ // 2 children in Scope
/*11742*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*11744*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11749*/         OPC_EmitInteger, MVT::i32, 14, 
/*11752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11766*/       /*Scope*/ 24, /*->11791*/
/*11767*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11769*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11774*/         OPC_EmitInteger, MVT::i32, 14, 
/*11777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11791*/       0, /*End of Scope*/
/*11792*/     /*Scope*/ 57|128,1/*185*/, /*->11979*/
/*11794*/       OPC_RecordChild0, // #0 = $Rn
/*11795*/       OPC_RecordChild1, // #1 = $imm
/*11796*/       OPC_Scope, 103, /*->11901*/ // 2 children in Scope
/*11798*/         OPC_MoveChild, 1,
/*11800*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11803*/         OPC_Scope, 30, /*->11835*/ // 3 children in Scope
/*11805*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*11807*/           OPC_MoveParent,
/*11808*/           OPC_CheckType, MVT::i32,
/*11810*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11812*/           OPC_EmitConvertToTarget, 1,
/*11814*/           OPC_EmitInteger, MVT::i32, 14, 
/*11817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11835*/         /*Scope*/ 30, /*->11866*/
/*11836*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11838*/           OPC_MoveParent,
/*11839*/           OPC_CheckType, MVT::i32,
/*11841*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11843*/           OPC_EmitConvertToTarget, 1,
/*11845*/           OPC_EmitInteger, MVT::i32, 14, 
/*11848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11866*/         /*Scope*/ 33, /*->11900*/
/*11867*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*11869*/           OPC_MoveParent,
/*11870*/           OPC_CheckType, MVT::i32,
/*11872*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11874*/           OPC_EmitConvertToTarget, 1,
/*11876*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*11879*/           OPC_EmitInteger, MVT::i32, 14, 
/*11882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11900*/         0, /*End of Scope*/
/*11901*/       /*Scope*/ 76, /*->11978*/
/*11902*/         OPC_CheckType, MVT::i32,
/*11904*/         OPC_Scope, 23, /*->11929*/ // 3 children in Scope
/*11906*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11908*/           OPC_EmitInteger, MVT::i32, 14, 
/*11911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11917*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11929*/         /*Scope*/ 23, /*->11953*/
/*11930*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11932*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11935*/           OPC_EmitInteger, MVT::i32, 14, 
/*11938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11953*/         /*Scope*/ 23, /*->11977*/
/*11954*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11956*/           OPC_EmitInteger, MVT::i32, 14, 
/*11959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11977*/         0, /*End of Scope*/
/*11978*/       0, /*End of Scope*/
/*11979*/     /*Scope*/ 114|128,24/*3186*/, /*->15167*/
/*11981*/       OPC_MoveChild, 0,
/*11983*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11986*/       OPC_Scope, 66|128,5/*706*/, /*->12695*/ // 8 children in Scope
/*11989*/         OPC_RecordChild0, // #0 = $Vn
/*11990*/         OPC_Scope, 6|128,4/*518*/, /*->12511*/ // 2 children in Scope
/*11993*/           OPC_RecordChild1, // #1 = $Vd
/*11994*/           OPC_MoveParent,
/*11995*/           OPC_MoveChild, 1,
/*11997*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12000*/           OPC_Scope, 56|128,1/*184*/, /*->12187*/ // 4 children in Scope
/*12003*/             OPC_RecordChild0, // #2 = $Vm
/*12004*/             OPC_MoveChild, 1,
/*12006*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12009*/             OPC_Scope, 126, /*->12137*/ // 2 children in Scope
/*12011*/               OPC_CheckChild0Same, 1,
/*12013*/               OPC_MoveChild, 1,
/*12015*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12018*/               OPC_MoveChild, 0,
/*12020*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12023*/               OPC_MoveChild, 0,
/*12025*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12028*/               OPC_MoveParent,
/*12029*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12031*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12084
/*12034*/                 OPC_MoveParent,
/*12035*/                 OPC_MoveParent,
/*12036*/                 OPC_MoveParent,
/*12037*/                 OPC_MoveParent,
/*12038*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12061
/*12041*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12043*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12046*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12049*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12061*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12083
/*12063*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12065*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12068*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12071*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12083*/                 0, // EndSwitchType
/*12084*/               /*SwitchType*/ 50, MVT::v16i8,// ->12136
/*12086*/                 OPC_MoveParent,
/*12087*/                 OPC_MoveParent,
/*12088*/                 OPC_MoveParent,
/*12089*/                 OPC_MoveParent,
/*12090*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12113
/*12093*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12095*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12098*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12101*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12113*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12135
/*12115*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12117*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12120*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12123*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12135*/                 0, // EndSwitchType
/*12136*/               0, // EndSwitchType
/*12137*/             /*Scope*/ 48, /*->12186*/
/*12138*/               OPC_MoveChild, 0,
/*12140*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12143*/               OPC_MoveChild, 0,
/*12145*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12148*/               OPC_MoveChild, 0,
/*12150*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12153*/               OPC_MoveParent,
/*12154*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12156*/               OPC_CheckType, MVT::v8i8,
/*12158*/               OPC_MoveParent,
/*12159*/               OPC_MoveParent,
/*12160*/               OPC_CheckChild1Same, 1,
/*12162*/               OPC_MoveParent,
/*12163*/               OPC_MoveParent,
/*12164*/               OPC_CheckType, MVT::v2i32,
/*12166*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12168*/               OPC_EmitInteger, MVT::i32, 14, 
/*12171*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12174*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12186*/             0, /*End of Scope*/
/*12187*/           /*Scope*/ 107, /*->12295*/
/*12188*/             OPC_MoveChild, 0,
/*12190*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12193*/             OPC_Scope, 49, /*->12244*/ // 2 children in Scope
/*12195*/               OPC_CheckChild0Same, 1,
/*12197*/               OPC_MoveChild, 1,
/*12199*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12202*/               OPC_MoveChild, 0,
/*12204*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12207*/               OPC_MoveChild, 0,
/*12209*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12212*/               OPC_MoveParent,
/*12213*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12215*/               OPC_CheckType, MVT::v8i8,
/*12217*/               OPC_MoveParent,
/*12218*/               OPC_MoveParent,
/*12219*/               OPC_MoveParent,
/*12220*/               OPC_RecordChild1, // #2 = $Vm
/*12221*/               OPC_MoveParent,
/*12222*/               OPC_CheckType, MVT::v2i32,
/*12224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12226*/               OPC_EmitInteger, MVT::i32, 14, 
/*12229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12244*/             /*Scope*/ 49, /*->12294*/
/*12245*/               OPC_MoveChild, 0,
/*12247*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12250*/               OPC_MoveChild, 0,
/*12252*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12255*/               OPC_MoveChild, 0,
/*12257*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12260*/               OPC_MoveParent,
/*12261*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12263*/               OPC_CheckType, MVT::v8i8,
/*12265*/               OPC_MoveParent,
/*12266*/               OPC_MoveParent,
/*12267*/               OPC_CheckChild1Same, 1,
/*12269*/               OPC_MoveParent,
/*12270*/               OPC_RecordChild1, // #2 = $Vm
/*12271*/               OPC_MoveParent,
/*12272*/               OPC_CheckType, MVT::v2i32,
/*12274*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12276*/               OPC_EmitInteger, MVT::i32, 14, 
/*12279*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12282*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12294*/             0, /*End of Scope*/
/*12295*/           /*Scope*/ 106, /*->12402*/
/*12296*/             OPC_RecordChild0, // #2 = $Vm
/*12297*/             OPC_MoveChild, 1,
/*12299*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12302*/             OPC_Scope, 48, /*->12352*/ // 2 children in Scope
/*12304*/               OPC_CheckChild0Same, 0,
/*12306*/               OPC_MoveChild, 1,
/*12308*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12311*/               OPC_MoveChild, 0,
/*12313*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12316*/               OPC_MoveChild, 0,
/*12318*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12321*/               OPC_MoveParent,
/*12322*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12324*/               OPC_CheckType, MVT::v8i8,
/*12326*/               OPC_MoveParent,
/*12327*/               OPC_MoveParent,
/*12328*/               OPC_MoveParent,
/*12329*/               OPC_MoveParent,
/*12330*/               OPC_CheckType, MVT::v2i32,
/*12332*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12334*/               OPC_EmitInteger, MVT::i32, 14, 
/*12337*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12340*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12352*/             /*Scope*/ 48, /*->12401*/
/*12353*/               OPC_MoveChild, 0,
/*12355*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12358*/               OPC_MoveChild, 0,
/*12360*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12363*/               OPC_MoveChild, 0,
/*12365*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12368*/               OPC_MoveParent,
/*12369*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12371*/               OPC_CheckType, MVT::v8i8,
/*12373*/               OPC_MoveParent,
/*12374*/               OPC_MoveParent,
/*12375*/               OPC_CheckChild1Same, 0,
/*12377*/               OPC_MoveParent,
/*12378*/               OPC_MoveParent,
/*12379*/               OPC_CheckType, MVT::v2i32,
/*12381*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/               OPC_EmitInteger, MVT::i32, 14, 
/*12386*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12401*/             0, /*End of Scope*/
/*12402*/           /*Scope*/ 107, /*->12510*/
/*12403*/             OPC_MoveChild, 0,
/*12405*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12408*/             OPC_Scope, 49, /*->12459*/ // 2 children in Scope
/*12410*/               OPC_CheckChild0Same, 0,
/*12412*/               OPC_MoveChild, 1,
/*12414*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12417*/               OPC_MoveChild, 0,
/*12419*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12422*/               OPC_MoveChild, 0,
/*12424*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12427*/               OPC_MoveParent,
/*12428*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12430*/               OPC_CheckType, MVT::v8i8,
/*12432*/               OPC_MoveParent,
/*12433*/               OPC_MoveParent,
/*12434*/               OPC_MoveParent,
/*12435*/               OPC_RecordChild1, // #2 = $Vm
/*12436*/               OPC_MoveParent,
/*12437*/               OPC_CheckType, MVT::v2i32,
/*12439*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12441*/               OPC_EmitInteger, MVT::i32, 14, 
/*12444*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12447*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12459*/             /*Scope*/ 49, /*->12509*/
/*12460*/               OPC_MoveChild, 0,
/*12462*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12465*/               OPC_MoveChild, 0,
/*12467*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12470*/               OPC_MoveChild, 0,
/*12472*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12475*/               OPC_MoveParent,
/*12476*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12478*/               OPC_CheckType, MVT::v8i8,
/*12480*/               OPC_MoveParent,
/*12481*/               OPC_MoveParent,
/*12482*/               OPC_CheckChild1Same, 0,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_RecordChild1, // #2 = $Vm
/*12486*/               OPC_MoveParent,
/*12487*/               OPC_CheckType, MVT::v2i32,
/*12489*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12491*/               OPC_EmitInteger, MVT::i32, 14, 
/*12494*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12497*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12509*/             0, /*End of Scope*/
/*12510*/           0, /*End of Scope*/
/*12511*/         /*Scope*/ 53|128,1/*181*/, /*->12694*/
/*12513*/           OPC_MoveChild, 1,
/*12515*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12518*/           OPC_Scope, 86, /*->12606*/ // 2 children in Scope
/*12520*/             OPC_RecordChild0, // #1 = $Vd
/*12521*/             OPC_MoveChild, 1,
/*12523*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12526*/             OPC_MoveChild, 0,
/*12528*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12531*/             OPC_MoveChild, 0,
/*12533*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12536*/             OPC_MoveParent,
/*12537*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12539*/             OPC_CheckType, MVT::v8i8,
/*12541*/             OPC_MoveParent,
/*12542*/             OPC_MoveParent,
/*12543*/             OPC_MoveParent,
/*12544*/             OPC_MoveParent,
/*12545*/             OPC_MoveChild, 1,
/*12547*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12550*/             OPC_Scope, 26, /*->12578*/ // 2 children in Scope
/*12552*/               OPC_RecordChild0, // #2 = $Vn
/*12553*/               OPC_CheckChild1Same, 1,
/*12555*/               OPC_MoveParent,
/*12556*/               OPC_CheckType, MVT::v2i32,
/*12558*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12560*/               OPC_EmitInteger, MVT::i32, 14, 
/*12563*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12566*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12578*/             /*Scope*/ 26, /*->12605*/
/*12579*/               OPC_CheckChild0Same, 1,
/*12581*/               OPC_RecordChild1, // #2 = $Vn
/*12582*/               OPC_MoveParent,
/*12583*/               OPC_CheckType, MVT::v2i32,
/*12585*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12587*/               OPC_EmitInteger, MVT::i32, 14, 
/*12590*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12593*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12605*/             0, /*End of Scope*/
/*12606*/           /*Scope*/ 86, /*->12693*/
/*12607*/             OPC_MoveChild, 0,
/*12609*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12612*/             OPC_MoveChild, 0,
/*12614*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12617*/             OPC_MoveChild, 0,
/*12619*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12622*/             OPC_MoveParent,
/*12623*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12625*/             OPC_CheckType, MVT::v8i8,
/*12627*/             OPC_MoveParent,
/*12628*/             OPC_MoveParent,
/*12629*/             OPC_RecordChild1, // #1 = $Vd
/*12630*/             OPC_MoveParent,
/*12631*/             OPC_MoveParent,
/*12632*/             OPC_MoveChild, 1,
/*12634*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12637*/             OPC_Scope, 26, /*->12665*/ // 2 children in Scope
/*12639*/               OPC_RecordChild0, // #2 = $Vn
/*12640*/               OPC_CheckChild1Same, 1,
/*12642*/               OPC_MoveParent,
/*12643*/               OPC_CheckType, MVT::v2i32,
/*12645*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12647*/               OPC_EmitInteger, MVT::i32, 14, 
/*12650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12653*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12665*/             /*Scope*/ 26, /*->12692*/
/*12666*/               OPC_CheckChild0Same, 1,
/*12668*/               OPC_RecordChild1, // #2 = $Vn
/*12669*/               OPC_MoveParent,
/*12670*/               OPC_CheckType, MVT::v2i32,
/*12672*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12674*/               OPC_EmitInteger, MVT::i32, 14, 
/*12677*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12680*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12692*/             0, /*End of Scope*/
/*12693*/           0, /*End of Scope*/
/*12694*/         0, /*End of Scope*/
/*12695*/       /*Scope*/ 55|128,1/*183*/, /*->12880*/
/*12697*/         OPC_MoveChild, 0,
/*12699*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12702*/         OPC_Scope, 87, /*->12791*/ // 2 children in Scope
/*12704*/           OPC_RecordChild0, // #0 = $Vd
/*12705*/           OPC_MoveChild, 1,
/*12707*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12710*/           OPC_MoveChild, 0,
/*12712*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12715*/           OPC_MoveChild, 0,
/*12717*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12720*/           OPC_MoveParent,
/*12721*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12723*/           OPC_CheckType, MVT::v8i8,
/*12725*/           OPC_MoveParent,
/*12726*/           OPC_MoveParent,
/*12727*/           OPC_MoveParent,
/*12728*/           OPC_RecordChild1, // #1 = $Vm
/*12729*/           OPC_MoveParent,
/*12730*/           OPC_MoveChild, 1,
/*12732*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12735*/           OPC_Scope, 26, /*->12763*/ // 2 children in Scope
/*12737*/             OPC_RecordChild0, // #2 = $Vn
/*12738*/             OPC_CheckChild1Same, 0,
/*12740*/             OPC_MoveParent,
/*12741*/             OPC_CheckType, MVT::v2i32,
/*12743*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12745*/             OPC_EmitInteger, MVT::i32, 14, 
/*12748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12763*/           /*Scope*/ 26, /*->12790*/
/*12764*/             OPC_CheckChild0Same, 0,
/*12766*/             OPC_RecordChild1, // #2 = $Vn
/*12767*/             OPC_MoveParent,
/*12768*/             OPC_CheckType, MVT::v2i32,
/*12770*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12772*/             OPC_EmitInteger, MVT::i32, 14, 
/*12775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12778*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12790*/           0, /*End of Scope*/
/*12791*/         /*Scope*/ 87, /*->12879*/
/*12792*/           OPC_MoveChild, 0,
/*12794*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12797*/           OPC_MoveChild, 0,
/*12799*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12802*/           OPC_MoveChild, 0,
/*12804*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12807*/           OPC_MoveParent,
/*12808*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12810*/           OPC_CheckType, MVT::v8i8,
/*12812*/           OPC_MoveParent,
/*12813*/           OPC_MoveParent,
/*12814*/           OPC_RecordChild1, // #0 = $Vd
/*12815*/           OPC_MoveParent,
/*12816*/           OPC_RecordChild1, // #1 = $Vm
/*12817*/           OPC_MoveParent,
/*12818*/           OPC_MoveChild, 1,
/*12820*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12823*/           OPC_Scope, 26, /*->12851*/ // 2 children in Scope
/*12825*/             OPC_RecordChild0, // #2 = $Vn
/*12826*/             OPC_CheckChild1Same, 0,
/*12828*/             OPC_MoveParent,
/*12829*/             OPC_CheckType, MVT::v2i32,
/*12831*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12833*/             OPC_EmitInteger, MVT::i32, 14, 
/*12836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12851*/           /*Scope*/ 26, /*->12878*/
/*12852*/             OPC_CheckChild0Same, 0,
/*12854*/             OPC_RecordChild1, // #2 = $Vn
/*12855*/             OPC_MoveParent,
/*12856*/             OPC_CheckType, MVT::v2i32,
/*12858*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12860*/             OPC_EmitInteger, MVT::i32, 14, 
/*12863*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12866*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12878*/           0, /*End of Scope*/
/*12879*/         0, /*End of Scope*/
/*12880*/       /*Scope*/ 63|128,4/*575*/, /*->13457*/
/*12882*/         OPC_RecordChild0, // #0 = $Vn
/*12883*/         OPC_Scope, 3|128,3/*387*/, /*->13273*/ // 2 children in Scope
/*12886*/           OPC_RecordChild1, // #1 = $Vd
/*12887*/           OPC_MoveParent,
/*12888*/           OPC_MoveChild, 1,
/*12890*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12893*/           OPC_Scope, 54, /*->12949*/ // 4 children in Scope
/*12895*/             OPC_RecordChild0, // #2 = $Vm
/*12896*/             OPC_MoveChild, 1,
/*12898*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12901*/             OPC_MoveChild, 0,
/*12903*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12906*/             OPC_MoveChild, 0,
/*12908*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12911*/             OPC_MoveChild, 0,
/*12913*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12916*/             OPC_MoveParent,
/*12917*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12919*/             OPC_CheckType, MVT::v8i8,
/*12921*/             OPC_MoveParent,
/*12922*/             OPC_MoveParent,
/*12923*/             OPC_CheckChild1Same, 1,
/*12925*/             OPC_MoveParent,
/*12926*/             OPC_MoveParent,
/*12927*/             OPC_CheckType, MVT::v1i64,
/*12929*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12931*/             OPC_EmitInteger, MVT::i32, 14, 
/*12934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12937*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12949*/           /*Scope*/ 107, /*->13057*/
/*12950*/             OPC_MoveChild, 0,
/*12952*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12955*/             OPC_Scope, 49, /*->13006*/ // 2 children in Scope
/*12957*/               OPC_CheckChild0Same, 1,
/*12959*/               OPC_MoveChild, 1,
/*12961*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12964*/               OPC_MoveChild, 0,
/*12966*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12969*/               OPC_MoveChild, 0,
/*12971*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12974*/               OPC_MoveParent,
/*12975*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12977*/               OPC_CheckType, MVT::v8i8,
/*12979*/               OPC_MoveParent,
/*12980*/               OPC_MoveParent,
/*12981*/               OPC_MoveParent,
/*12982*/               OPC_RecordChild1, // #2 = $Vm
/*12983*/               OPC_MoveParent,
/*12984*/               OPC_CheckType, MVT::v1i64,
/*12986*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12988*/               OPC_EmitInteger, MVT::i32, 14, 
/*12991*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13006*/             /*Scope*/ 49, /*->13056*/
/*13007*/               OPC_MoveChild, 0,
/*13009*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13012*/               OPC_MoveChild, 0,
/*13014*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13017*/               OPC_MoveChild, 0,
/*13019*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13022*/               OPC_MoveParent,
/*13023*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13025*/               OPC_CheckType, MVT::v8i8,
/*13027*/               OPC_MoveParent,
/*13028*/               OPC_MoveParent,
/*13029*/               OPC_CheckChild1Same, 1,
/*13031*/               OPC_MoveParent,
/*13032*/               OPC_RecordChild1, // #2 = $Vm
/*13033*/               OPC_MoveParent,
/*13034*/               OPC_CheckType, MVT::v1i64,
/*13036*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/               OPC_EmitInteger, MVT::i32, 14, 
/*13041*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13056*/             0, /*End of Scope*/
/*13057*/           /*Scope*/ 106, /*->13164*/
/*13058*/             OPC_RecordChild0, // #2 = $Vm
/*13059*/             OPC_MoveChild, 1,
/*13061*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13064*/             OPC_Scope, 48, /*->13114*/ // 2 children in Scope
/*13066*/               OPC_CheckChild0Same, 0,
/*13068*/               OPC_MoveChild, 1,
/*13070*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13073*/               OPC_MoveChild, 0,
/*13075*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13078*/               OPC_MoveChild, 0,
/*13080*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13083*/               OPC_MoveParent,
/*13084*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13086*/               OPC_CheckType, MVT::v8i8,
/*13088*/               OPC_MoveParent,
/*13089*/               OPC_MoveParent,
/*13090*/               OPC_MoveParent,
/*13091*/               OPC_MoveParent,
/*13092*/               OPC_CheckType, MVT::v1i64,
/*13094*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13096*/               OPC_EmitInteger, MVT::i32, 14, 
/*13099*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13102*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13114*/             /*Scope*/ 48, /*->13163*/
/*13115*/               OPC_MoveChild, 0,
/*13117*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13120*/               OPC_MoveChild, 0,
/*13122*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13125*/               OPC_MoveChild, 0,
/*13127*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13130*/               OPC_MoveParent,
/*13131*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13133*/               OPC_CheckType, MVT::v8i8,
/*13135*/               OPC_MoveParent,
/*13136*/               OPC_MoveParent,
/*13137*/               OPC_CheckChild1Same, 0,
/*13139*/               OPC_MoveParent,
/*13140*/               OPC_MoveParent,
/*13141*/               OPC_CheckType, MVT::v1i64,
/*13143*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13145*/               OPC_EmitInteger, MVT::i32, 14, 
/*13148*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13151*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13163*/             0, /*End of Scope*/
/*13164*/           /*Scope*/ 107, /*->13272*/
/*13165*/             OPC_MoveChild, 0,
/*13167*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13170*/             OPC_Scope, 49, /*->13221*/ // 2 children in Scope
/*13172*/               OPC_CheckChild0Same, 0,
/*13174*/               OPC_MoveChild, 1,
/*13176*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13179*/               OPC_MoveChild, 0,
/*13181*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13184*/               OPC_MoveChild, 0,
/*13186*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13189*/               OPC_MoveParent,
/*13190*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13192*/               OPC_CheckType, MVT::v8i8,
/*13194*/               OPC_MoveParent,
/*13195*/               OPC_MoveParent,
/*13196*/               OPC_MoveParent,
/*13197*/               OPC_RecordChild1, // #2 = $Vm
/*13198*/               OPC_MoveParent,
/*13199*/               OPC_CheckType, MVT::v1i64,
/*13201*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13203*/               OPC_EmitInteger, MVT::i32, 14, 
/*13206*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13209*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13221*/             /*Scope*/ 49, /*->13271*/
/*13222*/               OPC_MoveChild, 0,
/*13224*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13227*/               OPC_MoveChild, 0,
/*13229*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13232*/               OPC_MoveChild, 0,
/*13234*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13237*/               OPC_MoveParent,
/*13238*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13240*/               OPC_CheckType, MVT::v8i8,
/*13242*/               OPC_MoveParent,
/*13243*/               OPC_MoveParent,
/*13244*/               OPC_CheckChild1Same, 0,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_RecordChild1, // #2 = $Vm
/*13248*/               OPC_MoveParent,
/*13249*/               OPC_CheckType, MVT::v1i64,
/*13251*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13253*/               OPC_EmitInteger, MVT::i32, 14, 
/*13256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13259*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13271*/             0, /*End of Scope*/
/*13272*/           0, /*End of Scope*/
/*13273*/         /*Scope*/ 53|128,1/*181*/, /*->13456*/
/*13275*/           OPC_MoveChild, 1,
/*13277*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13280*/           OPC_Scope, 86, /*->13368*/ // 2 children in Scope
/*13282*/             OPC_RecordChild0, // #1 = $Vd
/*13283*/             OPC_MoveChild, 1,
/*13285*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13288*/             OPC_MoveChild, 0,
/*13290*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13293*/             OPC_MoveChild, 0,
/*13295*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13298*/             OPC_MoveParent,
/*13299*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13301*/             OPC_CheckType, MVT::v8i8,
/*13303*/             OPC_MoveParent,
/*13304*/             OPC_MoveParent,
/*13305*/             OPC_MoveParent,
/*13306*/             OPC_MoveParent,
/*13307*/             OPC_MoveChild, 1,
/*13309*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13312*/             OPC_Scope, 26, /*->13340*/ // 2 children in Scope
/*13314*/               OPC_RecordChild0, // #2 = $Vn
/*13315*/               OPC_CheckChild1Same, 1,
/*13317*/               OPC_MoveParent,
/*13318*/               OPC_CheckType, MVT::v1i64,
/*13320*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13322*/               OPC_EmitInteger, MVT::i32, 14, 
/*13325*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13328*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13340*/             /*Scope*/ 26, /*->13367*/
/*13341*/               OPC_CheckChild0Same, 1,
/*13343*/               OPC_RecordChild1, // #2 = $Vn
/*13344*/               OPC_MoveParent,
/*13345*/               OPC_CheckType, MVT::v1i64,
/*13347*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13349*/               OPC_EmitInteger, MVT::i32, 14, 
/*13352*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13355*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13367*/             0, /*End of Scope*/
/*13368*/           /*Scope*/ 86, /*->13455*/
/*13369*/             OPC_MoveChild, 0,
/*13371*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13374*/             OPC_MoveChild, 0,
/*13376*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13379*/             OPC_MoveChild, 0,
/*13381*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13384*/             OPC_MoveParent,
/*13385*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13387*/             OPC_CheckType, MVT::v8i8,
/*13389*/             OPC_MoveParent,
/*13390*/             OPC_MoveParent,
/*13391*/             OPC_RecordChild1, // #1 = $Vd
/*13392*/             OPC_MoveParent,
/*13393*/             OPC_MoveParent,
/*13394*/             OPC_MoveChild, 1,
/*13396*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13399*/             OPC_Scope, 26, /*->13427*/ // 2 children in Scope
/*13401*/               OPC_RecordChild0, // #2 = $Vn
/*13402*/               OPC_CheckChild1Same, 1,
/*13404*/               OPC_MoveParent,
/*13405*/               OPC_CheckType, MVT::v1i64,
/*13407*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13409*/               OPC_EmitInteger, MVT::i32, 14, 
/*13412*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13415*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13427*/             /*Scope*/ 26, /*->13454*/
/*13428*/               OPC_CheckChild0Same, 1,
/*13430*/               OPC_RecordChild1, // #2 = $Vn
/*13431*/               OPC_MoveParent,
/*13432*/               OPC_CheckType, MVT::v1i64,
/*13434*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13436*/               OPC_EmitInteger, MVT::i32, 14, 
/*13439*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13442*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13454*/             0, /*End of Scope*/
/*13455*/           0, /*End of Scope*/
/*13456*/         0, /*End of Scope*/
/*13457*/       /*Scope*/ 55|128,1/*183*/, /*->13642*/
/*13459*/         OPC_MoveChild, 0,
/*13461*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13464*/         OPC_Scope, 87, /*->13553*/ // 2 children in Scope
/*13466*/           OPC_RecordChild0, // #0 = $Vd
/*13467*/           OPC_MoveChild, 1,
/*13469*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13472*/           OPC_MoveChild, 0,
/*13474*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13477*/           OPC_MoveChild, 0,
/*13479*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13482*/           OPC_MoveParent,
/*13483*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13485*/           OPC_CheckType, MVT::v8i8,
/*13487*/           OPC_MoveParent,
/*13488*/           OPC_MoveParent,
/*13489*/           OPC_MoveParent,
/*13490*/           OPC_RecordChild1, // #1 = $Vm
/*13491*/           OPC_MoveParent,
/*13492*/           OPC_MoveChild, 1,
/*13494*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13497*/           OPC_Scope, 26, /*->13525*/ // 2 children in Scope
/*13499*/             OPC_RecordChild0, // #2 = $Vn
/*13500*/             OPC_CheckChild1Same, 0,
/*13502*/             OPC_MoveParent,
/*13503*/             OPC_CheckType, MVT::v1i64,
/*13505*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13507*/             OPC_EmitInteger, MVT::i32, 14, 
/*13510*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13513*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13525*/           /*Scope*/ 26, /*->13552*/
/*13526*/             OPC_CheckChild0Same, 0,
/*13528*/             OPC_RecordChild1, // #2 = $Vn
/*13529*/             OPC_MoveParent,
/*13530*/             OPC_CheckType, MVT::v1i64,
/*13532*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13534*/             OPC_EmitInteger, MVT::i32, 14, 
/*13537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13540*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13552*/           0, /*End of Scope*/
/*13553*/         /*Scope*/ 87, /*->13641*/
/*13554*/           OPC_MoveChild, 0,
/*13556*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13559*/           OPC_MoveChild, 0,
/*13561*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13564*/           OPC_MoveChild, 0,
/*13566*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13569*/           OPC_MoveParent,
/*13570*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13572*/           OPC_CheckType, MVT::v8i8,
/*13574*/           OPC_MoveParent,
/*13575*/           OPC_MoveParent,
/*13576*/           OPC_RecordChild1, // #0 = $Vd
/*13577*/           OPC_MoveParent,
/*13578*/           OPC_RecordChild1, // #1 = $Vm
/*13579*/           OPC_MoveParent,
/*13580*/           OPC_MoveChild, 1,
/*13582*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13585*/           OPC_Scope, 26, /*->13613*/ // 2 children in Scope
/*13587*/             OPC_RecordChild0, // #2 = $Vn
/*13588*/             OPC_CheckChild1Same, 0,
/*13590*/             OPC_MoveParent,
/*13591*/             OPC_CheckType, MVT::v1i64,
/*13593*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13595*/             OPC_EmitInteger, MVT::i32, 14, 
/*13598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13613*/           /*Scope*/ 26, /*->13640*/
/*13614*/             OPC_CheckChild0Same, 0,
/*13616*/             OPC_RecordChild1, // #2 = $Vn
/*13617*/             OPC_MoveParent,
/*13618*/             OPC_CheckType, MVT::v1i64,
/*13620*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13622*/             OPC_EmitInteger, MVT::i32, 14, 
/*13625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13628*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13640*/           0, /*End of Scope*/
/*13641*/         0, /*End of Scope*/
/*13642*/       /*Scope*/ 63|128,4/*575*/, /*->14219*/
/*13644*/         OPC_RecordChild0, // #0 = $Vn
/*13645*/         OPC_Scope, 3|128,3/*387*/, /*->14035*/ // 2 children in Scope
/*13648*/           OPC_RecordChild1, // #1 = $Vd
/*13649*/           OPC_MoveParent,
/*13650*/           OPC_MoveChild, 1,
/*13652*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13655*/           OPC_Scope, 54, /*->13711*/ // 4 children in Scope
/*13657*/             OPC_RecordChild0, // #2 = $Vm
/*13658*/             OPC_MoveChild, 1,
/*13660*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13668*/             OPC_MoveChild, 0,
/*13670*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13673*/             OPC_MoveChild, 0,
/*13675*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13678*/             OPC_MoveParent,
/*13679*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13681*/             OPC_CheckType, MVT::v16i8,
/*13683*/             OPC_MoveParent,
/*13684*/             OPC_MoveParent,
/*13685*/             OPC_CheckChild1Same, 1,
/*13687*/             OPC_MoveParent,
/*13688*/             OPC_MoveParent,
/*13689*/             OPC_CheckType, MVT::v4i32,
/*13691*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13693*/             OPC_EmitInteger, MVT::i32, 14, 
/*13696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13699*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13711*/           /*Scope*/ 107, /*->13819*/
/*13712*/             OPC_MoveChild, 0,
/*13714*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13717*/             OPC_Scope, 49, /*->13768*/ // 2 children in Scope
/*13719*/               OPC_CheckChild0Same, 1,
/*13721*/               OPC_MoveChild, 1,
/*13723*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13726*/               OPC_MoveChild, 0,
/*13728*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13731*/               OPC_MoveChild, 0,
/*13733*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13736*/               OPC_MoveParent,
/*13737*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13739*/               OPC_CheckType, MVT::v16i8,
/*13741*/               OPC_MoveParent,
/*13742*/               OPC_MoveParent,
/*13743*/               OPC_MoveParent,
/*13744*/               OPC_RecordChild1, // #2 = $Vm
/*13745*/               OPC_MoveParent,
/*13746*/               OPC_CheckType, MVT::v4i32,
/*13748*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13750*/               OPC_EmitInteger, MVT::i32, 14, 
/*13753*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13756*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13768*/             /*Scope*/ 49, /*->13818*/
/*13769*/               OPC_MoveChild, 0,
/*13771*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13774*/               OPC_MoveChild, 0,
/*13776*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13779*/               OPC_MoveChild, 0,
/*13781*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13784*/               OPC_MoveParent,
/*13785*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13787*/               OPC_CheckType, MVT::v16i8,
/*13789*/               OPC_MoveParent,
/*13790*/               OPC_MoveParent,
/*13791*/               OPC_CheckChild1Same, 1,
/*13793*/               OPC_MoveParent,
/*13794*/               OPC_RecordChild1, // #2 = $Vm
/*13795*/               OPC_MoveParent,
/*13796*/               OPC_CheckType, MVT::v4i32,
/*13798*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/               OPC_EmitInteger, MVT::i32, 14, 
/*13803*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13818*/             0, /*End of Scope*/
/*13819*/           /*Scope*/ 106, /*->13926*/
/*13820*/             OPC_RecordChild0, // #2 = $Vm
/*13821*/             OPC_MoveChild, 1,
/*13823*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13826*/             OPC_Scope, 48, /*->13876*/ // 2 children in Scope
/*13828*/               OPC_CheckChild0Same, 0,
/*13830*/               OPC_MoveChild, 1,
/*13832*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13835*/               OPC_MoveChild, 0,
/*13837*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13840*/               OPC_MoveChild, 0,
/*13842*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13845*/               OPC_MoveParent,
/*13846*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13848*/               OPC_CheckType, MVT::v16i8,
/*13850*/               OPC_MoveParent,
/*13851*/               OPC_MoveParent,
/*13852*/               OPC_MoveParent,
/*13853*/               OPC_MoveParent,
/*13854*/               OPC_CheckType, MVT::v4i32,
/*13856*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13858*/               OPC_EmitInteger, MVT::i32, 14, 
/*13861*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13864*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13876*/             /*Scope*/ 48, /*->13925*/
/*13877*/               OPC_MoveChild, 0,
/*13879*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13882*/               OPC_MoveChild, 0,
/*13884*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13887*/               OPC_MoveChild, 0,
/*13889*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13892*/               OPC_MoveParent,
/*13893*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13895*/               OPC_CheckType, MVT::v16i8,
/*13897*/               OPC_MoveParent,
/*13898*/               OPC_MoveParent,
/*13899*/               OPC_CheckChild1Same, 0,
/*13901*/               OPC_MoveParent,
/*13902*/               OPC_MoveParent,
/*13903*/               OPC_CheckType, MVT::v4i32,
/*13905*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13907*/               OPC_EmitInteger, MVT::i32, 14, 
/*13910*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13913*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13925*/             0, /*End of Scope*/
/*13926*/           /*Scope*/ 107, /*->14034*/
/*13927*/             OPC_MoveChild, 0,
/*13929*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13932*/             OPC_Scope, 49, /*->13983*/ // 2 children in Scope
/*13934*/               OPC_CheckChild0Same, 0,
/*13936*/               OPC_MoveChild, 1,
/*13938*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13941*/               OPC_MoveChild, 0,
/*13943*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13946*/               OPC_MoveChild, 0,
/*13948*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13951*/               OPC_MoveParent,
/*13952*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13954*/               OPC_CheckType, MVT::v16i8,
/*13956*/               OPC_MoveParent,
/*13957*/               OPC_MoveParent,
/*13958*/               OPC_MoveParent,
/*13959*/               OPC_RecordChild1, // #2 = $Vm
/*13960*/               OPC_MoveParent,
/*13961*/               OPC_CheckType, MVT::v4i32,
/*13963*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13965*/               OPC_EmitInteger, MVT::i32, 14, 
/*13968*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13971*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13983*/             /*Scope*/ 49, /*->14033*/
/*13984*/               OPC_MoveChild, 0,
/*13986*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13989*/               OPC_MoveChild, 0,
/*13991*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13994*/               OPC_MoveChild, 0,
/*13996*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13999*/               OPC_MoveParent,
/*14000*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14002*/               OPC_CheckType, MVT::v16i8,
/*14004*/               OPC_MoveParent,
/*14005*/               OPC_MoveParent,
/*14006*/               OPC_CheckChild1Same, 0,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_RecordChild1, // #2 = $Vm
/*14010*/               OPC_MoveParent,
/*14011*/               OPC_CheckType, MVT::v4i32,
/*14013*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14015*/               OPC_EmitInteger, MVT::i32, 14, 
/*14018*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14021*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14033*/             0, /*End of Scope*/
/*14034*/           0, /*End of Scope*/
/*14035*/         /*Scope*/ 53|128,1/*181*/, /*->14218*/
/*14037*/           OPC_MoveChild, 1,
/*14039*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14042*/           OPC_Scope, 86, /*->14130*/ // 2 children in Scope
/*14044*/             OPC_RecordChild0, // #1 = $Vd
/*14045*/             OPC_MoveChild, 1,
/*14047*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14050*/             OPC_MoveChild, 0,
/*14052*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14055*/             OPC_MoveChild, 0,
/*14057*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14060*/             OPC_MoveParent,
/*14061*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14063*/             OPC_CheckType, MVT::v16i8,
/*14065*/             OPC_MoveParent,
/*14066*/             OPC_MoveParent,
/*14067*/             OPC_MoveParent,
/*14068*/             OPC_MoveParent,
/*14069*/             OPC_MoveChild, 1,
/*14071*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14074*/             OPC_Scope, 26, /*->14102*/ // 2 children in Scope
/*14076*/               OPC_RecordChild0, // #2 = $Vn
/*14077*/               OPC_CheckChild1Same, 1,
/*14079*/               OPC_MoveParent,
/*14080*/               OPC_CheckType, MVT::v4i32,
/*14082*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14084*/               OPC_EmitInteger, MVT::i32, 14, 
/*14087*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14090*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14102*/             /*Scope*/ 26, /*->14129*/
/*14103*/               OPC_CheckChild0Same, 1,
/*14105*/               OPC_RecordChild1, // #2 = $Vn
/*14106*/               OPC_MoveParent,
/*14107*/               OPC_CheckType, MVT::v4i32,
/*14109*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14111*/               OPC_EmitInteger, MVT::i32, 14, 
/*14114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14129*/             0, /*End of Scope*/
/*14130*/           /*Scope*/ 86, /*->14217*/
/*14131*/             OPC_MoveChild, 0,
/*14133*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14136*/             OPC_MoveChild, 0,
/*14138*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14141*/             OPC_MoveChild, 0,
/*14143*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14146*/             OPC_MoveParent,
/*14147*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14149*/             OPC_CheckType, MVT::v16i8,
/*14151*/             OPC_MoveParent,
/*14152*/             OPC_MoveParent,
/*14153*/             OPC_RecordChild1, // #1 = $Vd
/*14154*/             OPC_MoveParent,
/*14155*/             OPC_MoveParent,
/*14156*/             OPC_MoveChild, 1,
/*14158*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14161*/             OPC_Scope, 26, /*->14189*/ // 2 children in Scope
/*14163*/               OPC_RecordChild0, // #2 = $Vn
/*14164*/               OPC_CheckChild1Same, 1,
/*14166*/               OPC_MoveParent,
/*14167*/               OPC_CheckType, MVT::v4i32,
/*14169*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14171*/               OPC_EmitInteger, MVT::i32, 14, 
/*14174*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14177*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14189*/             /*Scope*/ 26, /*->14216*/
/*14190*/               OPC_CheckChild0Same, 1,
/*14192*/               OPC_RecordChild1, // #2 = $Vn
/*14193*/               OPC_MoveParent,
/*14194*/               OPC_CheckType, MVT::v4i32,
/*14196*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14198*/               OPC_EmitInteger, MVT::i32, 14, 
/*14201*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14204*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14216*/             0, /*End of Scope*/
/*14217*/           0, /*End of Scope*/
/*14218*/         0, /*End of Scope*/
/*14219*/       /*Scope*/ 55|128,1/*183*/, /*->14404*/
/*14221*/         OPC_MoveChild, 0,
/*14223*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14226*/         OPC_Scope, 87, /*->14315*/ // 2 children in Scope
/*14228*/           OPC_RecordChild0, // #0 = $Vd
/*14229*/           OPC_MoveChild, 1,
/*14231*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14234*/           OPC_MoveChild, 0,
/*14236*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14239*/           OPC_MoveChild, 0,
/*14241*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14244*/           OPC_MoveParent,
/*14245*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14247*/           OPC_CheckType, MVT::v16i8,
/*14249*/           OPC_MoveParent,
/*14250*/           OPC_MoveParent,
/*14251*/           OPC_MoveParent,
/*14252*/           OPC_RecordChild1, // #1 = $Vm
/*14253*/           OPC_MoveParent,
/*14254*/           OPC_MoveChild, 1,
/*14256*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14259*/           OPC_Scope, 26, /*->14287*/ // 2 children in Scope
/*14261*/             OPC_RecordChild0, // #2 = $Vn
/*14262*/             OPC_CheckChild1Same, 0,
/*14264*/             OPC_MoveParent,
/*14265*/             OPC_CheckType, MVT::v4i32,
/*14267*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14269*/             OPC_EmitInteger, MVT::i32, 14, 
/*14272*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14275*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14287*/           /*Scope*/ 26, /*->14314*/
/*14288*/             OPC_CheckChild0Same, 0,
/*14290*/             OPC_RecordChild1, // #2 = $Vn
/*14291*/             OPC_MoveParent,
/*14292*/             OPC_CheckType, MVT::v4i32,
/*14294*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14296*/             OPC_EmitInteger, MVT::i32, 14, 
/*14299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14314*/           0, /*End of Scope*/
/*14315*/         /*Scope*/ 87, /*->14403*/
/*14316*/           OPC_MoveChild, 0,
/*14318*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14321*/           OPC_MoveChild, 0,
/*14323*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14326*/           OPC_MoveChild, 0,
/*14328*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14331*/           OPC_MoveParent,
/*14332*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14334*/           OPC_CheckType, MVT::v16i8,
/*14336*/           OPC_MoveParent,
/*14337*/           OPC_MoveParent,
/*14338*/           OPC_RecordChild1, // #0 = $Vd
/*14339*/           OPC_MoveParent,
/*14340*/           OPC_RecordChild1, // #1 = $Vm
/*14341*/           OPC_MoveParent,
/*14342*/           OPC_MoveChild, 1,
/*14344*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14347*/           OPC_Scope, 26, /*->14375*/ // 2 children in Scope
/*14349*/             OPC_RecordChild0, // #2 = $Vn
/*14350*/             OPC_CheckChild1Same, 0,
/*14352*/             OPC_MoveParent,
/*14353*/             OPC_CheckType, MVT::v4i32,
/*14355*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14357*/             OPC_EmitInteger, MVT::i32, 14, 
/*14360*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14363*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14375*/           /*Scope*/ 26, /*->14402*/
/*14376*/             OPC_CheckChild0Same, 0,
/*14378*/             OPC_RecordChild1, // #2 = $Vn
/*14379*/             OPC_MoveParent,
/*14380*/             OPC_CheckType, MVT::v4i32,
/*14382*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14384*/             OPC_EmitInteger, MVT::i32, 14, 
/*14387*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14390*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14402*/           0, /*End of Scope*/
/*14403*/         0, /*End of Scope*/
/*14404*/       /*Scope*/ 63|128,4/*575*/, /*->14981*/
/*14406*/         OPC_RecordChild0, // #0 = $Vn
/*14407*/         OPC_Scope, 3|128,3/*387*/, /*->14797*/ // 2 children in Scope
/*14410*/           OPC_RecordChild1, // #1 = $Vd
/*14411*/           OPC_MoveParent,
/*14412*/           OPC_MoveChild, 1,
/*14414*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14417*/           OPC_Scope, 54, /*->14473*/ // 4 children in Scope
/*14419*/             OPC_RecordChild0, // #2 = $Vm
/*14420*/             OPC_MoveChild, 1,
/*14422*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14425*/             OPC_MoveChild, 0,
/*14427*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14430*/             OPC_MoveChild, 0,
/*14432*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14435*/             OPC_MoveChild, 0,
/*14437*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14440*/             OPC_MoveParent,
/*14441*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14443*/             OPC_CheckType, MVT::v16i8,
/*14445*/             OPC_MoveParent,
/*14446*/             OPC_MoveParent,
/*14447*/             OPC_CheckChild1Same, 1,
/*14449*/             OPC_MoveParent,
/*14450*/             OPC_MoveParent,
/*14451*/             OPC_CheckType, MVT::v2i64,
/*14453*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14455*/             OPC_EmitInteger, MVT::i32, 14, 
/*14458*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14461*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14473*/           /*Scope*/ 107, /*->14581*/
/*14474*/             OPC_MoveChild, 0,
/*14476*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14479*/             OPC_Scope, 49, /*->14530*/ // 2 children in Scope
/*14481*/               OPC_CheckChild0Same, 1,
/*14483*/               OPC_MoveChild, 1,
/*14485*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14488*/               OPC_MoveChild, 0,
/*14490*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14493*/               OPC_MoveChild, 0,
/*14495*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14498*/               OPC_MoveParent,
/*14499*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14501*/               OPC_CheckType, MVT::v16i8,
/*14503*/               OPC_MoveParent,
/*14504*/               OPC_MoveParent,
/*14505*/               OPC_MoveParent,
/*14506*/               OPC_RecordChild1, // #2 = $Vm
/*14507*/               OPC_MoveParent,
/*14508*/               OPC_CheckType, MVT::v2i64,
/*14510*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14512*/               OPC_EmitInteger, MVT::i32, 14, 
/*14515*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14518*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14530*/             /*Scope*/ 49, /*->14580*/
/*14531*/               OPC_MoveChild, 0,
/*14533*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14536*/               OPC_MoveChild, 0,
/*14538*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14541*/               OPC_MoveChild, 0,
/*14543*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14546*/               OPC_MoveParent,
/*14547*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14549*/               OPC_CheckType, MVT::v16i8,
/*14551*/               OPC_MoveParent,
/*14552*/               OPC_MoveParent,
/*14553*/               OPC_CheckChild1Same, 1,
/*14555*/               OPC_MoveParent,
/*14556*/               OPC_RecordChild1, // #2 = $Vm
/*14557*/               OPC_MoveParent,
/*14558*/               OPC_CheckType, MVT::v2i64,
/*14560*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/               OPC_EmitInteger, MVT::i32, 14, 
/*14565*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14580*/             0, /*End of Scope*/
/*14581*/           /*Scope*/ 106, /*->14688*/
/*14582*/             OPC_RecordChild0, // #2 = $Vm
/*14583*/             OPC_MoveChild, 1,
/*14585*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14588*/             OPC_Scope, 48, /*->14638*/ // 2 children in Scope
/*14590*/               OPC_CheckChild0Same, 0,
/*14592*/               OPC_MoveChild, 1,
/*14594*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14597*/               OPC_MoveChild, 0,
/*14599*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14602*/               OPC_MoveChild, 0,
/*14604*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14607*/               OPC_MoveParent,
/*14608*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14610*/               OPC_CheckType, MVT::v16i8,
/*14612*/               OPC_MoveParent,
/*14613*/               OPC_MoveParent,
/*14614*/               OPC_MoveParent,
/*14615*/               OPC_MoveParent,
/*14616*/               OPC_CheckType, MVT::v2i64,
/*14618*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14620*/               OPC_EmitInteger, MVT::i32, 14, 
/*14623*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14626*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14638*/             /*Scope*/ 48, /*->14687*/
/*14639*/               OPC_MoveChild, 0,
/*14641*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14644*/               OPC_MoveChild, 0,
/*14646*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14649*/               OPC_MoveChild, 0,
/*14651*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14654*/               OPC_MoveParent,
/*14655*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14657*/               OPC_CheckType, MVT::v16i8,
/*14659*/               OPC_MoveParent,
/*14660*/               OPC_MoveParent,
/*14661*/               OPC_CheckChild1Same, 0,
/*14663*/               OPC_MoveParent,
/*14664*/               OPC_MoveParent,
/*14665*/               OPC_CheckType, MVT::v2i64,
/*14667*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14669*/               OPC_EmitInteger, MVT::i32, 14, 
/*14672*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14675*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14687*/             0, /*End of Scope*/
/*14688*/           /*Scope*/ 107, /*->14796*/
/*14689*/             OPC_MoveChild, 0,
/*14691*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14694*/             OPC_Scope, 49, /*->14745*/ // 2 children in Scope
/*14696*/               OPC_CheckChild0Same, 0,
/*14698*/               OPC_MoveChild, 1,
/*14700*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14703*/               OPC_MoveChild, 0,
/*14705*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14708*/               OPC_MoveChild, 0,
/*14710*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14713*/               OPC_MoveParent,
/*14714*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14716*/               OPC_CheckType, MVT::v16i8,
/*14718*/               OPC_MoveParent,
/*14719*/               OPC_MoveParent,
/*14720*/               OPC_MoveParent,
/*14721*/               OPC_RecordChild1, // #2 = $Vm
/*14722*/               OPC_MoveParent,
/*14723*/               OPC_CheckType, MVT::v2i64,
/*14725*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14727*/               OPC_EmitInteger, MVT::i32, 14, 
/*14730*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14733*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14745*/             /*Scope*/ 49, /*->14795*/
/*14746*/               OPC_MoveChild, 0,
/*14748*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14751*/               OPC_MoveChild, 0,
/*14753*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14756*/               OPC_MoveChild, 0,
/*14758*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14761*/               OPC_MoveParent,
/*14762*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14764*/               OPC_CheckType, MVT::v16i8,
/*14766*/               OPC_MoveParent,
/*14767*/               OPC_MoveParent,
/*14768*/               OPC_CheckChild1Same, 0,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_RecordChild1, // #2 = $Vm
/*14772*/               OPC_MoveParent,
/*14773*/               OPC_CheckType, MVT::v2i64,
/*14775*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14777*/               OPC_EmitInteger, MVT::i32, 14, 
/*14780*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14783*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14795*/             0, /*End of Scope*/
/*14796*/           0, /*End of Scope*/
/*14797*/         /*Scope*/ 53|128,1/*181*/, /*->14980*/
/*14799*/           OPC_MoveChild, 1,
/*14801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14804*/           OPC_Scope, 86, /*->14892*/ // 2 children in Scope
/*14806*/             OPC_RecordChild0, // #1 = $Vd
/*14807*/             OPC_MoveChild, 1,
/*14809*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14812*/             OPC_MoveChild, 0,
/*14814*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14817*/             OPC_MoveChild, 0,
/*14819*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14822*/             OPC_MoveParent,
/*14823*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14825*/             OPC_CheckType, MVT::v16i8,
/*14827*/             OPC_MoveParent,
/*14828*/             OPC_MoveParent,
/*14829*/             OPC_MoveParent,
/*14830*/             OPC_MoveParent,
/*14831*/             OPC_MoveChild, 1,
/*14833*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14836*/             OPC_Scope, 26, /*->14864*/ // 2 children in Scope
/*14838*/               OPC_RecordChild0, // #2 = $Vn
/*14839*/               OPC_CheckChild1Same, 1,
/*14841*/               OPC_MoveParent,
/*14842*/               OPC_CheckType, MVT::v2i64,
/*14844*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14846*/               OPC_EmitInteger, MVT::i32, 14, 
/*14849*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14852*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14864*/             /*Scope*/ 26, /*->14891*/
/*14865*/               OPC_CheckChild0Same, 1,
/*14867*/               OPC_RecordChild1, // #2 = $Vn
/*14868*/               OPC_MoveParent,
/*14869*/               OPC_CheckType, MVT::v2i64,
/*14871*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14873*/               OPC_EmitInteger, MVT::i32, 14, 
/*14876*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14879*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14891*/             0, /*End of Scope*/
/*14892*/           /*Scope*/ 86, /*->14979*/
/*14893*/             OPC_MoveChild, 0,
/*14895*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14898*/             OPC_MoveChild, 0,
/*14900*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14903*/             OPC_MoveChild, 0,
/*14905*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14908*/             OPC_MoveParent,
/*14909*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14911*/             OPC_CheckType, MVT::v16i8,
/*14913*/             OPC_MoveParent,
/*14914*/             OPC_MoveParent,
/*14915*/             OPC_RecordChild1, // #1 = $Vd
/*14916*/             OPC_MoveParent,
/*14917*/             OPC_MoveParent,
/*14918*/             OPC_MoveChild, 1,
/*14920*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14923*/             OPC_Scope, 26, /*->14951*/ // 2 children in Scope
/*14925*/               OPC_RecordChild0, // #2 = $Vn
/*14926*/               OPC_CheckChild1Same, 1,
/*14928*/               OPC_MoveParent,
/*14929*/               OPC_CheckType, MVT::v2i64,
/*14931*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14933*/               OPC_EmitInteger, MVT::i32, 14, 
/*14936*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14939*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14951*/             /*Scope*/ 26, /*->14978*/
/*14952*/               OPC_CheckChild0Same, 1,
/*14954*/               OPC_RecordChild1, // #2 = $Vn
/*14955*/               OPC_MoveParent,
/*14956*/               OPC_CheckType, MVT::v2i64,
/*14958*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14960*/               OPC_EmitInteger, MVT::i32, 14, 
/*14963*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14966*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14978*/             0, /*End of Scope*/
/*14979*/           0, /*End of Scope*/
/*14980*/         0, /*End of Scope*/
/*14981*/       /*Scope*/ 55|128,1/*183*/, /*->15166*/
/*14983*/         OPC_MoveChild, 0,
/*14985*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14988*/         OPC_Scope, 87, /*->15077*/ // 2 children in Scope
/*14990*/           OPC_RecordChild0, // #0 = $Vd
/*14991*/           OPC_MoveChild, 1,
/*14993*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14996*/           OPC_MoveChild, 0,
/*14998*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15001*/           OPC_MoveChild, 0,
/*15003*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15006*/           OPC_MoveParent,
/*15007*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15009*/           OPC_CheckType, MVT::v16i8,
/*15011*/           OPC_MoveParent,
/*15012*/           OPC_MoveParent,
/*15013*/           OPC_MoveParent,
/*15014*/           OPC_RecordChild1, // #1 = $Vm
/*15015*/           OPC_MoveParent,
/*15016*/           OPC_MoveChild, 1,
/*15018*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15021*/           OPC_Scope, 26, /*->15049*/ // 2 children in Scope
/*15023*/             OPC_RecordChild0, // #2 = $Vn
/*15024*/             OPC_CheckChild1Same, 0,
/*15026*/             OPC_MoveParent,
/*15027*/             OPC_CheckType, MVT::v2i64,
/*15029*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15031*/             OPC_EmitInteger, MVT::i32, 14, 
/*15034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15049*/           /*Scope*/ 26, /*->15076*/
/*15050*/             OPC_CheckChild0Same, 0,
/*15052*/             OPC_RecordChild1, // #2 = $Vn
/*15053*/             OPC_MoveParent,
/*15054*/             OPC_CheckType, MVT::v2i64,
/*15056*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15058*/             OPC_EmitInteger, MVT::i32, 14, 
/*15061*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15064*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15076*/           0, /*End of Scope*/
/*15077*/         /*Scope*/ 87, /*->15165*/
/*15078*/           OPC_MoveChild, 0,
/*15080*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15083*/           OPC_MoveChild, 0,
/*15085*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15088*/           OPC_MoveChild, 0,
/*15090*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15093*/           OPC_MoveParent,
/*15094*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15096*/           OPC_CheckType, MVT::v16i8,
/*15098*/           OPC_MoveParent,
/*15099*/           OPC_MoveParent,
/*15100*/           OPC_RecordChild1, // #0 = $Vd
/*15101*/           OPC_MoveParent,
/*15102*/           OPC_RecordChild1, // #1 = $Vm
/*15103*/           OPC_MoveParent,
/*15104*/           OPC_MoveChild, 1,
/*15106*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15109*/           OPC_Scope, 26, /*->15137*/ // 2 children in Scope
/*15111*/             OPC_RecordChild0, // #2 = $Vn
/*15112*/             OPC_CheckChild1Same, 0,
/*15114*/             OPC_MoveParent,
/*15115*/             OPC_CheckType, MVT::v2i64,
/*15117*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15119*/             OPC_EmitInteger, MVT::i32, 14, 
/*15122*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15125*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15137*/           /*Scope*/ 26, /*->15164*/
/*15138*/             OPC_CheckChild0Same, 0,
/*15140*/             OPC_RecordChild1, // #2 = $Vn
/*15141*/             OPC_MoveParent,
/*15142*/             OPC_CheckType, MVT::v2i64,
/*15144*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15146*/             OPC_EmitInteger, MVT::i32, 14, 
/*15149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15164*/           0, /*End of Scope*/
/*15165*/         0, /*End of Scope*/
/*15166*/       0, /*End of Scope*/
/*15167*/     /*Scope*/ 0|128,1/*128*/, /*->15297*/
/*15169*/       OPC_RecordChild0, // #0 = $Vn
/*15170*/       OPC_MoveChild, 1,
/*15172*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15175*/       OPC_Scope, 73, /*->15250*/ // 2 children in Scope
/*15177*/         OPC_RecordChild0, // #1 = $Vm
/*15178*/         OPC_MoveChild, 1,
/*15180*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15183*/         OPC_MoveChild, 0,
/*15185*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15188*/         OPC_MoveChild, 0,
/*15190*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15193*/         OPC_MoveParent,
/*15194*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15196*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15223
/*15199*/           OPC_MoveParent,
/*15200*/           OPC_MoveParent,
/*15201*/           OPC_MoveParent,
/*15202*/           OPC_CheckType, MVT::v2i32,
/*15204*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15206*/           OPC_EmitInteger, MVT::i32, 14, 
/*15209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15212*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15223*/         /*SwitchType*/ 24, MVT::v16i8,// ->15249
/*15225*/           OPC_MoveParent,
/*15226*/           OPC_MoveParent,
/*15227*/           OPC_MoveParent,
/*15228*/           OPC_CheckType, MVT::v4i32,
/*15230*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15232*/           OPC_EmitInteger, MVT::i32, 14, 
/*15235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15238*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15249*/         0, // EndSwitchType
/*15250*/       /*Scope*/ 45, /*->15296*/
/*15251*/         OPC_MoveChild, 0,
/*15253*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15256*/         OPC_MoveChild, 0,
/*15258*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15261*/         OPC_MoveChild, 0,
/*15263*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15266*/         OPC_MoveParent,
/*15267*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15269*/         OPC_CheckType, MVT::v8i8,
/*15271*/         OPC_MoveParent,
/*15272*/         OPC_MoveParent,
/*15273*/         OPC_RecordChild1, // #1 = $Vm
/*15274*/         OPC_MoveParent,
/*15275*/         OPC_CheckType, MVT::v2i32,
/*15277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15279*/         OPC_EmitInteger, MVT::i32, 14, 
/*15282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15296*/       0, /*End of Scope*/
/*15297*/     /*Scope*/ 101, /*->15399*/
/*15298*/       OPC_MoveChild, 0,
/*15300*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15303*/       OPC_Scope, 46, /*->15351*/ // 2 children in Scope
/*15305*/         OPC_RecordChild0, // #0 = $Vm
/*15306*/         OPC_MoveChild, 1,
/*15308*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15311*/         OPC_MoveChild, 0,
/*15313*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15316*/         OPC_MoveChild, 0,
/*15318*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15321*/         OPC_MoveParent,
/*15322*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15324*/         OPC_CheckType, MVT::v8i8,
/*15326*/         OPC_MoveParent,
/*15327*/         OPC_MoveParent,
/*15328*/         OPC_MoveParent,
/*15329*/         OPC_RecordChild1, // #1 = $Vn
/*15330*/         OPC_CheckType, MVT::v2i32,
/*15332*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15334*/         OPC_EmitInteger, MVT::i32, 14, 
/*15337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15351*/       /*Scope*/ 46, /*->15398*/
/*15352*/         OPC_MoveChild, 0,
/*15354*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15357*/         OPC_MoveChild, 0,
/*15359*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15362*/         OPC_MoveChild, 0,
/*15364*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15367*/         OPC_MoveParent,
/*15368*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15370*/         OPC_CheckType, MVT::v8i8,
/*15372*/         OPC_MoveParent,
/*15373*/         OPC_MoveParent,
/*15374*/         OPC_RecordChild1, // #0 = $Vm
/*15375*/         OPC_MoveParent,
/*15376*/         OPC_RecordChild1, // #1 = $Vn
/*15377*/         OPC_CheckType, MVT::v2i32,
/*15379*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15381*/         OPC_EmitInteger, MVT::i32, 14, 
/*15384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15398*/       0, /*End of Scope*/
/*15399*/     /*Scope*/ 51, /*->15451*/
/*15400*/       OPC_RecordChild0, // #0 = $Vn
/*15401*/       OPC_MoveChild, 1,
/*15403*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15406*/       OPC_MoveChild, 0,
/*15408*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15411*/       OPC_MoveChild, 0,
/*15413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15416*/       OPC_MoveChild, 0,
/*15418*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15421*/       OPC_MoveParent,
/*15422*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15424*/       OPC_CheckType, MVT::v16i8,
/*15426*/       OPC_MoveParent,
/*15427*/       OPC_MoveParent,
/*15428*/       OPC_RecordChild1, // #1 = $Vm
/*15429*/       OPC_MoveParent,
/*15430*/       OPC_CheckType, MVT::v4i32,
/*15432*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15434*/       OPC_EmitInteger, MVT::i32, 14, 
/*15437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15451*/     /*Scope*/ 101, /*->15553*/
/*15452*/       OPC_MoveChild, 0,
/*15454*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15457*/       OPC_Scope, 46, /*->15505*/ // 2 children in Scope
/*15459*/         OPC_RecordChild0, // #0 = $Vm
/*15460*/         OPC_MoveChild, 1,
/*15462*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15465*/         OPC_MoveChild, 0,
/*15467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15470*/         OPC_MoveChild, 0,
/*15472*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15475*/         OPC_MoveParent,
/*15476*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15478*/         OPC_CheckType, MVT::v16i8,
/*15480*/         OPC_MoveParent,
/*15481*/         OPC_MoveParent,
/*15482*/         OPC_MoveParent,
/*15483*/         OPC_RecordChild1, // #1 = $Vn
/*15484*/         OPC_CheckType, MVT::v4i32,
/*15486*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15488*/         OPC_EmitInteger, MVT::i32, 14, 
/*15491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15505*/       /*Scope*/ 46, /*->15552*/
/*15506*/         OPC_MoveChild, 0,
/*15508*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15511*/         OPC_MoveChild, 0,
/*15513*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15516*/         OPC_MoveChild, 0,
/*15518*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15521*/         OPC_MoveParent,
/*15522*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15524*/         OPC_CheckType, MVT::v16i8,
/*15526*/         OPC_MoveParent,
/*15527*/         OPC_MoveParent,
/*15528*/         OPC_RecordChild1, // #0 = $Vm
/*15529*/         OPC_MoveParent,
/*15530*/         OPC_RecordChild1, // #1 = $Vn
/*15531*/         OPC_CheckType, MVT::v4i32,
/*15533*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15535*/         OPC_EmitInteger, MVT::i32, 14, 
/*15538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15552*/       0, /*End of Scope*/
/*15553*/     /*Scope*/ 46, /*->15600*/
/*15554*/       OPC_RecordChild0, // #0 = $Vn
/*15555*/       OPC_RecordChild1, // #1 = $Vm
/*15556*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15578
/*15559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15561*/         OPC_EmitInteger, MVT::i32, 14, 
/*15564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15578*/       /*SwitchType*/ 19, MVT::v4i32,// ->15599
/*15580*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15582*/         OPC_EmitInteger, MVT::i32, 14, 
/*15585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15599*/       0, // EndSwitchType
/*15600*/     0, /*End of Scope*/
/*15601*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->16829
/*15605*/     OPC_Scope, 65|128,2/*321*/, /*->15929*/ // 8 children in Scope
/*15608*/       OPC_MoveChild, 0,
/*15610*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->15865
/*15615*/         OPC_Scope, 89, /*->15706*/ // 2 children in Scope
/*15617*/           OPC_MoveChild, 0,
/*15619*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15622*/           OPC_RecordChild0, // #0 = $a
/*15623*/           OPC_CheckChild1Integer, 16, 
/*15625*/           OPC_CheckChild1Type, MVT::i32,
/*15627*/           OPC_MoveParent,
/*15628*/           OPC_CheckChild1Integer, 16, 
/*15630*/           OPC_CheckChild1Type, MVT::i32,
/*15632*/           OPC_MoveParent,
/*15633*/           OPC_MoveChild, 1,
/*15635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15638*/           OPC_Scope, 37, /*->15677*/ // 2 children in Scope
/*15640*/             OPC_MoveChild, 0,
/*15642*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15645*/             OPC_RecordChild0, // #1 = $b
/*15646*/             OPC_CheckChild1Integer, 16, 
/*15648*/             OPC_CheckChild1Type, MVT::i32,
/*15650*/             OPC_MoveParent,
/*15651*/             OPC_CheckChild1Integer, 16, 
/*15653*/             OPC_CheckChild1Type, MVT::i32,
/*15655*/             OPC_MoveParent,
/*15656*/             OPC_CheckType, MVT::i32,
/*15658*/             OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15660*/             OPC_EmitInteger, MVT::i32, 14, 
/*15663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15666*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15677*/           /*Scope*/ 27, /*->15705*/
/*15678*/             OPC_RecordChild0, // #1 = $b
/*15679*/             OPC_CheckChild1Integer, 16, 
/*15681*/             OPC_CheckChild1Type, MVT::i32,
/*15683*/             OPC_MoveParent,
/*15684*/             OPC_CheckType, MVT::i32,
/*15686*/             OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15688*/             OPC_EmitInteger, MVT::i32, 14, 
/*15691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15705*/           0, /*End of Scope*/
/*15706*/         /*Scope*/ 28|128,1/*156*/, /*->15864*/
/*15708*/           OPC_RecordChild0, // #0 = $a
/*15709*/           OPC_CheckChild1Integer, 16, 
/*15711*/           OPC_CheckChild1Type, MVT::i32,
/*15713*/           OPC_MoveParent,
/*15714*/           OPC_MoveChild, 1,
/*15716*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->15811
/*15720*/             OPC_Scope, 37, /*->15759*/ // 2 children in Scope
/*15722*/               OPC_MoveChild, 0,
/*15724*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15727*/               OPC_RecordChild0, // #1 = $b
/*15728*/               OPC_CheckChild1Integer, 16, 
/*15730*/               OPC_CheckChild1Type, MVT::i32,
/*15732*/               OPC_MoveParent,
/*15733*/               OPC_CheckChild1Integer, 16, 
/*15735*/               OPC_CheckChild1Type, MVT::i32,
/*15737*/               OPC_MoveParent,
/*15738*/               OPC_CheckType, MVT::i32,
/*15740*/               OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15742*/               OPC_EmitInteger, MVT::i32, 14, 
/*15745*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15748*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15759*/             /*Scope*/ 50, /*->15810*/
/*15760*/               OPC_RecordChild0, // #1 = $Rm
/*15761*/               OPC_CheckChild1Integer, 16, 
/*15763*/               OPC_CheckChild1Type, MVT::i32,
/*15765*/               OPC_MoveParent,
/*15766*/               OPC_CheckType, MVT::i32,
/*15768*/               OPC_Scope, 19, /*->15789*/ // 2 children in Scope
/*15770*/                 OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15772*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15775*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15778*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15789*/               /*Scope*/ 19, /*->15809*/
/*15790*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15792*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15795*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15798*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15809*/               0, /*End of Scope*/
/*15810*/             0, /*End of Scope*/
/*15811*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15863
/*15814*/             OPC_RecordChild0, // #1 = $Rm
/*15815*/             OPC_MoveChild, 1,
/*15817*/             OPC_CheckValueType, MVT::i16,
/*15819*/             OPC_MoveParent,
/*15820*/             OPC_MoveParent,
/*15821*/             OPC_Scope, 19, /*->15842*/ // 2 children in Scope
/*15823*/               OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15825*/               OPC_EmitInteger, MVT::i32, 14, 
/*15828*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15831*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15842*/             /*Scope*/ 19, /*->15862*/
/*15843*/               OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15845*/               OPC_EmitInteger, MVT::i32, 14, 
/*15848*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15851*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15862*/             0, /*End of Scope*/
/*15863*/           0, // EndSwitchOpcode
/*15864*/         0, /*End of Scope*/
/*15865*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15928
/*15868*/         OPC_RecordChild0, // #0 = $Rn
/*15869*/         OPC_MoveChild, 1,
/*15871*/         OPC_CheckValueType, MVT::i16,
/*15873*/         OPC_MoveParent,
/*15874*/         OPC_MoveParent,
/*15875*/         OPC_MoveChild, 1,
/*15877*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15880*/         OPC_RecordChild0, // #1 = $Rm
/*15881*/         OPC_CheckChild1Integer, 16, 
/*15883*/         OPC_CheckChild1Type, MVT::i32,
/*15885*/         OPC_MoveParent,
/*15886*/         OPC_Scope, 19, /*->15907*/ // 2 children in Scope
/*15888*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15890*/           OPC_EmitInteger, MVT::i32, 14, 
/*15893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15907*/         /*Scope*/ 19, /*->15927*/
/*15908*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15910*/           OPC_EmitInteger, MVT::i32, 14, 
/*15913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15927*/         0, /*End of Scope*/
/*15928*/       0, // EndSwitchOpcode
/*15929*/     /*Scope*/ 38, /*->15968*/
/*15930*/       OPC_RecordChild0, // #0 = $a
/*15931*/       OPC_MoveChild, 0,
/*15933*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15935*/       OPC_MoveParent,
/*15936*/       OPC_MoveChild, 1,
/*15938*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15941*/       OPC_RecordChild0, // #1 = $b
/*15942*/       OPC_CheckChild1Integer, 16, 
/*15944*/       OPC_CheckChild1Type, MVT::i32,
/*15946*/       OPC_MoveParent,
/*15947*/       OPC_CheckType, MVT::i32,
/*15949*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15951*/       OPC_EmitInteger, MVT::i32, 14, 
/*15954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15968*/     /*Scope*/ 104, /*->16073*/
/*15969*/       OPC_MoveChild, 0,
/*15971*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16008
/*15975*/         OPC_RecordChild0, // #0 = $a
/*15976*/         OPC_CheckChild1Integer, 16, 
/*15978*/         OPC_CheckChild1Type, MVT::i32,
/*15980*/         OPC_MoveParent,
/*15981*/         OPC_RecordChild1, // #1 = $b
/*15982*/         OPC_MoveChild, 1,
/*15984*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15986*/         OPC_MoveParent,
/*15987*/         OPC_CheckType, MVT::i32,
/*15989*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15991*/         OPC_EmitInteger, MVT::i32, 14, 
/*15994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16008*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16072
/*16011*/         OPC_RecordChild0, // #0 = $Rn
/*16012*/         OPC_MoveChild, 1,
/*16014*/         OPC_CheckValueType, MVT::i16,
/*16016*/         OPC_MoveParent,
/*16017*/         OPC_MoveParent,
/*16018*/         OPC_MoveChild, 1,
/*16020*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16023*/         OPC_RecordChild0, // #1 = $Rm
/*16024*/         OPC_MoveChild, 1,
/*16026*/         OPC_CheckValueType, MVT::i16,
/*16028*/         OPC_MoveParent,
/*16029*/         OPC_MoveParent,
/*16030*/         OPC_Scope, 19, /*->16051*/ // 2 children in Scope
/*16032*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16034*/           OPC_EmitInteger, MVT::i32, 14, 
/*16037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16051*/         /*Scope*/ 19, /*->16071*/
/*16052*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16054*/           OPC_EmitInteger, MVT::i32, 14, 
/*16057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16071*/         0, /*End of Scope*/
/*16072*/       0, // EndSwitchOpcode
/*16073*/     /*Scope*/ 10|128,2/*266*/, /*->16341*/
/*16075*/       OPC_RecordChild0, // #0 = $a
/*16076*/       OPC_Scope, 32, /*->16110*/ // 3 children in Scope
/*16078*/         OPC_MoveChild, 0,
/*16080*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16082*/         OPC_MoveParent,
/*16083*/         OPC_RecordChild1, // #1 = $b
/*16084*/         OPC_MoveChild, 1,
/*16086*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16088*/         OPC_MoveParent,
/*16089*/         OPC_CheckType, MVT::i32,
/*16091*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16093*/         OPC_EmitInteger, MVT::i32, 14, 
/*16096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16110*/       /*Scope*/ 97, /*->16208*/
/*16111*/         OPC_RecordChild1, // #1 = $Rm
/*16112*/         OPC_CheckType, MVT::i32,
/*16114*/         OPC_Scope, 23, /*->16139*/ // 4 children in Scope
/*16116*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16118*/           OPC_EmitInteger, MVT::i32, 14, 
/*16121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16139*/         /*Scope*/ 23, /*->16163*/
/*16140*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16142*/           OPC_EmitInteger, MVT::i32, 14, 
/*16145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16163*/         /*Scope*/ 23, /*->16187*/
/*16164*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16166*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16169*/           OPC_EmitInteger, MVT::i32, 14, 
/*16172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16187*/         /*Scope*/ 19, /*->16207*/
/*16188*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16190*/           OPC_EmitInteger, MVT::i32, 14, 
/*16193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16207*/         0, /*End of Scope*/
/*16208*/       /*Scope*/ 2|128,1/*130*/, /*->16340*/
/*16210*/         OPC_MoveChild, 1,
/*16212*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16215*/         OPC_RecordChild0, // #1 = $Vm
/*16216*/         OPC_Scope, 60, /*->16278*/ // 2 children in Scope
/*16218*/           OPC_CheckChild0Type, MVT::v4i16,
/*16220*/           OPC_RecordChild1, // #2 = $lane
/*16221*/           OPC_MoveChild, 1,
/*16223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16226*/           OPC_MoveParent,
/*16227*/           OPC_MoveParent,
/*16228*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16253
/*16231*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16233*/             OPC_EmitConvertToTarget, 2,
/*16235*/             OPC_EmitInteger, MVT::i32, 14, 
/*16238*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16241*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16253*/           /*SwitchType*/ 22, MVT::v8i16,// ->16277
/*16255*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16257*/             OPC_EmitConvertToTarget, 2,
/*16259*/             OPC_EmitInteger, MVT::i32, 14, 
/*16262*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16265*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16277*/           0, // EndSwitchType
/*16278*/         /*Scope*/ 60, /*->16339*/
/*16279*/           OPC_CheckChild0Type, MVT::v2i32,
/*16281*/           OPC_RecordChild1, // #2 = $lane
/*16282*/           OPC_MoveChild, 1,
/*16284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16287*/           OPC_MoveParent,
/*16288*/           OPC_MoveParent,
/*16289*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16314
/*16292*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16294*/             OPC_EmitConvertToTarget, 2,
/*16296*/             OPC_EmitInteger, MVT::i32, 14, 
/*16299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16314*/           /*SwitchType*/ 22, MVT::v4i32,// ->16338
/*16316*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16318*/             OPC_EmitConvertToTarget, 2,
/*16320*/             OPC_EmitInteger, MVT::i32, 14, 
/*16323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16338*/           0, // EndSwitchType
/*16339*/         0, /*End of Scope*/
/*16340*/       0, /*End of Scope*/
/*16341*/     /*Scope*/ 4|128,1/*132*/, /*->16475*/
/*16343*/       OPC_MoveChild, 0,
/*16345*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16348*/       OPC_RecordChild0, // #0 = $Vm
/*16349*/       OPC_Scope, 61, /*->16412*/ // 2 children in Scope
/*16351*/         OPC_CheckChild0Type, MVT::v4i16,
/*16353*/         OPC_RecordChild1, // #1 = $lane
/*16354*/         OPC_MoveChild, 1,
/*16356*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16359*/         OPC_MoveParent,
/*16360*/         OPC_MoveParent,
/*16361*/         OPC_RecordChild1, // #2 = $Vn
/*16362*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16387
/*16365*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16367*/           OPC_EmitConvertToTarget, 1,
/*16369*/           OPC_EmitInteger, MVT::i32, 14, 
/*16372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16387*/         /*SwitchType*/ 22, MVT::v8i16,// ->16411
/*16389*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16391*/           OPC_EmitConvertToTarget, 1,
/*16393*/           OPC_EmitInteger, MVT::i32, 14, 
/*16396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16411*/         0, // EndSwitchType
/*16412*/       /*Scope*/ 61, /*->16474*/
/*16413*/         OPC_CheckChild0Type, MVT::v2i32,
/*16415*/         OPC_RecordChild1, // #1 = $lane
/*16416*/         OPC_MoveChild, 1,
/*16418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16421*/         OPC_MoveParent,
/*16422*/         OPC_MoveParent,
/*16423*/         OPC_RecordChild1, // #2 = $Vn
/*16424*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16449
/*16427*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16429*/           OPC_EmitConvertToTarget, 1,
/*16431*/           OPC_EmitInteger, MVT::i32, 14, 
/*16434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16449*/         /*SwitchType*/ 22, MVT::v4i32,// ->16473
/*16451*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16453*/           OPC_EmitConvertToTarget, 1,
/*16455*/           OPC_EmitInteger, MVT::i32, 14, 
/*16458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16473*/         0, // EndSwitchType
/*16474*/       0, /*End of Scope*/
/*16475*/     /*Scope*/ 109, /*->16585*/
/*16476*/       OPC_RecordChild0, // #0 = $src1
/*16477*/       OPC_MoveChild, 1,
/*16479*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16482*/       OPC_RecordChild0, // #1 = $src2
/*16483*/       OPC_Scope, 49, /*->16534*/ // 2 children in Scope
/*16485*/         OPC_CheckChild0Type, MVT::v8i16,
/*16487*/         OPC_RecordChild1, // #2 = $lane
/*16488*/         OPC_MoveChild, 1,
/*16490*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16493*/         OPC_MoveParent,
/*16494*/         OPC_MoveParent,
/*16495*/         OPC_CheckType, MVT::v8i16,
/*16497*/         OPC_EmitConvertToTarget, 2,
/*16499*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16511*/         OPC_EmitConvertToTarget, 2,
/*16513*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16516*/         OPC_EmitInteger, MVT::i32, 14, 
/*16519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16534*/       /*Scope*/ 49, /*->16584*/
/*16535*/         OPC_CheckChild0Type, MVT::v4i32,
/*16537*/         OPC_RecordChild1, // #2 = $lane
/*16538*/         OPC_MoveChild, 1,
/*16540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16543*/         OPC_MoveParent,
/*16544*/         OPC_MoveParent,
/*16545*/         OPC_CheckType, MVT::v4i32,
/*16547*/         OPC_EmitConvertToTarget, 2,
/*16549*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16552*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16561*/         OPC_EmitConvertToTarget, 2,
/*16563*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16566*/         OPC_EmitInteger, MVT::i32, 14, 
/*16569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16584*/       0, /*End of Scope*/
/*16585*/     /*Scope*/ 110, /*->16696*/
/*16586*/       OPC_MoveChild, 0,
/*16588*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16591*/       OPC_RecordChild0, // #0 = $src2
/*16592*/       OPC_Scope, 50, /*->16644*/ // 2 children in Scope
/*16594*/         OPC_CheckChild0Type, MVT::v8i16,
/*16596*/         OPC_RecordChild1, // #1 = $lane
/*16597*/         OPC_MoveChild, 1,
/*16599*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16602*/         OPC_MoveParent,
/*16603*/         OPC_MoveParent,
/*16604*/         OPC_RecordChild1, // #2 = $src1
/*16605*/         OPC_CheckType, MVT::v8i16,
/*16607*/         OPC_EmitConvertToTarget, 1,
/*16609*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16612*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16621*/         OPC_EmitConvertToTarget, 1,
/*16623*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16626*/         OPC_EmitInteger, MVT::i32, 14, 
/*16629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16644*/       /*Scope*/ 50, /*->16695*/
/*16645*/         OPC_CheckChild0Type, MVT::v4i32,
/*16647*/         OPC_RecordChild1, // #1 = $lane
/*16648*/         OPC_MoveChild, 1,
/*16650*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16653*/         OPC_MoveParent,
/*16654*/         OPC_MoveParent,
/*16655*/         OPC_RecordChild1, // #2 = $src1
/*16656*/         OPC_CheckType, MVT::v4i32,
/*16658*/         OPC_EmitConvertToTarget, 1,
/*16660*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16663*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16672*/         OPC_EmitConvertToTarget, 1,
/*16674*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16677*/         OPC_EmitInteger, MVT::i32, 14, 
/*16680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16695*/       0, /*End of Scope*/
/*16696*/     /*Scope*/ 2|128,1/*130*/, /*->16828*/
/*16698*/       OPC_RecordChild0, // #0 = $Vn
/*16699*/       OPC_RecordChild1, // #1 = $Vm
/*16700*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16722
/*16703*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16705*/         OPC_EmitInteger, MVT::i32, 14, 
/*16708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16722*/       /*SwitchType*/ 19, MVT::v4i16,// ->16743
/*16724*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16726*/         OPC_EmitInteger, MVT::i32, 14, 
/*16729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*16743*/       /*SwitchType*/ 19, MVT::v2i32,// ->16764
/*16745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16747*/         OPC_EmitInteger, MVT::i32, 14, 
/*16750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16764*/       /*SwitchType*/ 19, MVT::v16i8,// ->16785
/*16766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16768*/         OPC_EmitInteger, MVT::i32, 14, 
/*16771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*16785*/       /*SwitchType*/ 19, MVT::v8i16,// ->16806
/*16787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16789*/         OPC_EmitInteger, MVT::i32, 14, 
/*16792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*16806*/       /*SwitchType*/ 19, MVT::v4i32,// ->16827
/*16808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16810*/         OPC_EmitInteger, MVT::i32, 14, 
/*16813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16827*/       0, // EndSwitchType
/*16828*/     0, /*End of Scope*/
/*16829*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19427
/*16833*/     OPC_Scope, 66, /*->16901*/ // 34 children in Scope
/*16835*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16840*/       OPC_MoveChild, 0,
/*16842*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16845*/       OPC_RecordChild0, // #0 = $Src
/*16846*/       OPC_CheckChild1Integer, 8, 
/*16848*/       OPC_CheckChild1Type, MVT::i32,
/*16850*/       OPC_MoveParent,
/*16851*/       OPC_CheckType, MVT::i32,
/*16853*/       OPC_Scope, 22, /*->16877*/ // 2 children in Scope
/*16855*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16857*/         OPC_EmitInteger, MVT::i32, 1, 
/*16860*/         OPC_EmitInteger, MVT::i32, 14, 
/*16863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16877*/       /*Scope*/ 22, /*->16900*/
/*16878*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16880*/         OPC_EmitInteger, MVT::i32, 1, 
/*16883*/         OPC_EmitInteger, MVT::i32, 14, 
/*16886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16900*/       0, /*End of Scope*/
/*16901*/     /*Scope*/ 47, /*->16949*/
/*16902*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16905*/       OPC_MoveChild, 0,
/*16907*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16910*/       OPC_RecordChild0, // #0 = $Rm
/*16911*/       OPC_RecordChild1, // #1 = $rot
/*16912*/       OPC_MoveChild, 1,
/*16914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16917*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16919*/       OPC_CheckType, MVT::i32,
/*16921*/       OPC_MoveParent,
/*16922*/       OPC_MoveParent,
/*16923*/       OPC_CheckType, MVT::i32,
/*16925*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16927*/       OPC_EmitConvertToTarget, 1,
/*16929*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16932*/       OPC_EmitInteger, MVT::i32, 14, 
/*16935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16949*/     /*Scope*/ 48, /*->16998*/
/*16950*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16954*/       OPC_MoveChild, 0,
/*16956*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16959*/       OPC_RecordChild0, // #0 = $Rm
/*16960*/       OPC_RecordChild1, // #1 = $rot
/*16961*/       OPC_MoveChild, 1,
/*16963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16966*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16968*/       OPC_CheckType, MVT::i32,
/*16970*/       OPC_MoveParent,
/*16971*/       OPC_MoveParent,
/*16972*/       OPC_CheckType, MVT::i32,
/*16974*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16976*/       OPC_EmitConvertToTarget, 1,
/*16978*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16981*/       OPC_EmitInteger, MVT::i32, 14, 
/*16984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16998*/     /*Scope*/ 49, /*->17048*/
/*16999*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17004*/       OPC_MoveChild, 0,
/*17006*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17009*/       OPC_RecordChild0, // #0 = $Rm
/*17010*/       OPC_RecordChild1, // #1 = $rot
/*17011*/       OPC_MoveChild, 1,
/*17013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17016*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17018*/       OPC_CheckType, MVT::i32,
/*17020*/       OPC_MoveParent,
/*17021*/       OPC_MoveParent,
/*17022*/       OPC_CheckType, MVT::i32,
/*17024*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17026*/       OPC_EmitConvertToTarget, 1,
/*17028*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17031*/       OPC_EmitInteger, MVT::i32, 14, 
/*17034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17048*/     /*Scope*/ 47, /*->17096*/
/*17049*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17052*/       OPC_MoveChild, 0,
/*17054*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17057*/       OPC_RecordChild0, // #0 = $Rm
/*17058*/       OPC_RecordChild1, // #1 = $rot
/*17059*/       OPC_MoveChild, 1,
/*17061*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17064*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17066*/       OPC_CheckType, MVT::i32,
/*17068*/       OPC_MoveParent,
/*17069*/       OPC_MoveParent,
/*17070*/       OPC_CheckType, MVT::i32,
/*17072*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17074*/       OPC_EmitConvertToTarget, 1,
/*17076*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17079*/       OPC_EmitInteger, MVT::i32, 14, 
/*17082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17096*/     /*Scope*/ 48, /*->17145*/
/*17097*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17101*/       OPC_MoveChild, 0,
/*17103*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17106*/       OPC_RecordChild0, // #0 = $Rm
/*17107*/       OPC_RecordChild1, // #1 = $rot
/*17108*/       OPC_MoveChild, 1,
/*17110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17113*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17115*/       OPC_CheckType, MVT::i32,
/*17117*/       OPC_MoveParent,
/*17118*/       OPC_MoveParent,
/*17119*/       OPC_CheckType, MVT::i32,
/*17121*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17123*/       OPC_EmitConvertToTarget, 1,
/*17125*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17128*/       OPC_EmitInteger, MVT::i32, 14, 
/*17131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17145*/     /*Scope*/ 49, /*->17195*/
/*17146*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17151*/       OPC_MoveChild, 0,
/*17153*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17156*/       OPC_RecordChild0, // #0 = $Rm
/*17157*/       OPC_RecordChild1, // #1 = $rot
/*17158*/       OPC_MoveChild, 1,
/*17160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17163*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17165*/       OPC_CheckType, MVT::i32,
/*17167*/       OPC_MoveParent,
/*17168*/       OPC_MoveParent,
/*17169*/       OPC_CheckType, MVT::i32,
/*17171*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17173*/       OPC_EmitConvertToTarget, 1,
/*17175*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17178*/       OPC_EmitInteger, MVT::i32, 14, 
/*17181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17195*/     /*Scope*/ 28, /*->17224*/
/*17196*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17199*/       OPC_RecordChild0, // #0 = $Src
/*17200*/       OPC_CheckType, MVT::i32,
/*17202*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17204*/       OPC_EmitInteger, MVT::i32, 0, 
/*17207*/       OPC_EmitInteger, MVT::i32, 14, 
/*17210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17224*/     /*Scope*/ 29, /*->17254*/
/*17225*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17229*/       OPC_RecordChild0, // #0 = $Src
/*17230*/       OPC_CheckType, MVT::i32,
/*17232*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17234*/       OPC_EmitInteger, MVT::i32, 0, 
/*17237*/       OPC_EmitInteger, MVT::i32, 14, 
/*17240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17254*/     /*Scope*/ 30, /*->17285*/
/*17255*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17260*/       OPC_RecordChild0, // #0 = $Src
/*17261*/       OPC_CheckType, MVT::i32,
/*17263*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17265*/       OPC_EmitInteger, MVT::i32, 0, 
/*17268*/       OPC_EmitInteger, MVT::i32, 14, 
/*17271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17285*/     /*Scope*/ 28, /*->17314*/
/*17286*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17289*/       OPC_RecordChild0, // #0 = $Rm
/*17290*/       OPC_CheckType, MVT::i32,
/*17292*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17294*/       OPC_EmitInteger, MVT::i32, 0, 
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17314*/     /*Scope*/ 29, /*->17344*/
/*17315*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17319*/       OPC_RecordChild0, // #0 = $Rm
/*17320*/       OPC_CheckType, MVT::i32,
/*17322*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17324*/       OPC_EmitInteger, MVT::i32, 0, 
/*17327*/       OPC_EmitInteger, MVT::i32, 14, 
/*17330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17344*/     /*Scope*/ 30, /*->17375*/
/*17345*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17350*/       OPC_RecordChild0, // #0 = $Rm
/*17351*/       OPC_CheckType, MVT::i32,
/*17353*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17355*/       OPC_EmitInteger, MVT::i32, 0, 
/*17358*/       OPC_EmitInteger, MVT::i32, 14, 
/*17361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17375*/     /*Scope*/ 49, /*->17425*/
/*17376*/       OPC_RecordChild0, // #0 = $Rn
/*17377*/       OPC_MoveChild, 1,
/*17379*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17382*/       OPC_RecordChild0, // #1 = $shift
/*17383*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17394*/       OPC_MoveParent,
/*17395*/       OPC_CheckType, MVT::i32,
/*17397*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17399*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17402*/       OPC_EmitInteger, MVT::i32, 14, 
/*17405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17425*/     /*Scope*/ 41, /*->17467*/
/*17426*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17429*/       OPC_MoveChild, 0,
/*17431*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17434*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17435*/       OPC_CheckFoldableChainNode,
/*17436*/       OPC_CheckChild1Integer, 101|128,1/*229*/, 
/*17439*/       OPC_RecordChild2, // #1 = $addr
/*17440*/       OPC_CheckChild2Type, MVT::i32,
/*17442*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17444*/       OPC_MoveParent,
/*17445*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17447*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17450*/       OPC_EmitMergeInputChains1_0,
/*17451*/       OPC_EmitInteger, MVT::i32, 14, 
/*17454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17467*/     /*Scope*/ 42, /*->17510*/
/*17468*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17472*/       OPC_MoveChild, 0,
/*17474*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17477*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17478*/       OPC_CheckFoldableChainNode,
/*17479*/       OPC_CheckChild1Integer, 101|128,1/*229*/, 
/*17482*/       OPC_RecordChild2, // #1 = $addr
/*17483*/       OPC_CheckChild2Type, MVT::i32,
/*17485*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17487*/       OPC_MoveParent,
/*17488*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17490*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17493*/       OPC_EmitMergeInputChains1_0,
/*17494*/       OPC_EmitInteger, MVT::i32, 14, 
/*17497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17510*/     /*Scope*/ 41, /*->17552*/
/*17511*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17514*/       OPC_MoveChild, 0,
/*17516*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17519*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17520*/       OPC_CheckFoldableChainNode,
/*17521*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*17524*/       OPC_RecordChild2, // #1 = $addr
/*17525*/       OPC_CheckChild2Type, MVT::i32,
/*17527*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*17529*/       OPC_MoveParent,
/*17530*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17532*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17535*/       OPC_EmitMergeInputChains1_0,
/*17536*/       OPC_EmitInteger, MVT::i32, 14, 
/*17539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17552*/     /*Scope*/ 42, /*->17595*/
/*17553*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17557*/       OPC_MoveChild, 0,
/*17559*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17562*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17563*/       OPC_CheckFoldableChainNode,
/*17564*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*17567*/       OPC_RecordChild2, // #1 = $addr
/*17568*/       OPC_CheckChild2Type, MVT::i32,
/*17570*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*17572*/       OPC_MoveParent,
/*17573*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17575*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17578*/       OPC_EmitMergeInputChains1_0,
/*17579*/       OPC_EmitInteger, MVT::i32, 14, 
/*17582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17595*/     /*Scope*/ 49, /*->17645*/
/*17596*/       OPC_MoveChild, 0,
/*17598*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17601*/       OPC_RecordChild0, // #0 = $shift
/*17602*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17613*/       OPC_MoveParent,
/*17614*/       OPC_RecordChild1, // #1 = $Rn
/*17615*/       OPC_CheckType, MVT::i32,
/*17617*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17619*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17622*/       OPC_EmitInteger, MVT::i32, 14, 
/*17625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17645*/     /*Scope*/ 79, /*->17725*/
/*17646*/       OPC_RecordChild0, // #0 = $Rn
/*17647*/       OPC_MoveChild, 1,
/*17649*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17652*/       OPC_RecordChild0, // #1 = $shift
/*17653*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17664*/       OPC_MoveParent,
/*17665*/       OPC_CheckType, MVT::i32,
/*17667*/       OPC_Scope, 27, /*->17696*/ // 2 children in Scope
/*17669*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17671*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17674*/         OPC_EmitInteger, MVT::i32, 14, 
/*17677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17696*/       /*Scope*/ 27, /*->17724*/
/*17697*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17699*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17702*/         OPC_EmitInteger, MVT::i32, 14, 
/*17705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17724*/       0, /*End of Scope*/
/*17725*/     /*Scope*/ 79, /*->17805*/
/*17726*/       OPC_MoveChild, 0,
/*17728*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17731*/       OPC_RecordChild0, // #0 = $shift
/*17732*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17743*/       OPC_MoveParent,
/*17744*/       OPC_RecordChild1, // #1 = $Rn
/*17745*/       OPC_CheckType, MVT::i32,
/*17747*/       OPC_Scope, 27, /*->17776*/ // 2 children in Scope
/*17749*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17751*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17754*/         OPC_EmitInteger, MVT::i32, 14, 
/*17757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17776*/       /*Scope*/ 27, /*->17804*/
/*17777*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17779*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17782*/         OPC_EmitInteger, MVT::i32, 14, 
/*17785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17804*/       0, /*End of Scope*/
/*17805*/     /*Scope*/ 93|128,1/*221*/, /*->18028*/
/*17807*/       OPC_RecordChild0, // #0 = $Rn
/*17808*/       OPC_Scope, 31, /*->17841*/ // 4 children in Scope
/*17810*/         OPC_RecordChild1, // #1 = $shift
/*17811*/         OPC_CheckType, MVT::i32,
/*17813*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17815*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17818*/         OPC_EmitInteger, MVT::i32, 14, 
/*17821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17841*/       /*Scope*/ 99, /*->17941*/
/*17842*/         OPC_MoveChild, 1,
/*17844*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17847*/         OPC_RecordChild0, // #1 = $imm
/*17848*/         OPC_MoveChild, 0,
/*17850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17853*/         OPC_Scope, 42, /*->17897*/ // 2 children in Scope
/*17855*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17857*/           OPC_MoveParent,
/*17858*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17869*/           OPC_MoveParent,
/*17870*/           OPC_CheckType, MVT::i32,
/*17872*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17874*/           OPC_EmitConvertToTarget, 1,
/*17876*/           OPC_EmitInteger, MVT::i32, 14, 
/*17879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17897*/         /*Scope*/ 42, /*->17940*/
/*17898*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17900*/           OPC_MoveParent,
/*17901*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17912*/           OPC_MoveParent,
/*17913*/           OPC_CheckType, MVT::i32,
/*17915*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17917*/           OPC_EmitConvertToTarget, 1,
/*17919*/           OPC_EmitInteger, MVT::i32, 14, 
/*17922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17940*/         0, /*End of Scope*/
/*17941*/       /*Scope*/ 31, /*->17973*/
/*17942*/         OPC_RecordChild1, // #1 = $Rn
/*17943*/         OPC_CheckType, MVT::i32,
/*17945*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17947*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17950*/         OPC_EmitInteger, MVT::i32, 14, 
/*17953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17973*/       /*Scope*/ 53, /*->18027*/
/*17974*/         OPC_MoveChild, 1,
/*17976*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17979*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17990*/         OPC_RecordChild1, // #1 = $imm
/*17991*/         OPC_MoveChild, 1,
/*17993*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17996*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17998*/         OPC_MoveParent,
/*17999*/         OPC_MoveParent,
/*18000*/         OPC_CheckType, MVT::i32,
/*18002*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18004*/         OPC_EmitConvertToTarget, 1,
/*18006*/         OPC_EmitInteger, MVT::i32, 14, 
/*18009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18027*/       0, /*End of Scope*/
/*18028*/     /*Scope*/ 107, /*->18136*/
/*18029*/       OPC_MoveChild, 0,
/*18031*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18034*/       OPC_Scope, 49, /*->18085*/ // 2 children in Scope
/*18036*/         OPC_RecordChild0, // #0 = $imm
/*18037*/         OPC_MoveChild, 0,
/*18039*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18042*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18044*/         OPC_MoveParent,
/*18045*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18056*/         OPC_MoveParent,
/*18057*/         OPC_RecordChild1, // #1 = $Rn
/*18058*/         OPC_CheckType, MVT::i32,
/*18060*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18062*/         OPC_EmitConvertToTarget, 0,
/*18064*/         OPC_EmitInteger, MVT::i32, 14, 
/*18067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18085*/       /*Scope*/ 49, /*->18135*/
/*18086*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18097*/         OPC_RecordChild1, // #0 = $imm
/*18098*/         OPC_MoveChild, 1,
/*18100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18103*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18105*/         OPC_MoveParent,
/*18106*/         OPC_MoveParent,
/*18107*/         OPC_RecordChild1, // #1 = $Rn
/*18108*/         OPC_CheckType, MVT::i32,
/*18110*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18112*/         OPC_EmitConvertToTarget, 0,
/*18114*/         OPC_EmitInteger, MVT::i32, 14, 
/*18117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18135*/       0, /*End of Scope*/
/*18136*/     /*Scope*/ 54, /*->18191*/
/*18137*/       OPC_RecordChild0, // #0 = $Rn
/*18138*/       OPC_MoveChild, 1,
/*18140*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18143*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18154*/       OPC_RecordChild1, // #1 = $imm
/*18155*/       OPC_MoveChild, 1,
/*18157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18160*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18162*/       OPC_MoveParent,
/*18163*/       OPC_MoveParent,
/*18164*/       OPC_CheckType, MVT::i32,
/*18166*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18168*/       OPC_EmitConvertToTarget, 1,
/*18170*/       OPC_EmitInteger, MVT::i32, 14, 
/*18173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18191*/     /*Scope*/ 107, /*->18299*/
/*18192*/       OPC_MoveChild, 0,
/*18194*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18197*/       OPC_Scope, 49, /*->18248*/ // 2 children in Scope
/*18199*/         OPC_RecordChild0, // #0 = $imm
/*18200*/         OPC_MoveChild, 0,
/*18202*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18205*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18207*/         OPC_MoveParent,
/*18208*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18219*/         OPC_MoveParent,
/*18220*/         OPC_RecordChild1, // #1 = $Rn
/*18221*/         OPC_CheckType, MVT::i32,
/*18223*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18225*/         OPC_EmitConvertToTarget, 0,
/*18227*/         OPC_EmitInteger, MVT::i32, 14, 
/*18230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18248*/       /*Scope*/ 49, /*->18298*/
/*18249*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18260*/         OPC_RecordChild1, // #0 = $imm
/*18261*/         OPC_MoveChild, 1,
/*18263*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18266*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18268*/         OPC_MoveParent,
/*18269*/         OPC_MoveParent,
/*18270*/         OPC_RecordChild1, // #1 = $Rn
/*18271*/         OPC_CheckType, MVT::i32,
/*18273*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18275*/         OPC_EmitConvertToTarget, 0,
/*18277*/         OPC_EmitInteger, MVT::i32, 14, 
/*18280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18298*/       0, /*End of Scope*/
/*18299*/     /*Scope*/ 88|128,1/*216*/, /*->18517*/
/*18301*/       OPC_RecordChild0, // #0 = $Rn
/*18302*/       OPC_Scope, 117, /*->18421*/ // 2 children in Scope
/*18304*/         OPC_RecordChild1, // #1 = $shift
/*18305*/         OPC_CheckType, MVT::i32,
/*18307*/         OPC_Scope, 27, /*->18336*/ // 4 children in Scope
/*18309*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18311*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18314*/           OPC_EmitInteger, MVT::i32, 14, 
/*18317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18336*/         /*Scope*/ 27, /*->18364*/
/*18337*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18339*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*18342*/           OPC_EmitInteger, MVT::i32, 14, 
/*18345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18364*/         /*Scope*/ 27, /*->18392*/
/*18365*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18367*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18370*/           OPC_EmitInteger, MVT::i32, 14, 
/*18373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18392*/         /*Scope*/ 27, /*->18420*/
/*18393*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18395*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*18398*/           OPC_EmitInteger, MVT::i32, 14, 
/*18401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18420*/         0, /*End of Scope*/
/*18421*/       /*Scope*/ 94, /*->18516*/
/*18422*/         OPC_MoveChild, 1,
/*18424*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18427*/         OPC_RecordChild0, // #1 = $Rm
/*18428*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18439*/         OPC_MoveParent,
/*18440*/         OPC_CheckType, MVT::i32,
/*18442*/         OPC_Scope, 23, /*->18467*/ // 3 children in Scope
/*18444*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18446*/           OPC_EmitInteger, MVT::i32, 14, 
/*18449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18467*/         /*Scope*/ 23, /*->18491*/
/*18468*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18470*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18473*/           OPC_EmitInteger, MVT::i32, 14, 
/*18476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18491*/         /*Scope*/ 23, /*->18515*/
/*18492*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18494*/           OPC_EmitInteger, MVT::i32, 14, 
/*18497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18515*/         0, /*End of Scope*/
/*18516*/       0, /*End of Scope*/
/*18517*/     /*Scope*/ 95, /*->18613*/
/*18518*/       OPC_MoveChild, 0,
/*18520*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18523*/       OPC_RecordChild0, // #0 = $Rm
/*18524*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18535*/       OPC_MoveParent,
/*18536*/       OPC_RecordChild1, // #1 = $Rn
/*18537*/       OPC_CheckType, MVT::i32,
/*18539*/       OPC_Scope, 23, /*->18564*/ // 3 children in Scope
/*18541*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18564*/       /*Scope*/ 23, /*->18588*/
/*18565*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18567*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18570*/         OPC_EmitInteger, MVT::i32, 14, 
/*18573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18588*/       /*Scope*/ 23, /*->18612*/
/*18589*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18591*/         OPC_EmitInteger, MVT::i32, 14, 
/*18594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18612*/       0, /*End of Scope*/
/*18613*/     /*Scope*/ 24, /*->18638*/
/*18614*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18617*/       OPC_RecordChild0, // #0 = $Rm
/*18618*/       OPC_CheckType, MVT::i32,
/*18620*/       OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18622*/       OPC_EmitInteger, MVT::i32, 14, 
/*18625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18638*/     /*Scope*/ 25, /*->18664*/
/*18639*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18643*/       OPC_RecordChild0, // #0 = $Rm
/*18644*/       OPC_CheckType, MVT::i32,
/*18646*/       OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18648*/       OPC_EmitInteger, MVT::i32, 14, 
/*18651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18664*/     /*Scope*/ 73|128,3/*457*/, /*->19123*/
/*18666*/       OPC_RecordChild0, // #0 = $src
/*18667*/       OPC_Scope, 39, /*->18708*/ // 4 children in Scope
/*18669*/         OPC_RecordChild1, // #1 = $imm
/*18670*/         OPC_MoveChild, 1,
/*18672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18675*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18677*/         OPC_MoveParent,
/*18678*/         OPC_CheckType, MVT::i32,
/*18680*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18682*/         OPC_EmitConvertToTarget, 1,
/*18684*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18687*/         OPC_EmitInteger, MVT::i32, 14, 
/*18690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18708*/       /*Scope*/ 44, /*->18753*/
/*18709*/         OPC_MoveChild, 0,
/*18711*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*18713*/         OPC_MoveParent,
/*18714*/         OPC_RecordChild1, // #1 = $imm
/*18715*/         OPC_MoveChild, 1,
/*18717*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18720*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*18722*/         OPC_MoveParent,
/*18723*/         OPC_CheckType, MVT::i32,
/*18725*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18727*/         OPC_EmitConvertToTarget, 1,
/*18729*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18732*/         OPC_EmitInteger, MVT::i32, 14, 
/*18735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*18753*/       /*Scope*/ 111|128,1/*239*/, /*->18994*/
/*18755*/         OPC_RecordChild1, // #1 = $imm
/*18756*/         OPC_Scope, 29|128,1/*157*/, /*->18916*/ // 2 children in Scope
/*18759*/           OPC_MoveChild, 1,
/*18761*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18764*/           OPC_Scope, 30, /*->18796*/ // 5 children in Scope
/*18766*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18768*/             OPC_MoveParent,
/*18769*/             OPC_CheckType, MVT::i32,
/*18771*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18773*/             OPC_EmitConvertToTarget, 1,
/*18775*/             OPC_EmitInteger, MVT::i32, 14, 
/*18778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18796*/           /*Scope*/ 26, /*->18823*/
/*18797*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*18799*/             OPC_MoveParent,
/*18800*/             OPC_CheckType, MVT::i32,
/*18802*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*18804*/             OPC_EmitConvertToTarget, 1,
/*18806*/             OPC_EmitInteger, MVT::i32, 14, 
/*18809*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18812*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18823*/           /*Scope*/ 33, /*->18857*/
/*18824*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*18826*/             OPC_MoveParent,
/*18827*/             OPC_CheckType, MVT::i32,
/*18829*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18831*/             OPC_EmitConvertToTarget, 1,
/*18833*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*18836*/             OPC_EmitInteger, MVT::i32, 14, 
/*18839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*18857*/           /*Scope*/ 30, /*->18888*/
/*18858*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18860*/             OPC_MoveParent,
/*18861*/             OPC_CheckType, MVT::i32,
/*18863*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18865*/             OPC_EmitConvertToTarget, 1,
/*18867*/             OPC_EmitInteger, MVT::i32, 14, 
/*18870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18888*/           /*Scope*/ 26, /*->18915*/
/*18889*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*18891*/             OPC_MoveParent,
/*18892*/             OPC_CheckType, MVT::i32,
/*18894*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18896*/             OPC_EmitConvertToTarget, 1,
/*18898*/             OPC_EmitInteger, MVT::i32, 14, 
/*18901*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18904*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18915*/           0, /*End of Scope*/
/*18916*/         /*Scope*/ 76, /*->18993*/
/*18917*/           OPC_CheckType, MVT::i32,
/*18919*/           OPC_Scope, 23, /*->18944*/ // 3 children in Scope
/*18921*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18923*/             OPC_EmitInteger, MVT::i32, 14, 
/*18926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18944*/           /*Scope*/ 23, /*->18968*/
/*18945*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18947*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18950*/             OPC_EmitInteger, MVT::i32, 14, 
/*18953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18956*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18968*/           /*Scope*/ 23, /*->18992*/
/*18969*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18971*/             OPC_EmitInteger, MVT::i32, 14, 
/*18974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18977*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18980*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18992*/           0, /*End of Scope*/
/*18993*/         0, /*End of Scope*/
/*18994*/       /*Scope*/ 127, /*->19122*/
/*18995*/         OPC_MoveChild, 1,
/*18997*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19000*/         OPC_Scope, 73, /*->19075*/ // 2 children in Scope
/*19002*/           OPC_RecordChild0, // #1 = $Vm
/*19003*/           OPC_MoveChild, 1,
/*19005*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19008*/           OPC_MoveChild, 0,
/*19010*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19013*/           OPC_MoveChild, 0,
/*19015*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19018*/           OPC_MoveParent,
/*19019*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19021*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19048
/*19024*/             OPC_MoveParent,
/*19025*/             OPC_MoveParent,
/*19026*/             OPC_MoveParent,
/*19027*/             OPC_CheckType, MVT::v2i32,
/*19029*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19031*/             OPC_EmitInteger, MVT::i32, 14, 
/*19034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19048*/           /*SwitchType*/ 24, MVT::v16i8,// ->19074
/*19050*/             OPC_MoveParent,
/*19051*/             OPC_MoveParent,
/*19052*/             OPC_MoveParent,
/*19053*/             OPC_CheckType, MVT::v4i32,
/*19055*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19057*/             OPC_EmitInteger, MVT::i32, 14, 
/*19060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19074*/           0, // EndSwitchType
/*19075*/         /*Scope*/ 45, /*->19121*/
/*19076*/           OPC_MoveChild, 0,
/*19078*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19081*/           OPC_MoveChild, 0,
/*19083*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19086*/           OPC_MoveChild, 0,
/*19088*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19091*/           OPC_MoveParent,
/*19092*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19094*/           OPC_CheckType, MVT::v8i8,
/*19096*/           OPC_MoveParent,
/*19097*/           OPC_MoveParent,
/*19098*/           OPC_RecordChild1, // #1 = $Vm
/*19099*/           OPC_MoveParent,
/*19100*/           OPC_CheckType, MVT::v2i32,
/*19102*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19104*/           OPC_EmitInteger, MVT::i32, 14, 
/*19107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19121*/         0, /*End of Scope*/
/*19122*/       0, /*End of Scope*/
/*19123*/     /*Scope*/ 101, /*->19225*/
/*19124*/       OPC_MoveChild, 0,
/*19126*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19129*/       OPC_Scope, 46, /*->19177*/ // 2 children in Scope
/*19131*/         OPC_RecordChild0, // #0 = $Vm
/*19132*/         OPC_MoveChild, 1,
/*19134*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19137*/         OPC_MoveChild, 0,
/*19139*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19142*/         OPC_MoveChild, 0,
/*19144*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19147*/         OPC_MoveParent,
/*19148*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19150*/         OPC_CheckType, MVT::v8i8,
/*19152*/         OPC_MoveParent,
/*19153*/         OPC_MoveParent,
/*19154*/         OPC_MoveParent,
/*19155*/         OPC_RecordChild1, // #1 = $Vn
/*19156*/         OPC_CheckType, MVT::v2i32,
/*19158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19160*/         OPC_EmitInteger, MVT::i32, 14, 
/*19163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19177*/       /*Scope*/ 46, /*->19224*/
/*19178*/         OPC_MoveChild, 0,
/*19180*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19183*/         OPC_MoveChild, 0,
/*19185*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19188*/         OPC_MoveChild, 0,
/*19190*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19193*/         OPC_MoveParent,
/*19194*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19196*/         OPC_CheckType, MVT::v8i8,
/*19198*/         OPC_MoveParent,
/*19199*/         OPC_MoveParent,
/*19200*/         OPC_RecordChild1, // #0 = $Vm
/*19201*/         OPC_MoveParent,
/*19202*/         OPC_RecordChild1, // #1 = $Vn
/*19203*/         OPC_CheckType, MVT::v2i32,
/*19205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19207*/         OPC_EmitInteger, MVT::i32, 14, 
/*19210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19224*/       0, /*End of Scope*/
/*19225*/     /*Scope*/ 51, /*->19277*/
/*19226*/       OPC_RecordChild0, // #0 = $Vn
/*19227*/       OPC_MoveChild, 1,
/*19229*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19232*/       OPC_MoveChild, 0,
/*19234*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19237*/       OPC_MoveChild, 0,
/*19239*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19242*/       OPC_MoveChild, 0,
/*19244*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19247*/       OPC_MoveParent,
/*19248*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19250*/       OPC_CheckType, MVT::v16i8,
/*19252*/       OPC_MoveParent,
/*19253*/       OPC_MoveParent,
/*19254*/       OPC_RecordChild1, // #1 = $Vm
/*19255*/       OPC_MoveParent,
/*19256*/       OPC_CheckType, MVT::v4i32,
/*19258*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19260*/       OPC_EmitInteger, MVT::i32, 14, 
/*19263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19277*/     /*Scope*/ 101, /*->19379*/
/*19278*/       OPC_MoveChild, 0,
/*19280*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19283*/       OPC_Scope, 46, /*->19331*/ // 2 children in Scope
/*19285*/         OPC_RecordChild0, // #0 = $Vm
/*19286*/         OPC_MoveChild, 1,
/*19288*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19291*/         OPC_MoveChild, 0,
/*19293*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19296*/         OPC_MoveChild, 0,
/*19298*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19301*/         OPC_MoveParent,
/*19302*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19304*/         OPC_CheckType, MVT::v16i8,
/*19306*/         OPC_MoveParent,
/*19307*/         OPC_MoveParent,
/*19308*/         OPC_MoveParent,
/*19309*/         OPC_RecordChild1, // #1 = $Vn
/*19310*/         OPC_CheckType, MVT::v4i32,
/*19312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19314*/         OPC_EmitInteger, MVT::i32, 14, 
/*19317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19331*/       /*Scope*/ 46, /*->19378*/
/*19332*/         OPC_MoveChild, 0,
/*19334*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19337*/         OPC_MoveChild, 0,
/*19339*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19342*/         OPC_MoveChild, 0,
/*19344*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19347*/         OPC_MoveParent,
/*19348*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19350*/         OPC_CheckType, MVT::v16i8,
/*19352*/         OPC_MoveParent,
/*19353*/         OPC_MoveParent,
/*19354*/         OPC_RecordChild1, // #0 = $Vm
/*19355*/         OPC_MoveParent,
/*19356*/         OPC_RecordChild1, // #1 = $Vn
/*19357*/         OPC_CheckType, MVT::v4i32,
/*19359*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19361*/         OPC_EmitInteger, MVT::i32, 14, 
/*19364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19378*/       0, /*End of Scope*/
/*19379*/     /*Scope*/ 46, /*->19426*/
/*19380*/       OPC_RecordChild0, // #0 = $Vn
/*19381*/       OPC_RecordChild1, // #1 = $Vm
/*19382*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19404
/*19385*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19387*/         OPC_EmitInteger, MVT::i32, 14, 
/*19390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19404*/       /*SwitchType*/ 19, MVT::v4i32,// ->19425
/*19406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19408*/         OPC_EmitInteger, MVT::i32, 14, 
/*19411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19425*/       0, // EndSwitchType
/*19426*/     0, /*End of Scope*/
/*19427*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->19782
/*19431*/     OPC_Scope, 26|128,1/*154*/, /*->19588*/ // 3 children in Scope
/*19434*/       OPC_MoveChild, 0,
/*19436*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19439*/       OPC_MoveChild, 0,
/*19441*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19444*/       OPC_RecordMemRef,
/*19445*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19446*/       OPC_CheckFoldableChainNode,
/*19447*/       OPC_RecordChild1, // #1 = $addr
/*19448*/       OPC_CheckChild1Type, MVT::i32,
/*19450*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*19452*/       OPC_CheckPredicate, 30, // Predicate_extload
/*19454*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*19456*/       OPC_MoveParent,
/*19457*/       OPC_MoveParent,
/*19458*/       OPC_CheckChild1Integer, 16, 
/*19460*/       OPC_CheckChild1Type, MVT::i32,
/*19462*/       OPC_CheckType, MVT::i32,
/*19464*/       OPC_Scope, 40, /*->19506*/ // 2 children in Scope
/*19466*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*19468*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19471*/         OPC_EmitMergeInputChains1_0,
/*19472*/         OPC_EmitInteger, MVT::i32, 14, 
/*19475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19478*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19490*/         OPC_EmitInteger, MVT::i32, 14, 
/*19493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19506*/       /*Scope*/ 80, /*->19587*/
/*19507*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19509*/         OPC_Scope, 37, /*->19548*/ // 2 children in Scope
/*19511*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19514*/           OPC_EmitMergeInputChains1_0,
/*19515*/           OPC_EmitInteger, MVT::i32, 14, 
/*19518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19521*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19532*/           OPC_EmitInteger, MVT::i32, 14, 
/*19535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19548*/         /*Scope*/ 37, /*->19586*/
/*19549*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*19552*/           OPC_EmitMergeInputChains1_0,
/*19553*/           OPC_EmitInteger, MVT::i32, 14, 
/*19556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19559*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19570*/           OPC_EmitInteger, MVT::i32, 14, 
/*19573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*19586*/         0, /*End of Scope*/
/*19587*/       0, /*End of Scope*/
/*19588*/     /*Scope*/ 58, /*->19647*/
/*19589*/       OPC_RecordNode, // #0 = $src
/*19590*/       OPC_CheckType, MVT::i32,
/*19592*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19594*/       OPC_Scope, 25, /*->19621*/ // 2 children in Scope
/*19596*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19599*/         OPC_EmitInteger, MVT::i32, 14, 
/*19602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19621*/       /*Scope*/ 24, /*->19646*/
/*19622*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19625*/         OPC_EmitInteger, MVT::i32, 14, 
/*19628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19646*/       0, /*End of Scope*/
/*19647*/     /*Scope*/ 4|128,1/*132*/, /*->19781*/
/*19649*/       OPC_RecordChild0, // #0 = $Rm
/*19650*/       OPC_RecordChild1, // #1 = $imm5
/*19651*/       OPC_Scope, 72, /*->19725*/ // 2 children in Scope
/*19653*/         OPC_MoveChild, 1,
/*19655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19658*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*19660*/         OPC_CheckType, MVT::i32,
/*19662*/         OPC_MoveParent,
/*19663*/         OPC_CheckType, MVT::i32,
/*19665*/         OPC_Scope, 28, /*->19695*/ // 2 children in Scope
/*19667*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19669*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19672*/           OPC_EmitConvertToTarget, 1,
/*19674*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19677*/           OPC_EmitInteger, MVT::i32, 14, 
/*19680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19695*/         /*Scope*/ 28, /*->19724*/
/*19696*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19698*/           OPC_EmitConvertToTarget, 1,
/*19700*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19703*/           OPC_EmitInteger, MVT::i32, 14, 
/*19706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19724*/         0, /*End of Scope*/
/*19725*/       /*Scope*/ 54, /*->19780*/
/*19726*/         OPC_CheckChild1Type, MVT::i32,
/*19728*/         OPC_CheckType, MVT::i32,
/*19730*/         OPC_Scope, 23, /*->19755*/ // 2 children in Scope
/*19732*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19734*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19737*/           OPC_EmitInteger, MVT::i32, 14, 
/*19740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19743*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19755*/         /*Scope*/ 23, /*->19779*/
/*19756*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19758*/           OPC_EmitInteger, MVT::i32, 14, 
/*19761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19779*/         0, /*End of Scope*/
/*19780*/       0, /*End of Scope*/
/*19781*/     0, /*End of Scope*/
/*19782*/   /*SwitchOpcode*/ 54|128,20/*2614*/, TARGET_VAL(ISD::STORE),// ->22400
/*19786*/     OPC_RecordMemRef,
/*19787*/     OPC_RecordNode, // #0 = 'st' chained node
/*19788*/     OPC_Scope, 108|128,3/*492*/, /*->20283*/ // 6 children in Scope
/*19791*/       OPC_MoveChild, 1,
/*19793*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->19945
/*19798*/         OPC_MoveChild, 0,
/*19800*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19803*/         OPC_RecordChild0, // #1 = $Rn
/*19804*/         OPC_MoveParent,
/*19805*/         OPC_CheckChild1Integer, 16, 
/*19807*/         OPC_CheckChild1Type, MVT::i32,
/*19809*/         OPC_CheckType, MVT::i32,
/*19811*/         OPC_MoveParent,
/*19812*/         OPC_RecordChild2, // #2 = $addr
/*19813*/         OPC_CheckChild2Type, MVT::i32,
/*19815*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19817*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*19819*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19821*/         OPC_Scope, 40, /*->19863*/ // 2 children in Scope
/*19823*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*19825*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19828*/           OPC_EmitMergeInputChains1_0,
/*19829*/           OPC_EmitInteger, MVT::i32, 14, 
/*19832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19835*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*19845*/           OPC_EmitInteger, MVT::i32, 14, 
/*19848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*19863*/         /*Scope*/ 80, /*->19944*/
/*19864*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19866*/           OPC_Scope, 37, /*->19905*/ // 2 children in Scope
/*19868*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*19871*/             OPC_EmitMergeInputChains1_0,
/*19872*/             OPC_EmitInteger, MVT::i32, 14, 
/*19875*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19878*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19888*/             OPC_EmitInteger, MVT::i32, 14, 
/*19891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*19905*/           /*Scope*/ 37, /*->19943*/
/*19906*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*19909*/             OPC_EmitMergeInputChains1_0,
/*19910*/             OPC_EmitInteger, MVT::i32, 14, 
/*19913*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19916*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19926*/             OPC_EmitInteger, MVT::i32, 14, 
/*19929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*19943*/           0, /*End of Scope*/
/*19944*/         0, /*End of Scope*/
/*19945*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20168
/*19949*/         OPC_RecordChild0, // #1 = $Vd
/*19950*/         OPC_Scope, 53, /*->20005*/ // 4 children in Scope
/*19952*/           OPC_CheckChild0Type, MVT::v8i8,
/*19954*/           OPC_RecordChild1, // #2 = $lane
/*19955*/           OPC_MoveChild, 1,
/*19957*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19960*/           OPC_MoveParent,
/*19961*/           OPC_MoveParent,
/*19962*/           OPC_RecordChild2, // #3 = $Rn
/*19963*/           OPC_RecordChild3, // #4 = $Rm
/*19964*/           OPC_CheckChild3Type, MVT::i32,
/*19966*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19968*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19970*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19972*/           OPC_CheckType, MVT::i32,
/*19974*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19976*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19979*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19982*/           OPC_EmitMergeInputChains1_0,
/*19983*/           OPC_EmitConvertToTarget, 2,
/*19985*/           OPC_EmitInteger, MVT::i32, 14, 
/*19988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19991*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20005*/         /*Scope*/ 53, /*->20059*/
/*20006*/           OPC_CheckChild0Type, MVT::v4i16,
/*20008*/           OPC_RecordChild1, // #2 = $lane
/*20009*/           OPC_MoveChild, 1,
/*20011*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20014*/           OPC_MoveParent,
/*20015*/           OPC_MoveParent,
/*20016*/           OPC_RecordChild2, // #3 = $Rn
/*20017*/           OPC_RecordChild3, // #4 = $Rm
/*20018*/           OPC_CheckChild3Type, MVT::i32,
/*20020*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20022*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20024*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20026*/           OPC_CheckType, MVT::i32,
/*20028*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20030*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20033*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20036*/           OPC_EmitMergeInputChains1_0,
/*20037*/           OPC_EmitConvertToTarget, 2,
/*20039*/           OPC_EmitInteger, MVT::i32, 14, 
/*20042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20059*/         /*Scope*/ 53, /*->20113*/
/*20060*/           OPC_CheckChild0Type, MVT::v16i8,
/*20062*/           OPC_RecordChild1, // #2 = $lane
/*20063*/           OPC_MoveChild, 1,
/*20065*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20068*/           OPC_MoveParent,
/*20069*/           OPC_MoveParent,
/*20070*/           OPC_RecordChild2, // #3 = $addr
/*20071*/           OPC_RecordChild3, // #4 = $offset
/*20072*/           OPC_CheckChild3Type, MVT::i32,
/*20074*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20076*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20078*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20080*/           OPC_CheckType, MVT::i32,
/*20082*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20084*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20087*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20090*/           OPC_EmitMergeInputChains1_0,
/*20091*/           OPC_EmitConvertToTarget, 2,
/*20093*/           OPC_EmitInteger, MVT::i32, 14, 
/*20096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20113*/         /*Scope*/ 53, /*->20167*/
/*20114*/           OPC_CheckChild0Type, MVT::v8i16,
/*20116*/           OPC_RecordChild1, // #2 = $lane
/*20117*/           OPC_MoveChild, 1,
/*20119*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20122*/           OPC_MoveParent,
/*20123*/           OPC_MoveParent,
/*20124*/           OPC_RecordChild2, // #3 = $addr
/*20125*/           OPC_RecordChild3, // #4 = $offset
/*20126*/           OPC_CheckChild3Type, MVT::i32,
/*20128*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20130*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20132*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20134*/           OPC_CheckType, MVT::i32,
/*20136*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20138*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20141*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20144*/           OPC_EmitMergeInputChains1_0,
/*20145*/           OPC_EmitConvertToTarget, 2,
/*20147*/           OPC_EmitInteger, MVT::i32, 14, 
/*20150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20167*/         0, /*End of Scope*/
/*20168*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20282
/*20171*/         OPC_RecordChild0, // #1 = $Vd
/*20172*/         OPC_Scope, 53, /*->20227*/ // 2 children in Scope
/*20174*/           OPC_CheckChild0Type, MVT::v2i32,
/*20176*/           OPC_RecordChild1, // #2 = $lane
/*20177*/           OPC_MoveChild, 1,
/*20179*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20182*/           OPC_MoveParent,
/*20183*/           OPC_CheckType, MVT::i32,
/*20185*/           OPC_MoveParent,
/*20186*/           OPC_RecordChild2, // #3 = $Rn
/*20187*/           OPC_RecordChild3, // #4 = $Rm
/*20188*/           OPC_CheckChild3Type, MVT::i32,
/*20190*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20192*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20194*/           OPC_CheckType, MVT::i32,
/*20196*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20198*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20201*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20204*/           OPC_EmitMergeInputChains1_0,
/*20205*/           OPC_EmitConvertToTarget, 2,
/*20207*/           OPC_EmitInteger, MVT::i32, 14, 
/*20210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20227*/         /*Scope*/ 53, /*->20281*/
/*20228*/           OPC_CheckChild0Type, MVT::v4i32,
/*20230*/           OPC_RecordChild1, // #2 = $lane
/*20231*/           OPC_MoveChild, 1,
/*20233*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20236*/           OPC_MoveParent,
/*20237*/           OPC_CheckType, MVT::i32,
/*20239*/           OPC_MoveParent,
/*20240*/           OPC_RecordChild2, // #3 = $addr
/*20241*/           OPC_RecordChild3, // #4 = $offset
/*20242*/           OPC_CheckChild3Type, MVT::i32,
/*20244*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20246*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20248*/           OPC_CheckType, MVT::i32,
/*20250*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20252*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20255*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20258*/           OPC_EmitMergeInputChains1_0,
/*20259*/           OPC_EmitConvertToTarget, 2,
/*20261*/           OPC_EmitInteger, MVT::i32, 14, 
/*20264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20281*/         0, /*End of Scope*/
/*20282*/       0, // EndSwitchOpcode
/*20283*/     /*Scope*/ 5|128,2/*261*/, /*->20546*/
/*20285*/       OPC_RecordChild1, // #1 = $src
/*20286*/       OPC_CheckChild1Type, MVT::i32,
/*20288*/       OPC_RecordChild2, // #2 = $addr
/*20289*/       OPC_Scope, 89, /*->20380*/ // 2 children in Scope
/*20291*/         OPC_CheckChild2Type, MVT::i32,
/*20293*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20295*/         OPC_Scope, 25, /*->20322*/ // 2 children in Scope
/*20297*/           OPC_CheckPredicate, 38, // Predicate_store
/*20299*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20301*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20304*/           OPC_EmitMergeInputChains1_0,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20322*/         /*Scope*/ 56, /*->20379*/
/*20323*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20325*/           OPC_Scope, 25, /*->20352*/ // 2 children in Scope
/*20327*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20329*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20331*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20334*/             OPC_EmitMergeInputChains1_0,
/*20335*/             OPC_EmitInteger, MVT::i32, 14, 
/*20338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20341*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20352*/           /*Scope*/ 25, /*->20378*/
/*20353*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20355*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20357*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20360*/             OPC_EmitMergeInputChains1_0,
/*20361*/             OPC_EmitInteger, MVT::i32, 14, 
/*20364*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20367*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20378*/           0, /*End of Scope*/
/*20379*/         0, /*End of Scope*/
/*20380*/       /*Scope*/ 35|128,1/*163*/, /*->20545*/
/*20382*/         OPC_RecordChild3, // #3 = $offset
/*20383*/         OPC_CheckChild3Type, MVT::i32,
/*20385*/         OPC_CheckType, MVT::i32,
/*20387*/         OPC_Scope, 59, /*->20448*/ // 2 children in Scope
/*20389*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20391*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20393*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20395*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20398*/           OPC_Scope, 23, /*->20423*/ // 2 children in Scope
/*20400*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20403*/             OPC_EmitMergeInputChains1_0,
/*20404*/             OPC_EmitInteger, MVT::i32, 14, 
/*20407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20410*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20423*/           /*Scope*/ 23, /*->20447*/
/*20424*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20427*/             OPC_EmitMergeInputChains1_0,
/*20428*/             OPC_EmitInteger, MVT::i32, 14, 
/*20431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20434*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20447*/           0, /*End of Scope*/
/*20448*/         /*Scope*/ 95, /*->20544*/
/*20449*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20451*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20453*/           OPC_Scope, 57, /*->20512*/ // 2 children in Scope
/*20455*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20457*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20459*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20462*/             OPC_Scope, 23, /*->20487*/ // 2 children in Scope
/*20464*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20467*/               OPC_EmitMergeInputChains1_0,
/*20468*/               OPC_EmitInteger, MVT::i32, 14, 
/*20471*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20474*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20487*/             /*Scope*/ 23, /*->20511*/
/*20488*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20491*/               OPC_EmitMergeInputChains1_0,
/*20492*/               OPC_EmitInteger, MVT::i32, 14, 
/*20495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20511*/             0, /*End of Scope*/
/*20512*/           /*Scope*/ 30, /*->20543*/
/*20513*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20515*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20517*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20520*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20523*/             OPC_EmitMergeInputChains1_0,
/*20524*/             OPC_EmitInteger, MVT::i32, 14, 
/*20527*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20530*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20543*/           0, /*End of Scope*/
/*20544*/         0, /*End of Scope*/
/*20545*/       0, /*End of Scope*/
/*20546*/     /*Scope*/ 126|128,2/*382*/, /*->20930*/
/*20548*/       OPC_MoveChild, 1,
/*20550*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20742
/*20555*/         OPC_RecordChild0, // #1 = $Vd
/*20556*/         OPC_Scope, 45, /*->20603*/ // 4 children in Scope
/*20558*/           OPC_CheckChild0Type, MVT::v8i8,
/*20560*/           OPC_RecordChild1, // #2 = $lane
/*20561*/           OPC_MoveChild, 1,
/*20563*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20566*/           OPC_MoveParent,
/*20567*/           OPC_MoveParent,
/*20568*/           OPC_RecordChild2, // #3 = $Rn
/*20569*/           OPC_CheckChild2Type, MVT::i32,
/*20571*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20573*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20575*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20577*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20579*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20582*/           OPC_EmitMergeInputChains1_0,
/*20583*/           OPC_EmitConvertToTarget, 2,
/*20585*/           OPC_EmitInteger, MVT::i32, 14, 
/*20588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20603*/         /*Scope*/ 45, /*->20649*/
/*20604*/           OPC_CheckChild0Type, MVT::v4i16,
/*20606*/           OPC_RecordChild1, // #2 = $lane
/*20607*/           OPC_MoveChild, 1,
/*20609*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20612*/           OPC_MoveParent,
/*20613*/           OPC_MoveParent,
/*20614*/           OPC_RecordChild2, // #3 = $Rn
/*20615*/           OPC_CheckChild2Type, MVT::i32,
/*20617*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20619*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20621*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20623*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20625*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20628*/           OPC_EmitMergeInputChains1_0,
/*20629*/           OPC_EmitConvertToTarget, 2,
/*20631*/           OPC_EmitInteger, MVT::i32, 14, 
/*20634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20649*/         /*Scope*/ 45, /*->20695*/
/*20650*/           OPC_CheckChild0Type, MVT::v16i8,
/*20652*/           OPC_RecordChild1, // #2 = $lane
/*20653*/           OPC_MoveChild, 1,
/*20655*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20658*/           OPC_MoveParent,
/*20659*/           OPC_MoveParent,
/*20660*/           OPC_RecordChild2, // #3 = $addr
/*20661*/           OPC_CheckChild2Type, MVT::i32,
/*20663*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20665*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20667*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20669*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20671*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20674*/           OPC_EmitMergeInputChains1_0,
/*20675*/           OPC_EmitConvertToTarget, 2,
/*20677*/           OPC_EmitInteger, MVT::i32, 14, 
/*20680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20695*/         /*Scope*/ 45, /*->20741*/
/*20696*/           OPC_CheckChild0Type, MVT::v8i16,
/*20698*/           OPC_RecordChild1, // #2 = $lane
/*20699*/           OPC_MoveChild, 1,
/*20701*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20704*/           OPC_MoveParent,
/*20705*/           OPC_MoveParent,
/*20706*/           OPC_RecordChild2, // #3 = $addr
/*20707*/           OPC_CheckChild2Type, MVT::i32,
/*20709*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20711*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20713*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20715*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20717*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20720*/           OPC_EmitMergeInputChains1_0,
/*20721*/           OPC_EmitConvertToTarget, 2,
/*20723*/           OPC_EmitInteger, MVT::i32, 14, 
/*20726*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*20741*/         0, /*End of Scope*/
/*20742*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20929
/*20746*/         OPC_RecordChild0, // #1 = $Vd
/*20747*/         OPC_Scope, 45, /*->20794*/ // 4 children in Scope
/*20749*/           OPC_CheckChild0Type, MVT::v2i32,
/*20751*/           OPC_RecordChild1, // #2 = $lane
/*20752*/           OPC_MoveChild, 1,
/*20754*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20757*/           OPC_MoveParent,
/*20758*/           OPC_CheckType, MVT::i32,
/*20760*/           OPC_MoveParent,
/*20761*/           OPC_RecordChild2, // #3 = $Rn
/*20762*/           OPC_CheckChild2Type, MVT::i32,
/*20764*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20766*/           OPC_CheckPredicate, 38, // Predicate_store
/*20768*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20770*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20773*/           OPC_EmitMergeInputChains1_0,
/*20774*/           OPC_EmitConvertToTarget, 2,
/*20776*/           OPC_EmitInteger, MVT::i32, 14, 
/*20779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20794*/         /*Scope*/ 45, /*->20840*/
/*20795*/           OPC_CheckChild0Type, MVT::v4i32,
/*20797*/           OPC_RecordChild1, // #2 = $lane
/*20798*/           OPC_MoveChild, 1,
/*20800*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20803*/           OPC_MoveParent,
/*20804*/           OPC_CheckType, MVT::i32,
/*20806*/           OPC_MoveParent,
/*20807*/           OPC_RecordChild2, // #3 = $addr
/*20808*/           OPC_CheckChild2Type, MVT::i32,
/*20810*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20812*/           OPC_CheckPredicate, 38, // Predicate_store
/*20814*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20816*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20819*/           OPC_EmitMergeInputChains1_0,
/*20820*/           OPC_EmitConvertToTarget, 2,
/*20822*/           OPC_EmitInteger, MVT::i32, 14, 
/*20825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*20840*/         /*Scope*/ 43, /*->20884*/
/*20841*/           OPC_CheckChild0Type, MVT::v2f32,
/*20843*/           OPC_RecordChild1, // #2 = $lane
/*20844*/           OPC_MoveChild, 1,
/*20846*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20849*/           OPC_MoveParent,
/*20850*/           OPC_CheckType, MVT::f32,
/*20852*/           OPC_MoveParent,
/*20853*/           OPC_RecordChild2, // #3 = $addr
/*20854*/           OPC_CheckChild2Type, MVT::i32,
/*20856*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20858*/           OPC_CheckPredicate, 38, // Predicate_store
/*20860*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20863*/           OPC_EmitMergeInputChains1_0,
/*20864*/           OPC_EmitConvertToTarget, 2,
/*20866*/           OPC_EmitInteger, MVT::i32, 14, 
/*20869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20872*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*20884*/         /*Scope*/ 43, /*->20928*/
/*20885*/           OPC_CheckChild0Type, MVT::v4f32,
/*20887*/           OPC_RecordChild1, // #2 = $lane
/*20888*/           OPC_MoveChild, 1,
/*20890*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20893*/           OPC_MoveParent,
/*20894*/           OPC_CheckType, MVT::f32,
/*20896*/           OPC_MoveParent,
/*20897*/           OPC_RecordChild2, // #3 = $addr
/*20898*/           OPC_CheckChild2Type, MVT::i32,
/*20900*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20902*/           OPC_CheckPredicate, 38, // Predicate_store
/*20904*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20907*/           OPC_EmitMergeInputChains1_0,
/*20908*/           OPC_EmitConvertToTarget, 2,
/*20910*/           OPC_EmitInteger, MVT::i32, 14, 
/*20913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*20928*/         0, /*End of Scope*/
/*20929*/       0, // EndSwitchOpcode
/*20930*/     /*Scope*/ 37|128,2/*293*/, /*->21225*/
/*20932*/       OPC_RecordChild1, // #1 = $Rt
/*20933*/       OPC_CheckChild1Type, MVT::i32,
/*20935*/       OPC_RecordChild2, // #2 = $shift
/*20936*/       OPC_Scope, 50|128,1/*178*/, /*->21117*/ // 2 children in Scope
/*20939*/         OPC_CheckChild2Type, MVT::i32,
/*20941*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20943*/         OPC_Scope, 26, /*->20971*/ // 4 children in Scope
/*20945*/           OPC_CheckPredicate, 38, // Predicate_store
/*20947*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20949*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20952*/           OPC_EmitMergeInputChains1_0,
/*20953*/           OPC_EmitInteger, MVT::i32, 14, 
/*20956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*20971*/         /*Scope*/ 58, /*->21030*/
/*20972*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20974*/           OPC_Scope, 26, /*->21002*/ // 2 children in Scope
/*20976*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20978*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20980*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20983*/             OPC_EmitMergeInputChains1_0,
/*20984*/             OPC_EmitInteger, MVT::i32, 14, 
/*20987*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20990*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21002*/           /*Scope*/ 26, /*->21029*/
/*21003*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21005*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21007*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21010*/             OPC_EmitMergeInputChains1_0,
/*21011*/             OPC_EmitInteger, MVT::i32, 14, 
/*21014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21029*/           0, /*End of Scope*/
/*21030*/         /*Scope*/ 26, /*->21057*/
/*21031*/           OPC_CheckPredicate, 38, // Predicate_store
/*21033*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21035*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21038*/           OPC_EmitMergeInputChains1_0,
/*21039*/           OPC_EmitInteger, MVT::i32, 14, 
/*21042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21057*/         /*Scope*/ 58, /*->21116*/
/*21058*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*21060*/           OPC_Scope, 26, /*->21088*/ // 2 children in Scope
/*21062*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21064*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21066*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21069*/             OPC_EmitMergeInputChains1_0,
/*21070*/             OPC_EmitInteger, MVT::i32, 14, 
/*21073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21076*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21088*/           /*Scope*/ 26, /*->21115*/
/*21089*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21091*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21093*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21096*/             OPC_EmitMergeInputChains1_0,
/*21097*/             OPC_EmitInteger, MVT::i32, 14, 
/*21100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21103*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21115*/           0, /*End of Scope*/
/*21116*/         0, /*End of Scope*/
/*21117*/       /*Scope*/ 106, /*->21224*/
/*21118*/         OPC_RecordChild3, // #3 = $offset
/*21119*/         OPC_CheckChild3Type, MVT::i32,
/*21121*/         OPC_CheckType, MVT::i32,
/*21123*/         OPC_Scope, 31, /*->21156*/ // 2 children in Scope
/*21125*/           OPC_CheckPredicate, 38, // Predicate_istore
/*21127*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*21129*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21131*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21134*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21137*/           OPC_EmitMergeInputChains1_0,
/*21138*/           OPC_EmitInteger, MVT::i32, 14, 
/*21141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21156*/         /*Scope*/ 66, /*->21223*/
/*21157*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*21159*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*21161*/           OPC_Scope, 29, /*->21192*/ // 2 children in Scope
/*21163*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*21165*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21167*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21170*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21173*/             OPC_EmitMergeInputChains1_0,
/*21174*/             OPC_EmitInteger, MVT::i32, 14, 
/*21177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21192*/           /*Scope*/ 29, /*->21222*/
/*21193*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*21195*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21197*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21200*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21203*/             OPC_EmitMergeInputChains1_0,
/*21204*/             OPC_EmitInteger, MVT::i32, 14, 
/*21207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21210*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21222*/           0, /*End of Scope*/
/*21223*/         0, /*End of Scope*/
/*21224*/       0, /*End of Scope*/
/*21225*/     /*Scope*/ 100|128,1/*228*/, /*->21455*/
/*21227*/       OPC_MoveChild, 1,
/*21229*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::FP_TO_SINT),// ->21342
/*21233*/         OPC_RecordChild0, // #1 = $a
/*21234*/         OPC_CheckType, MVT::i32,
/*21236*/         OPC_Scope, 51, /*->21289*/ // 2 children in Scope
/*21238*/           OPC_CheckChild0Type, MVT::f64,
/*21240*/           OPC_MoveParent,
/*21241*/           OPC_RecordChild2, // #2 = $ptr
/*21242*/           OPC_CheckChild2Type, MVT::i32,
/*21244*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21246*/           OPC_CheckPredicate, 38, // Predicate_store
/*21248*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21250*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*21252*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21255*/           OPC_EmitMergeInputChains1_0,
/*21256*/           OPC_EmitInteger, MVT::i32, 14, 
/*21259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21262*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21272*/           OPC_EmitInteger, MVT::i32, 14, 
/*21275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21289*/         /*Scope*/ 51, /*->21341*/
/*21290*/           OPC_CheckChild0Type, MVT::f32,
/*21292*/           OPC_MoveParent,
/*21293*/           OPC_RecordChild2, // #2 = $ptr
/*21294*/           OPC_CheckChild2Type, MVT::i32,
/*21296*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21298*/           OPC_CheckPredicate, 38, // Predicate_store
/*21300*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21302*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*21304*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21307*/           OPC_EmitMergeInputChains1_0,
/*21308*/           OPC_EmitInteger, MVT::i32, 14, 
/*21311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21314*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21324*/           OPC_EmitInteger, MVT::i32, 14, 
/*21327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21330*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21341*/         0, /*End of Scope*/
/*21342*/       /*SwitchOpcode*/ 109, TARGET_VAL(ISD::FP_TO_UINT),// ->21454
/*21345*/         OPC_RecordChild0, // #1 = $a
/*21346*/         OPC_CheckType, MVT::i32,
/*21348*/         OPC_Scope, 51, /*->21401*/ // 2 children in Scope
/*21350*/           OPC_CheckChild0Type, MVT::f64,
/*21352*/           OPC_MoveParent,
/*21353*/           OPC_RecordChild2, // #2 = $ptr
/*21354*/           OPC_CheckChild2Type, MVT::i32,
/*21356*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21358*/           OPC_CheckPredicate, 38, // Predicate_store
/*21360*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21362*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*21364*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21367*/           OPC_EmitMergeInputChains1_0,
/*21368*/           OPC_EmitInteger, MVT::i32, 14, 
/*21371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21374*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21384*/           OPC_EmitInteger, MVT::i32, 14, 
/*21387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21390*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21401*/         /*Scope*/ 51, /*->21453*/
/*21402*/           OPC_CheckChild0Type, MVT::f32,
/*21404*/           OPC_MoveParent,
/*21405*/           OPC_RecordChild2, // #2 = $ptr
/*21406*/           OPC_CheckChild2Type, MVT::i32,
/*21408*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21410*/           OPC_CheckPredicate, 38, // Predicate_store
/*21412*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21414*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*21416*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21419*/           OPC_EmitMergeInputChains1_0,
/*21420*/           OPC_EmitInteger, MVT::i32, 14, 
/*21423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21426*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21436*/           OPC_EmitInteger, MVT::i32, 14, 
/*21439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21453*/         0, /*End of Scope*/
/*21454*/       0, // EndSwitchOpcode
/*21455*/     /*Scope*/ 46|128,7/*942*/, /*->22399*/
/*21457*/       OPC_RecordChild1, // #1 = $Rt
/*21458*/       OPC_Scope, 11|128,5/*651*/, /*->22112*/ // 4 children in Scope
/*21461*/         OPC_CheckChild1Type, MVT::i32,
/*21463*/         OPC_RecordChild2, // #2 = $addr
/*21464*/         OPC_Scope, 14|128,3/*398*/, /*->21865*/ // 2 children in Scope
/*21467*/           OPC_CheckChild2Type, MVT::i32,
/*21469*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21471*/           OPC_Scope, 25, /*->21498*/ // 6 children in Scope
/*21473*/             OPC_CheckPredicate, 38, // Predicate_store
/*21475*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21477*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21480*/             OPC_EmitMergeInputChains1_0,
/*21481*/             OPC_EmitInteger, MVT::i32, 14, 
/*21484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21487*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21498*/           /*Scope*/ 27, /*->21526*/
/*21499*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*21501*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21503*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21505*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21508*/             OPC_EmitMergeInputChains1_0,
/*21509*/             OPC_EmitInteger, MVT::i32, 14, 
/*21512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21515*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21526*/           /*Scope*/ 72, /*->21599*/
/*21527*/             OPC_CheckPredicate, 38, // Predicate_store
/*21529*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21531*/             OPC_Scope, 21, /*->21554*/ // 3 children in Scope
/*21533*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21536*/               OPC_EmitMergeInputChains1_0,
/*21537*/               OPC_EmitInteger, MVT::i32, 14, 
/*21540*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21543*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21554*/             /*Scope*/ 21, /*->21576*/
/*21555*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21558*/               OPC_EmitMergeInputChains1_0,
/*21559*/               OPC_EmitInteger, MVT::i32, 14, 
/*21562*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21565*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21576*/             /*Scope*/ 21, /*->21598*/
/*21577*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21580*/               OPC_EmitMergeInputChains1_0,
/*21581*/               OPC_EmitInteger, MVT::i32, 14, 
/*21584*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21587*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21598*/             0, /*End of Scope*/
/*21599*/           /*Scope*/ 106, /*->21706*/
/*21600*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*21602*/             OPC_Scope, 50, /*->21654*/ // 2 children in Scope
/*21604*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21606*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21608*/               OPC_Scope, 21, /*->21631*/ // 2 children in Scope
/*21610*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21613*/                 OPC_EmitMergeInputChains1_0,
/*21614*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21617*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21620*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21631*/               /*Scope*/ 21, /*->21653*/
/*21632*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21635*/                 OPC_EmitMergeInputChains1_0,
/*21636*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21639*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21642*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21653*/               0, /*End of Scope*/
/*21654*/             /*Scope*/ 50, /*->21705*/
/*21655*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21657*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21659*/               OPC_Scope, 21, /*->21682*/ // 2 children in Scope
/*21661*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21664*/                 OPC_EmitMergeInputChains1_0,
/*21665*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21668*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21671*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21682*/               /*Scope*/ 21, /*->21704*/
/*21683*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21686*/                 OPC_EmitMergeInputChains1_0,
/*21687*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21690*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21693*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21704*/               0, /*End of Scope*/
/*21705*/             0, /*End of Scope*/
/*21706*/           /*Scope*/ 50, /*->21757*/
/*21707*/             OPC_CheckPredicate, 38, // Predicate_store
/*21709*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21711*/             OPC_Scope, 21, /*->21734*/ // 2 children in Scope
/*21713*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21716*/               OPC_EmitMergeInputChains1_0,
/*21717*/               OPC_EmitInteger, MVT::i32, 14, 
/*21720*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21723*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21734*/             /*Scope*/ 21, /*->21756*/
/*21735*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21738*/               OPC_EmitMergeInputChains1_0,
/*21739*/               OPC_EmitInteger, MVT::i32, 14, 
/*21742*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21745*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21756*/             0, /*End of Scope*/
/*21757*/           /*Scope*/ 106, /*->21864*/
/*21758*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*21760*/             OPC_Scope, 50, /*->21812*/ // 2 children in Scope
/*21762*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21764*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21766*/               OPC_Scope, 21, /*->21789*/ // 2 children in Scope
/*21768*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21771*/                 OPC_EmitMergeInputChains1_0,
/*21772*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21775*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21778*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21789*/               /*Scope*/ 21, /*->21811*/
/*21790*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21793*/                 OPC_EmitMergeInputChains1_0,
/*21794*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21797*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21800*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21811*/               0, /*End of Scope*/
/*21812*/             /*Scope*/ 50, /*->21863*/
/*21813*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21815*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21817*/               OPC_Scope, 21, /*->21840*/ // 2 children in Scope
/*21819*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21822*/                 OPC_EmitMergeInputChains1_0,
/*21823*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21826*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21829*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21840*/               /*Scope*/ 21, /*->21862*/
/*21841*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21844*/                 OPC_EmitMergeInputChains1_0,
/*21845*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21848*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21851*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21862*/               0, /*End of Scope*/
/*21863*/             0, /*End of Scope*/
/*21864*/           0, /*End of Scope*/
/*21865*/         /*Scope*/ 116|128,1/*244*/, /*->22111*/
/*21867*/           OPC_RecordChild3, // #3 = $offset
/*21868*/           OPC_CheckChild3Type, MVT::i32,
/*21870*/           OPC_CheckType, MVT::i32,
/*21872*/           OPC_Scope, 56, /*->21930*/ // 4 children in Scope
/*21874*/             OPC_CheckPredicate, 38, // Predicate_istore
/*21876*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*21878*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21880*/             OPC_Scope, 23, /*->21905*/ // 2 children in Scope
/*21882*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21885*/               OPC_EmitMergeInputChains1_0,
/*21886*/               OPC_EmitInteger, MVT::i32, 14, 
/*21889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21905*/             /*Scope*/ 23, /*->21929*/
/*21906*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21909*/               OPC_EmitMergeInputChains1_0,
/*21910*/               OPC_EmitInteger, MVT::i32, 14, 
/*21913*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21916*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21929*/             0, /*End of Scope*/
/*21930*/           /*Scope*/ 89, /*->22020*/
/*21931*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*21933*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*21935*/             OPC_Scope, 54, /*->21991*/ // 2 children in Scope
/*21937*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*21939*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21941*/               OPC_Scope, 23, /*->21966*/ // 2 children in Scope
/*21943*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21946*/                 OPC_EmitMergeInputChains1_0,
/*21947*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21950*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21953*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21966*/               /*Scope*/ 23, /*->21990*/
/*21967*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21970*/                 OPC_EmitMergeInputChains1_0,
/*21971*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21974*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21977*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21990*/               0, /*End of Scope*/
/*21991*/             /*Scope*/ 27, /*->22019*/
/*21992*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*21994*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21996*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*21999*/               OPC_EmitMergeInputChains1_0,
/*22000*/               OPC_EmitInteger, MVT::i32, 14, 
/*22003*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22006*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22019*/             0, /*End of Scope*/
/*22020*/           /*Scope*/ 28, /*->22049*/
/*22021*/             OPC_CheckPredicate, 38, // Predicate_istore
/*22023*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*22025*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22027*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22030*/             OPC_EmitMergeInputChains1_0,
/*22031*/             OPC_EmitInteger, MVT::i32, 14, 
/*22034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22049*/           /*Scope*/ 60, /*->22110*/
/*22050*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*22052*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*22054*/             OPC_Scope, 26, /*->22082*/ // 2 children in Scope
/*22056*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*22058*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22060*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22063*/               OPC_EmitMergeInputChains1_0,
/*22064*/               OPC_EmitInteger, MVT::i32, 14, 
/*22067*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22070*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22082*/             /*Scope*/ 26, /*->22109*/
/*22083*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*22085*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22087*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22090*/               OPC_EmitMergeInputChains1_0,
/*22091*/               OPC_EmitInteger, MVT::i32, 14, 
/*22094*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22097*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22109*/             0, /*End of Scope*/
/*22110*/           0, /*End of Scope*/
/*22111*/         0, /*End of Scope*/
/*22112*/       /*Scope*/ 115, /*->22228*/
/*22113*/         OPC_CheckChild1Type, MVT::f64,
/*22115*/         OPC_RecordChild2, // #2 = $addr
/*22116*/         OPC_CheckChild2Type, MVT::i32,
/*22118*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*22120*/         OPC_CheckPredicate, 38, // Predicate_store
/*22122*/         OPC_Scope, 25, /*->22149*/ // 4 children in Scope
/*22124*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*22126*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22128*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22131*/           OPC_EmitMergeInputChains1_0,
/*22132*/           OPC_EmitInteger, MVT::i32, 14, 
/*22135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22149*/         /*Scope*/ 25, /*->22175*/
/*22150*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*22152*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22154*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22157*/           OPC_EmitMergeInputChains1_0,
/*22158*/           OPC_EmitInteger, MVT::i32, 14, 
/*22161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22175*/         /*Scope*/ 25, /*->22201*/
/*22176*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*22178*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22180*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22183*/           OPC_EmitMergeInputChains1_0,
/*22184*/           OPC_EmitInteger, MVT::i32, 14, 
/*22187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22190*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22201*/         /*Scope*/ 25, /*->22227*/
/*22202*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*22204*/           OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*22206*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22209*/           OPC_EmitMergeInputChains1_0,
/*22210*/           OPC_EmitInteger, MVT::i32, 14, 
/*22213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22227*/         0, /*End of Scope*/
/*22228*/       /*Scope*/ 34, /*->22263*/
/*22229*/         OPC_CheckChild1Type, MVT::f32,
/*22231*/         OPC_RecordChild2, // #2 = $addr
/*22232*/         OPC_CheckChild2Type, MVT::i32,
/*22234*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*22236*/         OPC_CheckPredicate, 38, // Predicate_store
/*22238*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*22240*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22242*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22245*/         OPC_EmitMergeInputChains1_0,
/*22246*/         OPC_EmitInteger, MVT::i32, 14, 
/*22249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22263*/       /*Scope*/ 5|128,1/*133*/, /*->22398*/
/*22265*/         OPC_CheckChild1Type, MVT::v2f64,
/*22267*/         OPC_RecordChild2, // #2 = $addr
/*22268*/         OPC_CheckChild2Type, MVT::i32,
/*22270*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*22272*/         OPC_CheckPredicate, 38, // Predicate_store
/*22274*/         OPC_Scope, 23, /*->22299*/ // 5 children in Scope
/*22276*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*22278*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22281*/           OPC_EmitMergeInputChains1_0,
/*22282*/           OPC_EmitInteger, MVT::i32, 14, 
/*22285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22288*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22299*/         /*Scope*/ 25, /*->22325*/
/*22300*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*22302*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22304*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22307*/           OPC_EmitMergeInputChains1_0,
/*22308*/           OPC_EmitInteger, MVT::i32, 14, 
/*22311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22314*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22325*/         /*Scope*/ 25, /*->22351*/
/*22326*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*22328*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22330*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22333*/           OPC_EmitMergeInputChains1_0,
/*22334*/           OPC_EmitInteger, MVT::i32, 14, 
/*22337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22351*/         /*Scope*/ 25, /*->22377*/
/*22352*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*22354*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22356*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22359*/           OPC_EmitMergeInputChains1_0,
/*22360*/           OPC_EmitInteger, MVT::i32, 14, 
/*22363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22366*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22377*/         /*Scope*/ 19, /*->22397*/
/*22378*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22380*/           OPC_EmitMergeInputChains1_0,
/*22381*/           OPC_EmitInteger, MVT::i32, 14, 
/*22384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22397*/         0, /*End of Scope*/
/*22398*/       0, /*End of Scope*/
/*22399*/     0, /*End of Scope*/
/*22400*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23422
/*22404*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22405*/     OPC_Scope, 119, /*->22526*/ // 14 children in Scope
/*22407*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*22410*/       OPC_RecordChild2, // #1 = $cop
/*22411*/       OPC_MoveChild, 2,
/*22413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22416*/       OPC_MoveParent,
/*22417*/       OPC_RecordChild3, // #2 = $opc1
/*22418*/       OPC_MoveChild, 3,
/*22420*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22423*/       OPC_MoveParent,
/*22424*/       OPC_RecordChild4, // #3 = $CRd
/*22425*/       OPC_MoveChild, 4,
/*22427*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22430*/       OPC_MoveParent,
/*22431*/       OPC_RecordChild5, // #4 = $CRn
/*22432*/       OPC_MoveChild, 5,
/*22434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22437*/       OPC_MoveParent,
/*22438*/       OPC_RecordChild6, // #5 = $CRm
/*22439*/       OPC_MoveChild, 6,
/*22441*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22444*/       OPC_MoveParent,
/*22445*/       OPC_RecordChild7, // #6 = $opc2
/*22446*/       OPC_MoveChild, 7,
/*22448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22451*/       OPC_MoveParent,
/*22452*/       OPC_Scope, 35, /*->22489*/ // 2 children in Scope
/*22454*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22456*/         OPC_EmitMergeInputChains1_0,
/*22457*/         OPC_EmitConvertToTarget, 1,
/*22459*/         OPC_EmitConvertToTarget, 2,
/*22461*/         OPC_EmitConvertToTarget, 3,
/*22463*/         OPC_EmitConvertToTarget, 4,
/*22465*/         OPC_EmitConvertToTarget, 5,
/*22467*/         OPC_EmitConvertToTarget, 6,
/*22469*/         OPC_EmitInteger, MVT::i32, 14, 
/*22472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22489*/       /*Scope*/ 35, /*->22525*/
/*22490*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22492*/         OPC_EmitMergeInputChains1_0,
/*22493*/         OPC_EmitConvertToTarget, 1,
/*22495*/         OPC_EmitConvertToTarget, 2,
/*22497*/         OPC_EmitConvertToTarget, 3,
/*22499*/         OPC_EmitConvertToTarget, 4,
/*22501*/         OPC_EmitConvertToTarget, 5,
/*22503*/         OPC_EmitConvertToTarget, 6,
/*22505*/         OPC_EmitInteger, MVT::i32, 14, 
/*22508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22525*/       0, /*End of Scope*/
/*22526*/     /*Scope*/ 111, /*->22638*/
/*22527*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*22530*/       OPC_RecordChild2, // #1 = $cop
/*22531*/       OPC_MoveChild, 2,
/*22533*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22536*/       OPC_MoveParent,
/*22537*/       OPC_RecordChild3, // #2 = $opc1
/*22538*/       OPC_MoveChild, 3,
/*22540*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22543*/       OPC_MoveParent,
/*22544*/       OPC_RecordChild4, // #3 = $CRd
/*22545*/       OPC_MoveChild, 4,
/*22547*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22550*/       OPC_MoveParent,
/*22551*/       OPC_RecordChild5, // #4 = $CRn
/*22552*/       OPC_MoveChild, 5,
/*22554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22557*/       OPC_MoveParent,
/*22558*/       OPC_RecordChild6, // #5 = $CRm
/*22559*/       OPC_MoveChild, 6,
/*22561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22564*/       OPC_MoveParent,
/*22565*/       OPC_RecordChild7, // #6 = $opc2
/*22566*/       OPC_MoveChild, 7,
/*22568*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22571*/       OPC_MoveParent,
/*22572*/       OPC_Scope, 27, /*->22601*/ // 2 children in Scope
/*22574*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22576*/         OPC_EmitMergeInputChains1_0,
/*22577*/         OPC_EmitConvertToTarget, 1,
/*22579*/         OPC_EmitConvertToTarget, 2,
/*22581*/         OPC_EmitConvertToTarget, 3,
/*22583*/         OPC_EmitConvertToTarget, 4,
/*22585*/         OPC_EmitConvertToTarget, 5,
/*22587*/         OPC_EmitConvertToTarget, 6,
/*22589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22601*/       /*Scope*/ 35, /*->22637*/
/*22602*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22604*/         OPC_EmitMergeInputChains1_0,
/*22605*/         OPC_EmitConvertToTarget, 1,
/*22607*/         OPC_EmitConvertToTarget, 2,
/*22609*/         OPC_EmitConvertToTarget, 3,
/*22611*/         OPC_EmitConvertToTarget, 4,
/*22613*/         OPC_EmitConvertToTarget, 5,
/*22615*/         OPC_EmitConvertToTarget, 6,
/*22617*/         OPC_EmitInteger, MVT::i32, 14, 
/*22620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22637*/       0, /*End of Scope*/
/*22638*/     /*Scope*/ 109, /*->22748*/
/*22639*/       OPC_CheckChild1Integer, 103|128,1/*231*/, 
/*22642*/       OPC_RecordChild2, // #1 = $cop
/*22643*/       OPC_MoveChild, 2,
/*22645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22648*/       OPC_MoveParent,
/*22649*/       OPC_RecordChild3, // #2 = $opc1
/*22650*/       OPC_MoveChild, 3,
/*22652*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22655*/       OPC_MoveParent,
/*22656*/       OPC_RecordChild4, // #3 = $Rt
/*22657*/       OPC_RecordChild5, // #4 = $CRn
/*22658*/       OPC_MoveChild, 5,
/*22660*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22663*/       OPC_MoveParent,
/*22664*/       OPC_RecordChild6, // #5 = $CRm
/*22665*/       OPC_MoveChild, 6,
/*22667*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22670*/       OPC_MoveParent,
/*22671*/       OPC_RecordChild7, // #6 = $opc2
/*22672*/       OPC_MoveChild, 7,
/*22674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22677*/       OPC_MoveParent,
/*22678*/       OPC_Scope, 33, /*->22713*/ // 2 children in Scope
/*22680*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22682*/         OPC_EmitMergeInputChains1_0,
/*22683*/         OPC_EmitConvertToTarget, 1,
/*22685*/         OPC_EmitConvertToTarget, 2,
/*22687*/         OPC_EmitConvertToTarget, 4,
/*22689*/         OPC_EmitConvertToTarget, 5,
/*22691*/         OPC_EmitConvertToTarget, 6,
/*22693*/         OPC_EmitInteger, MVT::i32, 14, 
/*22696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 231:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22713*/       /*Scope*/ 33, /*->22747*/
/*22714*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22716*/         OPC_EmitMergeInputChains1_0,
/*22717*/         OPC_EmitConvertToTarget, 1,
/*22719*/         OPC_EmitConvertToTarget, 2,
/*22721*/         OPC_EmitConvertToTarget, 4,
/*22723*/         OPC_EmitConvertToTarget, 5,
/*22725*/         OPC_EmitConvertToTarget, 6,
/*22727*/         OPC_EmitInteger, MVT::i32, 14, 
/*22730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 231:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22747*/       0, /*End of Scope*/
/*22748*/     /*Scope*/ 101, /*->22850*/
/*22749*/       OPC_CheckChild1Integer, 104|128,1/*232*/, 
/*22752*/       OPC_RecordChild2, // #1 = $cop
/*22753*/       OPC_MoveChild, 2,
/*22755*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22758*/       OPC_MoveParent,
/*22759*/       OPC_RecordChild3, // #2 = $opc1
/*22760*/       OPC_MoveChild, 3,
/*22762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22765*/       OPC_MoveParent,
/*22766*/       OPC_RecordChild4, // #3 = $Rt
/*22767*/       OPC_RecordChild5, // #4 = $CRn
/*22768*/       OPC_MoveChild, 5,
/*22770*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22773*/       OPC_MoveParent,
/*22774*/       OPC_RecordChild6, // #5 = $CRm
/*22775*/       OPC_MoveChild, 6,
/*22777*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22780*/       OPC_MoveParent,
/*22781*/       OPC_RecordChild7, // #6 = $opc2
/*22782*/       OPC_MoveChild, 7,
/*22784*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22787*/       OPC_MoveParent,
/*22788*/       OPC_Scope, 25, /*->22815*/ // 2 children in Scope
/*22790*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22792*/         OPC_EmitMergeInputChains1_0,
/*22793*/         OPC_EmitConvertToTarget, 1,
/*22795*/         OPC_EmitConvertToTarget, 2,
/*22797*/         OPC_EmitConvertToTarget, 4,
/*22799*/         OPC_EmitConvertToTarget, 5,
/*22801*/         OPC_EmitConvertToTarget, 6,
/*22803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 232:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22815*/       /*Scope*/ 33, /*->22849*/
/*22816*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22818*/         OPC_EmitMergeInputChains1_0,
/*22819*/         OPC_EmitConvertToTarget, 1,
/*22821*/         OPC_EmitConvertToTarget, 2,
/*22823*/         OPC_EmitConvertToTarget, 4,
/*22825*/         OPC_EmitConvertToTarget, 5,
/*22827*/         OPC_EmitConvertToTarget, 6,
/*22829*/         OPC_EmitInteger, MVT::i32, 14, 
/*22832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 232:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22849*/       0, /*End of Scope*/
/*22850*/     /*Scope*/ 86, /*->22937*/
/*22851*/       OPC_CheckChild1Integer, 105|128,1/*233*/, 
/*22854*/       OPC_RecordChild2, // #1 = $cop
/*22855*/       OPC_MoveChild, 2,
/*22857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22860*/       OPC_MoveParent,
/*22861*/       OPC_RecordChild3, // #2 = $opc1
/*22862*/       OPC_MoveChild, 3,
/*22864*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22867*/       OPC_MoveParent,
/*22868*/       OPC_RecordChild4, // #3 = $Rt
/*22869*/       OPC_RecordChild5, // #4 = $Rt2
/*22870*/       OPC_RecordChild6, // #5 = $CRm
/*22871*/       OPC_MoveChild, 6,
/*22873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22876*/       OPC_MoveParent,
/*22877*/       OPC_Scope, 28, /*->22907*/ // 2 children in Scope
/*22879*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22881*/         OPC_EmitMergeInputChains1_0,
/*22882*/         OPC_EmitConvertToTarget, 1,
/*22884*/         OPC_EmitConvertToTarget, 2,
/*22886*/         OPC_EmitConvertToTarget, 5,
/*22888*/         OPC_EmitInteger, MVT::i32, 14, 
/*22891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 233:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22907*/       /*Scope*/ 28, /*->22936*/
/*22908*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22910*/         OPC_EmitMergeInputChains1_0,
/*22911*/         OPC_EmitConvertToTarget, 1,
/*22913*/         OPC_EmitConvertToTarget, 2,
/*22915*/         OPC_EmitConvertToTarget, 5,
/*22917*/         OPC_EmitInteger, MVT::i32, 14, 
/*22920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 233:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22936*/       0, /*End of Scope*/
/*22937*/     /*Scope*/ 78, /*->23016*/
/*22938*/       OPC_CheckChild1Integer, 106|128,1/*234*/, 
/*22941*/       OPC_RecordChild2, // #1 = $cop
/*22942*/       OPC_MoveChild, 2,
/*22944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22947*/       OPC_MoveParent,
/*22948*/       OPC_RecordChild3, // #2 = $opc1
/*22949*/       OPC_MoveChild, 3,
/*22951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22954*/       OPC_MoveParent,
/*22955*/       OPC_RecordChild4, // #3 = $Rt
/*22956*/       OPC_RecordChild5, // #4 = $Rt2
/*22957*/       OPC_RecordChild6, // #5 = $CRm
/*22958*/       OPC_MoveChild, 6,
/*22960*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22963*/       OPC_MoveParent,
/*22964*/       OPC_Scope, 20, /*->22986*/ // 2 children in Scope
/*22966*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22968*/         OPC_EmitMergeInputChains1_0,
/*22969*/         OPC_EmitConvertToTarget, 1,
/*22971*/         OPC_EmitConvertToTarget, 2,
/*22973*/         OPC_EmitConvertToTarget, 5,
/*22975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 234:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22986*/       /*Scope*/ 28, /*->23015*/
/*22987*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22989*/         OPC_EmitMergeInputChains1_0,
/*22990*/         OPC_EmitConvertToTarget, 1,
/*22992*/         OPC_EmitConvertToTarget, 2,
/*22994*/         OPC_EmitConvertToTarget, 5,
/*22996*/         OPC_EmitInteger, MVT::i32, 14, 
/*22999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 234:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23015*/       0, /*End of Scope*/
/*23016*/     /*Scope*/ 83, /*->23100*/
/*23017*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*23020*/       OPC_RecordChild2, // #1 = $imm
/*23021*/       OPC_MoveChild, 2,
/*23023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23026*/       OPC_Scope, 23, /*->23051*/ // 3 children in Scope
/*23028*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*23030*/         OPC_MoveParent,
/*23031*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23033*/         OPC_EmitMergeInputChains1_0,
/*23034*/         OPC_EmitConvertToTarget, 1,
/*23036*/         OPC_EmitInteger, MVT::i32, 14, 
/*23039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23051*/       /*Scope*/ 23, /*->23075*/
/*23052*/         OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23054*/         OPC_MoveParent,
/*23055*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*23057*/         OPC_EmitMergeInputChains1_0,
/*23058*/         OPC_EmitConvertToTarget, 1,
/*23060*/         OPC_EmitInteger, MVT::i32, 14, 
/*23063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23075*/       /*Scope*/ 23, /*->23099*/
/*23076*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*23078*/         OPC_MoveParent,
/*23079*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23081*/         OPC_EmitMergeInputChains1_0,
/*23082*/         OPC_EmitConvertToTarget, 1,
/*23084*/         OPC_EmitInteger, MVT::i32, 14, 
/*23087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23099*/       0, /*End of Scope*/
/*23100*/     /*Scope*/ 56, /*->23157*/
/*23101*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*23104*/       OPC_RecordChild2, // #1 = $opt
/*23105*/       OPC_MoveChild, 2,
/*23107*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23110*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23112*/       OPC_MoveParent,
/*23113*/       OPC_Scope, 20, /*->23135*/ // 2 children in Scope
/*23115*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23117*/         OPC_EmitMergeInputChains1_0,
/*23118*/         OPC_EmitConvertToTarget, 1,
/*23120*/         OPC_EmitInteger, MVT::i32, 14, 
/*23123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23135*/       /*Scope*/ 20, /*->23156*/
/*23136*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23138*/         OPC_EmitMergeInputChains1_0,
/*23139*/         OPC_EmitConvertToTarget, 1,
/*23141*/         OPC_EmitInteger, MVT::i32, 14, 
/*23144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23156*/       0, /*End of Scope*/
/*23157*/     /*Scope*/ 59, /*->23217*/
/*23158*/       OPC_CheckChild1Integer, 115|128,2/*371*/, 
/*23161*/       OPC_RecordChild2, // #1 = $imm16
/*23162*/       OPC_MoveChild, 2,
/*23164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23167*/       OPC_Scope, 15, /*->23184*/ // 3 children in Scope
/*23169*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*23171*/         OPC_MoveParent,
/*23172*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23174*/         OPC_EmitMergeInputChains1_0,
/*23175*/         OPC_EmitConvertToTarget, 1,
/*23177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 371:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23184*/       /*Scope*/ 15, /*->23200*/
/*23185*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*23187*/         OPC_MoveParent,
/*23188*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*23190*/         OPC_EmitMergeInputChains1_0,
/*23191*/         OPC_EmitConvertToTarget, 1,
/*23193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 371:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23200*/       /*Scope*/ 15, /*->23216*/
/*23201*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*23203*/         OPC_MoveParent,
/*23204*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23206*/         OPC_EmitMergeInputChains1_0,
/*23207*/         OPC_EmitConvertToTarget, 1,
/*23209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 371:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23216*/       0, /*End of Scope*/
/*23217*/     /*Scope*/ 48, /*->23266*/
/*23218*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*23221*/       OPC_RecordChild2, // #1 = $opt
/*23222*/       OPC_MoveChild, 2,
/*23224*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23227*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23229*/       OPC_MoveParent,
/*23230*/       OPC_Scope, 12, /*->23244*/ // 2 children in Scope
/*23232*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*23234*/         OPC_EmitMergeInputChains1_0,
/*23235*/         OPC_EmitConvertToTarget, 1,
/*23237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23244*/       /*Scope*/ 20, /*->23265*/
/*23245*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*23247*/         OPC_EmitMergeInputChains1_0,
/*23248*/         OPC_EmitConvertToTarget, 1,
/*23250*/         OPC_EmitInteger, MVT::i32, 14, 
/*23253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23265*/       0, /*End of Scope*/
/*23266*/     /*Scope*/ 48, /*->23315*/
/*23267*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*23270*/       OPC_RecordChild2, // #1 = $opt
/*23271*/       OPC_MoveChild, 2,
/*23273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23276*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23278*/       OPC_MoveParent,
/*23279*/       OPC_Scope, 12, /*->23293*/ // 2 children in Scope
/*23281*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*23283*/         OPC_EmitMergeInputChains1_0,
/*23284*/         OPC_EmitConvertToTarget, 1,
/*23286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23293*/       /*Scope*/ 20, /*->23314*/
/*23294*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*23296*/         OPC_EmitMergeInputChains1_0,
/*23297*/         OPC_EmitConvertToTarget, 1,
/*23299*/         OPC_EmitInteger, MVT::i32, 14, 
/*23302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23314*/       0, /*End of Scope*/
/*23315*/     /*Scope*/ 48, /*->23364*/
/*23316*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*23319*/       OPC_RecordChild2, // #1 = $opt
/*23320*/       OPC_MoveChild, 2,
/*23322*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23325*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23327*/       OPC_MoveParent,
/*23328*/       OPC_Scope, 12, /*->23342*/ // 2 children in Scope
/*23330*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*23332*/         OPC_EmitMergeInputChains1_0,
/*23333*/         OPC_EmitConvertToTarget, 1,
/*23335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 226:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23342*/       /*Scope*/ 20, /*->23363*/
/*23343*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*23345*/         OPC_EmitMergeInputChains1_0,
/*23346*/         OPC_EmitConvertToTarget, 1,
/*23348*/         OPC_EmitInteger, MVT::i32, 14, 
/*23351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 226:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23363*/       0, /*End of Scope*/
/*23364*/     /*Scope*/ 33, /*->23398*/
/*23365*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*23368*/       OPC_Scope, 9, /*->23379*/ // 2 children in Scope
/*23370*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23372*/         OPC_EmitMergeInputChains1_0,
/*23373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 214:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23379*/       /*Scope*/ 17, /*->23397*/
/*23380*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23382*/         OPC_EmitMergeInputChains1_0,
/*23383*/         OPC_EmitInteger, MVT::i32, 14, 
/*23386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 214:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23397*/       0, /*End of Scope*/
/*23398*/     /*Scope*/ 22, /*->23421*/
/*23399*/       OPC_CheckChild1Integer, 107|128,2/*363*/, 
/*23402*/       OPC_RecordChild2, // #1 = $src
/*23403*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*23405*/       OPC_EmitMergeInputChains1_0,
/*23406*/       OPC_EmitInteger, MVT::i32, 14, 
/*23409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 363:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23421*/     0, /*End of Scope*/
/*23422*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->23833
/*23426*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23427*/     OPC_Scope, 84|128,2/*340*/, /*->23770*/ // 2 children in Scope
/*23430*/       OPC_RecordChild1, // #1 = $shift
/*23431*/       OPC_CheckChild1Type, MVT::i32,
/*23433*/       OPC_Scope, 19|128,1/*147*/, /*->23583*/ // 2 children in Scope
/*23436*/         OPC_CheckChild2Integer, 1, 
/*23438*/         OPC_CheckChild2Type, MVT::i32,
/*23440*/         OPC_Scope, 33, /*->23475*/ // 2 children in Scope
/*23442*/           OPC_CheckChild3Integer, 1, 
/*23444*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23446*/           OPC_Scope, 13, /*->23461*/ // 2 children in Scope
/*23448*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23451*/             OPC_EmitMergeInputChains1_0,
/*23452*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23461*/           /*Scope*/ 12, /*->23474*/
/*23462*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23465*/             OPC_EmitMergeInputChains1_0,
/*23466*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23474*/           0, /*End of Scope*/
/*23475*/         /*Scope*/ 106, /*->23582*/
/*23476*/           OPC_CheckChild3Integer, 0, 
/*23478*/           OPC_Scope, 15, /*->23495*/ // 4 children in Scope
/*23480*/             OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23482*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23485*/             OPC_EmitMergeInputChains1_0,
/*23486*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23495*/           /*Scope*/ 23, /*->23519*/
/*23496*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23498*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23501*/             OPC_EmitMergeInputChains1_0,
/*23502*/             OPC_EmitInteger, MVT::i32, 14, 
/*23505*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23508*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23519*/           /*Scope*/ 14, /*->23534*/
/*23520*/             OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23522*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23525*/             OPC_EmitMergeInputChains1_0,
/*23526*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23534*/           /*Scope*/ 46, /*->23581*/
/*23535*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23537*/             OPC_Scope, 20, /*->23559*/ // 2 children in Scope
/*23539*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23542*/               OPC_EmitMergeInputChains1_0,
/*23543*/               OPC_EmitInteger, MVT::i32, 14, 
/*23546*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23549*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23559*/             /*Scope*/ 20, /*->23580*/
/*23560*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23563*/               OPC_EmitMergeInputChains1_0,
/*23564*/               OPC_EmitInteger, MVT::i32, 14, 
/*23567*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23570*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23580*/             0, /*End of Scope*/
/*23581*/           0, /*End of Scope*/
/*23582*/         0, /*End of Scope*/
/*23583*/       /*Scope*/ 56|128,1/*184*/, /*->23769*/
/*23585*/         OPC_CheckChild2Integer, 0, 
/*23587*/         OPC_CheckChild2Type, MVT::i32,
/*23589*/         OPC_Scope, 106, /*->23697*/ // 2 children in Scope
/*23591*/           OPC_CheckChild3Integer, 1, 
/*23593*/           OPC_Scope, 15, /*->23610*/ // 4 children in Scope
/*23595*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23597*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23600*/             OPC_EmitMergeInputChains1_0,
/*23601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23610*/           /*Scope*/ 23, /*->23634*/
/*23611*/             OPC_CheckPatternPredicate, 28, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23613*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23616*/             OPC_EmitMergeInputChains1_0,
/*23617*/             OPC_EmitInteger, MVT::i32, 14, 
/*23620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23634*/           /*Scope*/ 14, /*->23649*/
/*23635*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23637*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23640*/             OPC_EmitMergeInputChains1_0,
/*23641*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23649*/           /*Scope*/ 46, /*->23696*/
/*23650*/             OPC_CheckPatternPredicate, 28, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23652*/             OPC_Scope, 20, /*->23674*/ // 2 children in Scope
/*23654*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23657*/               OPC_EmitMergeInputChains1_0,
/*23658*/               OPC_EmitInteger, MVT::i32, 14, 
/*23661*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23664*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23674*/             /*Scope*/ 20, /*->23695*/
/*23675*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23678*/               OPC_EmitMergeInputChains1_0,
/*23679*/               OPC_EmitInteger, MVT::i32, 14, 
/*23682*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23685*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23695*/             0, /*End of Scope*/
/*23696*/           0, /*End of Scope*/
/*23697*/         /*Scope*/ 70, /*->23768*/
/*23698*/           OPC_CheckChild3Integer, 0, 
/*23700*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23702*/           OPC_Scope, 21, /*->23725*/ // 3 children in Scope
/*23704*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23707*/             OPC_EmitMergeInputChains1_0,
/*23708*/             OPC_EmitInteger, MVT::i32, 14, 
/*23711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23714*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23725*/           /*Scope*/ 20, /*->23746*/
/*23726*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23729*/             OPC_EmitMergeInputChains1_0,
/*23730*/             OPC_EmitInteger, MVT::i32, 14, 
/*23733*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23736*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*23746*/           /*Scope*/ 20, /*->23767*/
/*23747*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23750*/             OPC_EmitMergeInputChains1_0,
/*23751*/             OPC_EmitInteger, MVT::i32, 14, 
/*23754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*23767*/           0, /*End of Scope*/
/*23768*/         0, /*End of Scope*/
/*23769*/       0, /*End of Scope*/
/*23770*/     /*Scope*/ 61, /*->23832*/
/*23771*/       OPC_MoveChild, 1,
/*23773*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*23776*/       OPC_RecordChild0, // #1 = $addr
/*23777*/       OPC_MoveChild, 0,
/*23779*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*23782*/       OPC_MoveParent,
/*23783*/       OPC_MoveParent,
/*23784*/       OPC_CheckChild2Integer, 0, 
/*23786*/       OPC_CheckChild2Type, MVT::i32,
/*23788*/       OPC_Scope, 20, /*->23810*/ // 2 children in Scope
/*23790*/         OPC_CheckChild3Integer, 0, 
/*23792*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23794*/         OPC_EmitMergeInputChains1_0,
/*23795*/         OPC_EmitInteger, MVT::i32, 14, 
/*23798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*23810*/       /*Scope*/ 20, /*->23831*/
/*23811*/         OPC_CheckChild3Integer, 1, 
/*23813*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23815*/         OPC_EmitMergeInputChains1_0,
/*23816*/         OPC_EmitInteger, MVT::i32, 14, 
/*23819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*23831*/       0, /*End of Scope*/
/*23832*/     0, /*End of Scope*/
/*23833*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25268
/*23837*/     OPC_Scope, 0|128,1/*128*/, /*->23968*/ // 12 children in Scope
/*23840*/       OPC_MoveChild, 0,
/*23842*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->23905
/*23846*/         OPC_RecordChild0, // #0 = $Rn
/*23847*/         OPC_RecordChild1, // #1 = $shift
/*23848*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23850*/         OPC_CheckType, MVT::i32,
/*23852*/         OPC_MoveParent,
/*23853*/         OPC_CheckChild1Integer, 0, 
/*23855*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23857*/         OPC_Scope, 22, /*->23881*/ // 2 children in Scope
/*23859*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23862*/           OPC_EmitInteger, MVT::i32, 14, 
/*23865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23881*/         /*Scope*/ 22, /*->23904*/
/*23882*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23885*/           OPC_EmitInteger, MVT::i32, 14, 
/*23888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23904*/         0, /*End of Scope*/
/*23905*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->23967
/*23908*/         OPC_RecordChild0, // #0 = $Rn
/*23909*/         OPC_RecordChild1, // #1 = $shift
/*23910*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23912*/         OPC_CheckType, MVT::i32,
/*23914*/         OPC_MoveParent,
/*23915*/         OPC_CheckChild1Integer, 0, 
/*23917*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23919*/         OPC_Scope, 22, /*->23943*/ // 2 children in Scope
/*23921*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23924*/           OPC_EmitInteger, MVT::i32, 14, 
/*23927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23943*/         /*Scope*/ 22, /*->23966*/
/*23944*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23947*/           OPC_EmitInteger, MVT::i32, 14, 
/*23950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23953*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23966*/         0, /*End of Scope*/
/*23967*/       0, // EndSwitchOpcode
/*23968*/     /*Scope*/ 36, /*->24005*/
/*23969*/       OPC_RecordChild0, // #0 = $Rn
/*23970*/       OPC_CheckChild0Type, MVT::i32,
/*23972*/       OPC_MoveChild, 1,
/*23974*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23977*/       OPC_CheckChild0Integer, 0, 
/*23979*/       OPC_RecordChild1, // #1 = $shift
/*23980*/       OPC_MoveParent,
/*23981*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23983*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23986*/       OPC_EmitInteger, MVT::i32, 14, 
/*23989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24005*/     /*Scope*/ 2|128,2/*258*/, /*->24265*/
/*24007*/       OPC_MoveChild, 0,
/*24009*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24044
/*24013*/         OPC_CheckChild0Integer, 0, 
/*24015*/         OPC_RecordChild1, // #0 = $shift
/*24016*/         OPC_CheckType, MVT::i32,
/*24018*/         OPC_MoveParent,
/*24019*/         OPC_RecordChild1, // #1 = $Rn
/*24020*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24022*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24025*/         OPC_EmitInteger, MVT::i32, 14, 
/*24028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24044*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24154
/*24047*/         OPC_RecordChild0, // #0 = $Rn
/*24048*/         OPC_RecordChild1, // #1 = $shift
/*24049*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24051*/         OPC_CheckType, MVT::i32,
/*24053*/         OPC_MoveParent,
/*24054*/         OPC_CheckChild1Integer, 0, 
/*24056*/         OPC_Scope, 23, /*->24081*/ // 4 children in Scope
/*24058*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24060*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24063*/           OPC_EmitInteger, MVT::i32, 14, 
/*24066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24081*/         /*Scope*/ 23, /*->24105*/
/*24082*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24084*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24087*/           OPC_EmitInteger, MVT::i32, 14, 
/*24090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24105*/         /*Scope*/ 23, /*->24129*/
/*24106*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24108*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24111*/           OPC_EmitInteger, MVT::i32, 14, 
/*24114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24129*/         /*Scope*/ 23, /*->24153*/
/*24130*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24132*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24135*/           OPC_EmitInteger, MVT::i32, 14, 
/*24138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24141*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24153*/         0, /*End of Scope*/
/*24154*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24264
/*24157*/         OPC_RecordChild0, // #0 = $Rn
/*24158*/         OPC_RecordChild1, // #1 = $shift
/*24159*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24161*/         OPC_CheckType, MVT::i32,
/*24163*/         OPC_MoveParent,
/*24164*/         OPC_CheckChild1Integer, 0, 
/*24166*/         OPC_Scope, 23, /*->24191*/ // 4 children in Scope
/*24168*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24170*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24173*/           OPC_EmitInteger, MVT::i32, 14, 
/*24176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24191*/         /*Scope*/ 23, /*->24215*/
/*24192*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24194*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24197*/           OPC_EmitInteger, MVT::i32, 14, 
/*24200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24215*/         /*Scope*/ 23, /*->24239*/
/*24216*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24218*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24221*/           OPC_EmitInteger, MVT::i32, 14, 
/*24224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24239*/         /*Scope*/ 23, /*->24263*/
/*24240*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24242*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24245*/           OPC_EmitInteger, MVT::i32, 14, 
/*24248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24263*/         0, /*End of Scope*/
/*24264*/       0, // EndSwitchOpcode
/*24265*/     /*Scope*/ 62, /*->24328*/
/*24266*/       OPC_RecordChild0, // #0 = $Rn
/*24267*/       OPC_CheckChild0Type, MVT::i32,
/*24269*/       OPC_MoveChild, 1,
/*24271*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24274*/       OPC_CheckChild0Integer, 0, 
/*24276*/       OPC_RecordChild1, // #1 = $shift
/*24277*/       OPC_MoveParent,
/*24278*/       OPC_Scope, 23, /*->24303*/ // 2 children in Scope
/*24280*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24282*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24285*/         OPC_EmitInteger, MVT::i32, 14, 
/*24288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24303*/       /*Scope*/ 23, /*->24327*/
/*24304*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24306*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24309*/         OPC_EmitInteger, MVT::i32, 14, 
/*24312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24327*/       0, /*End of Scope*/
/*24328*/     /*Scope*/ 88|128,1/*216*/, /*->24546*/
/*24330*/       OPC_MoveChild, 0,
/*24332*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24393
/*24336*/         OPC_CheckChild0Integer, 0, 
/*24338*/         OPC_RecordChild1, // #0 = $shift
/*24339*/         OPC_CheckType, MVT::i32,
/*24341*/         OPC_MoveParent,
/*24342*/         OPC_RecordChild1, // #1 = $Rn
/*24343*/         OPC_Scope, 23, /*->24368*/ // 2 children in Scope
/*24345*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24347*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24350*/           OPC_EmitInteger, MVT::i32, 14, 
/*24353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24368*/         /*Scope*/ 23, /*->24392*/
/*24369*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24371*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24374*/           OPC_EmitInteger, MVT::i32, 14, 
/*24377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24380*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24392*/         0, /*End of Scope*/
/*24393*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24469
/*24396*/         OPC_RecordChild0, // #0 = $Rn
/*24397*/         OPC_RecordChild1, // #1 = $imm
/*24398*/         OPC_MoveChild, 1,
/*24400*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24403*/         OPC_Scope, 31, /*->24436*/ // 2 children in Scope
/*24405*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24407*/           OPC_MoveParent,
/*24408*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*24410*/           OPC_CheckType, MVT::i32,
/*24412*/           OPC_MoveParent,
/*24413*/           OPC_CheckChild1Integer, 0, 
/*24415*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24417*/           OPC_EmitConvertToTarget, 1,
/*24419*/           OPC_EmitInteger, MVT::i32, 14, 
/*24422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24436*/         /*Scope*/ 31, /*->24468*/
/*24437*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24439*/           OPC_MoveParent,
/*24440*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*24442*/           OPC_CheckType, MVT::i32,
/*24444*/           OPC_MoveParent,
/*24445*/           OPC_CheckChild1Integer, 0, 
/*24447*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24449*/           OPC_EmitConvertToTarget, 1,
/*24451*/           OPC_EmitInteger, MVT::i32, 14, 
/*24454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24468*/         0, /*End of Scope*/
/*24469*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24545
/*24472*/         OPC_RecordChild0, // #0 = $Rn
/*24473*/         OPC_RecordChild1, // #1 = $imm
/*24474*/         OPC_MoveChild, 1,
/*24476*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24479*/         OPC_Scope, 31, /*->24512*/ // 2 children in Scope
/*24481*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24483*/           OPC_MoveParent,
/*24484*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24486*/           OPC_CheckType, MVT::i32,
/*24488*/           OPC_MoveParent,
/*24489*/           OPC_CheckChild1Integer, 0, 
/*24491*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24493*/           OPC_EmitConvertToTarget, 1,
/*24495*/           OPC_EmitInteger, MVT::i32, 14, 
/*24498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24512*/         /*Scope*/ 31, /*->24544*/
/*24513*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24515*/           OPC_MoveParent,
/*24516*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24518*/           OPC_CheckType, MVT::i32,
/*24520*/           OPC_MoveParent,
/*24521*/           OPC_CheckChild1Integer, 0, 
/*24523*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24525*/           OPC_EmitConvertToTarget, 1,
/*24527*/           OPC_EmitInteger, MVT::i32, 14, 
/*24530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24544*/         0, /*End of Scope*/
/*24545*/       0, // EndSwitchOpcode
/*24546*/     /*Scope*/ 76, /*->24623*/
/*24547*/       OPC_RecordChild0, // #0 = $src
/*24548*/       OPC_CheckChild0Type, MVT::i32,
/*24550*/       OPC_RecordChild1, // #1 = $rhs
/*24551*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24553*/       OPC_Scope, 22, /*->24577*/ // 3 children in Scope
/*24555*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24558*/         OPC_EmitInteger, MVT::i32, 14, 
/*24561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24577*/       /*Scope*/ 22, /*->24600*/
/*24578*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24581*/         OPC_EmitInteger, MVT::i32, 14, 
/*24584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24600*/       /*Scope*/ 21, /*->24622*/
/*24601*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24604*/         OPC_EmitInteger, MVT::i32, 14, 
/*24607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24610*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24622*/       0, /*End of Scope*/
/*24623*/     /*Scope*/ 89, /*->24713*/
/*24624*/       OPC_MoveChild, 0,
/*24626*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->24681
/*24630*/         OPC_RecordChild0, // #0 = $Rn
/*24631*/         OPC_RecordChild1, // #1 = $Rm
/*24632*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24634*/         OPC_CheckType, MVT::i32,
/*24636*/         OPC_MoveParent,
/*24637*/         OPC_CheckChild1Integer, 0, 
/*24639*/         OPC_Scope, 19, /*->24660*/ // 2 children in Scope
/*24641*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24643*/           OPC_EmitInteger, MVT::i32, 14, 
/*24646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24649*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24660*/         /*Scope*/ 19, /*->24680*/
/*24661*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24663*/           OPC_EmitInteger, MVT::i32, 14, 
/*24666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24669*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24680*/         0, /*End of Scope*/
/*24681*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->24712
/*24684*/         OPC_RecordChild0, // #0 = $Rn
/*24685*/         OPC_RecordChild1, // #1 = $Rm
/*24686*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24688*/         OPC_CheckType, MVT::i32,
/*24690*/         OPC_MoveParent,
/*24691*/         OPC_CheckChild1Integer, 0, 
/*24693*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24695*/         OPC_EmitInteger, MVT::i32, 14, 
/*24698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24712*/       0, // EndSwitchOpcode
/*24713*/     /*Scope*/ 27, /*->24741*/
/*24714*/       OPC_RecordChild0, // #0 = $lhs
/*24715*/       OPC_CheckChild0Type, MVT::i32,
/*24717*/       OPC_RecordChild1, // #1 = $rhs
/*24718*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24720*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24723*/       OPC_EmitInteger, MVT::i32, 14, 
/*24726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24741*/     /*Scope*/ 96, /*->24838*/
/*24742*/       OPC_MoveChild, 0,
/*24744*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->24791
/*24748*/         OPC_RecordChild0, // #0 = $Rn
/*24749*/         OPC_RecordChild1, // #1 = $Rm
/*24750*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24752*/         OPC_CheckType, MVT::i32,
/*24754*/         OPC_MoveParent,
/*24755*/         OPC_CheckChild1Integer, 0, 
/*24757*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24759*/         OPC_EmitInteger, MVT::i32, 14, 
/*24762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24765*/         OPC_Scope, 11, /*->24778*/ // 2 children in Scope
/*24767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24778*/         /*Scope*/ 11, /*->24790*/
/*24779*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24790*/         0, /*End of Scope*/
/*24791*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->24837
/*24794*/         OPC_RecordChild0, // #0 = $Rn
/*24795*/         OPC_RecordChild1, // #1 = $Rm
/*24796*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24798*/         OPC_CheckType, MVT::i32,
/*24800*/         OPC_MoveParent,
/*24801*/         OPC_CheckChild1Integer, 0, 
/*24803*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24805*/         OPC_EmitInteger, MVT::i32, 14, 
/*24808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24811*/         OPC_Scope, 11, /*->24824*/ // 2 children in Scope
/*24813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24824*/         /*Scope*/ 11, /*->24836*/
/*24825*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24836*/         0, /*End of Scope*/
/*24837*/       0, // EndSwitchOpcode
/*24838*/     /*Scope*/ 1|128,1/*129*/, /*->24969*/
/*24840*/       OPC_RecordChild0, // #0 = $rhs
/*24841*/       OPC_CheckChild0Type, MVT::i32,
/*24843*/       OPC_Scope, 51, /*->24896*/ // 2 children in Scope
/*24845*/         OPC_RecordChild1, // #1 = $src
/*24846*/         OPC_Scope, 23, /*->24871*/ // 2 children in Scope
/*24848*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24850*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*24853*/           OPC_EmitInteger, MVT::i32, 14, 
/*24856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24859*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24871*/         /*Scope*/ 23, /*->24895*/
/*24872*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24874*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24877*/           OPC_EmitInteger, MVT::i32, 14, 
/*24880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24883*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24895*/         0, /*End of Scope*/
/*24896*/       /*Scope*/ 71, /*->24968*/
/*24897*/         OPC_MoveChild, 1,
/*24899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24902*/         OPC_CheckChild0Integer, 0, 
/*24904*/         OPC_RecordChild1, // #1 = $Rm
/*24905*/         OPC_MoveParent,
/*24906*/         OPC_Scope, 19, /*->24927*/ // 3 children in Scope
/*24908*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24910*/           OPC_EmitInteger, MVT::i32, 14, 
/*24913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24927*/         /*Scope*/ 19, /*->24947*/
/*24928*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24930*/           OPC_EmitInteger, MVT::i32, 14, 
/*24933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24947*/         /*Scope*/ 19, /*->24967*/
/*24948*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24950*/           OPC_EmitInteger, MVT::i32, 14, 
/*24953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24956*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24967*/         0, /*End of Scope*/
/*24968*/       0, /*End of Scope*/
/*24969*/     /*Scope*/ 74, /*->25044*/
/*24970*/       OPC_MoveChild, 0,
/*24972*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24975*/       OPC_CheckChild0Integer, 0, 
/*24977*/       OPC_RecordChild1, // #0 = $Rm
/*24978*/       OPC_CheckType, MVT::i32,
/*24980*/       OPC_MoveParent,
/*24981*/       OPC_RecordChild1, // #1 = $Rn
/*24982*/       OPC_Scope, 19, /*->25003*/ // 3 children in Scope
/*24984*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24986*/         OPC_EmitInteger, MVT::i32, 14, 
/*24989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25003*/       /*Scope*/ 19, /*->25023*/
/*25004*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25006*/         OPC_EmitInteger, MVT::i32, 14, 
/*25009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25023*/       /*Scope*/ 19, /*->25043*/
/*25024*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25026*/         OPC_EmitInteger, MVT::i32, 14, 
/*25029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25043*/       0, /*End of Scope*/
/*25044*/     /*Scope*/ 93|128,1/*221*/, /*->25267*/
/*25046*/       OPC_RecordChild0, // #0 = $src
/*25047*/       OPC_CheckChild0Type, MVT::i32,
/*25049*/       OPC_RecordChild1, // #1 = $imm
/*25050*/       OPC_Scope, 10|128,1/*138*/, /*->25191*/ // 4 children in Scope
/*25053*/         OPC_MoveChild, 1,
/*25055*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25058*/         OPC_Scope, 24, /*->25084*/ // 5 children in Scope
/*25060*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25062*/           OPC_MoveParent,
/*25063*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25065*/           OPC_EmitConvertToTarget, 1,
/*25067*/           OPC_EmitInteger, MVT::i32, 14, 
/*25070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*25084*/         /*Scope*/ 27, /*->25112*/
/*25085*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*25087*/           OPC_MoveParent,
/*25088*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25090*/           OPC_EmitConvertToTarget, 1,
/*25092*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25095*/           OPC_EmitInteger, MVT::i32, 14, 
/*25098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*25112*/         /*Scope*/ 24, /*->25137*/
/*25113*/           OPC_CheckPredicate, 49, // Predicate_imm0_255
/*25115*/           OPC_MoveParent,
/*25116*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25118*/           OPC_EmitConvertToTarget, 1,
/*25120*/           OPC_EmitInteger, MVT::i32, 14, 
/*25123*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25126*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25137*/         /*Scope*/ 24, /*->25162*/
/*25138*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25140*/           OPC_MoveParent,
/*25141*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25143*/           OPC_EmitConvertToTarget, 1,
/*25145*/           OPC_EmitInteger, MVT::i32, 14, 
/*25148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25162*/         /*Scope*/ 27, /*->25190*/
/*25163*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25165*/           OPC_MoveParent,
/*25166*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25168*/           OPC_EmitConvertToTarget, 1,
/*25170*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25173*/           OPC_EmitInteger, MVT::i32, 14, 
/*25176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25190*/         0, /*End of Scope*/
/*25191*/       /*Scope*/ 19, /*->25211*/
/*25192*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25194*/         OPC_EmitInteger, MVT::i32, 14, 
/*25197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25211*/       /*Scope*/ 19, /*->25231*/
/*25212*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25214*/         OPC_EmitInteger, MVT::i32, 14, 
/*25217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25231*/       /*Scope*/ 34, /*->25266*/
/*25232*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25234*/         OPC_EmitInteger, MVT::i32, 14, 
/*25237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25240*/         OPC_Scope, 11, /*->25253*/ // 2 children in Scope
/*25242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25253*/         /*Scope*/ 11, /*->25265*/
/*25254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25265*/         0, /*End of Scope*/
/*25266*/       0, /*End of Scope*/
/*25267*/     0, /*End of Scope*/
/*25268*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->25922
/*25272*/     OPC_CaptureGlueInput,
/*25273*/     OPC_RecordChild0, // #0 = $false
/*25274*/     OPC_Scope, 47, /*->25323*/ // 3 children in Scope
/*25276*/       OPC_RecordChild1, // #1 = $shift
/*25277*/       OPC_RecordChild2, // #2 = $p
/*25278*/       OPC_CheckType, MVT::i32,
/*25280*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25282*/       OPC_Scope, 19, /*->25303*/ // 2 children in Scope
/*25284*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25287*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25303*/       /*Scope*/ 18, /*->25322*/
/*25304*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25307*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25322*/       0, /*End of Scope*/
/*25323*/     /*Scope*/ 34|128,1/*162*/, /*->25487*/
/*25325*/       OPC_MoveChild, 1,
/*25327*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25366
/*25331*/         OPC_RecordChild0, // #1 = $Rm
/*25332*/         OPC_RecordChild1, // #2 = $imm
/*25333*/         OPC_MoveChild, 1,
/*25335*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25338*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*25340*/         OPC_CheckType, MVT::i32,
/*25342*/         OPC_MoveParent,
/*25343*/         OPC_MoveParent,
/*25344*/         OPC_RecordChild2, // #3 = $p
/*25345*/         OPC_CheckType, MVT::i32,
/*25347*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25349*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25352*/         OPC_EmitConvertToTarget, 2,
/*25354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25366*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25407
/*25369*/         OPC_RecordChild0, // #1 = $Rm
/*25370*/         OPC_RecordChild1, // #2 = $imm
/*25371*/         OPC_MoveChild, 1,
/*25373*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25376*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*25378*/         OPC_CheckType, MVT::i32,
/*25380*/         OPC_MoveParent,
/*25381*/         OPC_MoveParent,
/*25382*/         OPC_RecordChild2, // #3 = $p
/*25383*/         OPC_CheckType, MVT::i32,
/*25385*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25387*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25390*/         OPC_EmitConvertToTarget, 2,
/*25392*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25407*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25448
/*25410*/         OPC_RecordChild0, // #1 = $Rm
/*25411*/         OPC_RecordChild1, // #2 = $imm
/*25412*/         OPC_MoveChild, 1,
/*25414*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25417*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*25419*/         OPC_CheckType, MVT::i32,
/*25421*/         OPC_MoveParent,
/*25422*/         OPC_MoveParent,
/*25423*/         OPC_RecordChild2, // #3 = $p
/*25424*/         OPC_CheckType, MVT::i32,
/*25426*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25428*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25431*/         OPC_EmitConvertToTarget, 2,
/*25433*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25448*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25486
/*25451*/         OPC_RecordChild0, // #1 = $Rm
/*25452*/         OPC_RecordChild1, // #2 = $imm
/*25453*/         OPC_MoveChild, 1,
/*25455*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25458*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*25460*/         OPC_CheckType, MVT::i32,
/*25462*/         OPC_MoveParent,
/*25463*/         OPC_MoveParent,
/*25464*/         OPC_RecordChild2, // #3 = $p
/*25465*/         OPC_CheckType, MVT::i32,
/*25467*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25469*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25472*/         OPC_EmitConvertToTarget, 2,
/*25474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25486*/       0, // EndSwitchOpcode
/*25487*/     /*Scope*/ 48|128,3/*432*/, /*->25921*/
/*25489*/       OPC_RecordChild1, // #1 = $imm
/*25490*/       OPC_Scope, 80|128,1/*208*/, /*->25701*/ // 7 children in Scope
/*25493*/         OPC_MoveChild, 1,
/*25495*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25498*/         OPC_Scope, 24, /*->25524*/ // 7 children in Scope
/*25500*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*25502*/           OPC_MoveParent,
/*25503*/           OPC_RecordChild2, // #2 = $p
/*25504*/           OPC_CheckType, MVT::i32,
/*25506*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*25508*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25511*/           OPC_EmitConvertToTarget, 1,
/*25513*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25524*/         /*Scope*/ 24, /*->25549*/
/*25525*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25527*/           OPC_MoveParent,
/*25528*/           OPC_RecordChild2, // #2 = $p
/*25529*/           OPC_CheckType, MVT::i32,
/*25531*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25533*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25536*/           OPC_EmitConvertToTarget, 1,
/*25538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25549*/         /*Scope*/ 27, /*->25577*/
/*25550*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*25552*/           OPC_MoveParent,
/*25553*/           OPC_RecordChild2, // #2 = $p
/*25554*/           OPC_CheckType, MVT::i32,
/*25556*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25558*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25561*/           OPC_EmitConvertToTarget, 1,
/*25563*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25566*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25577*/         /*Scope*/ 24, /*->25602*/
/*25578*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25580*/           OPC_MoveParent,
/*25581*/           OPC_RecordChild2, // #2 = $p
/*25582*/           OPC_CheckType, MVT::i32,
/*25584*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25586*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25589*/           OPC_EmitConvertToTarget, 1,
/*25591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25602*/         /*Scope*/ 24, /*->25627*/
/*25603*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*25605*/           OPC_MoveParent,
/*25606*/           OPC_RecordChild2, // #2 = $p
/*25607*/           OPC_CheckType, MVT::i32,
/*25609*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25611*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25614*/           OPC_EmitConvertToTarget, 1,
/*25616*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25627*/         /*Scope*/ 27, /*->25655*/
/*25628*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25630*/           OPC_MoveParent,
/*25631*/           OPC_RecordChild2, // #2 = $p
/*25632*/           OPC_CheckType, MVT::i32,
/*25634*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25636*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25639*/           OPC_EmitConvertToTarget, 1,
/*25641*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25644*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25655*/         /*Scope*/ 44, /*->25700*/
/*25656*/           OPC_MoveParent,
/*25657*/           OPC_RecordChild2, // #2 = $p
/*25658*/           OPC_CheckType, MVT::i32,
/*25660*/           OPC_Scope, 18, /*->25680*/ // 2 children in Scope
/*25662*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*25664*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25667*/             OPC_EmitConvertToTarget, 1,
/*25669*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25680*/           /*Scope*/ 18, /*->25699*/
/*25681*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25683*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25686*/             OPC_EmitConvertToTarget, 1,
/*25688*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25699*/           0, /*End of Scope*/
/*25700*/         0, /*End of Scope*/
/*25701*/       /*Scope*/ 54, /*->25756*/
/*25702*/         OPC_RecordChild2, // #2 = $p
/*25703*/         OPC_CheckType, MVT::i32,
/*25705*/         OPC_Scope, 16, /*->25723*/ // 3 children in Scope
/*25707*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25709*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25723*/         /*Scope*/ 16, /*->25740*/
/*25724*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25726*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*25740*/         /*Scope*/ 14, /*->25755*/
/*25741*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*25755*/         0, /*End of Scope*/
/*25756*/       /*Scope*/ 30, /*->25787*/
/*25757*/         OPC_CheckChild2Integer, 12, 
/*25759*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25773
/*25762*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25773*/         /*SwitchType*/ 11, MVT::f64,// ->25786
/*25775*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25777*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25786*/         0, // EndSwitchType
/*25787*/       /*Scope*/ 30, /*->25818*/
/*25788*/         OPC_CheckChild2Integer, 10, 
/*25790*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25804
/*25793*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25795*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25804*/         /*SwitchType*/ 11, MVT::f64,// ->25817
/*25806*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25817*/         0, // EndSwitchType
/*25818*/       /*Scope*/ 30, /*->25849*/
/*25819*/         OPC_CheckChild2Integer, 0, 
/*25821*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25835
/*25824*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25835*/         /*SwitchType*/ 11, MVT::f64,// ->25848
/*25837*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25848*/         0, // EndSwitchType
/*25849*/       /*Scope*/ 30, /*->25880*/
/*25850*/         OPC_CheckChild2Integer, 6, 
/*25852*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25866
/*25855*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25866*/         /*SwitchType*/ 11, MVT::f64,// ->25879
/*25868*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25879*/         0, // EndSwitchType
/*25880*/       /*Scope*/ 39, /*->25920*/
/*25881*/         OPC_RecordChild2, // #2 = $p
/*25882*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->25901
/*25885*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*25887*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25890*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*25901*/         /*SwitchType*/ 16, MVT::f32,// ->25919
/*25903*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25905*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*25919*/         0, // EndSwitchType
/*25920*/       0, /*End of Scope*/
/*25921*/     0, /*End of Scope*/
/*25922*/   /*SwitchOpcode*/ 100|128,53/*6884*/, TARGET_VAL(ISD::LOAD),// ->32810
/*25926*/     OPC_RecordMemRef,
/*25927*/     OPC_RecordNode, // #0 = 'ld' chained node
/*25928*/     OPC_Scope, 74|128,1/*202*/, /*->26133*/ // 5 children in Scope
/*25931*/       OPC_RecordChild1, // #1 = $addr
/*25932*/       OPC_CheckChild1Type, MVT::i32,
/*25934*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25936*/       OPC_CheckType, MVT::i32,
/*25938*/       OPC_Scope, 25, /*->25965*/ // 3 children in Scope
/*25940*/         OPC_CheckPredicate, 52, // Predicate_load
/*25942*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25944*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25947*/         OPC_EmitMergeInputChains1_0,
/*25948*/         OPC_EmitInteger, MVT::i32, 14, 
/*25951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*25965*/       /*Scope*/ 56, /*->26022*/
/*25966*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25968*/         OPC_Scope, 25, /*->25995*/ // 2 children in Scope
/*25970*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25972*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25974*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25977*/           OPC_EmitMergeInputChains1_0,
/*25978*/           OPC_EmitInteger, MVT::i32, 14, 
/*25981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25995*/         /*Scope*/ 25, /*->26021*/
/*25996*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25998*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26000*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26003*/           OPC_EmitMergeInputChains1_0,
/*26004*/           OPC_EmitInteger, MVT::i32, 14, 
/*26007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26021*/         0, /*End of Scope*/
/*26022*/       /*Scope*/ 109, /*->26132*/
/*26023*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26025*/         OPC_Scope, 25, /*->26052*/ // 3 children in Scope
/*26027*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26029*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26031*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26034*/           OPC_EmitMergeInputChains1_0,
/*26035*/           OPC_EmitInteger, MVT::i32, 14, 
/*26038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26052*/         /*Scope*/ 52, /*->26105*/
/*26053*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26055*/           OPC_Scope, 23, /*->26080*/ // 2 children in Scope
/*26057*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26059*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26062*/             OPC_EmitMergeInputChains1_0,
/*26063*/             OPC_EmitInteger, MVT::i32, 14, 
/*26066*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26069*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26080*/           /*Scope*/ 23, /*->26104*/
/*26081*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26083*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26086*/             OPC_EmitMergeInputChains1_0,
/*26087*/             OPC_EmitInteger, MVT::i32, 14, 
/*26090*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26093*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26104*/           0, /*End of Scope*/
/*26105*/         /*Scope*/ 25, /*->26131*/
/*26106*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26108*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26110*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26113*/           OPC_EmitMergeInputChains1_0,
/*26114*/           OPC_EmitInteger, MVT::i32, 14, 
/*26117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26131*/         0, /*End of Scope*/
/*26132*/       0, /*End of Scope*/
/*26133*/     /*Scope*/ 83, /*->26217*/
/*26134*/       OPC_MoveChild, 1,
/*26136*/       OPC_SwitchOpcode /*2 cases */, 40, TARGET_VAL(ARMISD::WrapperPIC),// ->26180
/*26140*/         OPC_RecordChild0, // #1 = $addr
/*26141*/         OPC_MoveChild, 0,
/*26143*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26146*/         OPC_MoveParent,
/*26147*/         OPC_MoveParent,
/*26148*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26150*/         OPC_CheckPredicate, 52, // Predicate_load
/*26152*/         OPC_CheckType, MVT::i32,
/*26154*/         OPC_Scope, 11, /*->26167*/ // 2 children in Scope
/*26156*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*26158*/           OPC_EmitMergeInputChains1_0,
/*26159*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26167*/         /*Scope*/ 11, /*->26179*/
/*26168*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26170*/           OPC_EmitMergeInputChains1_0,
/*26171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26179*/         0, /*End of Scope*/
/*26180*/       /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::Wrapper),// ->26216
/*26183*/         OPC_RecordChild0, // #1 = $addr
/*26184*/         OPC_MoveChild, 0,
/*26186*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*26189*/         OPC_MoveParent,
/*26190*/         OPC_MoveParent,
/*26191*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26193*/         OPC_CheckPredicate, 52, // Predicate_load
/*26195*/         OPC_CheckType, MVT::i32,
/*26197*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26199*/         OPC_EmitMergeInputChains1_0,
/*26200*/         OPC_EmitInteger, MVT::i32, 14, 
/*26203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*26216*/       0, // EndSwitchOpcode
/*26217*/     /*Scope*/ 110|128,16/*2158*/, /*->28377*/
/*26219*/       OPC_RecordChild1, // #1 = $shift
/*26220*/       OPC_CheckChild1Type, MVT::i32,
/*26222*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26224*/       OPC_CheckType, MVT::i32,
/*26226*/       OPC_Scope, 26, /*->26254*/ // 22 children in Scope
/*26228*/         OPC_CheckPredicate, 52, // Predicate_load
/*26230*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26232*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26235*/         OPC_EmitMergeInputChains1_0,
/*26236*/         OPC_EmitInteger, MVT::i32, 14, 
/*26239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26254*/       /*Scope*/ 58, /*->26313*/
/*26255*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26257*/         OPC_Scope, 26, /*->26285*/ // 2 children in Scope
/*26259*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26261*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26263*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26266*/           OPC_EmitMergeInputChains1_0,
/*26267*/           OPC_EmitInteger, MVT::i32, 14, 
/*26270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26273*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26285*/         /*Scope*/ 26, /*->26312*/
/*26286*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26290*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26293*/           OPC_EmitMergeInputChains1_0,
/*26294*/           OPC_EmitInteger, MVT::i32, 14, 
/*26297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26312*/         0, /*End of Scope*/
/*26313*/       /*Scope*/ 58, /*->26372*/
/*26314*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26316*/         OPC_Scope, 26, /*->26344*/ // 2 children in Scope
/*26318*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26320*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26322*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26325*/           OPC_EmitMergeInputChains1_0,
/*26326*/           OPC_EmitInteger, MVT::i32, 14, 
/*26329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26344*/         /*Scope*/ 26, /*->26371*/
/*26345*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26347*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26349*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26352*/           OPC_EmitMergeInputChains1_0,
/*26353*/           OPC_EmitInteger, MVT::i32, 14, 
/*26356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26359*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26371*/         0, /*End of Scope*/
/*26372*/       /*Scope*/ 28, /*->26401*/
/*26373*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26375*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26377*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26379*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26382*/         OPC_EmitMergeInputChains1_0,
/*26383*/         OPC_EmitInteger, MVT::i32, 14, 
/*26386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26401*/       /*Scope*/ 85, /*->26487*/
/*26402*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26404*/         OPC_Scope, 26, /*->26432*/ // 3 children in Scope
/*26406*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26408*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26410*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26413*/           OPC_EmitMergeInputChains1_0,
/*26414*/           OPC_EmitInteger, MVT::i32, 14, 
/*26417*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26420*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26432*/         /*Scope*/ 26, /*->26459*/
/*26433*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26435*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26437*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26440*/           OPC_EmitMergeInputChains1_0,
/*26441*/           OPC_EmitInteger, MVT::i32, 14, 
/*26444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26459*/         /*Scope*/ 26, /*->26486*/
/*26460*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26462*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26464*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26467*/           OPC_EmitMergeInputChains1_0,
/*26468*/           OPC_EmitInteger, MVT::i32, 14, 
/*26471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26474*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26486*/         0, /*End of Scope*/
/*26487*/       /*Scope*/ 26, /*->26514*/
/*26488*/         OPC_CheckPredicate, 52, // Predicate_load
/*26490*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26492*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26495*/         OPC_EmitMergeInputChains1_0,
/*26496*/         OPC_EmitInteger, MVT::i32, 14, 
/*26499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26514*/       /*Scope*/ 58, /*->26573*/
/*26515*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26517*/         OPC_Scope, 26, /*->26545*/ // 2 children in Scope
/*26519*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26521*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26523*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26526*/           OPC_EmitMergeInputChains1_0,
/*26527*/           OPC_EmitInteger, MVT::i32, 14, 
/*26530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26545*/         /*Scope*/ 26, /*->26572*/
/*26546*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26548*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26550*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26553*/           OPC_EmitMergeInputChains1_0,
/*26554*/           OPC_EmitInteger, MVT::i32, 14, 
/*26557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26560*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26572*/         0, /*End of Scope*/
/*26573*/       /*Scope*/ 58, /*->26632*/
/*26574*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26576*/         OPC_Scope, 26, /*->26604*/ // 2 children in Scope
/*26578*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26580*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26582*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26585*/           OPC_EmitMergeInputChains1_0,
/*26586*/           OPC_EmitInteger, MVT::i32, 14, 
/*26589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26604*/         /*Scope*/ 26, /*->26631*/
/*26605*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26607*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26609*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26612*/           OPC_EmitMergeInputChains1_0,
/*26613*/           OPC_EmitInteger, MVT::i32, 14, 
/*26616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26631*/         0, /*End of Scope*/
/*26632*/       /*Scope*/ 28, /*->26661*/
/*26633*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26635*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26637*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26639*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26642*/         OPC_EmitMergeInputChains1_0,
/*26643*/         OPC_EmitInteger, MVT::i32, 14, 
/*26646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26661*/       /*Scope*/ 85, /*->26747*/
/*26662*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26664*/         OPC_Scope, 26, /*->26692*/ // 3 children in Scope
/*26666*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26668*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26670*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26673*/           OPC_EmitMergeInputChains1_0,
/*26674*/           OPC_EmitInteger, MVT::i32, 14, 
/*26677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26692*/         /*Scope*/ 26, /*->26719*/
/*26693*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26695*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26697*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26700*/           OPC_EmitMergeInputChains1_0,
/*26701*/           OPC_EmitInteger, MVT::i32, 14, 
/*26704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26707*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26719*/         /*Scope*/ 26, /*->26746*/
/*26720*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26722*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26724*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26727*/           OPC_EmitMergeInputChains1_0,
/*26728*/           OPC_EmitInteger, MVT::i32, 14, 
/*26731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26746*/         0, /*End of Scope*/
/*26747*/       /*Scope*/ 25, /*->26773*/
/*26748*/         OPC_CheckPredicate, 52, // Predicate_load
/*26750*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26752*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26755*/         OPC_EmitMergeInputChains1_0,
/*26756*/         OPC_EmitInteger, MVT::i32, 14, 
/*26759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26773*/       /*Scope*/ 56, /*->26830*/
/*26774*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26776*/         OPC_Scope, 25, /*->26803*/ // 2 children in Scope
/*26778*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26780*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26782*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26785*/           OPC_EmitMergeInputChains1_0,
/*26786*/           OPC_EmitInteger, MVT::i32, 14, 
/*26789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26803*/         /*Scope*/ 25, /*->26829*/
/*26804*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26806*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26808*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26811*/           OPC_EmitMergeInputChains1_0,
/*26812*/           OPC_EmitInteger, MVT::i32, 14, 
/*26815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26818*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26829*/         0, /*End of Scope*/
/*26830*/       /*Scope*/ 107, /*->26938*/
/*26831*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26833*/         OPC_Scope, 25, /*->26860*/ // 3 children in Scope
/*26835*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26837*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26839*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26842*/           OPC_EmitMergeInputChains1_0,
/*26843*/           OPC_EmitInteger, MVT::i32, 14, 
/*26846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26849*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26860*/         /*Scope*/ 50, /*->26911*/
/*26861*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26863*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26865*/           OPC_Scope, 21, /*->26888*/ // 2 children in Scope
/*26867*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26870*/             OPC_EmitMergeInputChains1_0,
/*26871*/             OPC_EmitInteger, MVT::i32, 14, 
/*26874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26888*/           /*Scope*/ 21, /*->26910*/
/*26889*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26892*/             OPC_EmitMergeInputChains1_0,
/*26893*/             OPC_EmitInteger, MVT::i32, 14, 
/*26896*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26899*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26910*/           0, /*End of Scope*/
/*26911*/         /*Scope*/ 25, /*->26937*/
/*26912*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26914*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26916*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26919*/           OPC_EmitMergeInputChains1_0,
/*26920*/           OPC_EmitInteger, MVT::i32, 14, 
/*26923*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26926*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26937*/         0, /*End of Scope*/
/*26938*/       /*Scope*/ 72, /*->27011*/
/*26939*/         OPC_CheckPredicate, 52, // Predicate_load
/*26941*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26943*/         OPC_Scope, 21, /*->26966*/ // 3 children in Scope
/*26945*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26948*/           OPC_EmitMergeInputChains1_0,
/*26949*/           OPC_EmitInteger, MVT::i32, 14, 
/*26952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26966*/         /*Scope*/ 21, /*->26988*/
/*26967*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*26970*/           OPC_EmitMergeInputChains1_0,
/*26971*/           OPC_EmitInteger, MVT::i32, 14, 
/*26974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*26988*/         /*Scope*/ 21, /*->27010*/
/*26989*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26992*/           OPC_EmitMergeInputChains1_0,
/*26993*/           OPC_EmitInteger, MVT::i32, 14, 
/*26996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*27010*/         0, /*End of Scope*/
/*27011*/       /*Scope*/ 29|128,1/*157*/, /*->27170*/
/*27013*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27015*/         OPC_Scope, 50, /*->27067*/ // 3 children in Scope
/*27017*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27019*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27021*/           OPC_Scope, 21, /*->27044*/ // 2 children in Scope
/*27023*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27026*/             OPC_EmitMergeInputChains1_0,
/*27027*/             OPC_EmitInteger, MVT::i32, 14, 
/*27030*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27033*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27044*/           /*Scope*/ 21, /*->27066*/
/*27045*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27048*/             OPC_EmitMergeInputChains1_0,
/*27049*/             OPC_EmitInteger, MVT::i32, 14, 
/*27052*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27055*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27066*/           0, /*End of Scope*/
/*27067*/         /*Scope*/ 50, /*->27118*/
/*27068*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27070*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27072*/           OPC_Scope, 21, /*->27095*/ // 2 children in Scope
/*27074*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27077*/             OPC_EmitMergeInputChains1_0,
/*27078*/             OPC_EmitInteger, MVT::i32, 14, 
/*27081*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27084*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27095*/           /*Scope*/ 21, /*->27117*/
/*27096*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27099*/             OPC_EmitMergeInputChains1_0,
/*27100*/             OPC_EmitInteger, MVT::i32, 14, 
/*27103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27106*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*27117*/           0, /*End of Scope*/
/*27118*/         /*Scope*/ 50, /*->27169*/
/*27119*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27121*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27123*/           OPC_Scope, 21, /*->27146*/ // 2 children in Scope
/*27125*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27128*/             OPC_EmitMergeInputChains1_0,
/*27129*/             OPC_EmitInteger, MVT::i32, 14, 
/*27132*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27135*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27146*/           /*Scope*/ 21, /*->27168*/
/*27147*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27150*/             OPC_EmitMergeInputChains1_0,
/*27151*/             OPC_EmitInteger, MVT::i32, 14, 
/*27154*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27157*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27168*/           0, /*End of Scope*/
/*27169*/         0, /*End of Scope*/
/*27170*/       /*Scope*/ 107|128,1/*235*/, /*->27407*/
/*27172*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27174*/         OPC_Scope, 25, /*->27201*/ // 6 children in Scope
/*27176*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27178*/           OPC_CheckPatternPredicate, 35, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27180*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27183*/           OPC_EmitMergeInputChains1_0,
/*27184*/           OPC_EmitInteger, MVT::i32, 14, 
/*27187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27190*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27201*/         /*Scope*/ 25, /*->27227*/
/*27202*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27204*/           OPC_CheckPatternPredicate, 35, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27206*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27209*/           OPC_EmitMergeInputChains1_0,
/*27210*/           OPC_EmitInteger, MVT::i32, 14, 
/*27213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27227*/         /*Scope*/ 25, /*->27253*/
/*27228*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27230*/           OPC_CheckPatternPredicate, 35, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27232*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27235*/           OPC_EmitMergeInputChains1_0,
/*27236*/           OPC_EmitInteger, MVT::i32, 14, 
/*27239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27253*/         /*Scope*/ 50, /*->27304*/
/*27254*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27256*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27258*/           OPC_Scope, 21, /*->27281*/ // 2 children in Scope
/*27260*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27263*/             OPC_EmitMergeInputChains1_0,
/*27264*/             OPC_EmitInteger, MVT::i32, 14, 
/*27267*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27270*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27281*/           /*Scope*/ 21, /*->27303*/
/*27282*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27285*/             OPC_EmitMergeInputChains1_0,
/*27286*/             OPC_EmitInteger, MVT::i32, 14, 
/*27289*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27292*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27303*/           0, /*End of Scope*/
/*27304*/         /*Scope*/ 50, /*->27355*/
/*27305*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27307*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27309*/           OPC_Scope, 21, /*->27332*/ // 2 children in Scope
/*27311*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27314*/             OPC_EmitMergeInputChains1_0,
/*27315*/             OPC_EmitInteger, MVT::i32, 14, 
/*27318*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27321*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27332*/           /*Scope*/ 21, /*->27354*/
/*27333*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27336*/             OPC_EmitMergeInputChains1_0,
/*27337*/             OPC_EmitInteger, MVT::i32, 14, 
/*27340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27343*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27354*/           0, /*End of Scope*/
/*27355*/         /*Scope*/ 50, /*->27406*/
/*27356*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27358*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27360*/           OPC_Scope, 21, /*->27383*/ // 2 children in Scope
/*27362*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27365*/             OPC_EmitMergeInputChains1_0,
/*27366*/             OPC_EmitInteger, MVT::i32, 14, 
/*27369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27372*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27383*/           /*Scope*/ 21, /*->27405*/
/*27384*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27387*/             OPC_EmitMergeInputChains1_0,
/*27388*/             OPC_EmitInteger, MVT::i32, 14, 
/*27391*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27394*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*27405*/           0, /*End of Scope*/
/*27406*/         0, /*End of Scope*/
/*27407*/       /*Scope*/ 50, /*->27458*/
/*27408*/         OPC_CheckPredicate, 52, // Predicate_load
/*27410*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27412*/         OPC_Scope, 21, /*->27435*/ // 2 children in Scope
/*27414*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27417*/           OPC_EmitMergeInputChains1_0,
/*27418*/           OPC_EmitInteger, MVT::i32, 14, 
/*27421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27435*/         /*Scope*/ 21, /*->27457*/
/*27436*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27439*/           OPC_EmitMergeInputChains1_0,
/*27440*/           OPC_EmitInteger, MVT::i32, 14, 
/*27443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27446*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27457*/         0, /*End of Scope*/
/*27458*/       /*Scope*/ 106, /*->27565*/
/*27459*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27461*/         OPC_Scope, 50, /*->27513*/ // 2 children in Scope
/*27463*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27465*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27467*/           OPC_Scope, 21, /*->27490*/ // 2 children in Scope
/*27469*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27472*/             OPC_EmitMergeInputChains1_0,
/*27473*/             OPC_EmitInteger, MVT::i32, 14, 
/*27476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27479*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27490*/           /*Scope*/ 21, /*->27512*/
/*27491*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27494*/             OPC_EmitMergeInputChains1_0,
/*27495*/             OPC_EmitInteger, MVT::i32, 14, 
/*27498*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27501*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27512*/           0, /*End of Scope*/
/*27513*/         /*Scope*/ 50, /*->27564*/
/*27514*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27516*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27518*/           OPC_Scope, 21, /*->27541*/ // 2 children in Scope
/*27520*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27523*/             OPC_EmitMergeInputChains1_0,
/*27524*/             OPC_EmitInteger, MVT::i32, 14, 
/*27527*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27530*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27541*/           /*Scope*/ 21, /*->27563*/
/*27542*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27545*/             OPC_EmitMergeInputChains1_0,
/*27546*/             OPC_EmitInteger, MVT::i32, 14, 
/*27549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27552*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27563*/           0, /*End of Scope*/
/*27564*/         0, /*End of Scope*/
/*27565*/       /*Scope*/ 106, /*->27672*/
/*27566*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27568*/         OPC_Scope, 50, /*->27620*/ // 2 children in Scope
/*27570*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27572*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27574*/           OPC_Scope, 21, /*->27597*/ // 2 children in Scope
/*27576*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27579*/             OPC_EmitMergeInputChains1_0,
/*27580*/             OPC_EmitInteger, MVT::i32, 14, 
/*27583*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27586*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27597*/           /*Scope*/ 21, /*->27619*/
/*27598*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27601*/             OPC_EmitMergeInputChains1_0,
/*27602*/             OPC_EmitInteger, MVT::i32, 14, 
/*27605*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27608*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27619*/           0, /*End of Scope*/
/*27620*/         /*Scope*/ 50, /*->27671*/
/*27621*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27623*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27625*/           OPC_Scope, 21, /*->27648*/ // 2 children in Scope
/*27627*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27630*/             OPC_EmitMergeInputChains1_0,
/*27631*/             OPC_EmitInteger, MVT::i32, 14, 
/*27634*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27637*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27648*/           /*Scope*/ 21, /*->27670*/
/*27649*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27652*/             OPC_EmitMergeInputChains1_0,
/*27653*/             OPC_EmitInteger, MVT::i32, 14, 
/*27656*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27659*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27670*/           0, /*End of Scope*/
/*27671*/         0, /*End of Scope*/
/*27672*/       /*Scope*/ 52, /*->27725*/
/*27673*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27675*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27677*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27679*/         OPC_Scope, 21, /*->27702*/ // 2 children in Scope
/*27681*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27684*/           OPC_EmitMergeInputChains1_0,
/*27685*/           OPC_EmitInteger, MVT::i32, 14, 
/*27688*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27691*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27702*/         /*Scope*/ 21, /*->27724*/
/*27703*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27706*/           OPC_EmitMergeInputChains1_0,
/*27707*/           OPC_EmitInteger, MVT::i32, 14, 
/*27710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27713*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27724*/         0, /*End of Scope*/
/*27725*/       /*Scope*/ 29|128,1/*157*/, /*->27884*/
/*27727*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27729*/         OPC_Scope, 50, /*->27781*/ // 3 children in Scope
/*27731*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27733*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27735*/           OPC_Scope, 21, /*->27758*/ // 2 children in Scope
/*27737*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27740*/             OPC_EmitMergeInputChains1_0,
/*27741*/             OPC_EmitInteger, MVT::i32, 14, 
/*27744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27758*/           /*Scope*/ 21, /*->27780*/
/*27759*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27762*/             OPC_EmitMergeInputChains1_0,
/*27763*/             OPC_EmitInteger, MVT::i32, 14, 
/*27766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27780*/           0, /*End of Scope*/
/*27781*/         /*Scope*/ 50, /*->27832*/
/*27782*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27784*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27786*/           OPC_Scope, 21, /*->27809*/ // 2 children in Scope
/*27788*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27791*/             OPC_EmitMergeInputChains1_0,
/*27792*/             OPC_EmitInteger, MVT::i32, 14, 
/*27795*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27798*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27809*/           /*Scope*/ 21, /*->27831*/
/*27810*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27813*/             OPC_EmitMergeInputChains1_0,
/*27814*/             OPC_EmitInteger, MVT::i32, 14, 
/*27817*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27820*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27831*/           0, /*End of Scope*/
/*27832*/         /*Scope*/ 50, /*->27883*/
/*27833*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27835*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27837*/           OPC_Scope, 21, /*->27860*/ // 2 children in Scope
/*27839*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27842*/             OPC_EmitMergeInputChains1_0,
/*27843*/             OPC_EmitInteger, MVT::i32, 14, 
/*27846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27849*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27860*/           /*Scope*/ 21, /*->27882*/
/*27861*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27864*/             OPC_EmitMergeInputChains1_0,
/*27865*/             OPC_EmitInteger, MVT::i32, 14, 
/*27868*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27871*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27882*/           0, /*End of Scope*/
/*27883*/         0, /*End of Scope*/
/*27884*/       /*Scope*/ 106|128,3/*490*/, /*->28376*/
/*27886*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27888*/         OPC_Scope, 88, /*->27978*/ // 4 children in Scope
/*27890*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27892*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27894*/           OPC_Scope, 40, /*->27936*/ // 2 children in Scope
/*27896*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27899*/             OPC_EmitMergeInputChains1_0,
/*27900*/             OPC_EmitInteger, MVT::i32, 14, 
/*27903*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27906*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27917*/             OPC_EmitInteger, MVT::i32, 14, 
/*27920*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27923*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27933*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*27936*/           /*Scope*/ 40, /*->27977*/
/*27937*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27940*/             OPC_EmitMergeInputChains1_0,
/*27941*/             OPC_EmitInteger, MVT::i32, 14, 
/*27944*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27947*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27958*/             OPC_EmitInteger, MVT::i32, 14, 
/*27961*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27964*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27974*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*27977*/           0, /*End of Scope*/
/*27978*/         /*Scope*/ 88, /*->28067*/
/*27979*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27981*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27983*/           OPC_Scope, 40, /*->28025*/ // 2 children in Scope
/*27985*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27988*/             OPC_EmitMergeInputChains1_0,
/*27989*/             OPC_EmitInteger, MVT::i32, 14, 
/*27992*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27995*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28006*/             OPC_EmitInteger, MVT::i32, 14, 
/*28009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28012*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28022*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28025*/           /*Scope*/ 40, /*->28066*/
/*28026*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28029*/             OPC_EmitMergeInputChains1_0,
/*28030*/             OPC_EmitInteger, MVT::i32, 14, 
/*28033*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28036*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28047*/             OPC_EmitInteger, MVT::i32, 14, 
/*28050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28053*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28063*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*28066*/           0, /*End of Scope*/
/*28067*/         /*Scope*/ 24|128,1/*152*/, /*->28221*/
/*28069*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*28071*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28073*/           OPC_Scope, 72, /*->28147*/ // 2 children in Scope
/*28075*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28078*/             OPC_EmitMergeInputChains1_0,
/*28079*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28082*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28085*/             OPC_EmitInteger, MVT::i32, 14, 
/*28088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28091*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28102*/             OPC_EmitInteger, MVT::i32, 24, 
/*28105*/             OPC_EmitInteger, MVT::i32, 14, 
/*28108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28111*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28123*/             OPC_EmitInteger, MVT::i32, 24, 
/*28126*/             OPC_EmitInteger, MVT::i32, 14, 
/*28129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28132*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28144*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28147*/           /*Scope*/ 72, /*->28220*/
/*28148*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28151*/             OPC_EmitMergeInputChains1_0,
/*28152*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28155*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28158*/             OPC_EmitInteger, MVT::i32, 14, 
/*28161*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28164*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28175*/             OPC_EmitInteger, MVT::i32, 24, 
/*28178*/             OPC_EmitInteger, MVT::i32, 14, 
/*28181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28184*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28196*/             OPC_EmitInteger, MVT::i32, 24, 
/*28199*/             OPC_EmitInteger, MVT::i32, 14, 
/*28202*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28205*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28217*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*28220*/           0, /*End of Scope*/
/*28221*/         /*Scope*/ 24|128,1/*152*/, /*->28375*/
/*28223*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*28225*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28227*/           OPC_Scope, 72, /*->28301*/ // 2 children in Scope
/*28229*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28232*/             OPC_EmitMergeInputChains1_0,
/*28233*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28236*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28239*/             OPC_EmitInteger, MVT::i32, 14, 
/*28242*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28245*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28256*/             OPC_EmitInteger, MVT::i32, 16, 
/*28259*/             OPC_EmitInteger, MVT::i32, 14, 
/*28262*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28265*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28277*/             OPC_EmitInteger, MVT::i32, 16, 
/*28280*/             OPC_EmitInteger, MVT::i32, 14, 
/*28283*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28286*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28298*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28301*/           /*Scope*/ 72, /*->28374*/
/*28302*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28305*/             OPC_EmitMergeInputChains1_0,
/*28306*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28309*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28312*/             OPC_EmitInteger, MVT::i32, 14, 
/*28315*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28318*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28329*/             OPC_EmitInteger, MVT::i32, 16, 
/*28332*/             OPC_EmitInteger, MVT::i32, 14, 
/*28335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28338*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28350*/             OPC_EmitInteger, MVT::i32, 16, 
/*28353*/             OPC_EmitInteger, MVT::i32, 14, 
/*28356*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28359*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28371*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*28374*/           0, /*End of Scope*/
/*28375*/         0, /*End of Scope*/
/*28376*/       0, /*End of Scope*/
/*28377*/     /*Scope*/ 106|128,1/*234*/, /*->28613*/
/*28379*/       OPC_MoveChild, 1,
/*28381*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28384*/       OPC_RecordChild0, // #1 = $addr
/*28385*/       OPC_MoveChild, 0,
/*28387*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28390*/       OPC_MoveParent,
/*28391*/       OPC_MoveParent,
/*28392*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*28394*/       OPC_CheckType, MVT::i32,
/*28396*/       OPC_Scope, 21, /*->28419*/ // 5 children in Scope
/*28398*/         OPC_CheckPredicate, 52, // Predicate_load
/*28400*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28402*/         OPC_EmitMergeInputChains1_0,
/*28403*/         OPC_EmitInteger, MVT::i32, 14, 
/*28406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28419*/       /*Scope*/ 48, /*->28468*/
/*28420*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28422*/         OPC_Scope, 21, /*->28445*/ // 2 children in Scope
/*28424*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*28426*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28428*/           OPC_EmitMergeInputChains1_0,
/*28429*/           OPC_EmitInteger, MVT::i32, 14, 
/*28432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28435*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28445*/         /*Scope*/ 21, /*->28467*/
/*28446*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*28448*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28450*/           OPC_EmitMergeInputChains1_0,
/*28451*/           OPC_EmitInteger, MVT::i32, 14, 
/*28454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28467*/         0, /*End of Scope*/
/*28468*/       /*Scope*/ 48, /*->28517*/
/*28469*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28471*/         OPC_Scope, 21, /*->28494*/ // 2 children in Scope
/*28473*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*28475*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28477*/           OPC_EmitMergeInputChains1_0,
/*28478*/           OPC_EmitInteger, MVT::i32, 14, 
/*28481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28484*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28494*/         /*Scope*/ 21, /*->28516*/
/*28495*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*28497*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28499*/           OPC_EmitMergeInputChains1_0,
/*28500*/           OPC_EmitInteger, MVT::i32, 14, 
/*28503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28516*/         0, /*End of Scope*/
/*28517*/       /*Scope*/ 23, /*->28541*/
/*28518*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28520*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*28522*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28524*/         OPC_EmitMergeInputChains1_0,
/*28525*/         OPC_EmitInteger, MVT::i32, 14, 
/*28528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28541*/       /*Scope*/ 70, /*->28612*/
/*28542*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28544*/         OPC_Scope, 21, /*->28567*/ // 3 children in Scope
/*28546*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*28548*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28550*/           OPC_EmitMergeInputChains1_0,
/*28551*/           OPC_EmitInteger, MVT::i32, 14, 
/*28554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28557*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28567*/         /*Scope*/ 21, /*->28589*/
/*28568*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*28570*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28572*/           OPC_EmitMergeInputChains1_0,
/*28573*/           OPC_EmitInteger, MVT::i32, 14, 
/*28576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28579*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28589*/         /*Scope*/ 21, /*->28611*/
/*28590*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*28592*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28594*/           OPC_EmitMergeInputChains1_0,
/*28595*/           OPC_EmitInteger, MVT::i32, 14, 
/*28598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28611*/         0, /*End of Scope*/
/*28612*/       0, /*End of Scope*/
/*28613*/     /*Scope*/ 98|128,32/*4194*/, /*->32809*/
/*28615*/       OPC_RecordChild1, // #1 = $addr
/*28616*/       OPC_CheckChild1Type, MVT::i32,
/*28618*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*28620*/       OPC_Scope, 15|128,1/*143*/, /*->28766*/ // 47 children in Scope
/*28623*/         OPC_CheckPredicate, 52, // Predicate_load
/*28625*/         OPC_Scope, 54, /*->28681*/ // 4 children in Scope
/*28627*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*28629*/           OPC_SwitchType /*2 cases */, 23, MVT::f64,// ->28655
/*28632*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28634*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28637*/             OPC_EmitMergeInputChains1_0,
/*28638*/             OPC_EmitInteger, MVT::i32, 14, 
/*28641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28655*/           /*SwitchType*/ 23, MVT::f32,// ->28680
/*28657*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28659*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28662*/             OPC_EmitMergeInputChains1_0,
/*28663*/             OPC_EmitInteger, MVT::i32, 14, 
/*28666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28669*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28680*/           0, // EndSwitchType
/*28681*/         /*Scope*/ 27, /*->28709*/
/*28682*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*28684*/           OPC_CheckType, MVT::f64,
/*28686*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28688*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28691*/           OPC_EmitMergeInputChains1_0,
/*28692*/           OPC_EmitInteger, MVT::i32, 14, 
/*28695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28709*/         /*Scope*/ 27, /*->28737*/
/*28710*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*28712*/           OPC_CheckType, MVT::f64,
/*28714*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28716*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28719*/           OPC_EmitMergeInputChains1_0,
/*28720*/           OPC_EmitInteger, MVT::i32, 14, 
/*28723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28726*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28737*/         /*Scope*/ 27, /*->28765*/
/*28738*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*28740*/           OPC_CheckType, MVT::f64,
/*28742*/           OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*28744*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28747*/           OPC_EmitMergeInputChains1_0,
/*28748*/           OPC_EmitInteger, MVT::i32, 14, 
/*28751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28754*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28765*/         0, /*End of Scope*/
/*28766*/       /*Scope*/ 46, /*->28813*/
/*28767*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28769*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28771*/         OPC_CheckType, MVT::v8i16,
/*28773*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28776*/         OPC_EmitMergeInputChains1_0,
/*28777*/         OPC_EmitInteger, MVT::i32, 14, 
/*28780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28783*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28794*/         OPC_EmitInteger, MVT::i32, 14, 
/*28797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28800*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28810*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28813*/       /*Scope*/ 46, /*->28860*/
/*28814*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28816*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28818*/         OPC_CheckType, MVT::v8i16,
/*28820*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28823*/         OPC_EmitMergeInputChains1_0,
/*28824*/         OPC_EmitInteger, MVT::i32, 14, 
/*28827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28830*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28841*/         OPC_EmitInteger, MVT::i32, 14, 
/*28844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28847*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28857*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28860*/       /*Scope*/ 46, /*->28907*/
/*28861*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28863*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28865*/         OPC_CheckType, MVT::v8i16,
/*28867*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28870*/         OPC_EmitMergeInputChains1_0,
/*28871*/         OPC_EmitInteger, MVT::i32, 14, 
/*28874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28877*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28888*/         OPC_EmitInteger, MVT::i32, 14, 
/*28891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28894*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28904*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28907*/       /*Scope*/ 46, /*->28954*/
/*28908*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28910*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28912*/         OPC_CheckType, MVT::v4i32,
/*28914*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28917*/         OPC_EmitMergeInputChains1_0,
/*28918*/         OPC_EmitInteger, MVT::i32, 14, 
/*28921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28924*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28935*/         OPC_EmitInteger, MVT::i32, 14, 
/*28938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28941*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28951*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28954*/       /*Scope*/ 46, /*->29001*/
/*28955*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28957*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28959*/         OPC_CheckType, MVT::v4i32,
/*28961*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28964*/         OPC_EmitMergeInputChains1_0,
/*28965*/         OPC_EmitInteger, MVT::i32, 14, 
/*28968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28971*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28982*/         OPC_EmitInteger, MVT::i32, 14, 
/*28985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28988*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28998*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29001*/       /*Scope*/ 46, /*->29048*/
/*29002*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29004*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29006*/         OPC_CheckType, MVT::v4i32,
/*29008*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29011*/         OPC_EmitMergeInputChains1_0,
/*29012*/         OPC_EmitInteger, MVT::i32, 14, 
/*29015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29018*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29029*/         OPC_EmitInteger, MVT::i32, 14, 
/*29032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29035*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29045*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29048*/       /*Scope*/ 46, /*->29095*/
/*29049*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29051*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*29053*/         OPC_CheckType, MVT::v2i64,
/*29055*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29058*/         OPC_EmitMergeInputChains1_0,
/*29059*/         OPC_EmitInteger, MVT::i32, 14, 
/*29062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29065*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29076*/         OPC_EmitInteger, MVT::i32, 14, 
/*29079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29082*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29092*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29095*/       /*Scope*/ 46, /*->29142*/
/*29096*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29098*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*29100*/         OPC_CheckType, MVT::v2i64,
/*29102*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29105*/         OPC_EmitMergeInputChains1_0,
/*29106*/         OPC_EmitInteger, MVT::i32, 14, 
/*29109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29112*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29123*/         OPC_EmitInteger, MVT::i32, 14, 
/*29126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29129*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29139*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29142*/       /*Scope*/ 46, /*->29189*/
/*29143*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29145*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*29147*/         OPC_CheckType, MVT::v2i64,
/*29149*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29152*/         OPC_EmitMergeInputChains1_0,
/*29153*/         OPC_EmitInteger, MVT::i32, 14, 
/*29156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29159*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29170*/         OPC_EmitInteger, MVT::i32, 14, 
/*29173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29176*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29186*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29189*/       /*Scope*/ 69, /*->29259*/
/*29190*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29192*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29194*/         OPC_CheckType, MVT::v4i16,
/*29196*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29198*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29201*/         OPC_EmitMergeInputChains1_0,
/*29202*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29209*/         OPC_EmitInteger, MVT::i32, 0, 
/*29212*/         OPC_EmitInteger, MVT::i32, 14, 
/*29215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29218*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29231*/         OPC_EmitInteger, MVT::i32, 14, 
/*29234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29237*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29247*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29250*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29259*/       /*Scope*/ 69, /*->29329*/
/*29260*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29262*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29264*/         OPC_CheckType, MVT::v4i16,
/*29266*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29268*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29271*/         OPC_EmitMergeInputChains1_0,
/*29272*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29279*/         OPC_EmitInteger, MVT::i32, 0, 
/*29282*/         OPC_EmitInteger, MVT::i32, 14, 
/*29285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29288*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29301*/         OPC_EmitInteger, MVT::i32, 14, 
/*29304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29307*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29317*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29320*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29329*/       /*Scope*/ 69, /*->29399*/
/*29330*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29332*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29334*/         OPC_CheckType, MVT::v4i16,
/*29336*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29338*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29341*/         OPC_EmitMergeInputChains1_0,
/*29342*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29349*/         OPC_EmitInteger, MVT::i32, 0, 
/*29352*/         OPC_EmitInteger, MVT::i32, 14, 
/*29355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29358*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29371*/         OPC_EmitInteger, MVT::i32, 14, 
/*29374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29377*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29387*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29390*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29399*/       /*Scope*/ 69, /*->29469*/
/*29400*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29402*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29404*/         OPC_CheckType, MVT::v2i32,
/*29406*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29408*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29411*/         OPC_EmitMergeInputChains1_0,
/*29412*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29419*/         OPC_EmitInteger, MVT::i32, 0, 
/*29422*/         OPC_EmitInteger, MVT::i32, 14, 
/*29425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29428*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29441*/         OPC_EmitInteger, MVT::i32, 14, 
/*29444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29447*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29457*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29460*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29469*/       /*Scope*/ 69, /*->29539*/
/*29470*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29472*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29474*/         OPC_CheckType, MVT::v2i32,
/*29476*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29478*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29481*/         OPC_EmitMergeInputChains1_0,
/*29482*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29489*/         OPC_EmitInteger, MVT::i32, 0, 
/*29492*/         OPC_EmitInteger, MVT::i32, 14, 
/*29495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29498*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29511*/         OPC_EmitInteger, MVT::i32, 14, 
/*29514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29517*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29527*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29530*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29539*/       /*Scope*/ 69, /*->29609*/
/*29540*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29542*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29544*/         OPC_CheckType, MVT::v2i32,
/*29546*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29548*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29551*/         OPC_EmitMergeInputChains1_0,
/*29552*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29559*/         OPC_EmitInteger, MVT::i32, 0, 
/*29562*/         OPC_EmitInteger, MVT::i32, 14, 
/*29565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29568*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29581*/         OPC_EmitInteger, MVT::i32, 14, 
/*29584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29587*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29597*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29600*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29609*/       /*Scope*/ 88, /*->29698*/
/*29610*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29612*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29614*/         OPC_CheckType, MVT::v4i32,
/*29616*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29618*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29621*/         OPC_EmitMergeInputChains1_0,
/*29622*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29629*/         OPC_EmitInteger, MVT::i32, 0, 
/*29632*/         OPC_EmitInteger, MVT::i32, 14, 
/*29635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29638*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29651*/         OPC_EmitInteger, MVT::i32, 14, 
/*29654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29657*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29667*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29670*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29679*/         OPC_EmitInteger, MVT::i32, 14, 
/*29682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29685*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29695*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29698*/       /*Scope*/ 88, /*->29787*/
/*29699*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29701*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29703*/         OPC_CheckType, MVT::v4i32,
/*29705*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29707*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29710*/         OPC_EmitMergeInputChains1_0,
/*29711*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29718*/         OPC_EmitInteger, MVT::i32, 0, 
/*29721*/         OPC_EmitInteger, MVT::i32, 14, 
/*29724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29727*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29740*/         OPC_EmitInteger, MVT::i32, 14, 
/*29743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29746*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29756*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29759*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29768*/         OPC_EmitInteger, MVT::i32, 14, 
/*29771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29774*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29784*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29787*/       /*Scope*/ 88, /*->29876*/
/*29788*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29790*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29792*/         OPC_CheckType, MVT::v4i32,
/*29794*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29796*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29799*/         OPC_EmitMergeInputChains1_0,
/*29800*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29807*/         OPC_EmitInteger, MVT::i32, 0, 
/*29810*/         OPC_EmitInteger, MVT::i32, 14, 
/*29813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29816*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29829*/         OPC_EmitInteger, MVT::i32, 14, 
/*29832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29835*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29845*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29848*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29857*/         OPC_EmitInteger, MVT::i32, 14, 
/*29860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29863*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29873*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29876*/       /*Scope*/ 88, /*->29965*/
/*29877*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29879*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29881*/         OPC_CheckType, MVT::v2i64,
/*29883*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29885*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29888*/         OPC_EmitMergeInputChains1_0,
/*29889*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29896*/         OPC_EmitInteger, MVT::i32, 0, 
/*29899*/         OPC_EmitInteger, MVT::i32, 14, 
/*29902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29905*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29918*/         OPC_EmitInteger, MVT::i32, 14, 
/*29921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29924*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29934*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29937*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29946*/         OPC_EmitInteger, MVT::i32, 14, 
/*29949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29952*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29962*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29965*/       /*Scope*/ 88, /*->30054*/
/*29966*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29968*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29970*/         OPC_CheckType, MVT::v2i64,
/*29972*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29974*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29977*/         OPC_EmitMergeInputChains1_0,
/*29978*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29985*/         OPC_EmitInteger, MVT::i32, 0, 
/*29988*/         OPC_EmitInteger, MVT::i32, 14, 
/*29991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29994*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30007*/         OPC_EmitInteger, MVT::i32, 14, 
/*30010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30013*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30023*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30026*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30035*/         OPC_EmitInteger, MVT::i32, 14, 
/*30038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30041*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30051*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30054*/       /*Scope*/ 88, /*->30143*/
/*30055*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30057*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30059*/         OPC_CheckType, MVT::v2i64,
/*30061*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30063*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30066*/         OPC_EmitMergeInputChains1_0,
/*30067*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30074*/         OPC_EmitInteger, MVT::i32, 0, 
/*30077*/         OPC_EmitInteger, MVT::i32, 14, 
/*30080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30083*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30096*/         OPC_EmitInteger, MVT::i32, 14, 
/*30099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30102*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30112*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30115*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30124*/         OPC_EmitInteger, MVT::i32, 14, 
/*30127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30130*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30140*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30143*/       /*Scope*/ 85, /*->30229*/
/*30144*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30146*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30148*/         OPC_CheckType, MVT::v4i16,
/*30150*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30152*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30155*/         OPC_EmitMergeInputChains1_0,
/*30156*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30163*/         OPC_EmitInteger, MVT::i32, 0, 
/*30166*/         OPC_EmitInteger, MVT::i32, 14, 
/*30169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30172*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30185*/         OPC_EmitInteger, MVT::i32, 14, 
/*30188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30191*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30201*/         OPC_EmitInteger, MVT::i32, 14, 
/*30204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30207*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30217*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30220*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30229*/       /*Scope*/ 85, /*->30315*/
/*30230*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30232*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30234*/         OPC_CheckType, MVT::v4i16,
/*30236*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30238*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30241*/         OPC_EmitMergeInputChains1_0,
/*30242*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30249*/         OPC_EmitInteger, MVT::i32, 0, 
/*30252*/         OPC_EmitInteger, MVT::i32, 14, 
/*30255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30258*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30271*/         OPC_EmitInteger, MVT::i32, 14, 
/*30274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30277*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30287*/         OPC_EmitInteger, MVT::i32, 14, 
/*30290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30293*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30303*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30306*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30315*/       /*Scope*/ 85, /*->30401*/
/*30316*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30318*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30320*/         OPC_CheckType, MVT::v4i16,
/*30322*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30324*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30327*/         OPC_EmitMergeInputChains1_0,
/*30328*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30335*/         OPC_EmitInteger, MVT::i32, 0, 
/*30338*/         OPC_EmitInteger, MVT::i32, 14, 
/*30341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30344*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30357*/         OPC_EmitInteger, MVT::i32, 14, 
/*30360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30363*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30373*/         OPC_EmitInteger, MVT::i32, 14, 
/*30376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30379*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30389*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30392*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30401*/       /*Scope*/ 85, /*->30487*/
/*30402*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30404*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30406*/         OPC_CheckType, MVT::v2i32,
/*30408*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30410*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30413*/         OPC_EmitMergeInputChains1_0,
/*30414*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30421*/         OPC_EmitInteger, MVT::i32, 0, 
/*30424*/         OPC_EmitInteger, MVT::i32, 14, 
/*30427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30430*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30443*/         OPC_EmitInteger, MVT::i32, 14, 
/*30446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30449*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30459*/         OPC_EmitInteger, MVT::i32, 14, 
/*30462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30465*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30475*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30478*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30487*/       /*Scope*/ 85, /*->30573*/
/*30488*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30490*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30492*/         OPC_CheckType, MVT::v2i32,
/*30494*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30496*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30499*/         OPC_EmitMergeInputChains1_0,
/*30500*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30507*/         OPC_EmitInteger, MVT::i32, 0, 
/*30510*/         OPC_EmitInteger, MVT::i32, 14, 
/*30513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30516*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30529*/         OPC_EmitInteger, MVT::i32, 14, 
/*30532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30535*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30545*/         OPC_EmitInteger, MVT::i32, 14, 
/*30548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30551*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30561*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30564*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30573*/       /*Scope*/ 85, /*->30659*/
/*30574*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30576*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30578*/         OPC_CheckType, MVT::v2i32,
/*30580*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30582*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30585*/         OPC_EmitMergeInputChains1_0,
/*30586*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30593*/         OPC_EmitInteger, MVT::i32, 0, 
/*30596*/         OPC_EmitInteger, MVT::i32, 14, 
/*30599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30602*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30615*/         OPC_EmitInteger, MVT::i32, 14, 
/*30618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30621*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30631*/         OPC_EmitInteger, MVT::i32, 14, 
/*30634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30637*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30647*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30650*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30659*/       /*Scope*/ 97, /*->30757*/
/*30660*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30662*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30664*/         OPC_CheckType, MVT::v2i32,
/*30666*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30668*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30671*/         OPC_EmitMergeInputChains1_0,
/*30672*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30679*/         OPC_EmitInteger, MVT::i32, 0, 
/*30682*/         OPC_EmitInteger, MVT::i32, 14, 
/*30685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30688*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30701*/         OPC_EmitInteger, MVT::i32, 14, 
/*30704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30707*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30717*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30720*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30729*/         OPC_EmitInteger, MVT::i32, 14, 
/*30732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30735*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30745*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30748*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30757*/       /*Scope*/ 97, /*->30855*/
/*30758*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30760*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30762*/         OPC_CheckType, MVT::v2i32,
/*30764*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30766*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30769*/         OPC_EmitMergeInputChains1_0,
/*30770*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30777*/         OPC_EmitInteger, MVT::i32, 0, 
/*30780*/         OPC_EmitInteger, MVT::i32, 14, 
/*30783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30786*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30799*/         OPC_EmitInteger, MVT::i32, 14, 
/*30802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30805*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30815*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30827*/         OPC_EmitInteger, MVT::i32, 14, 
/*30830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30833*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30843*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30846*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30855*/       /*Scope*/ 97, /*->30953*/
/*30856*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30858*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30860*/         OPC_CheckType, MVT::v2i32,
/*30862*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30864*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30867*/         OPC_EmitMergeInputChains1_0,
/*30868*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30875*/         OPC_EmitInteger, MVT::i32, 0, 
/*30878*/         OPC_EmitInteger, MVT::i32, 14, 
/*30881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30884*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30897*/         OPC_EmitInteger, MVT::i32, 14, 
/*30900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30903*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30913*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30916*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30925*/         OPC_EmitInteger, MVT::i32, 14, 
/*30928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30931*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30941*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30944*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30953*/       /*Scope*/ 104, /*->31058*/
/*30954*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30956*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30958*/         OPC_CheckType, MVT::v4i32,
/*30960*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30962*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30965*/         OPC_EmitMergeInputChains1_0,
/*30966*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30973*/         OPC_EmitInteger, MVT::i32, 0, 
/*30976*/         OPC_EmitInteger, MVT::i32, 14, 
/*30979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30982*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30995*/         OPC_EmitInteger, MVT::i32, 14, 
/*30998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31001*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31011*/         OPC_EmitInteger, MVT::i32, 14, 
/*31014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31017*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31027*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31030*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31039*/         OPC_EmitInteger, MVT::i32, 14, 
/*31042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31045*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31055*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31058*/       /*Scope*/ 104, /*->31163*/
/*31059*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31061*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31063*/         OPC_CheckType, MVT::v4i32,
/*31065*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31067*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31070*/         OPC_EmitMergeInputChains1_0,
/*31071*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31078*/         OPC_EmitInteger, MVT::i32, 0, 
/*31081*/         OPC_EmitInteger, MVT::i32, 14, 
/*31084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31087*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31100*/         OPC_EmitInteger, MVT::i32, 14, 
/*31103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31106*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31116*/         OPC_EmitInteger, MVT::i32, 14, 
/*31119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31122*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31132*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31135*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31144*/         OPC_EmitInteger, MVT::i32, 14, 
/*31147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31150*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31160*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31163*/       /*Scope*/ 104, /*->31268*/
/*31164*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31166*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31168*/         OPC_CheckType, MVT::v4i32,
/*31170*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31172*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31175*/         OPC_EmitMergeInputChains1_0,
/*31176*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31183*/         OPC_EmitInteger, MVT::i32, 0, 
/*31186*/         OPC_EmitInteger, MVT::i32, 14, 
/*31189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31192*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31205*/         OPC_EmitInteger, MVT::i32, 14, 
/*31208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31211*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31221*/         OPC_EmitInteger, MVT::i32, 14, 
/*31224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31227*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31237*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31240*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31249*/         OPC_EmitInteger, MVT::i32, 14, 
/*31252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31255*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31265*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31268*/       /*Scope*/ 104, /*->31373*/
/*31269*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31271*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*31273*/         OPC_CheckType, MVT::v2i64,
/*31275*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31277*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31280*/         OPC_EmitMergeInputChains1_0,
/*31281*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31288*/         OPC_EmitInteger, MVT::i32, 0, 
/*31291*/         OPC_EmitInteger, MVT::i32, 14, 
/*31294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31297*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31310*/         OPC_EmitInteger, MVT::i32, 14, 
/*31313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31316*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31326*/         OPC_EmitInteger, MVT::i32, 14, 
/*31329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31332*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31342*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31345*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31354*/         OPC_EmitInteger, MVT::i32, 14, 
/*31357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31360*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31370*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31373*/       /*Scope*/ 104, /*->31478*/
/*31374*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31376*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*31378*/         OPC_CheckType, MVT::v2i64,
/*31380*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31382*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31385*/         OPC_EmitMergeInputChains1_0,
/*31386*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31393*/         OPC_EmitInteger, MVT::i32, 0, 
/*31396*/         OPC_EmitInteger, MVT::i32, 14, 
/*31399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31402*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31415*/         OPC_EmitInteger, MVT::i32, 14, 
/*31418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31421*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31431*/         OPC_EmitInteger, MVT::i32, 14, 
/*31434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31437*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31447*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31450*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31459*/         OPC_EmitInteger, MVT::i32, 14, 
/*31462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31465*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31475*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31478*/       /*Scope*/ 104, /*->31583*/
/*31479*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31481*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*31483*/         OPC_CheckType, MVT::v2i64,
/*31485*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31487*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31490*/         OPC_EmitMergeInputChains1_0,
/*31491*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31498*/         OPC_EmitInteger, MVT::i32, 0, 
/*31501*/         OPC_EmitInteger, MVT::i32, 14, 
/*31504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31507*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31520*/         OPC_EmitInteger, MVT::i32, 14, 
/*31523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31526*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31536*/         OPC_EmitInteger, MVT::i32, 14, 
/*31539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31542*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31552*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31555*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31564*/         OPC_EmitInteger, MVT::i32, 14, 
/*31567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31570*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31580*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31583*/       /*Scope*/ 113, /*->31697*/
/*31584*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31586*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31588*/         OPC_CheckType, MVT::v2i32,
/*31590*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31592*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31595*/         OPC_EmitMergeInputChains1_0,
/*31596*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31603*/         OPC_EmitInteger, MVT::i32, 0, 
/*31606*/         OPC_EmitInteger, MVT::i32, 14, 
/*31609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31612*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31625*/         OPC_EmitInteger, MVT::i32, 14, 
/*31628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31631*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31641*/         OPC_EmitInteger, MVT::i32, 14, 
/*31644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31647*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31657*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31660*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31669*/         OPC_EmitInteger, MVT::i32, 14, 
/*31672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31675*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31685*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31697*/       /*Scope*/ 113, /*->31811*/
/*31698*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31700*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31702*/         OPC_CheckType, MVT::v2i32,
/*31704*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31706*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31709*/         OPC_EmitMergeInputChains1_0,
/*31710*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31717*/         OPC_EmitInteger, MVT::i32, 0, 
/*31720*/         OPC_EmitInteger, MVT::i32, 14, 
/*31723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31726*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31739*/         OPC_EmitInteger, MVT::i32, 14, 
/*31742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31745*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31755*/         OPC_EmitInteger, MVT::i32, 14, 
/*31758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31761*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31771*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31774*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31783*/         OPC_EmitInteger, MVT::i32, 14, 
/*31786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31789*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31799*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31802*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31811*/       /*Scope*/ 113, /*->31925*/
/*31812*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31814*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31816*/         OPC_CheckType, MVT::v2i32,
/*31818*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31820*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31823*/         OPC_EmitMergeInputChains1_0,
/*31824*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31831*/         OPC_EmitInteger, MVT::i32, 0, 
/*31834*/         OPC_EmitInteger, MVT::i32, 14, 
/*31837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31840*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31853*/         OPC_EmitInteger, MVT::i32, 14, 
/*31856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31859*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31869*/         OPC_EmitInteger, MVT::i32, 14, 
/*31872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31875*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31885*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31888*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31897*/         OPC_EmitInteger, MVT::i32, 14, 
/*31900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31903*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31913*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31916*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31925*/       /*Scope*/ 116, /*->32042*/
/*31926*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31928*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31930*/         OPC_CheckType, MVT::v2i64,
/*31932*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*31934*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31937*/         OPC_EmitMergeInputChains1_0,
/*31938*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31945*/         OPC_EmitInteger, MVT::i32, 0, 
/*31948*/         OPC_EmitInteger, MVT::i32, 14, 
/*31951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31954*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31967*/         OPC_EmitInteger, MVT::i32, 14, 
/*31970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31973*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31983*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31986*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31995*/         OPC_EmitInteger, MVT::i32, 14, 
/*31998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32001*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32011*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32014*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32023*/         OPC_EmitInteger, MVT::i32, 14, 
/*32026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32029*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32039*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32042*/       /*Scope*/ 116, /*->32159*/
/*32043*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*32045*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*32047*/         OPC_CheckType, MVT::v2i64,
/*32049*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32051*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32054*/         OPC_EmitMergeInputChains1_0,
/*32055*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32062*/         OPC_EmitInteger, MVT::i32, 0, 
/*32065*/         OPC_EmitInteger, MVT::i32, 14, 
/*32068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32071*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32084*/         OPC_EmitInteger, MVT::i32, 14, 
/*32087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32090*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32100*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32103*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32112*/         OPC_EmitInteger, MVT::i32, 14, 
/*32115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32118*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32128*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32131*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32140*/         OPC_EmitInteger, MVT::i32, 14, 
/*32143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32146*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32156*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32159*/       /*Scope*/ 116, /*->32276*/
/*32160*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*32162*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*32164*/         OPC_CheckType, MVT::v2i64,
/*32166*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32168*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32171*/         OPC_EmitMergeInputChains1_0,
/*32172*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32179*/         OPC_EmitInteger, MVT::i32, 0, 
/*32182*/         OPC_EmitInteger, MVT::i32, 14, 
/*32185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32188*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32201*/         OPC_EmitInteger, MVT::i32, 14, 
/*32204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32207*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32217*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32220*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32229*/         OPC_EmitInteger, MVT::i32, 14, 
/*32232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32235*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32245*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32248*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32257*/         OPC_EmitInteger, MVT::i32, 14, 
/*32260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32263*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32273*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32276*/       /*Scope*/ 4|128,1/*132*/, /*->32410*/
/*32278*/         OPC_CheckPredicate, 30, // Predicate_extload
/*32280*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*32282*/         OPC_CheckType, MVT::v2i64,
/*32284*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32286*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32289*/         OPC_EmitMergeInputChains1_0,
/*32290*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32297*/         OPC_EmitInteger, MVT::i32, 0, 
/*32300*/         OPC_EmitInteger, MVT::i32, 14, 
/*32303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32306*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32319*/         OPC_EmitInteger, MVT::i32, 14, 
/*32322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32325*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32335*/         OPC_EmitInteger, MVT::i32, 14, 
/*32338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32341*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32351*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32354*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32363*/         OPC_EmitInteger, MVT::i32, 14, 
/*32366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32369*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32379*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32382*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32391*/         OPC_EmitInteger, MVT::i32, 14, 
/*32394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32397*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32407*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32410*/       /*Scope*/ 4|128,1/*132*/, /*->32544*/
/*32412*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*32414*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*32416*/         OPC_CheckType, MVT::v2i64,
/*32418*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32420*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32423*/         OPC_EmitMergeInputChains1_0,
/*32424*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32431*/         OPC_EmitInteger, MVT::i32, 0, 
/*32434*/         OPC_EmitInteger, MVT::i32, 14, 
/*32437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32440*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32453*/         OPC_EmitInteger, MVT::i32, 14, 
/*32456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32459*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32469*/         OPC_EmitInteger, MVT::i32, 14, 
/*32472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32475*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32485*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32488*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32497*/         OPC_EmitInteger, MVT::i32, 14, 
/*32500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32503*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32513*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32516*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32525*/         OPC_EmitInteger, MVT::i32, 14, 
/*32528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32541*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32544*/       /*Scope*/ 4|128,1/*132*/, /*->32678*/
/*32546*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*32548*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*32550*/         OPC_CheckType, MVT::v2i64,
/*32552*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32554*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32557*/         OPC_EmitMergeInputChains1_0,
/*32558*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32565*/         OPC_EmitInteger, MVT::i32, 0, 
/*32568*/         OPC_EmitInteger, MVT::i32, 14, 
/*32571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32574*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32587*/         OPC_EmitInteger, MVT::i32, 14, 
/*32590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32593*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32603*/         OPC_EmitInteger, MVT::i32, 14, 
/*32606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32609*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32619*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32622*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32631*/         OPC_EmitInteger, MVT::i32, 14, 
/*32634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32637*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32647*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32650*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32659*/         OPC_EmitInteger, MVT::i32, 14, 
/*32662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32665*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32675*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32678*/       /*Scope*/ 0|128,1/*128*/, /*->32808*/
/*32680*/         OPC_CheckPredicate, 52, // Predicate_load
/*32682*/         OPC_CheckType, MVT::v2f64,
/*32684*/         OPC_Scope, 23, /*->32709*/ // 5 children in Scope
/*32686*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*32688*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32691*/           OPC_EmitMergeInputChains1_0,
/*32692*/           OPC_EmitInteger, MVT::i32, 14, 
/*32695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32709*/         /*Scope*/ 25, /*->32735*/
/*32710*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*32712*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32714*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32717*/           OPC_EmitMergeInputChains1_0,
/*32718*/           OPC_EmitInteger, MVT::i32, 14, 
/*32721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32735*/         /*Scope*/ 25, /*->32761*/
/*32736*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*32738*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32740*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32743*/           OPC_EmitMergeInputChains1_0,
/*32744*/           OPC_EmitInteger, MVT::i32, 14, 
/*32747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*32761*/         /*Scope*/ 25, /*->32787*/
/*32762*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*32764*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32766*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32769*/           OPC_EmitMergeInputChains1_0,
/*32770*/           OPC_EmitInteger, MVT::i32, 14, 
/*32773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*32787*/         /*Scope*/ 19, /*->32807*/
/*32788*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*32790*/           OPC_EmitMergeInputChains1_0,
/*32791*/           OPC_EmitInteger, MVT::i32, 14, 
/*32794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32797*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*32807*/         0, /*End of Scope*/
/*32808*/       0, /*End of Scope*/
/*32809*/     0, /*End of Scope*/
/*32810*/   /*SwitchOpcode*/ 37|128,9/*1189*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->34003
/*32814*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*32815*/     OPC_Scope, 58|128,2/*314*/, /*->33132*/ // 7 children in Scope
/*32818*/       OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*32821*/       OPC_Scope, 14|128,1/*142*/, /*->32966*/ // 2 children in Scope
/*32824*/         OPC_MoveChild, 2,
/*32826*/         OPC_Scope, 33, /*->32861*/ // 4 children in Scope
/*32828*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32831*/           OPC_RecordChild0, // #1 = $Rt
/*32832*/           OPC_MoveParent,
/*32833*/           OPC_RecordChild3, // #2 = $addr
/*32834*/           OPC_CheckChild3Type, MVT::i32,
/*32836*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32838*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32840*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32843*/           OPC_EmitMergeInputChains1_0,
/*32844*/           OPC_EmitInteger, MVT::i32, 14, 
/*32847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32861*/         /*Scope*/ 34, /*->32896*/
/*32862*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32866*/           OPC_RecordChild0, // #1 = $Rt
/*32867*/           OPC_MoveParent,
/*32868*/           OPC_RecordChild3, // #2 = $addr
/*32869*/           OPC_CheckChild3Type, MVT::i32,
/*32871*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32873*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32875*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32878*/           OPC_EmitMergeInputChains1_0,
/*32879*/           OPC_EmitInteger, MVT::i32, 14, 
/*32882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32896*/         /*Scope*/ 33, /*->32930*/
/*32897*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32900*/           OPC_RecordChild0, // #1 = $Rt
/*32901*/           OPC_MoveParent,
/*32902*/           OPC_RecordChild3, // #2 = $addr
/*32903*/           OPC_CheckChild3Type, MVT::i32,
/*32905*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32907*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32909*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32912*/           OPC_EmitMergeInputChains1_0,
/*32913*/           OPC_EmitInteger, MVT::i32, 14, 
/*32916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32930*/         /*Scope*/ 34, /*->32965*/
/*32931*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32935*/           OPC_RecordChild0, // #1 = $Rt
/*32936*/           OPC_MoveParent,
/*32937*/           OPC_RecordChild3, // #2 = $addr
/*32938*/           OPC_CheckChild3Type, MVT::i32,
/*32940*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32942*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32944*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32947*/           OPC_EmitMergeInputChains1_0,
/*32948*/           OPC_EmitInteger, MVT::i32, 14, 
/*32951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32954*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32965*/         0, /*End of Scope*/
/*32966*/       /*Scope*/ 35|128,1/*163*/, /*->33131*/
/*32968*/         OPC_RecordChild2, // #1 = $Rt
/*32969*/         OPC_RecordChild3, // #2 = $addr
/*32970*/         OPC_CheckChild3Type, MVT::i32,
/*32972*/         OPC_Scope, 26, /*->33000*/ // 6 children in Scope
/*32974*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*32976*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32978*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*32981*/           OPC_EmitMergeInputChains1_0,
/*32982*/           OPC_EmitInteger, MVT::i32, 14, 
/*32985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*33000*/         /*Scope*/ 25, /*->33026*/
/*33001*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*33003*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33005*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33008*/           OPC_EmitMergeInputChains1_0,
/*33009*/           OPC_EmitInteger, MVT::i32, 14, 
/*33012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33026*/         /*Scope*/ 25, /*->33052*/
/*33027*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*33029*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33031*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33034*/           OPC_EmitMergeInputChains1_0,
/*33035*/           OPC_EmitInteger, MVT::i32, 14, 
/*33038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33052*/         /*Scope*/ 25, /*->33078*/
/*33053*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*33055*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33057*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33060*/           OPC_EmitMergeInputChains1_0,
/*33061*/           OPC_EmitInteger, MVT::i32, 14, 
/*33064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33067*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33078*/         /*Scope*/ 25, /*->33104*/
/*33079*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*33081*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33083*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33086*/           OPC_EmitMergeInputChains1_0,
/*33087*/           OPC_EmitInteger, MVT::i32, 14, 
/*33090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33104*/         /*Scope*/ 25, /*->33130*/
/*33105*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*33107*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33109*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33112*/           OPC_EmitMergeInputChains1_0,
/*33113*/           OPC_EmitInteger, MVT::i32, 14, 
/*33116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33119*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33130*/         0, /*End of Scope*/
/*33131*/       0, /*End of Scope*/
/*33132*/     /*Scope*/ 57|128,2/*313*/, /*->33447*/
/*33134*/       OPC_CheckChild1Integer, 110|128,2/*366*/, 
/*33137*/       OPC_Scope, 14|128,1/*142*/, /*->33282*/ // 2 children in Scope
/*33140*/         OPC_MoveChild, 2,
/*33142*/         OPC_Scope, 33, /*->33177*/ // 4 children in Scope
/*33144*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33147*/           OPC_RecordChild0, // #1 = $Rt
/*33148*/           OPC_MoveParent,
/*33149*/           OPC_RecordChild3, // #2 = $addr
/*33150*/           OPC_CheckChild3Type, MVT::i32,
/*33152*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33154*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33156*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33159*/           OPC_EmitMergeInputChains1_0,
/*33160*/           OPC_EmitInteger, MVT::i32, 14, 
/*33163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33177*/         /*Scope*/ 34, /*->33212*/
/*33178*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33182*/           OPC_RecordChild0, // #1 = $Rt
/*33183*/           OPC_MoveParent,
/*33184*/           OPC_RecordChild3, // #2 = $addr
/*33185*/           OPC_CheckChild3Type, MVT::i32,
/*33187*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33189*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33191*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33194*/           OPC_EmitMergeInputChains1_0,
/*33195*/           OPC_EmitInteger, MVT::i32, 14, 
/*33198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33212*/         /*Scope*/ 33, /*->33246*/
/*33213*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33216*/           OPC_RecordChild0, // #1 = $Rt
/*33217*/           OPC_MoveParent,
/*33218*/           OPC_RecordChild3, // #2 = $addr
/*33219*/           OPC_CheckChild3Type, MVT::i32,
/*33221*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33223*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33225*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33228*/           OPC_EmitMergeInputChains1_0,
/*33229*/           OPC_EmitInteger, MVT::i32, 14, 
/*33232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33246*/         /*Scope*/ 34, /*->33281*/
/*33247*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33251*/           OPC_RecordChild0, // #1 = $Rt
/*33252*/           OPC_MoveParent,
/*33253*/           OPC_RecordChild3, // #2 = $addr
/*33254*/           OPC_CheckChild3Type, MVT::i32,
/*33256*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33258*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33260*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33263*/           OPC_EmitMergeInputChains1_0,
/*33264*/           OPC_EmitInteger, MVT::i32, 14, 
/*33267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33270*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33281*/         0, /*End of Scope*/
/*33282*/       /*Scope*/ 34|128,1/*162*/, /*->33446*/
/*33284*/         OPC_RecordChild2, // #1 = $Rt
/*33285*/         OPC_RecordChild3, // #2 = $addr
/*33286*/         OPC_CheckChild3Type, MVT::i32,
/*33288*/         OPC_Scope, 25, /*->33315*/ // 6 children in Scope
/*33290*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33292*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33294*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33297*/           OPC_EmitMergeInputChains1_0,
/*33298*/           OPC_EmitInteger, MVT::i32, 14, 
/*33301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33315*/         /*Scope*/ 25, /*->33341*/
/*33316*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33318*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33320*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33323*/           OPC_EmitMergeInputChains1_0,
/*33324*/           OPC_EmitInteger, MVT::i32, 14, 
/*33327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33330*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33341*/         /*Scope*/ 25, /*->33367*/
/*33342*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*33344*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33346*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33349*/           OPC_EmitMergeInputChains1_0,
/*33350*/           OPC_EmitInteger, MVT::i32, 14, 
/*33353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33367*/         /*Scope*/ 25, /*->33393*/
/*33368*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33370*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33372*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33375*/           OPC_EmitMergeInputChains1_0,
/*33376*/           OPC_EmitInteger, MVT::i32, 14, 
/*33379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33382*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33393*/         /*Scope*/ 25, /*->33419*/
/*33394*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33396*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33398*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33401*/           OPC_EmitMergeInputChains1_0,
/*33402*/           OPC_EmitInteger, MVT::i32, 14, 
/*33405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33408*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33419*/         /*Scope*/ 25, /*->33445*/
/*33420*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*33422*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33424*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33427*/           OPC_EmitMergeInputChains1_0,
/*33428*/           OPC_EmitInteger, MVT::i32, 14, 
/*33431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33445*/         0, /*End of Scope*/
/*33446*/       0, /*End of Scope*/
/*33447*/     /*Scope*/ 108, /*->33556*/
/*33448*/       OPC_CheckChild1Integer, 107|128,1/*235*/, 
/*33451*/       OPC_RecordChild2, // #1 = $cop
/*33452*/       OPC_MoveChild, 2,
/*33454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33457*/       OPC_MoveParent,
/*33458*/       OPC_RecordChild3, // #2 = $opc1
/*33459*/       OPC_MoveChild, 3,
/*33461*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33464*/       OPC_MoveParent,
/*33465*/       OPC_RecordChild4, // #3 = $CRn
/*33466*/       OPC_MoveChild, 4,
/*33468*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33471*/       OPC_MoveParent,
/*33472*/       OPC_RecordChild5, // #4 = $CRm
/*33473*/       OPC_MoveChild, 5,
/*33475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33478*/       OPC_MoveParent,
/*33479*/       OPC_RecordChild6, // #5 = $opc2
/*33480*/       OPC_MoveChild, 6,
/*33482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33485*/       OPC_MoveParent,
/*33486*/       OPC_Scope, 33, /*->33521*/ // 2 children in Scope
/*33488*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33490*/         OPC_EmitMergeInputChains1_0,
/*33491*/         OPC_EmitConvertToTarget, 1,
/*33493*/         OPC_EmitConvertToTarget, 2,
/*33495*/         OPC_EmitConvertToTarget, 3,
/*33497*/         OPC_EmitConvertToTarget, 4,
/*33499*/         OPC_EmitConvertToTarget, 5,
/*33501*/         OPC_EmitInteger, MVT::i32, 14, 
/*33504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 235:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33521*/       /*Scope*/ 33, /*->33555*/
/*33522*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*33524*/         OPC_EmitMergeInputChains1_0,
/*33525*/         OPC_EmitConvertToTarget, 1,
/*33527*/         OPC_EmitConvertToTarget, 2,
/*33529*/         OPC_EmitConvertToTarget, 3,
/*33531*/         OPC_EmitConvertToTarget, 4,
/*33533*/         OPC_EmitConvertToTarget, 5,
/*33535*/         OPC_EmitInteger, MVT::i32, 14, 
/*33538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 235:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33555*/       0, /*End of Scope*/
/*33556*/     /*Scope*/ 100, /*->33657*/
/*33557*/       OPC_CheckChild1Integer, 108|128,1/*236*/, 
/*33560*/       OPC_RecordChild2, // #1 = $cop
/*33561*/       OPC_MoveChild, 2,
/*33563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33566*/       OPC_MoveParent,
/*33567*/       OPC_RecordChild3, // #2 = $opc1
/*33568*/       OPC_MoveChild, 3,
/*33570*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33573*/       OPC_MoveParent,
/*33574*/       OPC_RecordChild4, // #3 = $CRn
/*33575*/       OPC_MoveChild, 4,
/*33577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33580*/       OPC_MoveParent,
/*33581*/       OPC_RecordChild5, // #4 = $CRm
/*33582*/       OPC_MoveChild, 5,
/*33584*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33587*/       OPC_MoveParent,
/*33588*/       OPC_RecordChild6, // #5 = $opc2
/*33589*/       OPC_MoveChild, 6,
/*33591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33594*/       OPC_MoveParent,
/*33595*/       OPC_Scope, 25, /*->33622*/ // 2 children in Scope
/*33597*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*33599*/         OPC_EmitMergeInputChains1_0,
/*33600*/         OPC_EmitConvertToTarget, 1,
/*33602*/         OPC_EmitConvertToTarget, 2,
/*33604*/         OPC_EmitConvertToTarget, 3,
/*33606*/         OPC_EmitConvertToTarget, 4,
/*33608*/         OPC_EmitConvertToTarget, 5,
/*33610*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 236:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33622*/       /*Scope*/ 33, /*->33656*/
/*33623*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*33625*/         OPC_EmitMergeInputChains1_0,
/*33626*/         OPC_EmitConvertToTarget, 1,
/*33628*/         OPC_EmitConvertToTarget, 2,
/*33630*/         OPC_EmitConvertToTarget, 3,
/*33632*/         OPC_EmitConvertToTarget, 4,
/*33634*/         OPC_EmitConvertToTarget, 5,
/*33636*/         OPC_EmitInteger, MVT::i32, 14, 
/*33639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 236:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33656*/       0, /*End of Scope*/
/*33657*/     /*Scope*/ 31|128,1/*159*/, /*->33818*/
/*33659*/       OPC_CheckChild1Integer, 101|128,1/*229*/, 
/*33662*/       OPC_RecordChild2, // #1 = $addr
/*33663*/       OPC_CheckChild2Type, MVT::i32,
/*33665*/       OPC_Scope, 25, /*->33692*/ // 6 children in Scope
/*33667*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*33669*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33671*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*33674*/         OPC_EmitMergeInputChains1_0,
/*33675*/         OPC_EmitInteger, MVT::i32, 14, 
/*33678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 229:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*33692*/       /*Scope*/ 24, /*->33717*/
/*33693*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33695*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33697*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33700*/         OPC_EmitMergeInputChains1_0,
/*33701*/         OPC_EmitInteger, MVT::i32, 14, 
/*33704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*33717*/       /*Scope*/ 24, /*->33742*/
/*33718*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33720*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33722*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33725*/         OPC_EmitMergeInputChains1_0,
/*33726*/         OPC_EmitInteger, MVT::i32, 14, 
/*33729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*33742*/       /*Scope*/ 24, /*->33767*/
/*33743*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*33745*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33747*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33750*/         OPC_EmitMergeInputChains1_0,
/*33751*/         OPC_EmitInteger, MVT::i32, 14, 
/*33754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*33767*/       /*Scope*/ 24, /*->33792*/
/*33768*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33770*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33772*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33775*/         OPC_EmitMergeInputChains1_0,
/*33776*/         OPC_EmitInteger, MVT::i32, 14, 
/*33779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*33792*/       /*Scope*/ 24, /*->33817*/
/*33793*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33795*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33797*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33800*/         OPC_EmitMergeInputChains1_0,
/*33801*/         OPC_EmitInteger, MVT::i32, 14, 
/*33804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 229:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*33817*/       0, /*End of Scope*/
/*33818*/     /*Scope*/ 30|128,1/*158*/, /*->33978*/
/*33820*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*33823*/       OPC_RecordChild2, // #1 = $addr
/*33824*/       OPC_CheckChild2Type, MVT::i32,
/*33826*/       OPC_Scope, 24, /*->33852*/ // 6 children in Scope
/*33828*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*33830*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33832*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33835*/         OPC_EmitMergeInputChains1_0,
/*33836*/         OPC_EmitInteger, MVT::i32, 14, 
/*33839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*33852*/       /*Scope*/ 24, /*->33877*/
/*33853*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*33855*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33857*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33860*/         OPC_EmitMergeInputChains1_0,
/*33861*/         OPC_EmitInteger, MVT::i32, 14, 
/*33864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*33877*/       /*Scope*/ 24, /*->33902*/
/*33878*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*33880*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33882*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33885*/         OPC_EmitMergeInputChains1_0,
/*33886*/         OPC_EmitInteger, MVT::i32, 14, 
/*33889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*33902*/       /*Scope*/ 24, /*->33927*/
/*33903*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*33905*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33907*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33910*/         OPC_EmitMergeInputChains1_0,
/*33911*/         OPC_EmitInteger, MVT::i32, 14, 
/*33914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*33927*/       /*Scope*/ 24, /*->33952*/
/*33928*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*33930*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33932*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33935*/         OPC_EmitMergeInputChains1_0,
/*33936*/         OPC_EmitInteger, MVT::i32, 14, 
/*33939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*33952*/       /*Scope*/ 24, /*->33977*/
/*33953*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*33955*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33957*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33960*/         OPC_EmitMergeInputChains1_0,
/*33961*/         OPC_EmitInteger, MVT::i32, 14, 
/*33964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*33977*/       0, /*End of Scope*/
/*33978*/     /*Scope*/ 23, /*->34002*/
/*33979*/       OPC_CheckChild1Integer, 108|128,2/*364*/, 
/*33982*/       OPC_RecordChild2, // #1 = $size
/*33983*/       OPC_MoveChild, 2,
/*33985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33988*/       OPC_MoveParent,
/*33989*/       OPC_RecordChild3, // #2 = $Rn
/*33990*/       OPC_EmitMergeInputChains1_0,
/*33991*/       OPC_EmitConvertToTarget, 1,
/*33993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 364:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*34002*/     0, /*End of Scope*/
/*34003*/   /*SwitchOpcode*/ 114, TARGET_VAL(ARMISD::BR_JT),// ->34120
/*34006*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*34007*/     OPC_Scope, 73, /*->34082*/ // 2 children in Scope
/*34009*/       OPC_MoveChild, 1,
/*34011*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::LOAD),// ->34054
/*34015*/         OPC_RecordMemRef,
/*34016*/         OPC_RecordNode, // #1 = 'ld' chained node
/*34017*/         OPC_CheckFoldableChainNode,
/*34018*/         OPC_RecordChild1, // #2 = $target
/*34019*/         OPC_CheckChild1Type, MVT::i32,
/*34021*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*34023*/         OPC_CheckPredicate, 52, // Predicate_load
/*34025*/         OPC_CheckType, MVT::i32,
/*34027*/         OPC_MoveParent,
/*34028*/         OPC_RecordChild2, // #3 = $jt
/*34029*/         OPC_MoveChild, 2,
/*34031*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34034*/         OPC_MoveParent,
/*34035*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34037*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*34040*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*34044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*34054*/       /*SwitchOpcode*/ 24, TARGET_VAL(ISD::ADD),// ->34081
/*34057*/         OPC_RecordChild0, // #1 = $target
/*34058*/         OPC_RecordChild1, // #2 = $idx
/*34059*/         OPC_CheckType, MVT::i32,
/*34061*/         OPC_MoveParent,
/*34062*/         OPC_RecordChild2, // #3 = $jt
/*34063*/         OPC_MoveChild, 2,
/*34065*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34068*/         OPC_MoveParent,
/*34069*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34071*/         OPC_EmitMergeInputChains1_0,
/*34072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*34081*/       0, // EndSwitchOpcode
/*34082*/     /*Scope*/ 36, /*->34119*/
/*34083*/       OPC_RecordChild1, // #1 = $target
/*34084*/       OPC_CheckChild1Type, MVT::i32,
/*34086*/       OPC_RecordChild2, // #2 = $jt
/*34087*/       OPC_MoveChild, 2,
/*34089*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34092*/       OPC_MoveParent,
/*34093*/       OPC_Scope, 11, /*->34106*/ // 2 children in Scope
/*34095*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34097*/         OPC_EmitMergeInputChains1_0,
/*34098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*34106*/       /*Scope*/ 11, /*->34118*/
/*34107*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34109*/         OPC_EmitMergeInputChains1_0,
/*34110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*34118*/       0, /*End of Scope*/
/*34119*/     0, /*End of Scope*/
/*34120*/   /*SwitchOpcode*/ 121|128,24/*3193*/, TARGET_VAL(ISD::XOR),// ->37317
/*34124*/     OPC_Scope, 81|128,1/*209*/, /*->34336*/ // 7 children in Scope
/*34127*/       OPC_RecordChild0, // #0 = $shift
/*34128*/       OPC_Scope, 97, /*->34227*/ // 3 children in Scope
/*34130*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34141*/         OPC_CheckType, MVT::i32,
/*34143*/         OPC_Scope, 27, /*->34172*/ // 3 children in Scope
/*34145*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34147*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34150*/           OPC_EmitInteger, MVT::i32, 14, 
/*34153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34156*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34159*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34172*/         /*Scope*/ 26, /*->34199*/
/*34173*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34175*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*34178*/           OPC_EmitInteger, MVT::i32, 14, 
/*34181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34187*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34199*/         /*Scope*/ 26, /*->34226*/
/*34200*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34202*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34205*/           OPC_EmitInteger, MVT::i32, 14, 
/*34208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34226*/         0, /*End of Scope*/
/*34227*/       /*Scope*/ 61, /*->34289*/
/*34228*/         OPC_RecordChild1, // #1 = $shift
/*34229*/         OPC_CheckType, MVT::i32,
/*34231*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34233*/         OPC_Scope, 26, /*->34261*/ // 2 children in Scope
/*34235*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34238*/           OPC_EmitInteger, MVT::i32, 14, 
/*34241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34247*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34261*/         /*Scope*/ 26, /*->34288*/
/*34262*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34265*/           OPC_EmitInteger, MVT::i32, 14, 
/*34268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34274*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34288*/         0, /*End of Scope*/
/*34289*/       /*Scope*/ 45, /*->34335*/
/*34290*/         OPC_MoveChild, 0,
/*34292*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34295*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34297*/         OPC_MoveParent,
/*34298*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34309*/         OPC_CheckType, MVT::i32,
/*34311*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34313*/         OPC_EmitConvertToTarget, 0,
/*34315*/         OPC_EmitInteger, MVT::i32, 14, 
/*34318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34335*/       0, /*End of Scope*/
/*34336*/     /*Scope*/ 46, /*->34383*/
/*34337*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34348*/       OPC_RecordChild1, // #0 = $imm
/*34349*/       OPC_MoveChild, 1,
/*34351*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34354*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34356*/       OPC_MoveParent,
/*34357*/       OPC_CheckType, MVT::i32,
/*34359*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34361*/       OPC_EmitConvertToTarget, 0,
/*34363*/       OPC_EmitInteger, MVT::i32, 14, 
/*34366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34383*/     /*Scope*/ 102|128,2/*358*/, /*->34743*/
/*34385*/       OPC_RecordChild0, // #0 = $Rn
/*34386*/       OPC_Scope, 117, /*->34505*/ // 3 children in Scope
/*34388*/         OPC_RecordChild1, // #1 = $shift
/*34389*/         OPC_CheckType, MVT::i32,
/*34391*/         OPC_Scope, 27, /*->34420*/ // 4 children in Scope
/*34393*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34395*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34398*/           OPC_EmitInteger, MVT::i32, 14, 
/*34401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34420*/         /*Scope*/ 27, /*->34448*/
/*34421*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34423*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*34426*/           OPC_EmitInteger, MVT::i32, 14, 
/*34429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34435*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34448*/         /*Scope*/ 27, /*->34476*/
/*34449*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34451*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34454*/           OPC_EmitInteger, MVT::i32, 14, 
/*34457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34476*/         /*Scope*/ 27, /*->34504*/
/*34477*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34479*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*34482*/           OPC_EmitInteger, MVT::i32, 14, 
/*34485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34491*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34504*/         0, /*End of Scope*/
/*34505*/       /*Scope*/ 84, /*->34590*/
/*34506*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34517*/         OPC_CheckType, MVT::i32,
/*34519*/         OPC_Scope, 22, /*->34543*/ // 3 children in Scope
/*34521*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34523*/           OPC_EmitInteger, MVT::i32, 14, 
/*34526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34543*/         /*Scope*/ 22, /*->34566*/
/*34544*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34546*/           OPC_EmitInteger, MVT::i32, 14, 
/*34549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34566*/         /*Scope*/ 22, /*->34589*/
/*34567*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34569*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34572*/           OPC_EmitInteger, MVT::i32, 14, 
/*34575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34589*/         0, /*End of Scope*/
/*34590*/       /*Scope*/ 22|128,1/*150*/, /*->34742*/
/*34592*/         OPC_RecordChild1, // #1 = $imm
/*34593*/         OPC_Scope, 69, /*->34664*/ // 2 children in Scope
/*34595*/           OPC_MoveChild, 1,
/*34597*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34600*/           OPC_Scope, 30, /*->34632*/ // 2 children in Scope
/*34602*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*34604*/             OPC_MoveParent,
/*34605*/             OPC_CheckType, MVT::i32,
/*34607*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34609*/             OPC_EmitConvertToTarget, 1,
/*34611*/             OPC_EmitInteger, MVT::i32, 14, 
/*34614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34617*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34620*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34632*/           /*Scope*/ 30, /*->34663*/
/*34633*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34635*/             OPC_MoveParent,
/*34636*/             OPC_CheckType, MVT::i32,
/*34638*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34640*/             OPC_EmitConvertToTarget, 1,
/*34642*/             OPC_EmitInteger, MVT::i32, 14, 
/*34645*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34648*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34651*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34663*/           0, /*End of Scope*/
/*34664*/         /*Scope*/ 76, /*->34741*/
/*34665*/           OPC_CheckType, MVT::i32,
/*34667*/           OPC_Scope, 23, /*->34692*/ // 3 children in Scope
/*34669*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34671*/             OPC_EmitInteger, MVT::i32, 14, 
/*34674*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34677*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34680*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34692*/           /*Scope*/ 23, /*->34716*/
/*34693*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34695*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34698*/             OPC_EmitInteger, MVT::i32, 14, 
/*34701*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34704*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34716*/           /*Scope*/ 23, /*->34740*/
/*34717*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34719*/             OPC_EmitInteger, MVT::i32, 14, 
/*34722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34725*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34728*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34740*/           0, /*End of Scope*/
/*34741*/         0, /*End of Scope*/
/*34742*/       0, /*End of Scope*/
/*34743*/     /*Scope*/ 127|128,17/*2303*/, /*->37048*/
/*34745*/       OPC_MoveChild, 0,
/*34747*/       OPC_SwitchOpcode /*3 cases */, 79|128,12/*1615*/, TARGET_VAL(ISD::BITCAST),// ->36367
/*34752*/         OPC_MoveChild, 0,
/*34754*/         OPC_SwitchOpcode /*2 cases */, 100|128,5/*740*/, TARGET_VAL(ARMISD::VSHRs),// ->35499
/*34759*/           OPC_Scope, 119|128,2/*375*/, /*->35137*/ // 2 children in Scope
/*34762*/             OPC_MoveChild, 0,
/*34764*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34767*/             OPC_MoveChild, 0,
/*34769*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34772*/             OPC_RecordChild0, // #0 = $opA
/*34773*/             OPC_Scope, 51|128,1/*179*/, /*->34955*/ // 2 children in Scope
/*34776*/               OPC_CheckChild0Type, MVT::v8i8,
/*34778*/               OPC_MoveParent,
/*34779*/               OPC_MoveChild, 1,
/*34781*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34784*/               OPC_RecordChild0, // #1 = $opB
/*34785*/               OPC_CheckChild0Type, MVT::v8i8,
/*34787*/               OPC_MoveParent,
/*34788*/               OPC_MoveParent,
/*34789*/               OPC_CheckChild1Integer, 15, 
/*34791*/               OPC_CheckType, MVT::v8i16,
/*34793*/               OPC_MoveParent,
/*34794*/               OPC_MoveParent,
/*34795*/               OPC_MoveChild, 1,
/*34797*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34800*/               OPC_MoveChild, 0,
/*34802*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34805*/               OPC_MoveChild, 0,
/*34807*/               OPC_SwitchOpcode /*2 cases */, 70, TARGET_VAL(ISD::SUB),// ->34881
/*34811*/                 OPC_MoveChild, 0,
/*34813*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34816*/                 OPC_CheckChild0Same, 0,
/*34818*/                 OPC_MoveParent,
/*34819*/                 OPC_MoveChild, 1,
/*34821*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34824*/                 OPC_CheckChild0Same, 1,
/*34826*/                 OPC_MoveParent,
/*34827*/                 OPC_MoveParent,
/*34828*/                 OPC_MoveChild, 1,
/*34830*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34833*/                 OPC_MoveChild, 0,
/*34835*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34838*/                 OPC_MoveChild, 0,
/*34840*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34843*/                 OPC_CheckChild0Same, 0,
/*34845*/                 OPC_MoveParent,
/*34846*/                 OPC_MoveChild, 1,
/*34848*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34851*/                 OPC_CheckChild0Same, 1,
/*34853*/                 OPC_MoveParent,
/*34854*/                 OPC_MoveParent,
/*34855*/                 OPC_CheckChild1Integer, 15, 
/*34857*/                 OPC_MoveParent,
/*34858*/                 OPC_CheckType, MVT::v8i16,
/*34860*/                 OPC_MoveParent,
/*34861*/                 OPC_MoveParent,
/*34862*/                 OPC_CheckType, MVT::v4i32,
/*34864*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34867*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34870*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34881*/               /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::VSHRs),// ->34954
/*34884*/                 OPC_MoveChild, 0,
/*34886*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34889*/                 OPC_MoveChild, 0,
/*34891*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34894*/                 OPC_CheckChild0Same, 0,
/*34896*/                 OPC_MoveParent,
/*34897*/                 OPC_MoveChild, 1,
/*34899*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34902*/                 OPC_CheckChild0Same, 1,
/*34904*/                 OPC_MoveParent,
/*34905*/                 OPC_MoveParent,
/*34906*/                 OPC_CheckChild1Integer, 15, 
/*34908*/                 OPC_MoveParent,
/*34909*/                 OPC_MoveChild, 1,
/*34911*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34914*/                 OPC_MoveChild, 0,
/*34916*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34919*/                 OPC_CheckChild0Same, 0,
/*34921*/                 OPC_MoveParent,
/*34922*/                 OPC_MoveChild, 1,
/*34924*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34927*/                 OPC_CheckChild0Same, 1,
/*34929*/                 OPC_MoveParent,
/*34930*/                 OPC_MoveParent,
/*34931*/                 OPC_CheckType, MVT::v8i16,
/*34933*/                 OPC_MoveParent,
/*34934*/                 OPC_MoveParent,
/*34935*/                 OPC_CheckType, MVT::v4i32,
/*34937*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34940*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34943*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34954*/               0, // EndSwitchOpcode
/*34955*/             /*Scope*/ 51|128,1/*179*/, /*->35136*/
/*34957*/               OPC_CheckChild0Type, MVT::v2i32,
/*34959*/               OPC_MoveParent,
/*34960*/               OPC_MoveChild, 1,
/*34962*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34965*/               OPC_RecordChild0, // #1 = $opB
/*34966*/               OPC_CheckChild0Type, MVT::v2i32,
/*34968*/               OPC_MoveParent,
/*34969*/               OPC_MoveParent,
/*34970*/               OPC_CheckChild1Integer, 63, 
/*34972*/               OPC_CheckType, MVT::v2i64,
/*34974*/               OPC_MoveParent,
/*34975*/               OPC_MoveParent,
/*34976*/               OPC_MoveChild, 1,
/*34978*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34981*/               OPC_MoveChild, 0,
/*34983*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34986*/               OPC_MoveChild, 0,
/*34988*/               OPC_SwitchOpcode /*2 cases */, 70, TARGET_VAL(ISD::SUB),// ->35062
/*34992*/                 OPC_MoveChild, 0,
/*34994*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34997*/                 OPC_CheckChild0Same, 0,
/*34999*/                 OPC_MoveParent,
/*35000*/                 OPC_MoveChild, 1,
/*35002*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35005*/                 OPC_CheckChild0Same, 1,
/*35007*/                 OPC_MoveParent,
/*35008*/                 OPC_MoveParent,
/*35009*/                 OPC_MoveChild, 1,
/*35011*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35014*/                 OPC_MoveChild, 0,
/*35016*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35019*/                 OPC_MoveChild, 0,
/*35021*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35024*/                 OPC_CheckChild0Same, 0,
/*35026*/                 OPC_MoveParent,
/*35027*/                 OPC_MoveChild, 1,
/*35029*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35032*/                 OPC_CheckChild0Same, 1,
/*35034*/                 OPC_MoveParent,
/*35035*/                 OPC_MoveParent,
/*35036*/                 OPC_CheckChild1Integer, 63, 
/*35038*/                 OPC_MoveParent,
/*35039*/                 OPC_CheckType, MVT::v2i64,
/*35041*/                 OPC_MoveParent,
/*35042*/                 OPC_MoveParent,
/*35043*/                 OPC_CheckType, MVT::v4i32,
/*35045*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35048*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35051*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*35062*/               /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::VSHRs),// ->35135
/*35065*/                 OPC_MoveChild, 0,
/*35067*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35070*/                 OPC_MoveChild, 0,
/*35072*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35075*/                 OPC_CheckChild0Same, 0,
/*35077*/                 OPC_MoveParent,
/*35078*/                 OPC_MoveChild, 1,
/*35080*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35083*/                 OPC_CheckChild0Same, 1,
/*35085*/                 OPC_MoveParent,
/*35086*/                 OPC_MoveParent,
/*35087*/                 OPC_CheckChild1Integer, 63, 
/*35089*/                 OPC_MoveParent,
/*35090*/                 OPC_MoveChild, 1,
/*35092*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35095*/                 OPC_MoveChild, 0,
/*35097*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35100*/                 OPC_CheckChild0Same, 0,
/*35102*/                 OPC_MoveParent,
/*35103*/                 OPC_MoveChild, 1,
/*35105*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35108*/                 OPC_CheckChild0Same, 1,
/*35110*/                 OPC_MoveParent,
/*35111*/                 OPC_MoveParent,
/*35112*/                 OPC_CheckType, MVT::v2i64,
/*35114*/                 OPC_MoveParent,
/*35115*/                 OPC_MoveParent,
/*35116*/                 OPC_CheckType, MVT::v4i32,
/*35118*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35121*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35124*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*35135*/               0, // EndSwitchOpcode
/*35136*/             0, /*End of Scope*/
/*35137*/           /*Scope*/ 103|128,2/*359*/, /*->35498*/
/*35139*/             OPC_RecordChild0, // #0 = $src
/*35140*/             OPC_Scope, 48|128,1/*176*/, /*->35319*/ // 2 children in Scope
/*35143*/               OPC_CheckChild1Integer, 7, 
/*35145*/               OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->35232
/*35148*/                 OPC_MoveParent,
/*35149*/                 OPC_MoveParent,
/*35150*/                 OPC_MoveChild, 1,
/*35152*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35155*/                 OPC_MoveChild, 0,
/*35157*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35160*/                 OPC_Scope, 34, /*->35196*/ // 2 children in Scope
/*35162*/                   OPC_CheckChild0Same, 0,
/*35164*/                   OPC_MoveChild, 1,
/*35166*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35169*/                   OPC_CheckChild0Same, 0,
/*35171*/                   OPC_CheckChild1Integer, 7, 
/*35173*/                   OPC_MoveParent,
/*35174*/                   OPC_CheckType, MVT::v8i8,
/*35176*/                   OPC_MoveParent,
/*35177*/                   OPC_MoveParent,
/*35178*/                   OPC_CheckType, MVT::v2i32,
/*35180*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35183*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35186*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35196*/                 /*Scope*/ 34, /*->35231*/
/*35197*/                   OPC_MoveChild, 0,
/*35199*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35202*/                   OPC_CheckChild0Same, 0,
/*35204*/                   OPC_CheckChild1Integer, 7, 
/*35206*/                   OPC_MoveParent,
/*35207*/                   OPC_CheckChild1Same, 0,
/*35209*/                   OPC_CheckType, MVT::v8i8,
/*35211*/                   OPC_MoveParent,
/*35212*/                   OPC_MoveParent,
/*35213*/                   OPC_CheckType, MVT::v2i32,
/*35215*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35218*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35221*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35231*/                 0, /*End of Scope*/
/*35232*/               /*SwitchType*/ 84, MVT::v16i8,// ->35318
/*35234*/                 OPC_MoveParent,
/*35235*/                 OPC_MoveParent,
/*35236*/                 OPC_MoveChild, 1,
/*35238*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35241*/                 OPC_MoveChild, 0,
/*35243*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35246*/                 OPC_Scope, 34, /*->35282*/ // 2 children in Scope
/*35248*/                   OPC_CheckChild0Same, 0,
/*35250*/                   OPC_MoveChild, 1,
/*35252*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35255*/                   OPC_CheckChild0Same, 0,
/*35257*/                   OPC_CheckChild1Integer, 7, 
/*35259*/                   OPC_MoveParent,
/*35260*/                   OPC_CheckType, MVT::v16i8,
/*35262*/                   OPC_MoveParent,
/*35263*/                   OPC_MoveParent,
/*35264*/                   OPC_CheckType, MVT::v4i32,
/*35266*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35269*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35272*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35282*/                 /*Scope*/ 34, /*->35317*/
/*35283*/                   OPC_MoveChild, 0,
/*35285*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35288*/                   OPC_CheckChild0Same, 0,
/*35290*/                   OPC_CheckChild1Integer, 7, 
/*35292*/                   OPC_MoveParent,
/*35293*/                   OPC_CheckChild1Same, 0,
/*35295*/                   OPC_CheckType, MVT::v16i8,
/*35297*/                   OPC_MoveParent,
/*35298*/                   OPC_MoveParent,
/*35299*/                   OPC_CheckType, MVT::v4i32,
/*35301*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35304*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35307*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35317*/                 0, /*End of Scope*/
/*35318*/               0, // EndSwitchType
/*35319*/             /*Scope*/ 48|128,1/*176*/, /*->35497*/
/*35321*/               OPC_CheckChild1Integer, 15, 
/*35323*/               OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->35410
/*35326*/                 OPC_MoveParent,
/*35327*/                 OPC_MoveParent,
/*35328*/                 OPC_MoveChild, 1,
/*35330*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35333*/                 OPC_MoveChild, 0,
/*35335*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35338*/                 OPC_Scope, 34, /*->35374*/ // 2 children in Scope
/*35340*/                   OPC_CheckChild0Same, 0,
/*35342*/                   OPC_MoveChild, 1,
/*35344*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35347*/                   OPC_CheckChild0Same, 0,
/*35349*/                   OPC_CheckChild1Integer, 15, 
/*35351*/                   OPC_MoveParent,
/*35352*/                   OPC_CheckType, MVT::v4i16,
/*35354*/                   OPC_MoveParent,
/*35355*/                   OPC_MoveParent,
/*35356*/                   OPC_CheckType, MVT::v2i32,
/*35358*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35361*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35364*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35374*/                 /*Scope*/ 34, /*->35409*/
/*35375*/                   OPC_MoveChild, 0,
/*35377*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35380*/                   OPC_CheckChild0Same, 0,
/*35382*/                   OPC_CheckChild1Integer, 15, 
/*35384*/                   OPC_MoveParent,
/*35385*/                   OPC_CheckChild1Same, 0,
/*35387*/                   OPC_CheckType, MVT::v4i16,
/*35389*/                   OPC_MoveParent,
/*35390*/                   OPC_MoveParent,
/*35391*/                   OPC_CheckType, MVT::v2i32,
/*35393*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35396*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35399*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35409*/                 0, /*End of Scope*/
/*35410*/               /*SwitchType*/ 84, MVT::v8i16,// ->35496
/*35412*/                 OPC_MoveParent,
/*35413*/                 OPC_MoveParent,
/*35414*/                 OPC_MoveChild, 1,
/*35416*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35419*/                 OPC_MoveChild, 0,
/*35421*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35424*/                 OPC_Scope, 34, /*->35460*/ // 2 children in Scope
/*35426*/                   OPC_CheckChild0Same, 0,
/*35428*/                   OPC_MoveChild, 1,
/*35430*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35433*/                   OPC_CheckChild0Same, 0,
/*35435*/                   OPC_CheckChild1Integer, 15, 
/*35437*/                   OPC_MoveParent,
/*35438*/                   OPC_CheckType, MVT::v8i16,
/*35440*/                   OPC_MoveParent,
/*35441*/                   OPC_MoveParent,
/*35442*/                   OPC_CheckType, MVT::v4i32,
/*35444*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35447*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35450*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35460*/                 /*Scope*/ 34, /*->35495*/
/*35461*/                   OPC_MoveChild, 0,
/*35463*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35466*/                   OPC_CheckChild0Same, 0,
/*35468*/                   OPC_CheckChild1Integer, 15, 
/*35470*/                   OPC_MoveParent,
/*35471*/                   OPC_CheckChild1Same, 0,
/*35473*/                   OPC_CheckType, MVT::v8i16,
/*35475*/                   OPC_MoveParent,
/*35476*/                   OPC_MoveParent,
/*35477*/                   OPC_CheckType, MVT::v4i32,
/*35479*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35482*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35485*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35495*/                 0, /*End of Scope*/
/*35496*/               0, // EndSwitchType
/*35497*/             0, /*End of Scope*/
/*35498*/           0, /*End of Scope*/
/*35499*/         /*SwitchOpcode*/ 95|128,6/*863*/, TARGET_VAL(ISD::ADD),// ->36366
/*35503*/           OPC_Scope, 59|128,3/*443*/, /*->35949*/ // 9 children in Scope
/*35506*/             OPC_MoveChild, 0,
/*35508*/             OPC_SwitchOpcode /*2 cases */, 90|128,1/*218*/, TARGET_VAL(ISD::SUB),// ->35731
/*35513*/               OPC_MoveChild, 0,
/*35515*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35518*/               OPC_RecordChild0, // #0 = $opA
/*35519*/               OPC_Scope, 104, /*->35625*/ // 2 children in Scope
/*35521*/                 OPC_CheckChild0Type, MVT::v8i8,
/*35523*/                 OPC_MoveParent,
/*35524*/                 OPC_MoveChild, 1,
/*35526*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35529*/                 OPC_RecordChild0, // #1 = $opB
/*35530*/                 OPC_CheckChild0Type, MVT::v8i8,
/*35532*/                 OPC_MoveParent,
/*35533*/                 OPC_MoveParent,
/*35534*/                 OPC_MoveChild, 1,
/*35536*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35539*/                 OPC_MoveChild, 0,
/*35541*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35544*/                 OPC_MoveChild, 0,
/*35546*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35549*/                 OPC_CheckChild0Same, 0,
/*35551*/                 OPC_MoveParent,
/*35552*/                 OPC_MoveChild, 1,
/*35554*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35557*/                 OPC_CheckChild0Same, 1,
/*35559*/                 OPC_MoveParent,
/*35560*/                 OPC_MoveParent,
/*35561*/                 OPC_CheckChild1Integer, 15, 
/*35563*/                 OPC_MoveParent,
/*35564*/                 OPC_CheckType, MVT::v8i16,
/*35566*/                 OPC_MoveParent,
/*35567*/                 OPC_MoveParent,
/*35568*/                 OPC_MoveChild, 1,
/*35570*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35573*/                 OPC_MoveChild, 0,
/*35575*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35578*/                 OPC_MoveChild, 0,
/*35580*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35583*/                 OPC_MoveChild, 0,
/*35585*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35588*/                 OPC_CheckChild0Same, 0,
/*35590*/                 OPC_MoveParent,
/*35591*/                 OPC_MoveChild, 1,
/*35593*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35596*/                 OPC_CheckChild0Same, 1,
/*35598*/                 OPC_MoveParent,
/*35599*/                 OPC_MoveParent,
/*35600*/                 OPC_CheckChild1Integer, 15, 
/*35602*/                 OPC_CheckType, MVT::v8i16,
/*35604*/                 OPC_MoveParent,
/*35605*/                 OPC_MoveParent,
/*35606*/                 OPC_CheckType, MVT::v4i32,
/*35608*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35611*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35614*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*35625*/               /*Scope*/ 104, /*->35730*/
/*35626*/                 OPC_CheckChild0Type, MVT::v2i32,
/*35628*/                 OPC_MoveParent,
/*35629*/                 OPC_MoveChild, 1,
/*35631*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35634*/                 OPC_RecordChild0, // #1 = $opB
/*35635*/                 OPC_CheckChild0Type, MVT::v2i32,
/*35637*/                 OPC_MoveParent,
/*35638*/                 OPC_MoveParent,
/*35639*/                 OPC_MoveChild, 1,
/*35641*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35644*/                 OPC_MoveChild, 0,
/*35646*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35649*/                 OPC_MoveChild, 0,
/*35651*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35654*/                 OPC_CheckChild0Same, 0,
/*35656*/                 OPC_MoveParent,
/*35657*/                 OPC_MoveChild, 1,
/*35659*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35662*/                 OPC_CheckChild0Same, 1,
/*35664*/                 OPC_MoveParent,
/*35665*/                 OPC_MoveParent,
/*35666*/                 OPC_CheckChild1Integer, 63, 
/*35668*/                 OPC_MoveParent,
/*35669*/                 OPC_CheckType, MVT::v2i64,
/*35671*/                 OPC_MoveParent,
/*35672*/                 OPC_MoveParent,
/*35673*/                 OPC_MoveChild, 1,
/*35675*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35678*/                 OPC_MoveChild, 0,
/*35680*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35683*/                 OPC_MoveChild, 0,
/*35685*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35688*/                 OPC_MoveChild, 0,
/*35690*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35693*/                 OPC_CheckChild0Same, 0,
/*35695*/                 OPC_MoveParent,
/*35696*/                 OPC_MoveChild, 1,
/*35698*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35701*/                 OPC_CheckChild0Same, 1,
/*35703*/                 OPC_MoveParent,
/*35704*/                 OPC_MoveParent,
/*35705*/                 OPC_CheckChild1Integer, 63, 
/*35707*/                 OPC_CheckType, MVT::v2i64,
/*35709*/                 OPC_MoveParent,
/*35710*/                 OPC_MoveParent,
/*35711*/                 OPC_CheckType, MVT::v4i32,
/*35713*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35716*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35719*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*35730*/               0, /*End of Scope*/
/*35731*/             /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VSHRs),// ->35948
/*35735*/               OPC_MoveChild, 0,
/*35737*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35740*/               OPC_MoveChild, 0,
/*35742*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35745*/               OPC_RecordChild0, // #0 = $opA
/*35746*/               OPC_Scope, 99, /*->35847*/ // 2 children in Scope
/*35748*/                 OPC_CheckChild0Type, MVT::v8i8,
/*35750*/                 OPC_MoveParent,
/*35751*/                 OPC_MoveChild, 1,
/*35753*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35756*/                 OPC_RecordChild0, // #1 = $opB
/*35757*/                 OPC_CheckChild0Type, MVT::v8i8,
/*35759*/                 OPC_MoveParent,
/*35760*/                 OPC_MoveParent,
/*35761*/                 OPC_CheckChild1Integer, 15, 
/*35763*/                 OPC_MoveParent,
/*35764*/                 OPC_MoveChild, 1,
/*35766*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35769*/                 OPC_MoveChild, 0,
/*35771*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35774*/                 OPC_CheckChild0Same, 0,
/*35776*/                 OPC_MoveParent,
/*35777*/                 OPC_MoveChild, 1,
/*35779*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35782*/                 OPC_CheckChild0Same, 1,
/*35784*/                 OPC_MoveParent,
/*35785*/                 OPC_MoveParent,
/*35786*/                 OPC_CheckType, MVT::v8i16,
/*35788*/                 OPC_MoveParent,
/*35789*/                 OPC_MoveParent,
/*35790*/                 OPC_MoveChild, 1,
/*35792*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35795*/                 OPC_MoveChild, 0,
/*35797*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35800*/                 OPC_MoveChild, 0,
/*35802*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35805*/                 OPC_MoveChild, 0,
/*35807*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35810*/                 OPC_CheckChild0Same, 0,
/*35812*/                 OPC_MoveParent,
/*35813*/                 OPC_MoveChild, 1,
/*35815*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35818*/                 OPC_CheckChild0Same, 1,
/*35820*/                 OPC_MoveParent,
/*35821*/                 OPC_MoveParent,
/*35822*/                 OPC_CheckChild1Integer, 15, 
/*35824*/                 OPC_CheckType, MVT::v8i16,
/*35826*/                 OPC_MoveParent,
/*35827*/                 OPC_MoveParent,
/*35828*/                 OPC_CheckType, MVT::v4i32,
/*35830*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35833*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35836*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*35847*/               /*Scope*/ 99, /*->35947*/
/*35848*/                 OPC_CheckChild0Type, MVT::v2i32,
/*35850*/                 OPC_MoveParent,
/*35851*/                 OPC_MoveChild, 1,
/*35853*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35856*/                 OPC_RecordChild0, // #1 = $opB
/*35857*/                 OPC_CheckChild0Type, MVT::v2i32,
/*35859*/                 OPC_MoveParent,
/*35860*/                 OPC_MoveParent,
/*35861*/                 OPC_CheckChild1Integer, 63, 
/*35863*/                 OPC_MoveParent,
/*35864*/                 OPC_MoveChild, 1,
/*35866*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35869*/                 OPC_MoveChild, 0,
/*35871*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35874*/                 OPC_CheckChild0Same, 0,
/*35876*/                 OPC_MoveParent,
/*35877*/                 OPC_MoveChild, 1,
/*35879*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35882*/                 OPC_CheckChild0Same, 1,
/*35884*/                 OPC_MoveParent,
/*35885*/                 OPC_MoveParent,
/*35886*/                 OPC_CheckType, MVT::v2i64,
/*35888*/                 OPC_MoveParent,
/*35889*/                 OPC_MoveParent,
/*35890*/                 OPC_MoveChild, 1,
/*35892*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35895*/                 OPC_MoveChild, 0,
/*35897*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35900*/                 OPC_MoveChild, 0,
/*35902*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35905*/                 OPC_MoveChild, 0,
/*35907*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35910*/                 OPC_CheckChild0Same, 0,
/*35912*/                 OPC_MoveParent,
/*35913*/                 OPC_MoveChild, 1,
/*35915*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35918*/                 OPC_CheckChild0Same, 1,
/*35920*/                 OPC_MoveParent,
/*35921*/                 OPC_MoveParent,
/*35922*/                 OPC_CheckChild1Integer, 63, 
/*35924*/                 OPC_CheckType, MVT::v2i64,
/*35926*/                 OPC_MoveParent,
/*35927*/                 OPC_MoveParent,
/*35928*/                 OPC_CheckType, MVT::v4i32,
/*35930*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35933*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35936*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*35947*/               0, /*End of Scope*/
/*35948*/             0, // EndSwitchOpcode
/*35949*/           /*Scope*/ 51, /*->36001*/
/*35950*/             OPC_RecordChild0, // #0 = $src
/*35951*/             OPC_MoveChild, 1,
/*35953*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35956*/             OPC_CheckChild0Same, 0,
/*35958*/             OPC_CheckChild1Integer, 7, 
/*35960*/             OPC_MoveParent,
/*35961*/             OPC_CheckType, MVT::v8i8,
/*35963*/             OPC_MoveParent,
/*35964*/             OPC_MoveParent,
/*35965*/             OPC_MoveChild, 1,
/*35967*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35970*/             OPC_MoveChild, 0,
/*35972*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35975*/             OPC_CheckChild0Same, 0,
/*35977*/             OPC_CheckChild1Integer, 7, 
/*35979*/             OPC_CheckType, MVT::v8i8,
/*35981*/             OPC_MoveParent,
/*35982*/             OPC_MoveParent,
/*35983*/             OPC_CheckType, MVT::v2i32,
/*35985*/             OPC_EmitInteger, MVT::i32, 14, 
/*35988*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35991*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36001*/           /*Scope*/ 51, /*->36053*/
/*36002*/             OPC_MoveChild, 0,
/*36004*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36007*/             OPC_RecordChild0, // #0 = $src
/*36008*/             OPC_CheckChild1Integer, 7, 
/*36010*/             OPC_MoveParent,
/*36011*/             OPC_CheckChild1Same, 0,
/*36013*/             OPC_CheckType, MVT::v8i8,
/*36015*/             OPC_MoveParent,
/*36016*/             OPC_MoveParent,
/*36017*/             OPC_MoveChild, 1,
/*36019*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36022*/             OPC_MoveChild, 0,
/*36024*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36027*/             OPC_CheckChild0Same, 0,
/*36029*/             OPC_CheckChild1Integer, 7, 
/*36031*/             OPC_CheckType, MVT::v8i8,
/*36033*/             OPC_MoveParent,
/*36034*/             OPC_MoveParent,
/*36035*/             OPC_CheckType, MVT::v2i32,
/*36037*/             OPC_EmitInteger, MVT::i32, 14, 
/*36040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36043*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36053*/           /*Scope*/ 51, /*->36105*/
/*36054*/             OPC_RecordChild0, // #0 = $src
/*36055*/             OPC_MoveChild, 1,
/*36057*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36060*/             OPC_CheckChild0Same, 0,
/*36062*/             OPC_CheckChild1Integer, 15, 
/*36064*/             OPC_MoveParent,
/*36065*/             OPC_CheckType, MVT::v4i16,
/*36067*/             OPC_MoveParent,
/*36068*/             OPC_MoveParent,
/*36069*/             OPC_MoveChild, 1,
/*36071*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36074*/             OPC_MoveChild, 0,
/*36076*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36079*/             OPC_CheckChild0Same, 0,
/*36081*/             OPC_CheckChild1Integer, 15, 
/*36083*/             OPC_CheckType, MVT::v4i16,
/*36085*/             OPC_MoveParent,
/*36086*/             OPC_MoveParent,
/*36087*/             OPC_CheckType, MVT::v2i32,
/*36089*/             OPC_EmitInteger, MVT::i32, 14, 
/*36092*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36095*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36105*/           /*Scope*/ 51, /*->36157*/
/*36106*/             OPC_MoveChild, 0,
/*36108*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36111*/             OPC_RecordChild0, // #0 = $src
/*36112*/             OPC_CheckChild1Integer, 15, 
/*36114*/             OPC_MoveParent,
/*36115*/             OPC_CheckChild1Same, 0,
/*36117*/             OPC_CheckType, MVT::v4i16,
/*36119*/             OPC_MoveParent,
/*36120*/             OPC_MoveParent,
/*36121*/             OPC_MoveChild, 1,
/*36123*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36126*/             OPC_MoveChild, 0,
/*36128*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36131*/             OPC_CheckChild0Same, 0,
/*36133*/             OPC_CheckChild1Integer, 15, 
/*36135*/             OPC_CheckType, MVT::v4i16,
/*36137*/             OPC_MoveParent,
/*36138*/             OPC_MoveParent,
/*36139*/             OPC_CheckType, MVT::v2i32,
/*36141*/             OPC_EmitInteger, MVT::i32, 14, 
/*36144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36157*/           /*Scope*/ 51, /*->36209*/
/*36158*/             OPC_RecordChild0, // #0 = $src
/*36159*/             OPC_MoveChild, 1,
/*36161*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36164*/             OPC_CheckChild0Same, 0,
/*36166*/             OPC_CheckChild1Integer, 7, 
/*36168*/             OPC_MoveParent,
/*36169*/             OPC_CheckType, MVT::v16i8,
/*36171*/             OPC_MoveParent,
/*36172*/             OPC_MoveParent,
/*36173*/             OPC_MoveChild, 1,
/*36175*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36178*/             OPC_MoveChild, 0,
/*36180*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36183*/             OPC_CheckChild0Same, 0,
/*36185*/             OPC_CheckChild1Integer, 7, 
/*36187*/             OPC_CheckType, MVT::v16i8,
/*36189*/             OPC_MoveParent,
/*36190*/             OPC_MoveParent,
/*36191*/             OPC_CheckType, MVT::v4i32,
/*36193*/             OPC_EmitInteger, MVT::i32, 14, 
/*36196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36199*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36209*/           /*Scope*/ 51, /*->36261*/
/*36210*/             OPC_MoveChild, 0,
/*36212*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36215*/             OPC_RecordChild0, // #0 = $src
/*36216*/             OPC_CheckChild1Integer, 7, 
/*36218*/             OPC_MoveParent,
/*36219*/             OPC_CheckChild1Same, 0,
/*36221*/             OPC_CheckType, MVT::v16i8,
/*36223*/             OPC_MoveParent,
/*36224*/             OPC_MoveParent,
/*36225*/             OPC_MoveChild, 1,
/*36227*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36230*/             OPC_MoveChild, 0,
/*36232*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36235*/             OPC_CheckChild0Same, 0,
/*36237*/             OPC_CheckChild1Integer, 7, 
/*36239*/             OPC_CheckType, MVT::v16i8,
/*36241*/             OPC_MoveParent,
/*36242*/             OPC_MoveParent,
/*36243*/             OPC_CheckType, MVT::v4i32,
/*36245*/             OPC_EmitInteger, MVT::i32, 14, 
/*36248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36261*/           /*Scope*/ 51, /*->36313*/
/*36262*/             OPC_RecordChild0, // #0 = $src
/*36263*/             OPC_MoveChild, 1,
/*36265*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36268*/             OPC_CheckChild0Same, 0,
/*36270*/             OPC_CheckChild1Integer, 15, 
/*36272*/             OPC_MoveParent,
/*36273*/             OPC_CheckType, MVT::v8i16,
/*36275*/             OPC_MoveParent,
/*36276*/             OPC_MoveParent,
/*36277*/             OPC_MoveChild, 1,
/*36279*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36282*/             OPC_MoveChild, 0,
/*36284*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36287*/             OPC_CheckChild0Same, 0,
/*36289*/             OPC_CheckChild1Integer, 15, 
/*36291*/             OPC_CheckType, MVT::v8i16,
/*36293*/             OPC_MoveParent,
/*36294*/             OPC_MoveParent,
/*36295*/             OPC_CheckType, MVT::v4i32,
/*36297*/             OPC_EmitInteger, MVT::i32, 14, 
/*36300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36313*/           /*Scope*/ 51, /*->36365*/
/*36314*/             OPC_MoveChild, 0,
/*36316*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36319*/             OPC_RecordChild0, // #0 = $src
/*36320*/             OPC_CheckChild1Integer, 15, 
/*36322*/             OPC_MoveParent,
/*36323*/             OPC_CheckChild1Same, 0,
/*36325*/             OPC_CheckType, MVT::v8i16,
/*36327*/             OPC_MoveParent,
/*36328*/             OPC_MoveParent,
/*36329*/             OPC_MoveChild, 1,
/*36331*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36334*/             OPC_MoveChild, 0,
/*36336*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36339*/             OPC_CheckChild0Same, 0,
/*36341*/             OPC_CheckChild1Integer, 15, 
/*36343*/             OPC_CheckType, MVT::v8i16,
/*36345*/             OPC_MoveParent,
/*36346*/             OPC_MoveParent,
/*36347*/             OPC_CheckType, MVT::v4i32,
/*36349*/             OPC_EmitInteger, MVT::i32, 14, 
/*36352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36355*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36365*/           0, /*End of Scope*/
/*36366*/         0, // EndSwitchOpcode
/*36367*/       /*SwitchOpcode*/ 40|128,2/*296*/, TARGET_VAL(ARMISD::VSHRs),// ->36667
/*36371*/         OPC_Scope, 48|128,1/*176*/, /*->36550*/ // 2 children in Scope
/*36374*/           OPC_MoveChild, 0,
/*36376*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36379*/           OPC_MoveChild, 0,
/*36381*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36384*/           OPC_RecordChild0, // #0 = $opA
/*36385*/           OPC_CheckChild0Type, MVT::v4i16,
/*36387*/           OPC_MoveParent,
/*36388*/           OPC_MoveChild, 1,
/*36390*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36393*/           OPC_RecordChild0, // #1 = $opB
/*36394*/           OPC_CheckChild0Type, MVT::v4i16,
/*36396*/           OPC_MoveParent,
/*36397*/           OPC_MoveParent,
/*36398*/           OPC_CheckChild1Integer, 31, 
/*36400*/           OPC_MoveParent,
/*36401*/           OPC_MoveChild, 1,
/*36403*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36406*/           OPC_MoveChild, 0,
/*36408*/           OPC_SwitchOpcode /*2 cases */, 67, TARGET_VAL(ISD::SUB),// ->36479
/*36412*/             OPC_MoveChild, 0,
/*36414*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36417*/             OPC_CheckChild0Same, 0,
/*36419*/             OPC_MoveParent,
/*36420*/             OPC_MoveChild, 1,
/*36422*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36425*/             OPC_CheckChild0Same, 1,
/*36427*/             OPC_MoveParent,
/*36428*/             OPC_MoveParent,
/*36429*/             OPC_MoveChild, 1,
/*36431*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36434*/             OPC_MoveChild, 0,
/*36436*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36439*/             OPC_MoveChild, 0,
/*36441*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36444*/             OPC_CheckChild0Same, 0,
/*36446*/             OPC_MoveParent,
/*36447*/             OPC_MoveChild, 1,
/*36449*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36452*/             OPC_CheckChild0Same, 1,
/*36454*/             OPC_MoveParent,
/*36455*/             OPC_MoveParent,
/*36456*/             OPC_CheckChild1Integer, 31, 
/*36458*/             OPC_MoveParent,
/*36459*/             OPC_MoveParent,
/*36460*/             OPC_CheckType, MVT::v4i32,
/*36462*/             OPC_EmitInteger, MVT::i32, 14, 
/*36465*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36468*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*36479*/           /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::VSHRs),// ->36549
/*36482*/             OPC_MoveChild, 0,
/*36484*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36487*/             OPC_MoveChild, 0,
/*36489*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36492*/             OPC_CheckChild0Same, 0,
/*36494*/             OPC_MoveParent,
/*36495*/             OPC_MoveChild, 1,
/*36497*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36500*/             OPC_CheckChild0Same, 1,
/*36502*/             OPC_MoveParent,
/*36503*/             OPC_MoveParent,
/*36504*/             OPC_CheckChild1Integer, 31, 
/*36506*/             OPC_MoveParent,
/*36507*/             OPC_MoveChild, 1,
/*36509*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36512*/             OPC_MoveChild, 0,
/*36514*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36517*/             OPC_CheckChild0Same, 0,
/*36519*/             OPC_MoveParent,
/*36520*/             OPC_MoveChild, 1,
/*36522*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36525*/             OPC_CheckChild0Same, 1,
/*36527*/             OPC_MoveParent,
/*36528*/             OPC_MoveParent,
/*36529*/             OPC_MoveParent,
/*36530*/             OPC_CheckType, MVT::v4i32,
/*36532*/             OPC_EmitInteger, MVT::i32, 14, 
/*36535*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36538*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*36549*/           0, // EndSwitchOpcode
/*36550*/         /*Scope*/ 115, /*->36666*/
/*36551*/           OPC_RecordChild0, // #0 = $src
/*36552*/           OPC_CheckChild1Integer, 31, 
/*36554*/           OPC_MoveParent,
/*36555*/           OPC_MoveChild, 1,
/*36557*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36560*/           OPC_Scope, 51, /*->36613*/ // 2 children in Scope
/*36562*/             OPC_CheckChild0Same, 0,
/*36564*/             OPC_MoveChild, 1,
/*36566*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36569*/             OPC_CheckChild0Same, 0,
/*36571*/             OPC_CheckChild1Integer, 31, 
/*36573*/             OPC_MoveParent,
/*36574*/             OPC_MoveParent,
/*36575*/             OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->36594
/*36578*/               OPC_EmitInteger, MVT::i32, 14, 
/*36581*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36584*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36594*/             /*SwitchType*/ 16, MVT::v4i32,// ->36612
/*36596*/               OPC_EmitInteger, MVT::i32, 14, 
/*36599*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36602*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36612*/             0, // EndSwitchType
/*36613*/           /*Scope*/ 51, /*->36665*/
/*36614*/             OPC_MoveChild, 0,
/*36616*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36619*/             OPC_CheckChild0Same, 0,
/*36621*/             OPC_CheckChild1Integer, 31, 
/*36623*/             OPC_MoveParent,
/*36624*/             OPC_CheckChild1Same, 0,
/*36626*/             OPC_MoveParent,
/*36627*/             OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->36646
/*36630*/               OPC_EmitInteger, MVT::i32, 14, 
/*36633*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36636*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36646*/             /*SwitchType*/ 16, MVT::v4i32,// ->36664
/*36648*/               OPC_EmitInteger, MVT::i32, 14, 
/*36651*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36654*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36664*/             0, // EndSwitchType
/*36665*/           0, /*End of Scope*/
/*36666*/         0, /*End of Scope*/
/*36667*/       /*SwitchOpcode*/ 120|128,2/*376*/, TARGET_VAL(ISD::ADD),// ->37047
/*36671*/         OPC_Scope, 80|128,1/*208*/, /*->36882*/ // 5 children in Scope
/*36674*/           OPC_MoveChild, 0,
/*36676*/           OPC_SwitchOpcode /*2 cases */, 99, TARGET_VAL(ISD::SUB),// ->36779
/*36680*/             OPC_MoveChild, 0,
/*36682*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36685*/             OPC_RecordChild0, // #0 = $opA
/*36686*/             OPC_CheckChild0Type, MVT::v4i16,
/*36688*/             OPC_MoveParent,
/*36689*/             OPC_MoveChild, 1,
/*36691*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36694*/             OPC_RecordChild0, // #1 = $opB
/*36695*/             OPC_CheckChild0Type, MVT::v4i16,
/*36697*/             OPC_MoveParent,
/*36698*/             OPC_MoveParent,
/*36699*/             OPC_MoveChild, 1,
/*36701*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36704*/             OPC_MoveChild, 0,
/*36706*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36709*/             OPC_MoveChild, 0,
/*36711*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36714*/             OPC_CheckChild0Same, 0,
/*36716*/             OPC_MoveParent,
/*36717*/             OPC_MoveChild, 1,
/*36719*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36722*/             OPC_CheckChild0Same, 1,
/*36724*/             OPC_MoveParent,
/*36725*/             OPC_MoveParent,
/*36726*/             OPC_CheckChild1Integer, 31, 
/*36728*/             OPC_MoveParent,
/*36729*/             OPC_MoveParent,
/*36730*/             OPC_MoveChild, 1,
/*36732*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36735*/             OPC_MoveChild, 0,
/*36737*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36740*/             OPC_MoveChild, 0,
/*36742*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36745*/             OPC_CheckChild0Same, 0,
/*36747*/             OPC_MoveParent,
/*36748*/             OPC_MoveChild, 1,
/*36750*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36753*/             OPC_CheckChild0Same, 1,
/*36755*/             OPC_MoveParent,
/*36756*/             OPC_MoveParent,
/*36757*/             OPC_CheckChild1Integer, 31, 
/*36759*/             OPC_MoveParent,
/*36760*/             OPC_CheckType, MVT::v4i32,
/*36762*/             OPC_EmitInteger, MVT::i32, 14, 
/*36765*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36768*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*36779*/           /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->36881
/*36782*/             OPC_MoveChild, 0,
/*36784*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36787*/             OPC_MoveChild, 0,
/*36789*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36792*/             OPC_RecordChild0, // #0 = $opA
/*36793*/             OPC_CheckChild0Type, MVT::v4i16,
/*36795*/             OPC_MoveParent,
/*36796*/             OPC_MoveChild, 1,
/*36798*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36801*/             OPC_RecordChild0, // #1 = $opB
/*36802*/             OPC_CheckChild0Type, MVT::v4i16,
/*36804*/             OPC_MoveParent,
/*36805*/             OPC_MoveParent,
/*36806*/             OPC_CheckChild1Integer, 31, 
/*36808*/             OPC_MoveParent,
/*36809*/             OPC_MoveChild, 1,
/*36811*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36814*/             OPC_MoveChild, 0,
/*36816*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36819*/             OPC_CheckChild0Same, 0,
/*36821*/             OPC_MoveParent,
/*36822*/             OPC_MoveChild, 1,
/*36824*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36827*/             OPC_CheckChild0Same, 1,
/*36829*/             OPC_MoveParent,
/*36830*/             OPC_MoveParent,
/*36831*/             OPC_MoveParent,
/*36832*/             OPC_MoveChild, 1,
/*36834*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36837*/             OPC_MoveChild, 0,
/*36839*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36842*/             OPC_MoveChild, 0,
/*36844*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36847*/             OPC_CheckChild0Same, 0,
/*36849*/             OPC_MoveParent,
/*36850*/             OPC_MoveChild, 1,
/*36852*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36855*/             OPC_CheckChild0Same, 1,
/*36857*/             OPC_MoveParent,
/*36858*/             OPC_MoveParent,
/*36859*/             OPC_CheckChild1Integer, 31, 
/*36861*/             OPC_MoveParent,
/*36862*/             OPC_CheckType, MVT::v4i32,
/*36864*/             OPC_EmitInteger, MVT::i32, 14, 
/*36867*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36870*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*36881*/           0, // EndSwitchOpcode
/*36882*/         /*Scope*/ 40, /*->36923*/
/*36883*/           OPC_RecordChild0, // #0 = $src
/*36884*/           OPC_MoveChild, 1,
/*36886*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36889*/           OPC_CheckChild0Same, 0,
/*36891*/           OPC_CheckChild1Integer, 31, 
/*36893*/           OPC_MoveParent,
/*36894*/           OPC_MoveParent,
/*36895*/           OPC_MoveChild, 1,
/*36897*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36900*/           OPC_CheckChild0Same, 0,
/*36902*/           OPC_CheckChild1Integer, 31, 
/*36904*/           OPC_MoveParent,
/*36905*/           OPC_CheckType, MVT::v2i32,
/*36907*/           OPC_EmitInteger, MVT::i32, 14, 
/*36910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36923*/         /*Scope*/ 40, /*->36964*/
/*36924*/           OPC_MoveChild, 0,
/*36926*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36929*/           OPC_RecordChild0, // #0 = $src
/*36930*/           OPC_CheckChild1Integer, 31, 
/*36932*/           OPC_MoveParent,
/*36933*/           OPC_CheckChild1Same, 0,
/*36935*/           OPC_MoveParent,
/*36936*/           OPC_MoveChild, 1,
/*36938*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36941*/           OPC_CheckChild0Same, 0,
/*36943*/           OPC_CheckChild1Integer, 31, 
/*36945*/           OPC_MoveParent,
/*36946*/           OPC_CheckType, MVT::v2i32,
/*36948*/           OPC_EmitInteger, MVT::i32, 14, 
/*36951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36954*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36964*/         /*Scope*/ 40, /*->37005*/
/*36965*/           OPC_RecordChild0, // #0 = $src
/*36966*/           OPC_MoveChild, 1,
/*36968*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36971*/           OPC_CheckChild0Same, 0,
/*36973*/           OPC_CheckChild1Integer, 31, 
/*36975*/           OPC_MoveParent,
/*36976*/           OPC_MoveParent,
/*36977*/           OPC_MoveChild, 1,
/*36979*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36982*/           OPC_CheckChild0Same, 0,
/*36984*/           OPC_CheckChild1Integer, 31, 
/*36986*/           OPC_MoveParent,
/*36987*/           OPC_CheckType, MVT::v4i32,
/*36989*/           OPC_EmitInteger, MVT::i32, 14, 
/*36992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37005*/         /*Scope*/ 40, /*->37046*/
/*37006*/           OPC_MoveChild, 0,
/*37008*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37011*/           OPC_RecordChild0, // #0 = $src
/*37012*/           OPC_CheckChild1Integer, 31, 
/*37014*/           OPC_MoveParent,
/*37015*/           OPC_CheckChild1Same, 0,
/*37017*/           OPC_MoveParent,
/*37018*/           OPC_MoveChild, 1,
/*37020*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37023*/           OPC_CheckChild0Same, 0,
/*37025*/           OPC_CheckChild1Integer, 31, 
/*37027*/           OPC_MoveParent,
/*37028*/           OPC_CheckType, MVT::v4i32,
/*37030*/           OPC_EmitInteger, MVT::i32, 14, 
/*37033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37036*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37046*/         0, /*End of Scope*/
/*37047*/       0, // EndSwitchOpcode
/*37048*/     /*Scope*/ 109, /*->37158*/
/*37049*/       OPC_RecordChild0, // #0 = $Vm
/*37050*/       OPC_MoveChild, 1,
/*37052*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37055*/       OPC_MoveChild, 0,
/*37057*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37060*/       OPC_MoveChild, 0,
/*37062*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37065*/       OPC_MoveParent,
/*37066*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*37068*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->37113
/*37071*/         OPC_MoveParent,
/*37072*/         OPC_MoveParent,
/*37073*/         OPC_CheckType, MVT::v2i32,
/*37075*/         OPC_Scope, 18, /*->37095*/ // 2 children in Scope
/*37077*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37079*/           OPC_EmitInteger, MVT::i32, 14, 
/*37082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37085*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37095*/         /*Scope*/ 16, /*->37112*/
/*37096*/           OPC_EmitInteger, MVT::i32, 14, 
/*37099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37102*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37112*/         0, /*End of Scope*/
/*37113*/       /*SwitchType*/ 42, MVT::v16i8,// ->37157
/*37115*/         OPC_MoveParent,
/*37116*/         OPC_MoveParent,
/*37117*/         OPC_CheckType, MVT::v4i32,
/*37119*/         OPC_Scope, 18, /*->37139*/ // 2 children in Scope
/*37121*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37123*/           OPC_EmitInteger, MVT::i32, 14, 
/*37126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37139*/         /*Scope*/ 16, /*->37156*/
/*37140*/           OPC_EmitInteger, MVT::i32, 14, 
/*37143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37146*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37156*/         0, /*End of Scope*/
/*37157*/       0, // EndSwitchType
/*37158*/     /*Scope*/ 110, /*->37269*/
/*37159*/       OPC_MoveChild, 0,
/*37161*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37164*/       OPC_MoveChild, 0,
/*37166*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37169*/       OPC_MoveChild, 0,
/*37171*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37174*/       OPC_MoveParent,
/*37175*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*37177*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->37223
/*37180*/         OPC_MoveParent,
/*37181*/         OPC_MoveParent,
/*37182*/         OPC_RecordChild1, // #0 = $Vm
/*37183*/         OPC_CheckType, MVT::v2i32,
/*37185*/         OPC_Scope, 18, /*->37205*/ // 2 children in Scope
/*37187*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37189*/           OPC_EmitInteger, MVT::i32, 14, 
/*37192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37195*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37205*/         /*Scope*/ 16, /*->37222*/
/*37206*/           OPC_EmitInteger, MVT::i32, 14, 
/*37209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37212*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37222*/         0, /*End of Scope*/
/*37223*/       /*SwitchType*/ 43, MVT::v16i8,// ->37268
/*37225*/         OPC_MoveParent,
/*37226*/         OPC_MoveParent,
/*37227*/         OPC_RecordChild1, // #0 = $Vm
/*37228*/         OPC_CheckType, MVT::v4i32,
/*37230*/         OPC_Scope, 18, /*->37250*/ // 2 children in Scope
/*37232*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37234*/           OPC_EmitInteger, MVT::i32, 14, 
/*37237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37250*/         /*Scope*/ 16, /*->37267*/
/*37251*/           OPC_EmitInteger, MVT::i32, 14, 
/*37254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37267*/         0, /*End of Scope*/
/*37268*/       0, // EndSwitchType
/*37269*/     /*Scope*/ 46, /*->37316*/
/*37270*/       OPC_RecordChild0, // #0 = $Vn
/*37271*/       OPC_RecordChild1, // #1 = $Vm
/*37272*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->37294
/*37275*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37277*/         OPC_EmitInteger, MVT::i32, 14, 
/*37280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37294*/       /*SwitchType*/ 19, MVT::v4i32,// ->37315
/*37296*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37298*/         OPC_EmitInteger, MVT::i32, 14, 
/*37301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*37315*/       0, // EndSwitchType
/*37316*/     0, /*End of Scope*/
/*37317*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->38012
/*37321*/     OPC_RecordMemRef,
/*37322*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*37323*/     OPC_RecordChild1, // #1 = $addr
/*37324*/     OPC_CheckChild1Type, MVT::i32,
/*37326*/     OPC_CheckType, MVT::i32,
/*37328*/     OPC_Scope, 26, /*->37356*/ // 20 children in Scope
/*37330*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37332*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*37334*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37336*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37339*/       OPC_EmitMergeInputChains1_0,
/*37340*/       OPC_EmitInteger, MVT::i32, 14, 
/*37343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*37356*/     /*Scope*/ 26, /*->37383*/
/*37357*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37359*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*37361*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37363*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37366*/       OPC_EmitMergeInputChains1_0,
/*37367*/       OPC_EmitInteger, MVT::i32, 14, 
/*37370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*37383*/     /*Scope*/ 26, /*->37410*/
/*37384*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37386*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*37388*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37390*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37393*/       OPC_EmitMergeInputChains1_0,
/*37394*/       OPC_EmitInteger, MVT::i32, 14, 
/*37397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*37410*/     /*Scope*/ 26, /*->37437*/
/*37411*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37413*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*37415*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37417*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37420*/       OPC_EmitMergeInputChains1_0,
/*37421*/       OPC_EmitInteger, MVT::i32, 14, 
/*37424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*37437*/     /*Scope*/ 26, /*->37464*/
/*37438*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37440*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*37442*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37444*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37447*/       OPC_EmitMergeInputChains1_0,
/*37448*/       OPC_EmitInteger, MVT::i32, 14, 
/*37451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*37464*/     /*Scope*/ 26, /*->37491*/
/*37465*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37467*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*37469*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37471*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37474*/       OPC_EmitMergeInputChains1_0,
/*37475*/       OPC_EmitInteger, MVT::i32, 14, 
/*37478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*37491*/     /*Scope*/ 26, /*->37518*/
/*37492*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37494*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37496*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37499*/       OPC_EmitMergeInputChains1_0,
/*37500*/       OPC_EmitInteger, MVT::i32, 14, 
/*37503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*37518*/     /*Scope*/ 26, /*->37545*/
/*37519*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37521*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37523*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*37526*/       OPC_EmitMergeInputChains1_0,
/*37527*/       OPC_EmitInteger, MVT::i32, 14, 
/*37530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*37545*/     /*Scope*/ 26, /*->37572*/
/*37546*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37548*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37550*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37553*/       OPC_EmitMergeInputChains1_0,
/*37554*/       OPC_EmitInteger, MVT::i32, 14, 
/*37557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*37572*/     /*Scope*/ 26, /*->37599*/
/*37573*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37575*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37577*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37580*/       OPC_EmitMergeInputChains1_0,
/*37581*/       OPC_EmitInteger, MVT::i32, 14, 
/*37584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*37599*/     /*Scope*/ 26, /*->37626*/
/*37600*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37602*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37604*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37607*/       OPC_EmitMergeInputChains1_0,
/*37608*/       OPC_EmitInteger, MVT::i32, 14, 
/*37611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*37626*/     /*Scope*/ 26, /*->37653*/
/*37627*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37629*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37631*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37634*/       OPC_EmitMergeInputChains1_0,
/*37635*/       OPC_EmitInteger, MVT::i32, 14, 
/*37638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*37653*/     /*Scope*/ 25, /*->37679*/
/*37654*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37656*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37658*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37661*/       OPC_EmitMergeInputChains1_0,
/*37662*/       OPC_EmitInteger, MVT::i32, 14, 
/*37665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*37679*/     /*Scope*/ 25, /*->37705*/
/*37680*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37682*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37684*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37687*/       OPC_EmitMergeInputChains1_0,
/*37688*/       OPC_EmitInteger, MVT::i32, 14, 
/*37691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37705*/     /*Scope*/ 50, /*->37756*/
/*37706*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37708*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37710*/       OPC_Scope, 21, /*->37733*/ // 2 children in Scope
/*37712*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*37715*/         OPC_EmitMergeInputChains1_0,
/*37716*/         OPC_EmitInteger, MVT::i32, 14, 
/*37719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*37733*/       /*Scope*/ 21, /*->37755*/
/*37734*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37737*/         OPC_EmitMergeInputChains1_0,
/*37738*/         OPC_EmitInteger, MVT::i32, 14, 
/*37741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*37755*/       0, /*End of Scope*/
/*37756*/     /*Scope*/ 50, /*->37807*/
/*37757*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37759*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37761*/       OPC_Scope, 21, /*->37784*/ // 2 children in Scope
/*37763*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*37766*/         OPC_EmitMergeInputChains1_0,
/*37767*/         OPC_EmitInteger, MVT::i32, 14, 
/*37770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*37784*/       /*Scope*/ 21, /*->37806*/
/*37785*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37788*/         OPC_EmitMergeInputChains1_0,
/*37789*/         OPC_EmitInteger, MVT::i32, 14, 
/*37792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*37806*/       0, /*End of Scope*/
/*37807*/     /*Scope*/ 50, /*->37858*/
/*37808*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37812*/       OPC_Scope, 21, /*->37835*/ // 2 children in Scope
/*37814*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*37817*/         OPC_EmitMergeInputChains1_0,
/*37818*/         OPC_EmitInteger, MVT::i32, 14, 
/*37821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*37835*/       /*Scope*/ 21, /*->37857*/
/*37836*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37839*/         OPC_EmitMergeInputChains1_0,
/*37840*/         OPC_EmitInteger, MVT::i32, 14, 
/*37843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*37857*/       0, /*End of Scope*/
/*37858*/     /*Scope*/ 50, /*->37909*/
/*37859*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37861*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37863*/       OPC_Scope, 21, /*->37886*/ // 2 children in Scope
/*37865*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37868*/         OPC_EmitMergeInputChains1_0,
/*37869*/         OPC_EmitInteger, MVT::i32, 14, 
/*37872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*37886*/       /*Scope*/ 21, /*->37908*/
/*37887*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37890*/         OPC_EmitMergeInputChains1_0,
/*37891*/         OPC_EmitInteger, MVT::i32, 14, 
/*37894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37897*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*37908*/       0, /*End of Scope*/
/*37909*/     /*Scope*/ 50, /*->37960*/
/*37910*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37912*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37914*/       OPC_Scope, 21, /*->37937*/ // 2 children in Scope
/*37916*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37919*/         OPC_EmitMergeInputChains1_0,
/*37920*/         OPC_EmitInteger, MVT::i32, 14, 
/*37923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*37937*/       /*Scope*/ 21, /*->37959*/
/*37938*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37941*/         OPC_EmitMergeInputChains1_0,
/*37942*/         OPC_EmitInteger, MVT::i32, 14, 
/*37945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*37959*/       0, /*End of Scope*/
/*37960*/     /*Scope*/ 50, /*->38011*/
/*37961*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37963*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37965*/       OPC_Scope, 21, /*->37988*/ // 2 children in Scope
/*37967*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37970*/         OPC_EmitMergeInputChains1_0,
/*37971*/         OPC_EmitInteger, MVT::i32, 14, 
/*37974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37988*/       /*Scope*/ 21, /*->38010*/
/*37989*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37992*/         OPC_EmitMergeInputChains1_0,
/*37993*/         OPC_EmitInteger, MVT::i32, 14, 
/*37996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*38010*/       0, /*End of Scope*/
/*38011*/     0, /*End of Scope*/
/*38012*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->38708
/*38016*/     OPC_RecordMemRef,
/*38017*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*38018*/     OPC_RecordChild1, // #1 = $addr
/*38019*/     OPC_CheckChild1Type, MVT::i32,
/*38021*/     OPC_RecordChild2, // #2 = $val
/*38022*/     OPC_CheckChild2Type, MVT::i32,
/*38024*/     OPC_Scope, 26, /*->38052*/ // 20 children in Scope
/*38026*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38028*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*38030*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38032*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38035*/       OPC_EmitMergeInputChains1_0,
/*38036*/       OPC_EmitInteger, MVT::i32, 14, 
/*38039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38052*/     /*Scope*/ 26, /*->38079*/
/*38053*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38055*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*38057*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38059*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38062*/       OPC_EmitMergeInputChains1_0,
/*38063*/       OPC_EmitInteger, MVT::i32, 14, 
/*38066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38079*/     /*Scope*/ 26, /*->38106*/
/*38080*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38082*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*38084*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38086*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38089*/       OPC_EmitMergeInputChains1_0,
/*38090*/       OPC_EmitInteger, MVT::i32, 14, 
/*38093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38106*/     /*Scope*/ 26, /*->38133*/
/*38107*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38109*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*38111*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38113*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38116*/       OPC_EmitMergeInputChains1_0,
/*38117*/       OPC_EmitInteger, MVT::i32, 14, 
/*38120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38133*/     /*Scope*/ 26, /*->38160*/
/*38134*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38136*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*38138*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38140*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38143*/       OPC_EmitMergeInputChains1_0,
/*38144*/       OPC_EmitInteger, MVT::i32, 14, 
/*38147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38160*/     /*Scope*/ 26, /*->38187*/
/*38161*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38163*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*38165*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38167*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38170*/       OPC_EmitMergeInputChains1_0,
/*38171*/       OPC_EmitInteger, MVT::i32, 14, 
/*38174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38187*/     /*Scope*/ 26, /*->38214*/
/*38188*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38190*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38192*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38195*/       OPC_EmitMergeInputChains1_0,
/*38196*/       OPC_EmitInteger, MVT::i32, 14, 
/*38199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38214*/     /*Scope*/ 26, /*->38241*/
/*38215*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38217*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38219*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*38222*/       OPC_EmitMergeInputChains1_0,
/*38223*/       OPC_EmitInteger, MVT::i32, 14, 
/*38226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*38241*/     /*Scope*/ 26, /*->38268*/
/*38242*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38244*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38246*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38249*/       OPC_EmitMergeInputChains1_0,
/*38250*/       OPC_EmitInteger, MVT::i32, 14, 
/*38253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38268*/     /*Scope*/ 26, /*->38295*/
/*38269*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38271*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38273*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38276*/       OPC_EmitMergeInputChains1_0,
/*38277*/       OPC_EmitInteger, MVT::i32, 14, 
/*38280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38295*/     /*Scope*/ 26, /*->38322*/
/*38296*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38298*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38300*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38303*/       OPC_EmitMergeInputChains1_0,
/*38304*/       OPC_EmitInteger, MVT::i32, 14, 
/*38307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38322*/     /*Scope*/ 26, /*->38349*/
/*38323*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38325*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38327*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38330*/       OPC_EmitMergeInputChains1_0,
/*38331*/       OPC_EmitInteger, MVT::i32, 14, 
/*38334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38349*/     /*Scope*/ 25, /*->38375*/
/*38350*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38352*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38354*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38357*/       OPC_EmitMergeInputChains1_0,
/*38358*/       OPC_EmitInteger, MVT::i32, 14, 
/*38361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*38375*/     /*Scope*/ 25, /*->38401*/
/*38376*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38378*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38380*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38383*/       OPC_EmitMergeInputChains1_0,
/*38384*/       OPC_EmitInteger, MVT::i32, 14, 
/*38387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*38401*/     /*Scope*/ 50, /*->38452*/
/*38402*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38404*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38406*/       OPC_Scope, 21, /*->38429*/ // 2 children in Scope
/*38408*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*38411*/         OPC_EmitMergeInputChains1_0,
/*38412*/         OPC_EmitInteger, MVT::i32, 14, 
/*38415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*38429*/       /*Scope*/ 21, /*->38451*/
/*38430*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38433*/         OPC_EmitMergeInputChains1_0,
/*38434*/         OPC_EmitInteger, MVT::i32, 14, 
/*38437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38451*/       0, /*End of Scope*/
/*38452*/     /*Scope*/ 50, /*->38503*/
/*38453*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38455*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38457*/       OPC_Scope, 21, /*->38480*/ // 2 children in Scope
/*38459*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*38462*/         OPC_EmitMergeInputChains1_0,
/*38463*/         OPC_EmitInteger, MVT::i32, 14, 
/*38466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*38480*/       /*Scope*/ 21, /*->38502*/
/*38481*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38484*/         OPC_EmitMergeInputChains1_0,
/*38485*/         OPC_EmitInteger, MVT::i32, 14, 
/*38488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38502*/       0, /*End of Scope*/
/*38503*/     /*Scope*/ 50, /*->38554*/
/*38504*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38506*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38508*/       OPC_Scope, 21, /*->38531*/ // 2 children in Scope
/*38510*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*38513*/         OPC_EmitMergeInputChains1_0,
/*38514*/         OPC_EmitInteger, MVT::i32, 14, 
/*38517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*38531*/       /*Scope*/ 21, /*->38553*/
/*38532*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38535*/         OPC_EmitMergeInputChains1_0,
/*38536*/         OPC_EmitInteger, MVT::i32, 14, 
/*38539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38553*/       0, /*End of Scope*/
/*38554*/     /*Scope*/ 50, /*->38605*/
/*38555*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38557*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38559*/       OPC_Scope, 21, /*->38582*/ // 2 children in Scope
/*38561*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38564*/         OPC_EmitMergeInputChains1_0,
/*38565*/         OPC_EmitInteger, MVT::i32, 14, 
/*38568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38582*/       /*Scope*/ 21, /*->38604*/
/*38583*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38586*/         OPC_EmitMergeInputChains1_0,
/*38587*/         OPC_EmitInteger, MVT::i32, 14, 
/*38590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38604*/       0, /*End of Scope*/
/*38605*/     /*Scope*/ 50, /*->38656*/
/*38606*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38608*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38610*/       OPC_Scope, 21, /*->38633*/ // 2 children in Scope
/*38612*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38615*/         OPC_EmitMergeInputChains1_0,
/*38616*/         OPC_EmitInteger, MVT::i32, 14, 
/*38619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38633*/       /*Scope*/ 21, /*->38655*/
/*38634*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38637*/         OPC_EmitMergeInputChains1_0,
/*38638*/         OPC_EmitInteger, MVT::i32, 14, 
/*38641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38655*/       0, /*End of Scope*/
/*38656*/     /*Scope*/ 50, /*->38707*/
/*38657*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38659*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38661*/       OPC_Scope, 21, /*->38684*/ // 2 children in Scope
/*38663*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38666*/         OPC_EmitMergeInputChains1_0,
/*38667*/         OPC_EmitInteger, MVT::i32, 14, 
/*38670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38684*/       /*Scope*/ 21, /*->38706*/
/*38685*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38688*/         OPC_EmitMergeInputChains1_0,
/*38689*/         OPC_EmitInteger, MVT::i32, 14, 
/*38692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38706*/       0, /*End of Scope*/
/*38707*/     0, /*End of Scope*/
/*38708*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->39003
/*38712*/     OPC_Scope, 31, /*->38745*/ // 6 children in Scope
/*38714*/       OPC_MoveChild, 0,
/*38716*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38719*/       OPC_RecordChild0, // #0 = $Rm
/*38720*/       OPC_MoveParent,
/*38721*/       OPC_CheckChild1Integer, 16, 
/*38723*/       OPC_CheckChild1Type, MVT::i32,
/*38725*/       OPC_CheckType, MVT::i32,
/*38727*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38729*/       OPC_EmitInteger, MVT::i32, 14, 
/*38732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*38745*/     /*Scope*/ 30, /*->38776*/
/*38746*/       OPC_RecordNode, // #0 = $src
/*38747*/       OPC_CheckType, MVT::i32,
/*38749*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38751*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38754*/       OPC_EmitInteger, MVT::i32, 14, 
/*38757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38776*/     /*Scope*/ 53, /*->38830*/
/*38777*/       OPC_MoveChild, 0,
/*38779*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38782*/       OPC_RecordChild0, // #0 = $Rm
/*38783*/       OPC_MoveParent,
/*38784*/       OPC_CheckChild1Integer, 16, 
/*38786*/       OPC_CheckChild1Type, MVT::i32,
/*38788*/       OPC_CheckType, MVT::i32,
/*38790*/       OPC_Scope, 18, /*->38810*/ // 2 children in Scope
/*38792*/         OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38794*/         OPC_EmitInteger, MVT::i32, 14, 
/*38797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*38810*/       /*Scope*/ 18, /*->38829*/
/*38811*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38813*/         OPC_EmitInteger, MVT::i32, 14, 
/*38816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*38829*/       0, /*End of Scope*/
/*38830*/     /*Scope*/ 43, /*->38874*/
/*38831*/       OPC_RecordChild0, // #0 = $lhs
/*38832*/       OPC_MoveChild, 1,
/*38834*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*38837*/       OPC_RecordChild0, // #1 = $rhs
/*38838*/       OPC_MoveChild, 1,
/*38840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38843*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*38845*/       OPC_MoveParent,
/*38846*/       OPC_CheckType, MVT::i32,
/*38848*/       OPC_MoveParent,
/*38849*/       OPC_CheckType, MVT::i32,
/*38851*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38853*/       OPC_EmitInteger, MVT::i32, 14, 
/*38856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*38874*/     /*Scope*/ 29, /*->38904*/
/*38875*/       OPC_RecordNode, // #0 = $src
/*38876*/       OPC_CheckType, MVT::i32,
/*38878*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38880*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38883*/       OPC_EmitInteger, MVT::i32, 14, 
/*38886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38904*/     /*Scope*/ 97, /*->39002*/
/*38905*/       OPC_RecordChild0, // #0 = $Rm
/*38906*/       OPC_RecordChild1, // #1 = $imm
/*38907*/       OPC_Scope, 37, /*->38946*/ // 2 children in Scope
/*38909*/         OPC_MoveChild, 1,
/*38911*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38914*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*38916*/         OPC_CheckType, MVT::i32,
/*38918*/         OPC_MoveParent,
/*38919*/         OPC_CheckType, MVT::i32,
/*38921*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38923*/         OPC_EmitConvertToTarget, 1,
/*38925*/         OPC_EmitInteger, MVT::i32, 14, 
/*38928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38946*/       /*Scope*/ 54, /*->39001*/
/*38947*/         OPC_CheckChild1Type, MVT::i32,
/*38949*/         OPC_CheckType, MVT::i32,
/*38951*/         OPC_Scope, 23, /*->38976*/ // 2 children in Scope
/*38953*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38955*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38958*/           OPC_EmitInteger, MVT::i32, 14, 
/*38961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38964*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38976*/         /*Scope*/ 23, /*->39000*/
/*38977*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38979*/           OPC_EmitInteger, MVT::i32, 14, 
/*38982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39000*/         0, /*End of Scope*/
/*39001*/       0, /*End of Scope*/
/*39002*/     0, /*End of Scope*/
/*39003*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->39290
/*39007*/     OPC_Scope, 31, /*->39040*/ // 5 children in Scope
/*39009*/       OPC_MoveChild, 0,
/*39011*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39014*/       OPC_RecordChild0, // #0 = $Rm
/*39015*/       OPC_MoveParent,
/*39016*/       OPC_CheckChild1Integer, 16, 
/*39018*/       OPC_CheckChild1Type, MVT::i32,
/*39020*/       OPC_CheckType, MVT::i32,
/*39022*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*39024*/       OPC_EmitInteger, MVT::i32, 14, 
/*39027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*39040*/     /*Scope*/ 30, /*->39071*/
/*39041*/       OPC_RecordNode, // #0 = $src
/*39042*/       OPC_CheckType, MVT::i32,
/*39044*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39046*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39049*/       OPC_EmitInteger, MVT::i32, 14, 
/*39052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39071*/     /*Scope*/ 53, /*->39125*/
/*39072*/       OPC_MoveChild, 0,
/*39074*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39077*/       OPC_RecordChild0, // #0 = $Rm
/*39078*/       OPC_MoveParent,
/*39079*/       OPC_CheckChild1Integer, 16, 
/*39081*/       OPC_CheckChild1Type, MVT::i32,
/*39083*/       OPC_CheckType, MVT::i32,
/*39085*/       OPC_Scope, 18, /*->39105*/ // 2 children in Scope
/*39087*/         OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39089*/         OPC_EmitInteger, MVT::i32, 14, 
/*39092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*39105*/       /*Scope*/ 18, /*->39124*/
/*39106*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39108*/         OPC_EmitInteger, MVT::i32, 14, 
/*39111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*39124*/       0, /*End of Scope*/
/*39125*/     /*Scope*/ 29, /*->39155*/
/*39126*/       OPC_RecordNode, // #0 = $src
/*39127*/       OPC_CheckType, MVT::i32,
/*39129*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39131*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39134*/       OPC_EmitInteger, MVT::i32, 14, 
/*39137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39155*/     /*Scope*/ 4|128,1/*132*/, /*->39289*/
/*39157*/       OPC_RecordChild0, // #0 = $Rm
/*39158*/       OPC_RecordChild1, // #1 = $imm5
/*39159*/       OPC_Scope, 72, /*->39233*/ // 2 children in Scope
/*39161*/         OPC_MoveChild, 1,
/*39163*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39166*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*39168*/         OPC_CheckType, MVT::i32,
/*39170*/         OPC_MoveParent,
/*39171*/         OPC_CheckType, MVT::i32,
/*39173*/         OPC_Scope, 28, /*->39203*/ // 2 children in Scope
/*39175*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39177*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39180*/           OPC_EmitConvertToTarget, 1,
/*39182*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*39185*/           OPC_EmitInteger, MVT::i32, 14, 
/*39188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*39203*/         /*Scope*/ 28, /*->39232*/
/*39204*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39206*/           OPC_EmitConvertToTarget, 1,
/*39208*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*39211*/           OPC_EmitInteger, MVT::i32, 14, 
/*39214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*39232*/         0, /*End of Scope*/
/*39233*/       /*Scope*/ 54, /*->39288*/
/*39234*/         OPC_CheckChild1Type, MVT::i32,
/*39236*/         OPC_CheckType, MVT::i32,
/*39238*/         OPC_Scope, 23, /*->39263*/ // 2 children in Scope
/*39240*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39242*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39245*/           OPC_EmitInteger, MVT::i32, 14, 
/*39248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39263*/         /*Scope*/ 23, /*->39287*/
/*39264*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39266*/           OPC_EmitInteger, MVT::i32, 14, 
/*39269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39287*/         0, /*End of Scope*/
/*39288*/       0, /*End of Scope*/
/*39289*/     0, /*End of Scope*/
/*39290*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->39412
/*39293*/     OPC_Scope, 67, /*->39362*/ // 2 children in Scope
/*39295*/       OPC_MoveChild, 0,
/*39297*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*39300*/       OPC_RecordMemRef,
/*39301*/       OPC_RecordNode, // #0 = 'ld' chained node
/*39302*/       OPC_CheckFoldableChainNode,
/*39303*/       OPC_MoveChild, 1,
/*39305*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*39308*/       OPC_RecordChild0, // #1 = $addr
/*39309*/       OPC_MoveChild, 0,
/*39311*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*39314*/       OPC_MoveParent,
/*39315*/       OPC_MoveParent,
/*39316*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*39318*/       OPC_CheckPredicate, 52, // Predicate_load
/*39320*/       OPC_MoveParent,
/*39321*/       OPC_RecordChild1, // #2 = $cp
/*39322*/       OPC_MoveChild, 1,
/*39324*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39327*/       OPC_MoveParent,
/*39328*/       OPC_CheckType, MVT::i32,
/*39330*/       OPC_Scope, 14, /*->39346*/ // 2 children in Scope
/*39332*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39334*/         OPC_EmitMergeInputChains1_0,
/*39335*/         OPC_EmitConvertToTarget, 2,
/*39337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39346*/       /*Scope*/ 14, /*->39361*/
/*39347*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39349*/         OPC_EmitMergeInputChains1_0,
/*39350*/         OPC_EmitConvertToTarget, 2,
/*39352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39361*/       0, /*End of Scope*/
/*39362*/     /*Scope*/ 48, /*->39411*/
/*39363*/       OPC_RecordChild0, // #0 = $a
/*39364*/       OPC_RecordChild1, // #1 = $cp
/*39365*/       OPC_MoveChild, 1,
/*39367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39370*/       OPC_MoveParent,
/*39371*/       OPC_CheckType, MVT::i32,
/*39373*/       OPC_Scope, 21, /*->39396*/ // 2 children in Scope
/*39375*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39377*/         OPC_EmitConvertToTarget, 1,
/*39379*/         OPC_EmitInteger, MVT::i32, 14, 
/*39382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*39396*/       /*Scope*/ 13, /*->39410*/
/*39397*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*39399*/         OPC_EmitConvertToTarget, 1,
/*39401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*39410*/       0, /*End of Scope*/
/*39411*/     0, /*End of Scope*/
/*39412*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->39482
/*39415*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*39416*/     OPC_RecordChild1, // #1 = $cc
/*39417*/     OPC_MoveChild, 1,
/*39419*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39422*/     OPC_MoveParent,
/*39423*/     OPC_RecordChild2, // #2 = $lhs1
/*39424*/     OPC_RecordChild3, // #3 = $lhs2
/*39425*/     OPC_Scope, 28, /*->39455*/ // 2 children in Scope
/*39427*/       OPC_CheckChild4Integer, 0, 
/*39429*/       OPC_MoveChild, 5,
/*39431*/       OPC_CheckInteger, 0, 
/*39433*/       OPC_MoveParent,
/*39434*/       OPC_RecordChild6, // #4 = $dst
/*39435*/       OPC_MoveChild, 6,
/*39437*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39440*/       OPC_MoveParent,
/*39441*/       OPC_EmitMergeInputChains1_0,
/*39442*/       OPC_EmitConvertToTarget, 1,
/*39444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*39455*/     /*Scope*/ 25, /*->39481*/
/*39456*/       OPC_RecordChild4, // #4 = $rhs1
/*39457*/       OPC_RecordChild5, // #5 = $rhs2
/*39458*/       OPC_RecordChild6, // #6 = $dst
/*39459*/       OPC_MoveChild, 6,
/*39461*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39464*/       OPC_MoveParent,
/*39465*/       OPC_EmitMergeInputChains1_0,
/*39466*/       OPC_EmitConvertToTarget, 1,
/*39468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*39481*/     0, /*End of Scope*/
/*39482*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->41925
/*39486*/     OPC_Scope, 46|128,1/*174*/, /*->39663*/ // 7 children in Scope
/*39489*/       OPC_RecordChild0, // #0 = $Rn
/*39490*/       OPC_RecordChild1, // #1 = $shift
/*39491*/       OPC_CheckType, MVT::i32,
/*39493*/       OPC_Scope, 110, /*->39605*/ // 2 children in Scope
/*39495*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39497*/         OPC_Scope, 26, /*->39525*/ // 4 children in Scope
/*39499*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39502*/           OPC_EmitInteger, MVT::i32, 14, 
/*39505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39511*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39525*/         /*Scope*/ 26, /*->39552*/
/*39526*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39529*/           OPC_EmitInteger, MVT::i32, 14, 
/*39532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39552*/         /*Scope*/ 25, /*->39578*/
/*39553*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39556*/           OPC_EmitInteger, MVT::i32, 14, 
/*39559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39578*/         /*Scope*/ 25, /*->39604*/
/*39579*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39582*/           OPC_EmitInteger, MVT::i32, 14, 
/*39585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39604*/         0, /*End of Scope*/
/*39605*/       /*Scope*/ 56, /*->39662*/
/*39606*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39608*/         OPC_Scope, 25, /*->39635*/ // 2 children in Scope
/*39610*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39613*/           OPC_EmitInteger, MVT::i32, 14, 
/*39616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39622*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39635*/         /*Scope*/ 25, /*->39661*/
/*39636*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39639*/           OPC_EmitInteger, MVT::i32, 14, 
/*39642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39661*/         0, /*End of Scope*/
/*39662*/       0, /*End of Scope*/
/*39663*/     /*Scope*/ 27, /*->39691*/
/*39664*/       OPC_CheckChild0Integer, 0, 
/*39666*/       OPC_RecordChild1, // #0 = $Rn
/*39667*/       OPC_CheckType, MVT::i32,
/*39669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39671*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39674*/       OPC_EmitInteger, MVT::i32, 14, 
/*39677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*39691*/     /*Scope*/ 88|128,2/*344*/, /*->40037*/
/*39693*/       OPC_RecordChild0, // #0 = $Rn
/*39694*/       OPC_Scope, 36, /*->39732*/ // 6 children in Scope
/*39696*/         OPC_RecordChild1, // #1 = $imm
/*39697*/         OPC_MoveChild, 1,
/*39699*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39702*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*39704*/         OPC_MoveParent,
/*39705*/         OPC_CheckType, MVT::i32,
/*39707*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39709*/         OPC_EmitConvertToTarget, 1,
/*39711*/         OPC_EmitInteger, MVT::i32, 14, 
/*39714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39732*/       /*Scope*/ 36, /*->39769*/
/*39733*/         OPC_MoveChild, 0,
/*39735*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39738*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*39740*/         OPC_MoveParent,
/*39741*/         OPC_RecordChild1, // #1 = $Rn
/*39742*/         OPC_CheckType, MVT::i32,
/*39744*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39746*/         OPC_EmitConvertToTarget, 0,
/*39748*/         OPC_EmitInteger, MVT::i32, 14, 
/*39751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39769*/       /*Scope*/ 66, /*->39836*/
/*39770*/         OPC_RecordChild1, // #1 = $imm
/*39771*/         OPC_MoveChild, 1,
/*39773*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39776*/         OPC_Scope, 30, /*->39808*/ // 2 children in Scope
/*39778*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*39780*/           OPC_MoveParent,
/*39781*/           OPC_CheckType, MVT::i32,
/*39783*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39785*/           OPC_EmitConvertToTarget, 1,
/*39787*/           OPC_EmitInteger, MVT::i32, 14, 
/*39790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39796*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39808*/         /*Scope*/ 26, /*->39835*/
/*39809*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*39811*/           OPC_MoveParent,
/*39812*/           OPC_CheckType, MVT::i32,
/*39814*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39816*/           OPC_EmitConvertToTarget, 1,
/*39818*/           OPC_EmitInteger, MVT::i32, 14, 
/*39821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39824*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39835*/         0, /*End of Scope*/
/*39836*/       /*Scope*/ 36, /*->39873*/
/*39837*/         OPC_MoveChild, 0,
/*39839*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39842*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*39844*/         OPC_MoveParent,
/*39845*/         OPC_RecordChild1, // #1 = $Rn
/*39846*/         OPC_CheckType, MVT::i32,
/*39848*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39850*/         OPC_EmitConvertToTarget, 0,
/*39852*/         OPC_EmitInteger, MVT::i32, 14, 
/*39855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39873*/       /*Scope*/ 84, /*->39958*/
/*39874*/         OPC_MoveChild, 1,
/*39876*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->39929
/*39880*/           OPC_RecordChild0, // #1 = $Rn
/*39881*/           OPC_RecordChild1, // #2 = $Rm
/*39882*/           OPC_MoveParent,
/*39883*/           OPC_CheckType, MVT::i32,
/*39885*/           OPC_Scope, 20, /*->39907*/ // 2 children in Scope
/*39887*/             OPC_CheckPatternPredicate, 40, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*39889*/             OPC_EmitInteger, MVT::i32, 14, 
/*39892*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39895*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*39907*/           /*Scope*/ 20, /*->39928*/
/*39908*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39910*/             OPC_EmitInteger, MVT::i32, 14, 
/*39913*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39916*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39928*/           0, /*End of Scope*/
/*39929*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->39957
/*39932*/           OPC_RecordChild0, // #1 = $Rn
/*39933*/           OPC_RecordChild1, // #2 = $Rm
/*39934*/           OPC_MoveParent,
/*39935*/           OPC_CheckType, MVT::i32,
/*39937*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39939*/           OPC_EmitInteger, MVT::i32, 14, 
/*39942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39957*/         0, // EndSwitchOpcode
/*39958*/       /*Scope*/ 77, /*->40036*/
/*39959*/         OPC_RecordChild1, // #1 = $Rm
/*39960*/         OPC_CheckType, MVT::i32,
/*39962*/         OPC_Scope, 23, /*->39987*/ // 3 children in Scope
/*39964*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39966*/           OPC_EmitInteger, MVT::i32, 14, 
/*39969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39987*/         /*Scope*/ 23, /*->40011*/
/*39988*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39990*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39993*/           OPC_EmitInteger, MVT::i32, 14, 
/*39996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40011*/         /*Scope*/ 23, /*->40035*/
/*40012*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40014*/           OPC_EmitInteger, MVT::i32, 14, 
/*40017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40035*/         0, /*End of Scope*/
/*40036*/       0, /*End of Scope*/
/*40037*/     /*Scope*/ 66|128,1/*194*/, /*->40233*/
/*40039*/       OPC_MoveChild, 0,
/*40041*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*40044*/       OPC_MoveChild, 0,
/*40046*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*40049*/       OPC_MoveChild, 0,
/*40051*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40054*/       OPC_MoveParent,
/*40055*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40057*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->40145
/*40060*/         OPC_MoveParent,
/*40061*/         OPC_MoveParent,
/*40062*/         OPC_RecordChild1, // #0 = $Vm
/*40063*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->40104
/*40066*/           OPC_Scope, 18, /*->40086*/ // 2 children in Scope
/*40068*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40070*/             OPC_EmitInteger, MVT::i32, 14, 
/*40073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40076*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*40086*/           /*Scope*/ 16, /*->40103*/
/*40087*/             OPC_EmitInteger, MVT::i32, 14, 
/*40090*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40093*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*40103*/           0, /*End of Scope*/
/*40104*/         /*SwitchType*/ 38, MVT::v4i16,// ->40144
/*40106*/           OPC_Scope, 18, /*->40126*/ // 2 children in Scope
/*40108*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40110*/             OPC_EmitInteger, MVT::i32, 14, 
/*40113*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40116*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*40126*/           /*Scope*/ 16, /*->40143*/
/*40127*/             OPC_EmitInteger, MVT::i32, 14, 
/*40130*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40133*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*40143*/           0, /*End of Scope*/
/*40144*/         0, // EndSwitchType
/*40145*/       /*SwitchType*/ 85, MVT::v4i32,// ->40232
/*40147*/         OPC_MoveParent,
/*40148*/         OPC_MoveParent,
/*40149*/         OPC_RecordChild1, // #0 = $Vm
/*40150*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->40191
/*40153*/           OPC_Scope, 18, /*->40173*/ // 2 children in Scope
/*40155*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40157*/             OPC_EmitInteger, MVT::i32, 14, 
/*40160*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40163*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*40173*/           /*Scope*/ 16, /*->40190*/
/*40174*/             OPC_EmitInteger, MVT::i32, 14, 
/*40177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*40190*/           0, /*End of Scope*/
/*40191*/         /*SwitchType*/ 38, MVT::v8i16,// ->40231
/*40193*/           OPC_Scope, 18, /*->40213*/ // 2 children in Scope
/*40195*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40197*/             OPC_EmitInteger, MVT::i32, 14, 
/*40200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*40213*/           /*Scope*/ 16, /*->40230*/
/*40214*/             OPC_EmitInteger, MVT::i32, 14, 
/*40217*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40220*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*40230*/           0, /*End of Scope*/
/*40231*/         0, // EndSwitchType
/*40232*/       0, // EndSwitchType
/*40233*/     /*Scope*/ 71|128,5/*711*/, /*->40946*/
/*40235*/       OPC_RecordChild0, // #0 = $src1
/*40236*/       OPC_MoveChild, 1,
/*40238*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->40753
/*40243*/         OPC_Scope, 9|128,1/*137*/, /*->40383*/ // 4 children in Scope
/*40246*/           OPC_RecordChild0, // #1 = $Vn
/*40247*/           OPC_MoveChild, 1,
/*40249*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40252*/           OPC_RecordChild0, // #2 = $Vm
/*40253*/           OPC_Scope, 63, /*->40318*/ // 2 children in Scope
/*40255*/             OPC_CheckChild0Type, MVT::v4i16,
/*40257*/             OPC_RecordChild1, // #3 = $lane
/*40258*/             OPC_MoveChild, 1,
/*40260*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40263*/             OPC_MoveParent,
/*40264*/             OPC_MoveParent,
/*40265*/             OPC_MoveParent,
/*40266*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40292
/*40269*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40271*/               OPC_EmitConvertToTarget, 3,
/*40273*/               OPC_EmitInteger, MVT::i32, 14, 
/*40276*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40279*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40292*/             /*SwitchType*/ 23, MVT::v8i16,// ->40317
/*40294*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40296*/               OPC_EmitConvertToTarget, 3,
/*40298*/               OPC_EmitInteger, MVT::i32, 14, 
/*40301*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40304*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40317*/             0, // EndSwitchType
/*40318*/           /*Scope*/ 63, /*->40382*/
/*40319*/             OPC_CheckChild0Type, MVT::v2i32,
/*40321*/             OPC_RecordChild1, // #3 = $lane
/*40322*/             OPC_MoveChild, 1,
/*40324*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40327*/             OPC_MoveParent,
/*40328*/             OPC_MoveParent,
/*40329*/             OPC_MoveParent,
/*40330*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40356
/*40333*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40335*/               OPC_EmitConvertToTarget, 3,
/*40337*/               OPC_EmitInteger, MVT::i32, 14, 
/*40340*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40343*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40356*/             /*SwitchType*/ 23, MVT::v4i32,// ->40381
/*40358*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40360*/               OPC_EmitConvertToTarget, 3,
/*40362*/               OPC_EmitInteger, MVT::i32, 14, 
/*40365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40381*/             0, // EndSwitchType
/*40382*/           0, /*End of Scope*/
/*40383*/         /*Scope*/ 10|128,1/*138*/, /*->40523*/
/*40385*/           OPC_MoveChild, 0,
/*40387*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40390*/           OPC_RecordChild0, // #1 = $Vm
/*40391*/           OPC_Scope, 64, /*->40457*/ // 2 children in Scope
/*40393*/             OPC_CheckChild0Type, MVT::v4i16,
/*40395*/             OPC_RecordChild1, // #2 = $lane
/*40396*/             OPC_MoveChild, 1,
/*40398*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40401*/             OPC_MoveParent,
/*40402*/             OPC_MoveParent,
/*40403*/             OPC_RecordChild1, // #3 = $Vn
/*40404*/             OPC_MoveParent,
/*40405*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40431
/*40408*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40410*/               OPC_EmitConvertToTarget, 2,
/*40412*/               OPC_EmitInteger, MVT::i32, 14, 
/*40415*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40418*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40431*/             /*SwitchType*/ 23, MVT::v8i16,// ->40456
/*40433*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40435*/               OPC_EmitConvertToTarget, 2,
/*40437*/               OPC_EmitInteger, MVT::i32, 14, 
/*40440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40456*/             0, // EndSwitchType
/*40457*/           /*Scope*/ 64, /*->40522*/
/*40458*/             OPC_CheckChild0Type, MVT::v2i32,
/*40460*/             OPC_RecordChild1, // #2 = $lane
/*40461*/             OPC_MoveChild, 1,
/*40463*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40466*/             OPC_MoveParent,
/*40467*/             OPC_MoveParent,
/*40468*/             OPC_RecordChild1, // #3 = $Vn
/*40469*/             OPC_MoveParent,
/*40470*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40496
/*40473*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40475*/               OPC_EmitConvertToTarget, 2,
/*40477*/               OPC_EmitInteger, MVT::i32, 14, 
/*40480*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40483*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40496*/             /*SwitchType*/ 23, MVT::v4i32,// ->40521
/*40498*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40500*/               OPC_EmitConvertToTarget, 2,
/*40502*/               OPC_EmitInteger, MVT::i32, 14, 
/*40505*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40508*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40521*/             0, // EndSwitchType
/*40522*/           0, /*End of Scope*/
/*40523*/         /*Scope*/ 113, /*->40637*/
/*40524*/           OPC_RecordChild0, // #1 = $src2
/*40525*/           OPC_MoveChild, 1,
/*40527*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40530*/           OPC_RecordChild0, // #2 = $src3
/*40531*/           OPC_Scope, 51, /*->40584*/ // 2 children in Scope
/*40533*/             OPC_CheckChild0Type, MVT::v8i16,
/*40535*/             OPC_RecordChild1, // #3 = $lane
/*40536*/             OPC_MoveChild, 1,
/*40538*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40541*/             OPC_MoveParent,
/*40542*/             OPC_MoveParent,
/*40543*/             OPC_MoveParent,
/*40544*/             OPC_CheckType, MVT::v8i16,
/*40546*/             OPC_EmitConvertToTarget, 3,
/*40548*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40551*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*40560*/             OPC_EmitConvertToTarget, 3,
/*40562*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40565*/             OPC_EmitInteger, MVT::i32, 14, 
/*40568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40584*/           /*Scope*/ 51, /*->40636*/
/*40585*/             OPC_CheckChild0Type, MVT::v4i32,
/*40587*/             OPC_RecordChild1, // #3 = $lane
/*40588*/             OPC_MoveChild, 1,
/*40590*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40593*/             OPC_MoveParent,
/*40594*/             OPC_MoveParent,
/*40595*/             OPC_MoveParent,
/*40596*/             OPC_CheckType, MVT::v4i32,
/*40598*/             OPC_EmitConvertToTarget, 3,
/*40600*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*40603*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*40612*/             OPC_EmitConvertToTarget, 3,
/*40614*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*40617*/             OPC_EmitInteger, MVT::i32, 14, 
/*40620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40636*/           0, /*End of Scope*/
/*40637*/         /*Scope*/ 114, /*->40752*/
/*40638*/           OPC_MoveChild, 0,
/*40640*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40643*/           OPC_RecordChild0, // #1 = $src3
/*40644*/           OPC_Scope, 52, /*->40698*/ // 2 children in Scope
/*40646*/             OPC_CheckChild0Type, MVT::v8i16,
/*40648*/             OPC_RecordChild1, // #2 = $lane
/*40649*/             OPC_MoveChild, 1,
/*40651*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40654*/             OPC_MoveParent,
/*40655*/             OPC_MoveParent,
/*40656*/             OPC_RecordChild1, // #3 = $src2
/*40657*/             OPC_MoveParent,
/*40658*/             OPC_CheckType, MVT::v8i16,
/*40660*/             OPC_EmitConvertToTarget, 2,
/*40662*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40665*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*40674*/             OPC_EmitConvertToTarget, 2,
/*40676*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40679*/             OPC_EmitInteger, MVT::i32, 14, 
/*40682*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40685*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40698*/           /*Scope*/ 52, /*->40751*/
/*40699*/             OPC_CheckChild0Type, MVT::v4i32,
/*40701*/             OPC_RecordChild1, // #2 = $lane
/*40702*/             OPC_MoveChild, 1,
/*40704*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40707*/             OPC_MoveParent,
/*40708*/             OPC_MoveParent,
/*40709*/             OPC_RecordChild1, // #3 = $src2
/*40710*/             OPC_MoveParent,
/*40711*/             OPC_CheckType, MVT::v4i32,
/*40713*/             OPC_EmitConvertToTarget, 2,
/*40715*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*40718*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*40727*/             OPC_EmitConvertToTarget, 2,
/*40729*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*40732*/             OPC_EmitInteger, MVT::i32, 14, 
/*40735*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40738*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40751*/           0, /*End of Scope*/
/*40752*/         0, /*End of Scope*/
/*40753*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->40849
/*40756*/         OPC_RecordChild0, // #1 = $Vn
/*40757*/         OPC_Scope, 44, /*->40803*/ // 2 children in Scope
/*40759*/           OPC_CheckChild0Type, MVT::v4i16,
/*40761*/           OPC_MoveChild, 1,
/*40763*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40766*/           OPC_RecordChild0, // #2 = $Vm
/*40767*/           OPC_CheckChild0Type, MVT::v4i16,
/*40769*/           OPC_RecordChild1, // #3 = $lane
/*40770*/           OPC_MoveChild, 1,
/*40772*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40775*/           OPC_MoveParent,
/*40776*/           OPC_MoveParent,
/*40777*/           OPC_MoveParent,
/*40778*/           OPC_CheckType, MVT::v4i32,
/*40780*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40782*/           OPC_EmitConvertToTarget, 3,
/*40784*/           OPC_EmitInteger, MVT::i32, 14, 
/*40787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40803*/         /*Scope*/ 44, /*->40848*/
/*40804*/           OPC_CheckChild0Type, MVT::v2i32,
/*40806*/           OPC_MoveChild, 1,
/*40808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40811*/           OPC_RecordChild0, // #2 = $Vm
/*40812*/           OPC_CheckChild0Type, MVT::v2i32,
/*40814*/           OPC_RecordChild1, // #3 = $lane
/*40815*/           OPC_MoveChild, 1,
/*40817*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40820*/           OPC_MoveParent,
/*40821*/           OPC_MoveParent,
/*40822*/           OPC_MoveParent,
/*40823*/           OPC_CheckType, MVT::v2i64,
/*40825*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40827*/           OPC_EmitConvertToTarget, 3,
/*40829*/           OPC_EmitInteger, MVT::i32, 14, 
/*40832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40835*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40848*/         0, /*End of Scope*/
/*40849*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->40945
/*40852*/         OPC_RecordChild0, // #1 = $Vn
/*40853*/         OPC_Scope, 44, /*->40899*/ // 2 children in Scope
/*40855*/           OPC_CheckChild0Type, MVT::v4i16,
/*40857*/           OPC_MoveChild, 1,
/*40859*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40862*/           OPC_RecordChild0, // #2 = $Vm
/*40863*/           OPC_CheckChild0Type, MVT::v4i16,
/*40865*/           OPC_RecordChild1, // #3 = $lane
/*40866*/           OPC_MoveChild, 1,
/*40868*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40871*/           OPC_MoveParent,
/*40872*/           OPC_MoveParent,
/*40873*/           OPC_MoveParent,
/*40874*/           OPC_CheckType, MVT::v4i32,
/*40876*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40878*/           OPC_EmitConvertToTarget, 3,
/*40880*/           OPC_EmitInteger, MVT::i32, 14, 
/*40883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40886*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40899*/         /*Scope*/ 44, /*->40944*/
/*40900*/           OPC_CheckChild0Type, MVT::v2i32,
/*40902*/           OPC_MoveChild, 1,
/*40904*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40907*/           OPC_RecordChild0, // #2 = $Vm
/*40908*/           OPC_CheckChild0Type, MVT::v2i32,
/*40910*/           OPC_RecordChild1, // #3 = $lane
/*40911*/           OPC_MoveChild, 1,
/*40913*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40916*/           OPC_MoveParent,
/*40917*/           OPC_MoveParent,
/*40918*/           OPC_MoveParent,
/*40919*/           OPC_CheckType, MVT::v2i64,
/*40921*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40923*/           OPC_EmitConvertToTarget, 3,
/*40925*/           OPC_EmitInteger, MVT::i32, 14, 
/*40928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40931*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40944*/         0, /*End of Scope*/
/*40945*/       0, // EndSwitchOpcode
/*40946*/     /*Scope*/ 59|128,2/*315*/, /*->41263*/
/*40948*/       OPC_MoveChild, 0,
/*40950*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->41046
/*40954*/         OPC_MoveChild, 0,
/*40956*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40959*/         OPC_MoveParent,
/*40960*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40962*/         OPC_MoveParent,
/*40963*/         OPC_RecordChild1, // #0 = $Vm
/*40964*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->41005
/*40967*/           OPC_Scope, 18, /*->40987*/ // 2 children in Scope
/*40969*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40971*/             OPC_EmitInteger, MVT::i32, 14, 
/*40974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40977*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40987*/           /*Scope*/ 16, /*->41004*/
/*40988*/             OPC_EmitInteger, MVT::i32, 14, 
/*40991*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40994*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*41004*/           0, /*End of Scope*/
/*41005*/         /*SwitchType*/ 38, MVT::v4i32,// ->41045
/*41007*/           OPC_Scope, 18, /*->41027*/ // 2 children in Scope
/*41009*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41011*/             OPC_EmitInteger, MVT::i32, 14, 
/*41014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*41027*/           /*Scope*/ 16, /*->41044*/
/*41028*/             OPC_EmitInteger, MVT::i32, 14, 
/*41031*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41034*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*41044*/           0, /*End of Scope*/
/*41045*/         0, // EndSwitchType
/*41046*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->41154
/*41049*/         OPC_RecordChild0, // #0 = $Vn
/*41050*/         OPC_Scope, 33, /*->41085*/ // 3 children in Scope
/*41052*/           OPC_CheckChild0Type, MVT::v8i8,
/*41054*/           OPC_MoveParent,
/*41055*/           OPC_MoveChild, 1,
/*41057*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41060*/           OPC_RecordChild0, // #1 = $Vm
/*41061*/           OPC_CheckChild0Type, MVT::v8i8,
/*41063*/           OPC_MoveParent,
/*41064*/           OPC_CheckType, MVT::v8i16,
/*41066*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41068*/           OPC_EmitInteger, MVT::i32, 14, 
/*41071*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41074*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41085*/         /*Scope*/ 33, /*->41119*/
/*41086*/           OPC_CheckChild0Type, MVT::v4i16,
/*41088*/           OPC_MoveParent,
/*41089*/           OPC_MoveChild, 1,
/*41091*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41094*/           OPC_RecordChild0, // #1 = $Vm
/*41095*/           OPC_CheckChild0Type, MVT::v4i16,
/*41097*/           OPC_MoveParent,
/*41098*/           OPC_CheckType, MVT::v4i32,
/*41100*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41102*/           OPC_EmitInteger, MVT::i32, 14, 
/*41105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41119*/         /*Scope*/ 33, /*->41153*/
/*41120*/           OPC_CheckChild0Type, MVT::v2i32,
/*41122*/           OPC_MoveParent,
/*41123*/           OPC_MoveChild, 1,
/*41125*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41128*/           OPC_RecordChild0, // #1 = $Vm
/*41129*/           OPC_CheckChild0Type, MVT::v2i32,
/*41131*/           OPC_MoveParent,
/*41132*/           OPC_CheckType, MVT::v2i64,
/*41134*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41136*/           OPC_EmitInteger, MVT::i32, 14, 
/*41139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41142*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41153*/         0, /*End of Scope*/
/*41154*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->41262
/*41157*/         OPC_RecordChild0, // #0 = $Vn
/*41158*/         OPC_Scope, 33, /*->41193*/ // 3 children in Scope
/*41160*/           OPC_CheckChild0Type, MVT::v8i8,
/*41162*/           OPC_MoveParent,
/*41163*/           OPC_MoveChild, 1,
/*41165*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41168*/           OPC_RecordChild0, // #1 = $Vm
/*41169*/           OPC_CheckChild0Type, MVT::v8i8,
/*41171*/           OPC_MoveParent,
/*41172*/           OPC_CheckType, MVT::v8i16,
/*41174*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41176*/           OPC_EmitInteger, MVT::i32, 14, 
/*41179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41193*/         /*Scope*/ 33, /*->41227*/
/*41194*/           OPC_CheckChild0Type, MVT::v4i16,
/*41196*/           OPC_MoveParent,
/*41197*/           OPC_MoveChild, 1,
/*41199*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41202*/           OPC_RecordChild0, // #1 = $Vm
/*41203*/           OPC_CheckChild0Type, MVT::v4i16,
/*41205*/           OPC_MoveParent,
/*41206*/           OPC_CheckType, MVT::v4i32,
/*41208*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41210*/           OPC_EmitInteger, MVT::i32, 14, 
/*41213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41227*/         /*Scope*/ 33, /*->41261*/
/*41228*/           OPC_CheckChild0Type, MVT::v2i32,
/*41230*/           OPC_MoveParent,
/*41231*/           OPC_MoveChild, 1,
/*41233*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41236*/           OPC_RecordChild0, // #1 = $Vm
/*41237*/           OPC_CheckChild0Type, MVT::v2i32,
/*41239*/           OPC_MoveParent,
/*41240*/           OPC_CheckType, MVT::v2i64,
/*41242*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41244*/           OPC_EmitInteger, MVT::i32, 14, 
/*41247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41250*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41261*/         0, /*End of Scope*/
/*41262*/       0, // EndSwitchOpcode
/*41263*/     /*Scope*/ 19|128,5/*659*/, /*->41924*/
/*41265*/       OPC_RecordChild0, // #0 = $src1
/*41266*/       OPC_Scope, 97|128,3/*481*/, /*->41750*/ // 2 children in Scope
/*41269*/         OPC_MoveChild, 1,
/*41271*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->41413
/*41276*/           OPC_RecordChild0, // #1 = $Vn
/*41277*/           OPC_RecordChild1, // #2 = $Vm
/*41278*/           OPC_MoveParent,
/*41279*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->41302
/*41282*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41284*/             OPC_EmitInteger, MVT::i32, 14, 
/*41287*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41290*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41302*/           /*SwitchType*/ 20, MVT::v4i16,// ->41324
/*41304*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41306*/             OPC_EmitInteger, MVT::i32, 14, 
/*41309*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41312*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41324*/           /*SwitchType*/ 20, MVT::v2i32,// ->41346
/*41326*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41328*/             OPC_EmitInteger, MVT::i32, 14, 
/*41331*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41334*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41346*/           /*SwitchType*/ 20, MVT::v16i8,// ->41368
/*41348*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41350*/             OPC_EmitInteger, MVT::i32, 14, 
/*41353*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41356*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41368*/           /*SwitchType*/ 20, MVT::v8i16,// ->41390
/*41370*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41372*/             OPC_EmitInteger, MVT::i32, 14, 
/*41375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41378*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41390*/           /*SwitchType*/ 20, MVT::v4i32,// ->41412
/*41392*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41394*/             OPC_EmitInteger, MVT::i32, 14, 
/*41397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41400*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41412*/           0, // EndSwitchType
/*41413*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->41500
/*41416*/           OPC_RecordChild0, // #1 = $Vn
/*41417*/           OPC_Scope, 26, /*->41445*/ // 3 children in Scope
/*41419*/             OPC_CheckChild0Type, MVT::v8i8,
/*41421*/             OPC_RecordChild1, // #2 = $Vm
/*41422*/             OPC_MoveParent,
/*41423*/             OPC_CheckType, MVT::v8i16,
/*41425*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41427*/             OPC_EmitInteger, MVT::i32, 14, 
/*41430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41445*/           /*Scope*/ 26, /*->41472*/
/*41446*/             OPC_CheckChild0Type, MVT::v4i16,
/*41448*/             OPC_RecordChild1, // #2 = $Vm
/*41449*/             OPC_MoveParent,
/*41450*/             OPC_CheckType, MVT::v4i32,
/*41452*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41454*/             OPC_EmitInteger, MVT::i32, 14, 
/*41457*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41460*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41472*/           /*Scope*/ 26, /*->41499*/
/*41473*/             OPC_CheckChild0Type, MVT::v2i32,
/*41475*/             OPC_RecordChild1, // #2 = $Vm
/*41476*/             OPC_MoveParent,
/*41477*/             OPC_CheckType, MVT::v2i64,
/*41479*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41481*/             OPC_EmitInteger, MVT::i32, 14, 
/*41484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41487*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41499*/           0, /*End of Scope*/
/*41500*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->41587
/*41503*/           OPC_RecordChild0, // #1 = $Vn
/*41504*/           OPC_Scope, 26, /*->41532*/ // 3 children in Scope
/*41506*/             OPC_CheckChild0Type, MVT::v8i8,
/*41508*/             OPC_RecordChild1, // #2 = $Vm
/*41509*/             OPC_MoveParent,
/*41510*/             OPC_CheckType, MVT::v8i16,
/*41512*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41514*/             OPC_EmitInteger, MVT::i32, 14, 
/*41517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41532*/           /*Scope*/ 26, /*->41559*/
/*41533*/             OPC_CheckChild0Type, MVT::v4i16,
/*41535*/             OPC_RecordChild1, // #2 = $Vm
/*41536*/             OPC_MoveParent,
/*41537*/             OPC_CheckType, MVT::v4i32,
/*41539*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41541*/             OPC_EmitInteger, MVT::i32, 14, 
/*41544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41547*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41559*/           /*Scope*/ 26, /*->41586*/
/*41560*/             OPC_CheckChild0Type, MVT::v2i32,
/*41562*/             OPC_RecordChild1, // #2 = $Vm
/*41563*/             OPC_MoveParent,
/*41564*/             OPC_CheckType, MVT::v2i64,
/*41566*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41568*/             OPC_EmitInteger, MVT::i32, 14, 
/*41571*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41574*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41586*/           0, /*End of Scope*/
/*41587*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->41668
/*41590*/           OPC_RecordChild0, // #1 = $Vm
/*41591*/           OPC_Scope, 24, /*->41617*/ // 3 children in Scope
/*41593*/             OPC_CheckChild0Type, MVT::v8i8,
/*41595*/             OPC_MoveParent,
/*41596*/             OPC_CheckType, MVT::v8i16,
/*41598*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41600*/             OPC_EmitInteger, MVT::i32, 14, 
/*41603*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41606*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41617*/           /*Scope*/ 24, /*->41642*/
/*41618*/             OPC_CheckChild0Type, MVT::v4i16,
/*41620*/             OPC_MoveParent,
/*41621*/             OPC_CheckType, MVT::v4i32,
/*41623*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41625*/             OPC_EmitInteger, MVT::i32, 14, 
/*41628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41631*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*41642*/           /*Scope*/ 24, /*->41667*/
/*41643*/             OPC_CheckChild0Type, MVT::v2i32,
/*41645*/             OPC_MoveParent,
/*41646*/             OPC_CheckType, MVT::v2i64,
/*41648*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41650*/             OPC_EmitInteger, MVT::i32, 14, 
/*41653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41667*/           0, /*End of Scope*/
/*41668*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->41749
/*41671*/           OPC_RecordChild0, // #1 = $Vm
/*41672*/           OPC_Scope, 24, /*->41698*/ // 3 children in Scope
/*41674*/             OPC_CheckChild0Type, MVT::v8i8,
/*41676*/             OPC_MoveParent,
/*41677*/             OPC_CheckType, MVT::v8i16,
/*41679*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41681*/             OPC_EmitInteger, MVT::i32, 14, 
/*41684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41687*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41698*/           /*Scope*/ 24, /*->41723*/
/*41699*/             OPC_CheckChild0Type, MVT::v4i16,
/*41701*/             OPC_MoveParent,
/*41702*/             OPC_CheckType, MVT::v4i32,
/*41704*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41706*/             OPC_EmitInteger, MVT::i32, 14, 
/*41709*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41712*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*41723*/           /*Scope*/ 24, /*->41748*/
/*41724*/             OPC_CheckChild0Type, MVT::v2i32,
/*41726*/             OPC_MoveParent,
/*41727*/             OPC_CheckType, MVT::v2i64,
/*41729*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41731*/             OPC_EmitInteger, MVT::i32, 14, 
/*41734*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41737*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41748*/           0, /*End of Scope*/
/*41749*/         0, // EndSwitchOpcode
/*41750*/       /*Scope*/ 43|128,1/*171*/, /*->41923*/
/*41752*/         OPC_RecordChild1, // #1 = $Vm
/*41753*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->41775
/*41756*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41758*/           OPC_EmitInteger, MVT::i32, 14, 
/*41761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41775*/         /*SwitchType*/ 19, MVT::v4i16,// ->41796
/*41777*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41779*/           OPC_EmitInteger, MVT::i32, 14, 
/*41782*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41785*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41796*/         /*SwitchType*/ 19, MVT::v2i32,// ->41817
/*41798*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41800*/           OPC_EmitInteger, MVT::i32, 14, 
/*41803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41806*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41817*/         /*SwitchType*/ 19, MVT::v16i8,// ->41838
/*41819*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41821*/           OPC_EmitInteger, MVT::i32, 14, 
/*41824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41838*/         /*SwitchType*/ 19, MVT::v8i16,// ->41859
/*41840*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41842*/           OPC_EmitInteger, MVT::i32, 14, 
/*41845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41859*/         /*SwitchType*/ 19, MVT::v4i32,// ->41880
/*41861*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41863*/           OPC_EmitInteger, MVT::i32, 14, 
/*41866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41869*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41880*/         /*SwitchType*/ 19, MVT::v1i64,// ->41901
/*41882*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41884*/           OPC_EmitInteger, MVT::i32, 14, 
/*41887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41890*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*41901*/         /*SwitchType*/ 19, MVT::v2i64,// ->41922
/*41903*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41905*/           OPC_EmitInteger, MVT::i32, 14, 
/*41908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*41922*/         0, // EndSwitchType
/*41923*/       0, /*End of Scope*/
/*41924*/     0, /*End of Scope*/
/*41925*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->42403
/*41929*/     OPC_RecordChild0, // #0 = $Rn
/*41930*/     OPC_RecordChild1, // #1 = $shift
/*41931*/     OPC_Scope, 27|128,1/*155*/, /*->42089*/ // 3 children in Scope
/*41934*/       OPC_CheckType, MVT::i32,
/*41936*/       OPC_Scope, 75, /*->42013*/ // 4 children in Scope
/*41938*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41940*/         OPC_Scope, 23, /*->41965*/ // 3 children in Scope
/*41942*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41945*/           OPC_EmitInteger, MVT::i32, 14, 
/*41948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41965*/         /*Scope*/ 23, /*->41989*/
/*41966*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41969*/           OPC_EmitInteger, MVT::i32, 14, 
/*41972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41989*/         /*Scope*/ 22, /*->42012*/
/*41990*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41993*/           OPC_EmitInteger, MVT::i32, 14, 
/*41996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42012*/         0, /*End of Scope*/
/*42013*/       /*Scope*/ 24, /*->42038*/
/*42014*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42016*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42019*/         OPC_EmitInteger, MVT::i32, 14, 
/*42022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42025*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42038*/       /*Scope*/ 24, /*->42063*/
/*42039*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42041*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42044*/         OPC_EmitInteger, MVT::i32, 14, 
/*42047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42063*/       /*Scope*/ 24, /*->42088*/
/*42064*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42066*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42069*/         OPC_EmitInteger, MVT::i32, 14, 
/*42072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42088*/       0, /*End of Scope*/
/*42089*/     /*Scope*/ 120|128,1/*248*/, /*->42339*/
/*42091*/       OPC_MoveChild, 1,
/*42093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42096*/       OPC_Scope, 30, /*->42128*/ // 6 children in Scope
/*42098*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*42100*/         OPC_MoveParent,
/*42101*/         OPC_CheckType, MVT::i32,
/*42103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42105*/         OPC_EmitConvertToTarget, 1,
/*42107*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42110*/         OPC_EmitInteger, MVT::i32, 14, 
/*42113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*42128*/       /*Scope*/ 27, /*->42156*/
/*42129*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42131*/         OPC_MoveParent,
/*42132*/         OPC_CheckType, MVT::i32,
/*42134*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42136*/         OPC_EmitConvertToTarget, 1,
/*42138*/         OPC_EmitInteger, MVT::i32, 14, 
/*42141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42156*/       /*Scope*/ 30, /*->42187*/
/*42157*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42159*/         OPC_MoveParent,
/*42160*/         OPC_CheckType, MVT::i32,
/*42162*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42164*/         OPC_EmitConvertToTarget, 1,
/*42166*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42169*/         OPC_EmitInteger, MVT::i32, 14, 
/*42172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42187*/       /*Scope*/ 27, /*->42215*/
/*42188*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42190*/         OPC_MoveParent,
/*42191*/         OPC_CheckType, MVT::i32,
/*42193*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42195*/         OPC_EmitConvertToTarget, 1,
/*42197*/         OPC_EmitInteger, MVT::i32, 14, 
/*42200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42215*/       /*Scope*/ 30, /*->42246*/
/*42216*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42218*/         OPC_MoveParent,
/*42219*/         OPC_CheckType, MVT::i32,
/*42221*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42223*/         OPC_EmitConvertToTarget, 1,
/*42225*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42228*/         OPC_EmitInteger, MVT::i32, 14, 
/*42231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42246*/       /*Scope*/ 91, /*->42338*/
/*42247*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*42249*/         OPC_MoveParent,
/*42250*/         OPC_CheckType, MVT::i32,
/*42252*/         OPC_Scope, 41, /*->42295*/ // 2 children in Scope
/*42254*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*42256*/           OPC_EmitConvertToTarget, 1,
/*42258*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42261*/           OPC_EmitInteger, MVT::i32, 14, 
/*42264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42267*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42277*/           OPC_EmitInteger, MVT::i32, 14, 
/*42280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42295*/         /*Scope*/ 41, /*->42337*/
/*42296*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42298*/           OPC_EmitConvertToTarget, 1,
/*42300*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42303*/           OPC_EmitInteger, MVT::i32, 14, 
/*42306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42309*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42319*/           OPC_EmitInteger, MVT::i32, 14, 
/*42322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42325*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42337*/         0, /*End of Scope*/
/*42338*/       0, /*End of Scope*/
/*42339*/     /*Scope*/ 62, /*->42402*/
/*42340*/       OPC_CheckType, MVT::i32,
/*42342*/       OPC_Scope, 20, /*->42364*/ // 2 children in Scope
/*42344*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42346*/         OPC_EmitInteger, MVT::i32, 14, 
/*42349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42364*/       /*Scope*/ 36, /*->42401*/
/*42365*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42367*/         OPC_EmitInteger, MVT::i32, 14, 
/*42370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42373*/         OPC_Scope, 12, /*->42387*/ // 2 children in Scope
/*42375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42387*/         /*Scope*/ 12, /*->42400*/
/*42388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42400*/         0, /*End of Scope*/
/*42401*/       0, /*End of Scope*/
/*42402*/     0, /*End of Scope*/
/*42403*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->42754
/*42407*/     OPC_RecordChild0, // #0 = $Rn
/*42408*/     OPC_Scope, 64|128,1/*192*/, /*->42603*/ // 5 children in Scope
/*42411*/       OPC_RecordChild1, // #1 = $shift
/*42412*/       OPC_Scope, 26|128,1/*154*/, /*->42569*/ // 2 children in Scope
/*42415*/         OPC_CheckType, MVT::i32,
/*42417*/         OPC_Scope, 98, /*->42517*/ // 2 children in Scope
/*42419*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42421*/           OPC_Scope, 23, /*->42446*/ // 4 children in Scope
/*42423*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42426*/             OPC_EmitInteger, MVT::i32, 14, 
/*42429*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42432*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42446*/           /*Scope*/ 23, /*->42470*/
/*42447*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*42450*/             OPC_EmitInteger, MVT::i32, 14, 
/*42453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42456*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42470*/           /*Scope*/ 22, /*->42493*/
/*42471*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42474*/             OPC_EmitInteger, MVT::i32, 14, 
/*42477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42480*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42493*/           /*Scope*/ 22, /*->42516*/
/*42494*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42497*/             OPC_EmitInteger, MVT::i32, 14, 
/*42500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42503*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42516*/           0, /*End of Scope*/
/*42517*/         /*Scope*/ 50, /*->42568*/
/*42518*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42520*/           OPC_Scope, 22, /*->42544*/ // 2 children in Scope
/*42522*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42525*/             OPC_EmitInteger, MVT::i32, 14, 
/*42528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42544*/           /*Scope*/ 22, /*->42567*/
/*42545*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42548*/             OPC_EmitInteger, MVT::i32, 14, 
/*42551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42554*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42567*/           0, /*End of Scope*/
/*42568*/         0, /*End of Scope*/
/*42569*/       /*Scope*/ 32, /*->42602*/
/*42570*/         OPC_MoveChild, 1,
/*42572*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42575*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42577*/         OPC_MoveParent,
/*42578*/         OPC_CheckType, MVT::i32,
/*42580*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42582*/         OPC_EmitConvertToTarget, 1,
/*42584*/         OPC_EmitInteger, MVT::i32, 14, 
/*42587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42602*/       0, /*End of Scope*/
/*42603*/     /*Scope*/ 33, /*->42637*/
/*42604*/       OPC_MoveChild, 0,
/*42606*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42609*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42611*/       OPC_MoveParent,
/*42612*/       OPC_RecordChild1, // #1 = $Rn
/*42613*/       OPC_CheckType, MVT::i32,
/*42615*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42617*/       OPC_EmitConvertToTarget, 0,
/*42619*/       OPC_EmitInteger, MVT::i32, 14, 
/*42622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42637*/     /*Scope*/ 33, /*->42671*/
/*42638*/       OPC_RecordChild1, // #1 = $imm
/*42639*/       OPC_MoveChild, 1,
/*42641*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42644*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42646*/       OPC_MoveParent,
/*42647*/       OPC_CheckType, MVT::i32,
/*42649*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42651*/       OPC_EmitConvertToTarget, 1,
/*42653*/       OPC_EmitInteger, MVT::i32, 14, 
/*42656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42671*/     /*Scope*/ 33, /*->42705*/
/*42672*/       OPC_MoveChild, 0,
/*42674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42677*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42679*/       OPC_MoveParent,
/*42680*/       OPC_RecordChild1, // #1 = $Rn
/*42681*/       OPC_CheckType, MVT::i32,
/*42683*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42685*/       OPC_EmitConvertToTarget, 0,
/*42687*/       OPC_EmitInteger, MVT::i32, 14, 
/*42690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42705*/     /*Scope*/ 47, /*->42753*/
/*42706*/       OPC_RecordChild1, // #1 = $Rm
/*42707*/       OPC_CheckType, MVT::i32,
/*42709*/       OPC_Scope, 20, /*->42731*/ // 2 children in Scope
/*42711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42713*/         OPC_EmitInteger, MVT::i32, 14, 
/*42716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42731*/       /*Scope*/ 20, /*->42752*/
/*42732*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42734*/         OPC_EmitInteger, MVT::i32, 14, 
/*42737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42752*/       0, /*End of Scope*/
/*42753*/     0, /*End of Scope*/
/*42754*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->43233
/*42758*/     OPC_RecordChild0, // #0 = $Rn
/*42759*/     OPC_RecordChild1, // #1 = $shift
/*42760*/     OPC_Scope, 103, /*->42865*/ // 3 children in Scope
/*42762*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42763*/       OPC_CheckType, MVT::i32,
/*42765*/       OPC_Scope, 65, /*->42832*/ // 2 children in Scope
/*42767*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42769*/         OPC_Scope, 30, /*->42801*/ // 2 children in Scope
/*42771*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42774*/           OPC_EmitInteger, MVT::i32, 14, 
/*42777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42783*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42801*/         /*Scope*/ 29, /*->42831*/
/*42802*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42805*/           OPC_EmitInteger, MVT::i32, 14, 
/*42808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42814*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42817*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42831*/         0, /*End of Scope*/
/*42832*/       /*Scope*/ 31, /*->42864*/
/*42833*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42835*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42838*/         OPC_EmitInteger, MVT::i32, 14, 
/*42841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42847*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42864*/       0, /*End of Scope*/
/*42865*/     /*Scope*/ 47|128,2/*303*/, /*->43170*/
/*42867*/       OPC_MoveChild, 1,
/*42869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42872*/       OPC_Scope, 38, /*->42912*/ // 6 children in Scope
/*42874*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*42876*/         OPC_MoveParent,
/*42877*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42878*/         OPC_CheckType, MVT::i32,
/*42880*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42882*/         OPC_EmitConvertToTarget, 1,
/*42884*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*42887*/         OPC_EmitInteger, MVT::i32, 14, 
/*42890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42896*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*42912*/       /*Scope*/ 35, /*->42948*/
/*42913*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42915*/         OPC_MoveParent,
/*42916*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42917*/         OPC_CheckType, MVT::i32,
/*42919*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42921*/         OPC_EmitConvertToTarget, 1,
/*42923*/         OPC_EmitInteger, MVT::i32, 14, 
/*42926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42932*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42948*/       /*Scope*/ 38, /*->42987*/
/*42949*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*42951*/         OPC_MoveParent,
/*42952*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42953*/         OPC_CheckType, MVT::i32,
/*42955*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42957*/         OPC_EmitConvertToTarget, 1,
/*42959*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42962*/         OPC_EmitInteger, MVT::i32, 14, 
/*42965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42971*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42974*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42987*/       /*Scope*/ 35, /*->43023*/
/*42988*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42990*/         OPC_MoveParent,
/*42991*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42992*/         OPC_CheckType, MVT::i32,
/*42994*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42996*/         OPC_EmitConvertToTarget, 1,
/*42998*/         OPC_EmitInteger, MVT::i32, 14, 
/*43001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43007*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43023*/       /*Scope*/ 38, /*->43062*/
/*43024*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*43026*/         OPC_MoveParent,
/*43027*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43028*/         OPC_CheckType, MVT::i32,
/*43030*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43032*/         OPC_EmitConvertToTarget, 1,
/*43034*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*43037*/         OPC_EmitInteger, MVT::i32, 14, 
/*43040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43046*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*43062*/       /*Scope*/ 106, /*->43169*/
/*43063*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*43065*/         OPC_MoveParent,
/*43066*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43067*/         OPC_CheckType, MVT::i32,
/*43069*/         OPC_Scope, 48, /*->43119*/ // 2 children in Scope
/*43071*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*43073*/           OPC_EmitConvertToTarget, 1,
/*43075*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43078*/           OPC_EmitInteger, MVT::i32, 14, 
/*43081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43084*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43094*/           OPC_EmitInteger, MVT::i32, 14, 
/*43097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43103*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43106*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43119*/         /*Scope*/ 48, /*->43168*/
/*43120*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43122*/           OPC_EmitConvertToTarget, 1,
/*43124*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43127*/           OPC_EmitInteger, MVT::i32, 14, 
/*43130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43133*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43143*/           OPC_EmitInteger, MVT::i32, 14, 
/*43146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43152*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43168*/         0, /*End of Scope*/
/*43169*/       0, /*End of Scope*/
/*43170*/     /*Scope*/ 61, /*->43232*/
/*43171*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43172*/       OPC_CheckType, MVT::i32,
/*43174*/       OPC_Scope, 27, /*->43203*/ // 2 children in Scope
/*43176*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43178*/         OPC_EmitInteger, MVT::i32, 14, 
/*43181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43187*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43203*/       /*Scope*/ 27, /*->43231*/
/*43204*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43206*/         OPC_EmitInteger, MVT::i32, 14, 
/*43209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43215*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43231*/       0, /*End of Scope*/
/*43232*/     0, /*End of Scope*/
/*43233*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->43601
/*43237*/     OPC_RecordChild0, // #0 = $Rn
/*43238*/     OPC_Scope, 82|128,1/*210*/, /*->43451*/ // 3 children in Scope
/*43241*/       OPC_RecordChild1, // #1 = $shift
/*43242*/       OPC_Scope, 36|128,1/*164*/, /*->43409*/ // 2 children in Scope
/*43245*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43246*/         OPC_CheckType, MVT::i32,
/*43248*/         OPC_Scope, 126, /*->43376*/ // 2 children in Scope
/*43250*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43252*/           OPC_Scope, 30, /*->43284*/ // 4 children in Scope
/*43254*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*43257*/             OPC_EmitInteger, MVT::i32, 14, 
/*43260*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43266*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43269*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43284*/           /*Scope*/ 30, /*->43315*/
/*43285*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*43288*/             OPC_EmitInteger, MVT::i32, 14, 
/*43291*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43297*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43300*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*43315*/           /*Scope*/ 29, /*->43345*/
/*43316*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*43319*/             OPC_EmitInteger, MVT::i32, 14, 
/*43322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43325*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43328*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43331*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43345*/           /*Scope*/ 29, /*->43375*/
/*43346*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*43349*/             OPC_EmitInteger, MVT::i32, 14, 
/*43352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43358*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43361*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43375*/           0, /*End of Scope*/
/*43376*/         /*Scope*/ 31, /*->43408*/
/*43377*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43379*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*43382*/           OPC_EmitInteger, MVT::i32, 14, 
/*43385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43391*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43394*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43408*/         0, /*End of Scope*/
/*43409*/       /*Scope*/ 40, /*->43450*/
/*43410*/         OPC_MoveChild, 1,
/*43412*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43415*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43417*/         OPC_MoveParent,
/*43418*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43419*/         OPC_CheckType, MVT::i32,
/*43421*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43423*/         OPC_EmitConvertToTarget, 1,
/*43425*/         OPC_EmitInteger, MVT::i32, 14, 
/*43428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43434*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43450*/       0, /*End of Scope*/
/*43451*/     /*Scope*/ 41, /*->43493*/
/*43452*/       OPC_MoveChild, 0,
/*43454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43457*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43459*/       OPC_MoveParent,
/*43460*/       OPC_RecordChild1, // #1 = $Rn
/*43461*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43462*/       OPC_CheckType, MVT::i32,
/*43464*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43466*/       OPC_EmitConvertToTarget, 0,
/*43468*/       OPC_EmitInteger, MVT::i32, 14, 
/*43471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43477*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43493*/     /*Scope*/ 106, /*->43600*/
/*43494*/       OPC_RecordChild1, // #1 = $imm
/*43495*/       OPC_Scope, 40, /*->43537*/ // 2 children in Scope
/*43497*/         OPC_MoveChild, 1,
/*43499*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43502*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43504*/         OPC_MoveParent,
/*43505*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43506*/         OPC_CheckType, MVT::i32,
/*43508*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43510*/         OPC_EmitConvertToTarget, 1,
/*43512*/         OPC_EmitInteger, MVT::i32, 14, 
/*43515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43521*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43537*/       /*Scope*/ 61, /*->43599*/
/*43538*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43539*/         OPC_CheckType, MVT::i32,
/*43541*/         OPC_Scope, 27, /*->43570*/ // 2 children in Scope
/*43543*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43545*/           OPC_EmitInteger, MVT::i32, 14, 
/*43548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43554*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43557*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43570*/         /*Scope*/ 27, /*->43598*/
/*43571*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43573*/           OPC_EmitInteger, MVT::i32, 14, 
/*43576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43582*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43585*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43598*/         0, /*End of Scope*/
/*43599*/       0, /*End of Scope*/
/*43600*/     0, /*End of Scope*/
/*43601*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->43885
/*43605*/     OPC_RecordChild0, // #0 = $Rn
/*43606*/     OPC_CheckChild0Type, MVT::i32,
/*43608*/     OPC_RecordChild1, // #1 = $shift
/*43609*/     OPC_Scope, 49, /*->43660*/ // 6 children in Scope
/*43611*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43613*/       OPC_Scope, 22, /*->43637*/ // 2 children in Scope
/*43615*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*43618*/         OPC_EmitInteger, MVT::i32, 14, 
/*43621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43637*/       /*Scope*/ 21, /*->43659*/
/*43638*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*43641*/         OPC_EmitInteger, MVT::i32, 14, 
/*43644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43659*/       0, /*End of Scope*/
/*43660*/     /*Scope*/ 23, /*->43684*/
/*43661*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43663*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*43666*/       OPC_EmitInteger, MVT::i32, 14, 
/*43669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43684*/     /*Scope*/ 10|128,1/*138*/, /*->43824*/
/*43686*/       OPC_MoveChild, 1,
/*43688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43691*/       OPC_Scope, 24, /*->43717*/ // 5 children in Scope
/*43693*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43695*/         OPC_MoveParent,
/*43696*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43698*/         OPC_EmitConvertToTarget, 1,
/*43700*/         OPC_EmitInteger, MVT::i32, 14, 
/*43703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43717*/       /*Scope*/ 27, /*->43745*/
/*43718*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*43720*/         OPC_MoveParent,
/*43721*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43723*/         OPC_EmitConvertToTarget, 1,
/*43725*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*43728*/         OPC_EmitInteger, MVT::i32, 14, 
/*43731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*43745*/       /*Scope*/ 24, /*->43770*/
/*43746*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*43748*/         OPC_MoveParent,
/*43749*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43751*/         OPC_EmitConvertToTarget, 1,
/*43753*/         OPC_EmitInteger, MVT::i32, 14, 
/*43756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*43770*/       /*Scope*/ 24, /*->43795*/
/*43771*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43773*/         OPC_MoveParent,
/*43774*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43776*/         OPC_EmitConvertToTarget, 1,
/*43778*/         OPC_EmitInteger, MVT::i32, 14, 
/*43781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43795*/       /*Scope*/ 27, /*->43823*/
/*43796*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*43798*/         OPC_MoveParent,
/*43799*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43801*/         OPC_EmitConvertToTarget, 1,
/*43803*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*43806*/         OPC_EmitInteger, MVT::i32, 14, 
/*43809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*43823*/       0, /*End of Scope*/
/*43824*/     /*Scope*/ 19, /*->43844*/
/*43825*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43827*/       OPC_EmitInteger, MVT::i32, 14, 
/*43830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43844*/     /*Scope*/ 19, /*->43864*/
/*43845*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43847*/       OPC_EmitInteger, MVT::i32, 14, 
/*43850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43864*/     /*Scope*/ 19, /*->43884*/
/*43865*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43867*/       OPC_EmitInteger, MVT::i32, 14, 
/*43870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43884*/     0, /*End of Scope*/
/*43885*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->43963
/*43888*/     OPC_RecordChild0, // #0 = $Rn
/*43889*/     OPC_CheckChild0Type, MVT::i32,
/*43891*/     OPC_Scope, 38, /*->43931*/ // 2 children in Scope
/*43893*/       OPC_MoveChild, 1,
/*43895*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*43898*/       OPC_CheckChild0Integer, 0, 
/*43900*/       OPC_RecordChild1, // #1 = $imm
/*43901*/       OPC_MoveChild, 1,
/*43903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43906*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43908*/       OPC_MoveParent,
/*43909*/       OPC_MoveParent,
/*43910*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43912*/       OPC_EmitConvertToTarget, 1,
/*43914*/       OPC_EmitInteger, MVT::i32, 14, 
/*43917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43931*/     /*Scope*/ 30, /*->43962*/
/*43932*/       OPC_RecordChild1, // #1 = $imm
/*43933*/       OPC_MoveChild, 1,
/*43935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43938*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43940*/       OPC_MoveParent,
/*43941*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43943*/       OPC_EmitConvertToTarget, 1,
/*43945*/       OPC_EmitInteger, MVT::i32, 14, 
/*43948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43962*/     0, /*End of Scope*/
/*43963*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->44159
/*43967*/     OPC_Scope, 58, /*->44027*/ // 2 children in Scope
/*43969*/       OPC_RecordNode, // #0 = $src
/*43970*/       OPC_CheckType, MVT::i32,
/*43972*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43974*/       OPC_Scope, 25, /*->44001*/ // 2 children in Scope
/*43976*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43979*/         OPC_EmitInteger, MVT::i32, 14, 
/*43982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*44001*/       /*Scope*/ 24, /*->44026*/
/*44002*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*44005*/         OPC_EmitInteger, MVT::i32, 14, 
/*44008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*44026*/       0, /*End of Scope*/
/*44027*/     /*Scope*/ 1|128,1/*129*/, /*->44158*/
/*44029*/       OPC_RecordChild0, // #0 = $Rm
/*44030*/       OPC_RecordChild1, // #1 = $imm
/*44031*/       OPC_Scope, 69, /*->44102*/ // 2 children in Scope
/*44033*/         OPC_MoveChild, 1,
/*44035*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44038*/         OPC_CheckType, MVT::i32,
/*44040*/         OPC_Scope, 30, /*->44072*/ // 2 children in Scope
/*44042*/           OPC_CheckPredicate, 51, // Predicate_imm0_31
/*44044*/           OPC_MoveParent,
/*44045*/           OPC_CheckType, MVT::i32,
/*44047*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44049*/           OPC_EmitConvertToTarget, 1,
/*44051*/           OPC_EmitInteger, MVT::i32, 14, 
/*44054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*44072*/         /*Scope*/ 28, /*->44101*/
/*44073*/           OPC_MoveParent,
/*44074*/           OPC_CheckType, MVT::i32,
/*44076*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44078*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44081*/           OPC_EmitConvertToTarget, 1,
/*44083*/           OPC_EmitInteger, MVT::i32, 14, 
/*44086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*44101*/         0, /*End of Scope*/
/*44102*/       /*Scope*/ 54, /*->44157*/
/*44103*/         OPC_CheckChild1Type, MVT::i32,
/*44105*/         OPC_CheckType, MVT::i32,
/*44107*/         OPC_Scope, 23, /*->44132*/ // 2 children in Scope
/*44109*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44111*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44114*/           OPC_EmitInteger, MVT::i32, 14, 
/*44117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*44132*/         /*Scope*/ 23, /*->44156*/
/*44133*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44135*/           OPC_EmitInteger, MVT::i32, 14, 
/*44138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44156*/         0, /*End of Scope*/
/*44157*/       0, /*End of Scope*/
/*44158*/     0, /*End of Scope*/
/*44159*/   /*SwitchOpcode*/ 16|128,101/*12944*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->57107
/*44163*/     OPC_Scope, 71, /*->44236*/ // 98 children in Scope
/*44165*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*44168*/       OPC_RecordChild1, // #0 = $a
/*44169*/       OPC_RecordChild2, // #1 = $pos
/*44170*/       OPC_MoveChild, 2,
/*44172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44175*/       OPC_Scope, 31, /*->44208*/ // 2 children in Scope
/*44177*/         OPC_CheckPredicate, 78, // Predicate_imm1_32
/*44179*/         OPC_MoveParent,
/*44180*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*44182*/         OPC_EmitConvertToTarget, 1,
/*44184*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*44187*/         OPC_EmitInteger, MVT::i32, 0, 
/*44190*/         OPC_EmitInteger, MVT::i32, 14, 
/*44193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 365:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*44208*/       /*Scope*/ 26, /*->44235*/
/*44209*/         OPC_MoveParent,
/*44210*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44212*/         OPC_EmitConvertToTarget, 1,
/*44214*/         OPC_EmitInteger, MVT::i32, 0, 
/*44217*/         OPC_EmitInteger, MVT::i32, 14, 
/*44220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 365:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*44235*/       0, /*End of Scope*/
/*44236*/     /*Scope*/ 68, /*->44305*/
/*44237*/       OPC_CheckChild0Integer, 116|128,2/*372*/, 
/*44240*/       OPC_RecordChild1, // #0 = $a
/*44241*/       OPC_RecordChild2, // #1 = $pos
/*44242*/       OPC_MoveChild, 2,
/*44244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44247*/       OPC_Scope, 28, /*->44277*/ // 2 children in Scope
/*44249*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*44251*/         OPC_MoveParent,
/*44252*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*44254*/         OPC_EmitConvertToTarget, 1,
/*44256*/         OPC_EmitInteger, MVT::i32, 0, 
/*44259*/         OPC_EmitInteger, MVT::i32, 14, 
/*44262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 372:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*44277*/       /*Scope*/ 26, /*->44304*/
/*44278*/         OPC_MoveParent,
/*44279*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44281*/         OPC_EmitConvertToTarget, 1,
/*44283*/         OPC_EmitInteger, MVT::i32, 0, 
/*44286*/         OPC_EmitInteger, MVT::i32, 14, 
/*44289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 372:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*44304*/       0, /*End of Scope*/
/*44305*/     /*Scope*/ 47, /*->44353*/
/*44306*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*44309*/       OPC_RecordChild1, // #0 = $Rm
/*44310*/       OPC_RecordChild2, // #1 = $Rn
/*44311*/       OPC_Scope, 19, /*->44332*/ // 2 children in Scope
/*44313*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44315*/         OPC_EmitInteger, MVT::i32, 14, 
/*44318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 360:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44332*/       /*Scope*/ 19, /*->44352*/
/*44333*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*44335*/         OPC_EmitInteger, MVT::i32, 14, 
/*44338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 360:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44352*/       0, /*End of Scope*/
/*44353*/     /*Scope*/ 47, /*->44401*/
/*44354*/       OPC_CheckChild0Integer, 105|128,2/*361*/, 
/*44357*/       OPC_RecordChild1, // #0 = $Rm
/*44358*/       OPC_RecordChild2, // #1 = $Rn
/*44359*/       OPC_Scope, 19, /*->44380*/ // 2 children in Scope
/*44361*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44363*/         OPC_EmitInteger, MVT::i32, 14, 
/*44366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 361:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44380*/       /*Scope*/ 19, /*->44400*/
/*44381*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*44383*/         OPC_EmitInteger, MVT::i32, 14, 
/*44386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 361:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44400*/       0, /*End of Scope*/
/*44401*/     /*Scope*/ 31, /*->44433*/
/*44402*/       OPC_CheckChild0Integer, 87|128,1/*215*/, 
/*44405*/       OPC_RecordChild1, // #0 = $Rn
/*44406*/       OPC_RecordChild2, // #1 = $Rm
/*44407*/       OPC_Scope, 11, /*->44420*/ // 2 children in Scope
/*44409*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 215:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44420*/       /*Scope*/ 11, /*->44432*/
/*44421*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 215:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44432*/       0, /*End of Scope*/
/*44433*/     /*Scope*/ 31, /*->44465*/
/*44434*/       OPC_CheckChild0Integer, 88|128,1/*216*/, 
/*44437*/       OPC_RecordChild1, // #0 = $Rn
/*44438*/       OPC_RecordChild2, // #1 = $Rm
/*44439*/       OPC_Scope, 11, /*->44452*/ // 2 children in Scope
/*44441*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 216:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44452*/       /*Scope*/ 11, /*->44464*/
/*44453*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 216:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44464*/       0, /*End of Scope*/
/*44465*/     /*Scope*/ 31, /*->44497*/
/*44466*/       OPC_CheckChild0Integer, 91|128,1/*219*/, 
/*44469*/       OPC_RecordChild1, // #0 = $Rn
/*44470*/       OPC_RecordChild2, // #1 = $Rm
/*44471*/       OPC_Scope, 11, /*->44484*/ // 2 children in Scope
/*44473*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 219:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44484*/       /*Scope*/ 11, /*->44496*/
/*44485*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 219:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44496*/       0, /*End of Scope*/
/*44497*/     /*Scope*/ 31, /*->44529*/
/*44498*/       OPC_CheckChild0Integer, 89|128,1/*217*/, 
/*44501*/       OPC_RecordChild1, // #0 = $Rn
/*44502*/       OPC_RecordChild2, // #1 = $Rm
/*44503*/       OPC_Scope, 11, /*->44516*/ // 2 children in Scope
/*44505*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 217:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44516*/       /*Scope*/ 11, /*->44528*/
/*44517*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 217:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44528*/       0, /*End of Scope*/
/*44529*/     /*Scope*/ 31, /*->44561*/
/*44530*/       OPC_CheckChild0Integer, 92|128,1/*220*/, 
/*44533*/       OPC_RecordChild1, // #0 = $Rn
/*44534*/       OPC_RecordChild2, // #1 = $Rm
/*44535*/       OPC_Scope, 11, /*->44548*/ // 2 children in Scope
/*44537*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 220:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44548*/       /*Scope*/ 11, /*->44560*/
/*44549*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 220:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44560*/       0, /*End of Scope*/
/*44561*/     /*Scope*/ 31, /*->44593*/
/*44562*/       OPC_CheckChild0Integer, 90|128,1/*218*/, 
/*44565*/       OPC_RecordChild1, // #0 = $Rn
/*44566*/       OPC_RecordChild2, // #1 = $Rm
/*44567*/       OPC_Scope, 11, /*->44580*/ // 2 children in Scope
/*44569*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 218:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44580*/       /*Scope*/ 11, /*->44592*/
/*44581*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 218:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44592*/       0, /*End of Scope*/
/*44593*/     /*Scope*/ 20, /*->44614*/
/*44594*/       OPC_CheckChild0Integer, 96|128,1/*224*/, 
/*44597*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*44599*/       OPC_EmitInteger, MVT::i32, 14, 
/*44602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 224:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*44614*/     /*Scope*/ 64, /*->44679*/
/*44615*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*44618*/       OPC_RecordChild1, // #0 = $Rn
/*44619*/       OPC_EmitInteger, MVT::i64, 0, 
/*44622*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*44625*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*44634*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44637*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*44647*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*44655*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44658*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*44667*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*44670*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 242:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*44679*/     /*Scope*/ 48, /*->44728*/
/*44680*/       OPC_CheckChild0Integer, 117|128,2/*373*/, 
/*44683*/       OPC_RecordChild1, // #0 = $Dm
/*44684*/       OPC_Scope, 20, /*->44706*/ // 2 children in Scope
/*44686*/         OPC_CheckChild1Type, MVT::f64,
/*44688*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*44690*/         OPC_EmitInteger, MVT::i32, 14, 
/*44693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 373:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*44706*/       /*Scope*/ 20, /*->44727*/
/*44707*/         OPC_CheckChild1Type, MVT::f32,
/*44709*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*44711*/         OPC_EmitInteger, MVT::i32, 14, 
/*44714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 373:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*44727*/       0, /*End of Scope*/
/*44728*/     /*Scope*/ 48, /*->44777*/
/*44729*/       OPC_CheckChild0Integer, 118|128,2/*374*/, 
/*44732*/       OPC_RecordChild1, // #0 = $Dm
/*44733*/       OPC_Scope, 20, /*->44755*/ // 2 children in Scope
/*44735*/         OPC_CheckChild1Type, MVT::f64,
/*44737*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*44739*/         OPC_EmitInteger, MVT::i32, 14, 
/*44742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 374:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*44755*/       /*Scope*/ 20, /*->44776*/
/*44756*/         OPC_CheckChild1Type, MVT::f32,
/*44758*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*44760*/         OPC_EmitInteger, MVT::i32, 14, 
/*44763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 374:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*44776*/       0, /*End of Scope*/
/*44777*/     /*Scope*/ 52|128,17/*2228*/, /*->47007*/
/*44779*/       OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44782*/       OPC_Scope, 36|128,2/*292*/, /*->45077*/ // 15 children in Scope
/*44785*/         OPC_RecordChild1, // #0 = $src1
/*44786*/         OPC_Scope, 112, /*->44900*/ // 4 children in Scope
/*44788*/           OPC_CheckChild1Type, MVT::v4i16,
/*44790*/           OPC_MoveChild, 2,
/*44792*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44795*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*44798*/           OPC_Scope, 49, /*->44849*/ // 2 children in Scope
/*44800*/             OPC_RecordChild1, // #1 = $Vn
/*44801*/             OPC_CheckChild1Type, MVT::v4i16,
/*44803*/             OPC_MoveChild, 2,
/*44805*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44808*/             OPC_RecordChild0, // #2 = $Vm
/*44809*/             OPC_CheckChild0Type, MVT::v4i16,
/*44811*/             OPC_RecordChild1, // #3 = $lane
/*44812*/             OPC_MoveChild, 1,
/*44814*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44817*/             OPC_MoveParent,
/*44818*/             OPC_CheckType, MVT::v4i16,
/*44820*/             OPC_MoveParent,
/*44821*/             OPC_CheckType, MVT::v4i16,
/*44823*/             OPC_MoveParent,
/*44824*/             OPC_CheckType, MVT::v4i16,
/*44826*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44828*/             OPC_EmitConvertToTarget, 3,
/*44830*/             OPC_EmitInteger, MVT::i32, 14, 
/*44833*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44836*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44849*/           /*Scope*/ 49, /*->44899*/
/*44850*/             OPC_MoveChild, 1,
/*44852*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44855*/             OPC_RecordChild0, // #1 = $Vm
/*44856*/             OPC_CheckChild0Type, MVT::v4i16,
/*44858*/             OPC_RecordChild1, // #2 = $lane
/*44859*/             OPC_MoveChild, 1,
/*44861*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44864*/             OPC_MoveParent,
/*44865*/             OPC_CheckType, MVT::v4i16,
/*44867*/             OPC_MoveParent,
/*44868*/             OPC_RecordChild2, // #3 = $Vn
/*44869*/             OPC_CheckChild2Type, MVT::v4i16,
/*44871*/             OPC_CheckType, MVT::v4i16,
/*44873*/             OPC_MoveParent,
/*44874*/             OPC_CheckType, MVT::v4i16,
/*44876*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44878*/             OPC_EmitConvertToTarget, 2,
/*44880*/             OPC_EmitInteger, MVT::i32, 14, 
/*44883*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44886*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 311:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44899*/           0, /*End of Scope*/
/*44900*/         /*Scope*/ 59, /*->44960*/
/*44901*/           OPC_CheckChild1Type, MVT::v2i32,
/*44903*/           OPC_MoveChild, 2,
/*44905*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44908*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*44911*/           OPC_RecordChild1, // #1 = $Vn
/*44912*/           OPC_CheckChild1Type, MVT::v2i32,
/*44914*/           OPC_MoveChild, 2,
/*44916*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44919*/           OPC_RecordChild0, // #2 = $Vm
/*44920*/           OPC_CheckChild0Type, MVT::v2i32,
/*44922*/           OPC_RecordChild1, // #3 = $lane
/*44923*/           OPC_MoveChild, 1,
/*44925*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44928*/           OPC_MoveParent,
/*44929*/           OPC_CheckType, MVT::v2i32,
/*44931*/           OPC_MoveParent,
/*44932*/           OPC_CheckType, MVT::v2i32,
/*44934*/           OPC_MoveParent,
/*44935*/           OPC_CheckType, MVT::v2i32,
/*44937*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44939*/           OPC_EmitConvertToTarget, 3,
/*44941*/           OPC_EmitInteger, MVT::i32, 14, 
/*44944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44947*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44960*/         /*Scope*/ 57, /*->45018*/
/*44961*/           OPC_CheckChild1Type, MVT::v4i32,
/*44963*/           OPC_MoveChild, 2,
/*44965*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44968*/           OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*44971*/           OPC_RecordChild1, // #1 = $Vn
/*44972*/           OPC_CheckChild1Type, MVT::v4i16,
/*44974*/           OPC_MoveChild, 2,
/*44976*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44979*/           OPC_RecordChild0, // #2 = $Vm
/*44980*/           OPC_CheckChild0Type, MVT::v4i16,
/*44982*/           OPC_RecordChild1, // #3 = $lane
/*44983*/           OPC_MoveChild, 1,
/*44985*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44988*/           OPC_MoveParent,
/*44989*/           OPC_CheckType, MVT::v4i16,
/*44991*/           OPC_MoveParent,
/*44992*/           OPC_CheckType, MVT::v4i32,
/*44994*/           OPC_MoveParent,
/*44995*/           OPC_CheckType, MVT::v4i32,
/*44997*/           OPC_EmitConvertToTarget, 3,
/*44999*/           OPC_EmitInteger, MVT::i32, 14, 
/*45002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45018*/         /*Scope*/ 57, /*->45076*/
/*45019*/           OPC_CheckChild1Type, MVT::v2i64,
/*45021*/           OPC_MoveChild, 2,
/*45023*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45026*/           OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*45029*/           OPC_RecordChild1, // #1 = $Vn
/*45030*/           OPC_CheckChild1Type, MVT::v2i32,
/*45032*/           OPC_MoveChild, 2,
/*45034*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45037*/           OPC_RecordChild0, // #2 = $Vm
/*45038*/           OPC_CheckChild0Type, MVT::v2i32,
/*45040*/           OPC_RecordChild1, // #3 = $lane
/*45041*/           OPC_MoveChild, 1,
/*45043*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45046*/           OPC_MoveParent,
/*45047*/           OPC_CheckType, MVT::v2i32,
/*45049*/           OPC_MoveParent,
/*45050*/           OPC_CheckType, MVT::v2i64,
/*45052*/           OPC_MoveParent,
/*45053*/           OPC_CheckType, MVT::v2i64,
/*45055*/           OPC_EmitConvertToTarget, 3,
/*45057*/           OPC_EmitInteger, MVT::i32, 14, 
/*45060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 303:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45076*/         0, /*End of Scope*/
/*45077*/       /*Scope*/ 116, /*->45194*/
/*45078*/         OPC_MoveChild, 1,
/*45080*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45083*/         OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*45086*/         OPC_Scope, 52, /*->45140*/ // 2 children in Scope
/*45088*/           OPC_RecordChild1, // #0 = $Vn
/*45089*/           OPC_CheckChild1Type, MVT::v4i16,
/*45091*/           OPC_MoveChild, 2,
/*45093*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45096*/           OPC_RecordChild0, // #1 = $Vm
/*45097*/           OPC_CheckChild0Type, MVT::v4i16,
/*45099*/           OPC_RecordChild1, // #2 = $lane
/*45100*/           OPC_MoveChild, 1,
/*45102*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45105*/           OPC_MoveParent,
/*45106*/           OPC_CheckType, MVT::v4i16,
/*45108*/           OPC_MoveParent,
/*45109*/           OPC_CheckType, MVT::v4i16,
/*45111*/           OPC_MoveParent,
/*45112*/           OPC_RecordChild2, // #3 = $src1
/*45113*/           OPC_CheckChild2Type, MVT::v4i16,
/*45115*/           OPC_CheckType, MVT::v4i16,
/*45117*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45119*/           OPC_EmitConvertToTarget, 2,
/*45121*/           OPC_EmitInteger, MVT::i32, 14, 
/*45124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45140*/         /*Scope*/ 52, /*->45193*/
/*45141*/           OPC_MoveChild, 1,
/*45143*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45146*/           OPC_RecordChild0, // #0 = $Vm
/*45147*/           OPC_CheckChild0Type, MVT::v4i16,
/*45149*/           OPC_RecordChild1, // #1 = $lane
/*45150*/           OPC_MoveChild, 1,
/*45152*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45155*/           OPC_MoveParent,
/*45156*/           OPC_CheckType, MVT::v4i16,
/*45158*/           OPC_MoveParent,
/*45159*/           OPC_RecordChild2, // #2 = $Vn
/*45160*/           OPC_CheckChild2Type, MVT::v4i16,
/*45162*/           OPC_CheckType, MVT::v4i16,
/*45164*/           OPC_MoveParent,
/*45165*/           OPC_RecordChild2, // #3 = $src1
/*45166*/           OPC_CheckChild2Type, MVT::v4i16,
/*45168*/           OPC_CheckType, MVT::v4i16,
/*45170*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45172*/           OPC_EmitConvertToTarget, 1,
/*45174*/           OPC_EmitInteger, MVT::i32, 14, 
/*45177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45180*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, (intrinsic_wo_chain:v4i16 311:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45193*/         0, /*End of Scope*/
/*45194*/       /*Scope*/ 60, /*->45255*/
/*45195*/         OPC_RecordChild1, // #0 = $src1
/*45196*/         OPC_CheckChild1Type, MVT::v2i32,
/*45198*/         OPC_MoveChild, 2,
/*45200*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45203*/         OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*45206*/         OPC_MoveChild, 1,
/*45208*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45211*/         OPC_RecordChild0, // #1 = $Vm
/*45212*/         OPC_CheckChild0Type, MVT::v2i32,
/*45214*/         OPC_RecordChild1, // #2 = $lane
/*45215*/         OPC_MoveChild, 1,
/*45217*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45220*/         OPC_MoveParent,
/*45221*/         OPC_CheckType, MVT::v2i32,
/*45223*/         OPC_MoveParent,
/*45224*/         OPC_RecordChild2, // #3 = $Vn
/*45225*/         OPC_CheckChild2Type, MVT::v2i32,
/*45227*/         OPC_CheckType, MVT::v2i32,
/*45229*/         OPC_MoveParent,
/*45230*/         OPC_CheckType, MVT::v2i32,
/*45232*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45234*/         OPC_EmitConvertToTarget, 2,
/*45236*/         OPC_EmitInteger, MVT::i32, 14, 
/*45239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 311:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45255*/       /*Scope*/ 116, /*->45372*/
/*45256*/         OPC_MoveChild, 1,
/*45258*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45261*/         OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*45264*/         OPC_Scope, 52, /*->45318*/ // 2 children in Scope
/*45266*/           OPC_RecordChild1, // #0 = $Vn
/*45267*/           OPC_CheckChild1Type, MVT::v2i32,
/*45269*/           OPC_MoveChild, 2,
/*45271*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45274*/           OPC_RecordChild0, // #1 = $Vm
/*45275*/           OPC_CheckChild0Type, MVT::v2i32,
/*45277*/           OPC_RecordChild1, // #2 = $lane
/*45278*/           OPC_MoveChild, 1,
/*45280*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45283*/           OPC_MoveParent,
/*45284*/           OPC_CheckType, MVT::v2i32,
/*45286*/           OPC_MoveParent,
/*45287*/           OPC_CheckType, MVT::v2i32,
/*45289*/           OPC_MoveParent,
/*45290*/           OPC_RecordChild2, // #3 = $src1
/*45291*/           OPC_CheckChild2Type, MVT::v2i32,
/*45293*/           OPC_CheckType, MVT::v2i32,
/*45295*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45297*/           OPC_EmitConvertToTarget, 2,
/*45299*/           OPC_EmitInteger, MVT::i32, 14, 
/*45302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45318*/         /*Scope*/ 52, /*->45371*/
/*45319*/           OPC_MoveChild, 1,
/*45321*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45324*/           OPC_RecordChild0, // #0 = $Vm
/*45325*/           OPC_CheckChild0Type, MVT::v2i32,
/*45327*/           OPC_RecordChild1, // #1 = $lane
/*45328*/           OPC_MoveChild, 1,
/*45330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45333*/           OPC_MoveParent,
/*45334*/           OPC_CheckType, MVT::v2i32,
/*45336*/           OPC_MoveParent,
/*45337*/           OPC_RecordChild2, // #2 = $Vn
/*45338*/           OPC_CheckChild2Type, MVT::v2i32,
/*45340*/           OPC_CheckType, MVT::v2i32,
/*45342*/           OPC_MoveParent,
/*45343*/           OPC_RecordChild2, // #3 = $src1
/*45344*/           OPC_CheckChild2Type, MVT::v2i32,
/*45346*/           OPC_CheckType, MVT::v2i32,
/*45348*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45350*/           OPC_EmitConvertToTarget, 1,
/*45352*/           OPC_EmitInteger, MVT::i32, 14, 
/*45355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45358*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, (intrinsic_wo_chain:v2i32 311:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45371*/         0, /*End of Scope*/
/*45372*/       /*Scope*/ 58, /*->45431*/
/*45373*/         OPC_RecordChild1, // #0 = $src1
/*45374*/         OPC_CheckChild1Type, MVT::v4i32,
/*45376*/         OPC_MoveChild, 2,
/*45378*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45381*/         OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*45384*/         OPC_MoveChild, 1,
/*45386*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45389*/         OPC_RecordChild0, // #1 = $Vm
/*45390*/         OPC_CheckChild0Type, MVT::v4i16,
/*45392*/         OPC_RecordChild1, // #2 = $lane
/*45393*/         OPC_MoveChild, 1,
/*45395*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45398*/         OPC_MoveParent,
/*45399*/         OPC_CheckType, MVT::v4i16,
/*45401*/         OPC_MoveParent,
/*45402*/         OPC_RecordChild2, // #3 = $Vn
/*45403*/         OPC_CheckChild2Type, MVT::v4i16,
/*45405*/         OPC_CheckType, MVT::v4i32,
/*45407*/         OPC_MoveParent,
/*45408*/         OPC_CheckType, MVT::v4i32,
/*45410*/         OPC_EmitConvertToTarget, 2,
/*45412*/         OPC_EmitInteger, MVT::i32, 14, 
/*45415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 306:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45431*/       /*Scope*/ 112, /*->45544*/
/*45432*/         OPC_MoveChild, 1,
/*45434*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45437*/         OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*45440*/         OPC_Scope, 50, /*->45492*/ // 2 children in Scope
/*45442*/           OPC_RecordChild1, // #0 = $Vn
/*45443*/           OPC_CheckChild1Type, MVT::v4i16,
/*45445*/           OPC_MoveChild, 2,
/*45447*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45450*/           OPC_RecordChild0, // #1 = $Vm
/*45451*/           OPC_CheckChild0Type, MVT::v4i16,
/*45453*/           OPC_RecordChild1, // #2 = $lane
/*45454*/           OPC_MoveChild, 1,
/*45456*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45459*/           OPC_MoveParent,
/*45460*/           OPC_CheckType, MVT::v4i16,
/*45462*/           OPC_MoveParent,
/*45463*/           OPC_CheckType, MVT::v4i32,
/*45465*/           OPC_MoveParent,
/*45466*/           OPC_RecordChild2, // #3 = $src1
/*45467*/           OPC_CheckChild2Type, MVT::v4i32,
/*45469*/           OPC_CheckType, MVT::v4i32,
/*45471*/           OPC_EmitConvertToTarget, 2,
/*45473*/           OPC_EmitInteger, MVT::i32, 14, 
/*45476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45492*/         /*Scope*/ 50, /*->45543*/
/*45493*/           OPC_MoveChild, 1,
/*45495*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45498*/           OPC_RecordChild0, // #0 = $Vm
/*45499*/           OPC_CheckChild0Type, MVT::v4i16,
/*45501*/           OPC_RecordChild1, // #1 = $lane
/*45502*/           OPC_MoveChild, 1,
/*45504*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45507*/           OPC_MoveParent,
/*45508*/           OPC_CheckType, MVT::v4i16,
/*45510*/           OPC_MoveParent,
/*45511*/           OPC_RecordChild2, // #2 = $Vn
/*45512*/           OPC_CheckChild2Type, MVT::v4i16,
/*45514*/           OPC_CheckType, MVT::v4i32,
/*45516*/           OPC_MoveParent,
/*45517*/           OPC_RecordChild2, // #3 = $src1
/*45518*/           OPC_CheckChild2Type, MVT::v4i32,
/*45520*/           OPC_CheckType, MVT::v4i32,
/*45522*/           OPC_EmitConvertToTarget, 1,
/*45524*/           OPC_EmitInteger, MVT::i32, 14, 
/*45527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (intrinsic_wo_chain:v4i32 306:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45543*/         0, /*End of Scope*/
/*45544*/       /*Scope*/ 58, /*->45603*/
/*45545*/         OPC_RecordChild1, // #0 = $src1
/*45546*/         OPC_CheckChild1Type, MVT::v2i64,
/*45548*/         OPC_MoveChild, 2,
/*45550*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45553*/         OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*45556*/         OPC_MoveChild, 1,
/*45558*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45561*/         OPC_RecordChild0, // #1 = $Vm
/*45562*/         OPC_CheckChild0Type, MVT::v2i32,
/*45564*/         OPC_RecordChild1, // #2 = $lane
/*45565*/         OPC_MoveChild, 1,
/*45567*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45570*/         OPC_MoveParent,
/*45571*/         OPC_CheckType, MVT::v2i32,
/*45573*/         OPC_MoveParent,
/*45574*/         OPC_RecordChild2, // #3 = $Vn
/*45575*/         OPC_CheckChild2Type, MVT::v2i32,
/*45577*/         OPC_CheckType, MVT::v2i64,
/*45579*/         OPC_MoveParent,
/*45580*/         OPC_CheckType, MVT::v2i64,
/*45582*/         OPC_EmitConvertToTarget, 2,
/*45584*/         OPC_EmitInteger, MVT::i32, 14, 
/*45587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 303:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 306:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45603*/       /*Scope*/ 112, /*->45716*/
/*45604*/         OPC_MoveChild, 1,
/*45606*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45609*/         OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*45612*/         OPC_Scope, 50, /*->45664*/ // 2 children in Scope
/*45614*/           OPC_RecordChild1, // #0 = $Vn
/*45615*/           OPC_CheckChild1Type, MVT::v2i32,
/*45617*/           OPC_MoveChild, 2,
/*45619*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45622*/           OPC_RecordChild0, // #1 = $Vm
/*45623*/           OPC_CheckChild0Type, MVT::v2i32,
/*45625*/           OPC_RecordChild1, // #2 = $lane
/*45626*/           OPC_MoveChild, 1,
/*45628*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45631*/           OPC_MoveParent,
/*45632*/           OPC_CheckType, MVT::v2i32,
/*45634*/           OPC_MoveParent,
/*45635*/           OPC_CheckType, MVT::v2i64,
/*45637*/           OPC_MoveParent,
/*45638*/           OPC_RecordChild2, // #3 = $src1
/*45639*/           OPC_CheckChild2Type, MVT::v2i64,
/*45641*/           OPC_CheckType, MVT::v2i64,
/*45643*/           OPC_EmitConvertToTarget, 2,
/*45645*/           OPC_EmitInteger, MVT::i32, 14, 
/*45648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45651*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 303:iPTR, (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45664*/         /*Scope*/ 50, /*->45715*/
/*45665*/           OPC_MoveChild, 1,
/*45667*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45670*/           OPC_RecordChild0, // #0 = $Vm
/*45671*/           OPC_CheckChild0Type, MVT::v2i32,
/*45673*/           OPC_RecordChild1, // #1 = $lane
/*45674*/           OPC_MoveChild, 1,
/*45676*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45679*/           OPC_MoveParent,
/*45680*/           OPC_CheckType, MVT::v2i32,
/*45682*/           OPC_MoveParent,
/*45683*/           OPC_RecordChild2, // #2 = $Vn
/*45684*/           OPC_CheckChild2Type, MVT::v2i32,
/*45686*/           OPC_CheckType, MVT::v2i64,
/*45688*/           OPC_MoveParent,
/*45689*/           OPC_RecordChild2, // #3 = $src1
/*45690*/           OPC_CheckChild2Type, MVT::v2i64,
/*45692*/           OPC_CheckType, MVT::v2i64,
/*45694*/           OPC_EmitConvertToTarget, 1,
/*45696*/           OPC_EmitInteger, MVT::i32, 14, 
/*45699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 303:iPTR, (intrinsic_wo_chain:v2i64 306:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45715*/         0, /*End of Scope*/
/*45716*/       /*Scope*/ 100|128,1/*228*/, /*->45946*/
/*45718*/         OPC_RecordChild1, // #0 = $src1
/*45719*/         OPC_Scope, 18|128,1/*146*/, /*->45868*/ // 2 children in Scope
/*45722*/           OPC_CheckChild1Type, MVT::v8i16,
/*45724*/           OPC_MoveChild, 2,
/*45726*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45729*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*45732*/           OPC_Scope, 66, /*->45800*/ // 2 children in Scope
/*45734*/             OPC_RecordChild1, // #1 = $src2
/*45735*/             OPC_CheckChild1Type, MVT::v8i16,
/*45737*/             OPC_MoveChild, 2,
/*45739*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45742*/             OPC_RecordChild0, // #2 = $src3
/*45743*/             OPC_CheckChild0Type, MVT::v8i16,
/*45745*/             OPC_RecordChild1, // #3 = $lane
/*45746*/             OPC_MoveChild, 1,
/*45748*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45751*/             OPC_MoveParent,
/*45752*/             OPC_CheckType, MVT::v8i16,
/*45754*/             OPC_MoveParent,
/*45755*/             OPC_CheckType, MVT::v8i16,
/*45757*/             OPC_MoveParent,
/*45758*/             OPC_CheckType, MVT::v8i16,
/*45760*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45762*/             OPC_EmitConvertToTarget, 3,
/*45764*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45767*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*45776*/             OPC_EmitConvertToTarget, 3,
/*45778*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*45781*/             OPC_EmitInteger, MVT::i32, 14, 
/*45784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45800*/           /*Scope*/ 66, /*->45867*/
/*45801*/             OPC_MoveChild, 1,
/*45803*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45806*/             OPC_RecordChild0, // #1 = $src3
/*45807*/             OPC_CheckChild0Type, MVT::v8i16,
/*45809*/             OPC_RecordChild1, // #2 = $lane
/*45810*/             OPC_MoveChild, 1,
/*45812*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45815*/             OPC_MoveParent,
/*45816*/             OPC_CheckType, MVT::v8i16,
/*45818*/             OPC_MoveParent,
/*45819*/             OPC_RecordChild2, // #3 = $src2
/*45820*/             OPC_CheckChild2Type, MVT::v8i16,
/*45822*/             OPC_CheckType, MVT::v8i16,
/*45824*/             OPC_MoveParent,
/*45825*/             OPC_CheckType, MVT::v8i16,
/*45827*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45829*/             OPC_EmitConvertToTarget, 2,
/*45831*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45834*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45843*/             OPC_EmitConvertToTarget, 2,
/*45845*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*45848*/             OPC_EmitInteger, MVT::i32, 14, 
/*45851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45854*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 311:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45867*/           0, /*End of Scope*/
/*45868*/         /*Scope*/ 76, /*->45945*/
/*45869*/           OPC_CheckChild1Type, MVT::v4i32,
/*45871*/           OPC_MoveChild, 2,
/*45873*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45876*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*45879*/           OPC_RecordChild1, // #1 = $src2
/*45880*/           OPC_CheckChild1Type, MVT::v4i32,
/*45882*/           OPC_MoveChild, 2,
/*45884*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45887*/           OPC_RecordChild0, // #2 = $src3
/*45888*/           OPC_CheckChild0Type, MVT::v4i32,
/*45890*/           OPC_RecordChild1, // #3 = $lane
/*45891*/           OPC_MoveChild, 1,
/*45893*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45896*/           OPC_MoveParent,
/*45897*/           OPC_CheckType, MVT::v4i32,
/*45899*/           OPC_MoveParent,
/*45900*/           OPC_CheckType, MVT::v4i32,
/*45902*/           OPC_MoveParent,
/*45903*/           OPC_CheckType, MVT::v4i32,
/*45905*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45907*/           OPC_EmitConvertToTarget, 3,
/*45909*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45912*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*45921*/           OPC_EmitConvertToTarget, 3,
/*45923*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45926*/           OPC_EmitInteger, MVT::i32, 14, 
/*45929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45932*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45945*/         0, /*End of Scope*/
/*45946*/       /*Scope*/ 22|128,1/*150*/, /*->46098*/
/*45948*/         OPC_MoveChild, 1,
/*45950*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45953*/         OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*45956*/         OPC_Scope, 69, /*->46027*/ // 2 children in Scope
/*45958*/           OPC_RecordChild1, // #0 = $src2
/*45959*/           OPC_CheckChild1Type, MVT::v8i16,
/*45961*/           OPC_MoveChild, 2,
/*45963*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45966*/           OPC_RecordChild0, // #1 = $src3
/*45967*/           OPC_CheckChild0Type, MVT::v8i16,
/*45969*/           OPC_RecordChild1, // #2 = $lane
/*45970*/           OPC_MoveChild, 1,
/*45972*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45975*/           OPC_MoveParent,
/*45976*/           OPC_CheckType, MVT::v8i16,
/*45978*/           OPC_MoveParent,
/*45979*/           OPC_CheckType, MVT::v8i16,
/*45981*/           OPC_MoveParent,
/*45982*/           OPC_RecordChild2, // #3 = $src1
/*45983*/           OPC_CheckChild2Type, MVT::v8i16,
/*45985*/           OPC_CheckType, MVT::v8i16,
/*45987*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45989*/           OPC_EmitConvertToTarget, 2,
/*45991*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45994*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46003*/           OPC_EmitConvertToTarget, 2,
/*46005*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46008*/           OPC_EmitInteger, MVT::i32, 14, 
/*46011*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46014*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46027*/         /*Scope*/ 69, /*->46097*/
/*46028*/           OPC_MoveChild, 1,
/*46030*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46033*/           OPC_RecordChild0, // #0 = $src3
/*46034*/           OPC_CheckChild0Type, MVT::v8i16,
/*46036*/           OPC_RecordChild1, // #1 = $lane
/*46037*/           OPC_MoveChild, 1,
/*46039*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46042*/           OPC_MoveParent,
/*46043*/           OPC_CheckType, MVT::v8i16,
/*46045*/           OPC_MoveParent,
/*46046*/           OPC_RecordChild2, // #2 = $src2
/*46047*/           OPC_CheckChild2Type, MVT::v8i16,
/*46049*/           OPC_CheckType, MVT::v8i16,
/*46051*/           OPC_MoveParent,
/*46052*/           OPC_RecordChild2, // #3 = $src1
/*46053*/           OPC_CheckChild2Type, MVT::v8i16,
/*46055*/           OPC_CheckType, MVT::v8i16,
/*46057*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46059*/           OPC_EmitConvertToTarget, 1,
/*46061*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46064*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*46073*/           OPC_EmitConvertToTarget, 1,
/*46075*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46078*/           OPC_EmitInteger, MVT::i32, 14, 
/*46081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (intrinsic_wo_chain:v8i16 311:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46097*/         0, /*End of Scope*/
/*46098*/       /*Scope*/ 77, /*->46176*/
/*46099*/         OPC_RecordChild1, // #0 = $src1
/*46100*/         OPC_CheckChild1Type, MVT::v4i32,
/*46102*/         OPC_MoveChild, 2,
/*46104*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46107*/         OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46110*/         OPC_MoveChild, 1,
/*46112*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46115*/         OPC_RecordChild0, // #1 = $src3
/*46116*/         OPC_CheckChild0Type, MVT::v4i32,
/*46118*/         OPC_RecordChild1, // #2 = $lane
/*46119*/         OPC_MoveChild, 1,
/*46121*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46124*/         OPC_MoveParent,
/*46125*/         OPC_CheckType, MVT::v4i32,
/*46127*/         OPC_MoveParent,
/*46128*/         OPC_RecordChild2, // #3 = $src2
/*46129*/         OPC_CheckChild2Type, MVT::v4i32,
/*46131*/         OPC_CheckType, MVT::v4i32,
/*46133*/         OPC_MoveParent,
/*46134*/         OPC_CheckType, MVT::v4i32,
/*46136*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46138*/         OPC_EmitConvertToTarget, 2,
/*46140*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46143*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46152*/         OPC_EmitConvertToTarget, 2,
/*46154*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46157*/         OPC_EmitInteger, MVT::i32, 14, 
/*46160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 311:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46176*/       /*Scope*/ 22|128,1/*150*/, /*->46328*/
/*46178*/         OPC_MoveChild, 1,
/*46180*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46183*/         OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46186*/         OPC_Scope, 69, /*->46257*/ // 2 children in Scope
/*46188*/           OPC_RecordChild1, // #0 = $src2
/*46189*/           OPC_CheckChild1Type, MVT::v4i32,
/*46191*/           OPC_MoveChild, 2,
/*46193*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46196*/           OPC_RecordChild0, // #1 = $src3
/*46197*/           OPC_CheckChild0Type, MVT::v4i32,
/*46199*/           OPC_RecordChild1, // #2 = $lane
/*46200*/           OPC_MoveChild, 1,
/*46202*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46205*/           OPC_MoveParent,
/*46206*/           OPC_CheckType, MVT::v4i32,
/*46208*/           OPC_MoveParent,
/*46209*/           OPC_CheckType, MVT::v4i32,
/*46211*/           OPC_MoveParent,
/*46212*/           OPC_RecordChild2, // #3 = $src1
/*46213*/           OPC_CheckChild2Type, MVT::v4i32,
/*46215*/           OPC_CheckType, MVT::v4i32,
/*46217*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46219*/           OPC_EmitConvertToTarget, 2,
/*46221*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46224*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46233*/           OPC_EmitConvertToTarget, 2,
/*46235*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46238*/           OPC_EmitInteger, MVT::i32, 14, 
/*46241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46257*/         /*Scope*/ 69, /*->46327*/
/*46258*/           OPC_MoveChild, 1,
/*46260*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46263*/           OPC_RecordChild0, // #0 = $src3
/*46264*/           OPC_CheckChild0Type, MVT::v4i32,
/*46266*/           OPC_RecordChild1, // #1 = $lane
/*46267*/           OPC_MoveChild, 1,
/*46269*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46272*/           OPC_MoveParent,
/*46273*/           OPC_CheckType, MVT::v4i32,
/*46275*/           OPC_MoveParent,
/*46276*/           OPC_RecordChild2, // #2 = $src2
/*46277*/           OPC_CheckChild2Type, MVT::v4i32,
/*46279*/           OPC_CheckType, MVT::v4i32,
/*46281*/           OPC_MoveParent,
/*46282*/           OPC_RecordChild2, // #3 = $src1
/*46283*/           OPC_CheckChild2Type, MVT::v4i32,
/*46285*/           OPC_CheckType, MVT::v4i32,
/*46287*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46289*/           OPC_EmitConvertToTarget, 1,
/*46291*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46294*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*46303*/           OPC_EmitConvertToTarget, 1,
/*46305*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46308*/           OPC_EmitInteger, MVT::i32, 14, 
/*46311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46314*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (intrinsic_wo_chain:v4i32 311:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46327*/         0, /*End of Scope*/
/*46328*/       /*Scope*/ 117|128,1/*245*/, /*->46575*/
/*46330*/         OPC_RecordChild1, // #0 = $src1
/*46331*/         OPC_Scope, 41, /*->46374*/ // 5 children in Scope
/*46333*/           OPC_CheckChild1Type, MVT::v4i16,
/*46335*/           OPC_MoveChild, 2,
/*46337*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46340*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46343*/           OPC_RecordChild1, // #1 = $Vn
/*46344*/           OPC_CheckChild1Type, MVT::v4i16,
/*46346*/           OPC_RecordChild2, // #2 = $Vm
/*46347*/           OPC_CheckChild2Type, MVT::v4i16,
/*46349*/           OPC_CheckType, MVT::v4i16,
/*46351*/           OPC_MoveParent,
/*46352*/           OPC_CheckType, MVT::v4i16,
/*46354*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46356*/           OPC_EmitInteger, MVT::i32, 14, 
/*46359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46374*/         /*Scope*/ 41, /*->46416*/
/*46375*/           OPC_CheckChild1Type, MVT::v2i32,
/*46377*/           OPC_MoveChild, 2,
/*46379*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46382*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46385*/           OPC_RecordChild1, // #1 = $Vn
/*46386*/           OPC_CheckChild1Type, MVT::v2i32,
/*46388*/           OPC_RecordChild2, // #2 = $Vm
/*46389*/           OPC_CheckChild2Type, MVT::v2i32,
/*46391*/           OPC_CheckType, MVT::v2i32,
/*46393*/           OPC_MoveParent,
/*46394*/           OPC_CheckType, MVT::v2i32,
/*46396*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46398*/           OPC_EmitInteger, MVT::i32, 14, 
/*46401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46416*/         /*Scope*/ 41, /*->46458*/
/*46417*/           OPC_CheckChild1Type, MVT::v8i16,
/*46419*/           OPC_MoveChild, 2,
/*46421*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46424*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46427*/           OPC_RecordChild1, // #1 = $Vn
/*46428*/           OPC_CheckChild1Type, MVT::v8i16,
/*46430*/           OPC_RecordChild2, // #2 = $Vm
/*46431*/           OPC_CheckChild2Type, MVT::v8i16,
/*46433*/           OPC_CheckType, MVT::v8i16,
/*46435*/           OPC_MoveParent,
/*46436*/           OPC_CheckType, MVT::v8i16,
/*46438*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46440*/           OPC_EmitInteger, MVT::i32, 14, 
/*46443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46446*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46458*/         /*Scope*/ 75, /*->46534*/
/*46459*/           OPC_CheckChild1Type, MVT::v4i32,
/*46461*/           OPC_MoveChild, 2,
/*46463*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46466*/           OPC_CheckType, MVT::v4i32,
/*46468*/           OPC_Scope, 32, /*->46502*/ // 2 children in Scope
/*46470*/             OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46473*/             OPC_RecordChild1, // #1 = $Vn
/*46474*/             OPC_CheckChild1Type, MVT::v4i32,
/*46476*/             OPC_RecordChild2, // #2 = $Vm
/*46477*/             OPC_CheckChild2Type, MVT::v4i32,
/*46479*/             OPC_MoveParent,
/*46480*/             OPC_CheckType, MVT::v4i32,
/*46482*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46484*/             OPC_EmitInteger, MVT::i32, 14, 
/*46487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46490*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46502*/           /*Scope*/ 30, /*->46533*/
/*46503*/             OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*46506*/             OPC_RecordChild1, // #1 = $Vn
/*46507*/             OPC_CheckChild1Type, MVT::v4i16,
/*46509*/             OPC_RecordChild2, // #2 = $Vm
/*46510*/             OPC_CheckChild2Type, MVT::v4i16,
/*46512*/             OPC_MoveParent,
/*46513*/             OPC_CheckType, MVT::v4i32,
/*46515*/             OPC_EmitInteger, MVT::i32, 14, 
/*46518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46533*/           0, /*End of Scope*/
/*46534*/         /*Scope*/ 39, /*->46574*/
/*46535*/           OPC_CheckChild1Type, MVT::v2i64,
/*46537*/           OPC_MoveChild, 2,
/*46539*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46542*/           OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*46545*/           OPC_RecordChild1, // #1 = $Vn
/*46546*/           OPC_CheckChild1Type, MVT::v2i32,
/*46548*/           OPC_RecordChild2, // #2 = $Vm
/*46549*/           OPC_CheckChild2Type, MVT::v2i32,
/*46551*/           OPC_CheckType, MVT::v2i64,
/*46553*/           OPC_MoveParent,
/*46554*/           OPC_CheckType, MVT::v2i64,
/*46556*/           OPC_EmitInteger, MVT::i32, 14, 
/*46559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 303:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46574*/         0, /*End of Scope*/
/*46575*/       /*Scope*/ 88|128,1/*216*/, /*->46793*/
/*46577*/         OPC_MoveChild, 1,
/*46579*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46582*/         OPC_Scope, 10|128,1/*138*/, /*->46723*/ // 2 children in Scope
/*46585*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*46588*/           OPC_RecordChild1, // #0 = $Vn
/*46589*/           OPC_SwitchType /*4 cases */, 31, MVT::v4i16,// ->46623
/*46592*/             OPC_CheckChild1Type, MVT::v4i16,
/*46594*/             OPC_RecordChild2, // #1 = $Vm
/*46595*/             OPC_CheckChild2Type, MVT::v4i16,
/*46597*/             OPC_MoveParent,
/*46598*/             OPC_RecordChild2, // #2 = $src1
/*46599*/             OPC_CheckChild2Type, MVT::v4i16,
/*46601*/             OPC_CheckType, MVT::v4i16,
/*46603*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46605*/             OPC_EmitInteger, MVT::i32, 14, 
/*46608*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46611*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 303:iPTR, (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46623*/           /*SwitchType*/ 31, MVT::v2i32,// ->46656
/*46625*/             OPC_CheckChild1Type, MVT::v2i32,
/*46627*/             OPC_RecordChild2, // #1 = $Vm
/*46628*/             OPC_CheckChild2Type, MVT::v2i32,
/*46630*/             OPC_MoveParent,
/*46631*/             OPC_RecordChild2, // #2 = $src1
/*46632*/             OPC_CheckChild2Type, MVT::v2i32,
/*46634*/             OPC_CheckType, MVT::v2i32,
/*46636*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46638*/             OPC_EmitInteger, MVT::i32, 14, 
/*46641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 303:iPTR, (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46656*/           /*SwitchType*/ 31, MVT::v8i16,// ->46689
/*46658*/             OPC_CheckChild1Type, MVT::v8i16,
/*46660*/             OPC_RecordChild2, // #1 = $Vm
/*46661*/             OPC_CheckChild2Type, MVT::v8i16,
/*46663*/             OPC_MoveParent,
/*46664*/             OPC_RecordChild2, // #2 = $src1
/*46665*/             OPC_CheckChild2Type, MVT::v8i16,
/*46667*/             OPC_CheckType, MVT::v8i16,
/*46669*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46671*/             OPC_EmitInteger, MVT::i32, 14, 
/*46674*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46677*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46689*/           /*SwitchType*/ 31, MVT::v4i32,// ->46722
/*46691*/             OPC_CheckChild1Type, MVT::v4i32,
/*46693*/             OPC_RecordChild2, // #1 = $Vm
/*46694*/             OPC_CheckChild2Type, MVT::v4i32,
/*46696*/             OPC_MoveParent,
/*46697*/             OPC_RecordChild2, // #2 = $src1
/*46698*/             OPC_CheckChild2Type, MVT::v4i32,
/*46700*/             OPC_CheckType, MVT::v4i32,
/*46702*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46704*/             OPC_EmitInteger, MVT::i32, 14, 
/*46707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46722*/           0, // EndSwitchType
/*46723*/         /*Scope*/ 68, /*->46792*/
/*46724*/           OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*46727*/           OPC_RecordChild1, // #0 = $Vn
/*46728*/           OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->46760
/*46731*/             OPC_CheckChild1Type, MVT::v4i16,
/*46733*/             OPC_RecordChild2, // #1 = $Vm
/*46734*/             OPC_CheckChild2Type, MVT::v4i16,
/*46736*/             OPC_MoveParent,
/*46737*/             OPC_RecordChild2, // #2 = $src1
/*46738*/             OPC_CheckChild2Type, MVT::v4i32,
/*46740*/             OPC_CheckType, MVT::v4i32,
/*46742*/             OPC_EmitInteger, MVT::i32, 14, 
/*46745*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46748*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46760*/           /*SwitchType*/ 29, MVT::v2i64,// ->46791
/*46762*/             OPC_CheckChild1Type, MVT::v2i32,
/*46764*/             OPC_RecordChild2, // #1 = $Vm
/*46765*/             OPC_CheckChild2Type, MVT::v2i32,
/*46767*/             OPC_MoveParent,
/*46768*/             OPC_RecordChild2, // #2 = $src1
/*46769*/             OPC_CheckChild2Type, MVT::v2i64,
/*46771*/             OPC_CheckType, MVT::v2i64,
/*46773*/             OPC_EmitInteger, MVT::i32, 14, 
/*46776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 303:iPTR, (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46791*/           0, // EndSwitchType
/*46792*/         0, /*End of Scope*/
/*46793*/       /*Scope*/ 83|128,1/*211*/, /*->47006*/
/*46795*/         OPC_RecordChild1, // #0 = $Vn
/*46796*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->46823
/*46799*/           OPC_CheckChild1Type, MVT::v4i16,
/*46801*/           OPC_RecordChild2, // #1 = $Vm
/*46802*/           OPC_CheckChild2Type, MVT::v4i16,
/*46804*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46806*/           OPC_EmitInteger, MVT::i32, 14, 
/*46809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46823*/         /*SwitchType*/ 24, MVT::v2i32,// ->46849
/*46825*/           OPC_CheckChild1Type, MVT::v2i32,
/*46827*/           OPC_RecordChild2, // #1 = $Vm
/*46828*/           OPC_CheckChild2Type, MVT::v2i32,
/*46830*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46832*/           OPC_EmitInteger, MVT::i32, 14, 
/*46835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46838*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46849*/         /*SwitchType*/ 24, MVT::v8i16,// ->46875
/*46851*/           OPC_CheckChild1Type, MVT::v8i16,
/*46853*/           OPC_RecordChild2, // #1 = $Vm
/*46854*/           OPC_CheckChild2Type, MVT::v8i16,
/*46856*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46858*/           OPC_EmitInteger, MVT::i32, 14, 
/*46861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46875*/         /*SwitchType*/ 24, MVT::v4i32,// ->46901
/*46877*/           OPC_CheckChild1Type, MVT::v4i32,
/*46879*/           OPC_RecordChild2, // #1 = $Vm
/*46880*/           OPC_CheckChild2Type, MVT::v4i32,
/*46882*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46884*/           OPC_EmitInteger, MVT::i32, 14, 
/*46887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46890*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46901*/         /*SwitchType*/ 24, MVT::v8i8,// ->46927
/*46903*/           OPC_CheckChild1Type, MVT::v8i8,
/*46905*/           OPC_RecordChild2, // #1 = $Vm
/*46906*/           OPC_CheckChild2Type, MVT::v8i8,
/*46908*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46910*/           OPC_EmitInteger, MVT::i32, 14, 
/*46913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 303:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46927*/         /*SwitchType*/ 24, MVT::v16i8,// ->46953
/*46929*/           OPC_CheckChild1Type, MVT::v16i8,
/*46931*/           OPC_RecordChild2, // #1 = $Vm
/*46932*/           OPC_CheckChild2Type, MVT::v16i8,
/*46934*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46936*/           OPC_EmitInteger, MVT::i32, 14, 
/*46939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 303:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46953*/         /*SwitchType*/ 24, MVT::v1i64,// ->46979
/*46955*/           OPC_CheckChild1Type, MVT::v1i64,
/*46957*/           OPC_RecordChild2, // #1 = $Vm
/*46958*/           OPC_CheckChild2Type, MVT::v1i64,
/*46960*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46962*/           OPC_EmitInteger, MVT::i32, 14, 
/*46965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46968*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 303:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46979*/         /*SwitchType*/ 24, MVT::v2i64,// ->47005
/*46981*/           OPC_CheckChild1Type, MVT::v2i64,
/*46983*/           OPC_RecordChild2, // #1 = $Vm
/*46984*/           OPC_CheckChild2Type, MVT::v2i64,
/*46986*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46988*/           OPC_EmitInteger, MVT::i32, 14, 
/*46991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46994*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 303:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47005*/         0, // EndSwitchType
/*47006*/       0, /*End of Scope*/
/*47007*/     /*Scope*/ 9|128,9/*1161*/, /*->48170*/
/*47009*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*47012*/       OPC_RecordChild1, // #0 = $src1
/*47013*/       OPC_Scope, 45|128,1/*173*/, /*->47189*/ // 8 children in Scope
/*47016*/         OPC_CheckChild1Type, MVT::v4i16,
/*47018*/         OPC_Scope, 14|128,1/*142*/, /*->47163*/ // 2 children in Scope
/*47021*/           OPC_MoveChild, 2,
/*47023*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47026*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*47029*/           OPC_Scope, 49, /*->47080*/ // 3 children in Scope
/*47031*/             OPC_RecordChild1, // #1 = $Vn
/*47032*/             OPC_CheckChild1Type, MVT::v4i16,
/*47034*/             OPC_MoveChild, 2,
/*47036*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47039*/             OPC_RecordChild0, // #2 = $Vm
/*47040*/             OPC_CheckChild0Type, MVT::v4i16,
/*47042*/             OPC_RecordChild1, // #3 = $lane
/*47043*/             OPC_MoveChild, 1,
/*47045*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47048*/             OPC_MoveParent,
/*47049*/             OPC_CheckType, MVT::v4i16,
/*47051*/             OPC_MoveParent,
/*47052*/             OPC_CheckType, MVT::v4i16,
/*47054*/             OPC_MoveParent,
/*47055*/             OPC_CheckType, MVT::v4i16,
/*47057*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47059*/             OPC_EmitConvertToTarget, 3,
/*47061*/             OPC_EmitInteger, MVT::i32, 14, 
/*47064*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47067*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 323:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47080*/           /*Scope*/ 49, /*->47130*/
/*47081*/             OPC_MoveChild, 1,
/*47083*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47086*/             OPC_RecordChild0, // #1 = $Vm
/*47087*/             OPC_CheckChild0Type, MVT::v4i16,
/*47089*/             OPC_RecordChild1, // #2 = $lane
/*47090*/             OPC_MoveChild, 1,
/*47092*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47095*/             OPC_MoveParent,
/*47096*/             OPC_CheckType, MVT::v4i16,
/*47098*/             OPC_MoveParent,
/*47099*/             OPC_RecordChild2, // #3 = $Vn
/*47100*/             OPC_CheckChild2Type, MVT::v4i16,
/*47102*/             OPC_CheckType, MVT::v4i16,
/*47104*/             OPC_MoveParent,
/*47105*/             OPC_CheckType, MVT::v4i16,
/*47107*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47109*/             OPC_EmitConvertToTarget, 2,
/*47111*/             OPC_EmitInteger, MVT::i32, 14, 
/*47114*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47117*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 323:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 311:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47130*/           /*Scope*/ 31, /*->47162*/
/*47131*/             OPC_RecordChild1, // #1 = $Vn
/*47132*/             OPC_CheckChild1Type, MVT::v4i16,
/*47134*/             OPC_RecordChild2, // #2 = $Vm
/*47135*/             OPC_CheckChild2Type, MVT::v4i16,
/*47137*/             OPC_CheckType, MVT::v4i16,
/*47139*/             OPC_MoveParent,
/*47140*/             OPC_CheckType, MVT::v4i16,
/*47142*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47144*/             OPC_EmitInteger, MVT::i32, 14, 
/*47147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47150*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 323:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47162*/           0, /*End of Scope*/
/*47163*/         /*Scope*/ 24, /*->47188*/
/*47164*/           OPC_RecordChild2, // #1 = $Vm
/*47165*/           OPC_CheckChild2Type, MVT::v4i16,
/*47167*/           OPC_CheckType, MVT::v4i16,
/*47169*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47171*/           OPC_EmitInteger, MVT::i32, 14, 
/*47174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47177*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 323:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47188*/         0, /*End of Scope*/
/*47189*/       /*Scope*/ 45|128,1/*173*/, /*->47364*/
/*47191*/         OPC_CheckChild1Type, MVT::v2i32,
/*47193*/         OPC_Scope, 14|128,1/*142*/, /*->47338*/ // 2 children in Scope
/*47196*/           OPC_MoveChild, 2,
/*47198*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47201*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*47204*/           OPC_Scope, 49, /*->47255*/ // 3 children in Scope
/*47206*/             OPC_RecordChild1, // #1 = $Vn
/*47207*/             OPC_CheckChild1Type, MVT::v2i32,
/*47209*/             OPC_MoveChild, 2,
/*47211*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47214*/             OPC_RecordChild0, // #2 = $Vm
/*47215*/             OPC_CheckChild0Type, MVT::v2i32,
/*47217*/             OPC_RecordChild1, // #3 = $lane
/*47218*/             OPC_MoveChild, 1,
/*47220*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47223*/             OPC_MoveParent,
/*47224*/             OPC_CheckType, MVT::v2i32,
/*47226*/             OPC_MoveParent,
/*47227*/             OPC_CheckType, MVT::v2i32,
/*47229*/             OPC_MoveParent,
/*47230*/             OPC_CheckType, MVT::v2i32,
/*47232*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47234*/             OPC_EmitConvertToTarget, 3,
/*47236*/             OPC_EmitInteger, MVT::i32, 14, 
/*47239*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47242*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 323:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47255*/           /*Scope*/ 49, /*->47305*/
/*47256*/             OPC_MoveChild, 1,
/*47258*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47261*/             OPC_RecordChild0, // #1 = $Vm
/*47262*/             OPC_CheckChild0Type, MVT::v2i32,
/*47264*/             OPC_RecordChild1, // #2 = $lane
/*47265*/             OPC_MoveChild, 1,
/*47267*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47270*/             OPC_MoveParent,
/*47271*/             OPC_CheckType, MVT::v2i32,
/*47273*/             OPC_MoveParent,
/*47274*/             OPC_RecordChild2, // #3 = $Vn
/*47275*/             OPC_CheckChild2Type, MVT::v2i32,
/*47277*/             OPC_CheckType, MVT::v2i32,
/*47279*/             OPC_MoveParent,
/*47280*/             OPC_CheckType, MVT::v2i32,
/*47282*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47284*/             OPC_EmitConvertToTarget, 2,
/*47286*/             OPC_EmitInteger, MVT::i32, 14, 
/*47289*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47292*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 323:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 311:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47305*/           /*Scope*/ 31, /*->47337*/
/*47306*/             OPC_RecordChild1, // #1 = $Vn
/*47307*/             OPC_CheckChild1Type, MVT::v2i32,
/*47309*/             OPC_RecordChild2, // #2 = $Vm
/*47310*/             OPC_CheckChild2Type, MVT::v2i32,
/*47312*/             OPC_CheckType, MVT::v2i32,
/*47314*/             OPC_MoveParent,
/*47315*/             OPC_CheckType, MVT::v2i32,
/*47317*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47319*/             OPC_EmitInteger, MVT::i32, 14, 
/*47322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47325*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 323:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47337*/           0, /*End of Scope*/
/*47338*/         /*Scope*/ 24, /*->47363*/
/*47339*/           OPC_RecordChild2, // #1 = $Vm
/*47340*/           OPC_CheckChild2Type, MVT::v2i32,
/*47342*/           OPC_CheckType, MVT::v2i32,
/*47344*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47346*/           OPC_EmitInteger, MVT::i32, 14, 
/*47349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 323:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47363*/         0, /*End of Scope*/
/*47364*/       /*Scope*/ 88|128,2/*344*/, /*->47710*/
/*47366*/         OPC_CheckChild1Type, MVT::v4i32,
/*47368*/         OPC_Scope, 57|128,2/*313*/, /*->47684*/ // 2 children in Scope
/*47371*/           OPC_MoveChild, 2,
/*47373*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47376*/           OPC_Scope, 3|128,1/*131*/, /*->47510*/ // 2 children in Scope
/*47379*/             OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*47382*/             OPC_Scope, 47, /*->47431*/ // 3 children in Scope
/*47384*/               OPC_RecordChild1, // #1 = $Vn
/*47385*/               OPC_CheckChild1Type, MVT::v4i16,
/*47387*/               OPC_MoveChild, 2,
/*47389*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47392*/               OPC_RecordChild0, // #2 = $Vm
/*47393*/               OPC_CheckChild0Type, MVT::v4i16,
/*47395*/               OPC_RecordChild1, // #3 = $lane
/*47396*/               OPC_MoveChild, 1,
/*47398*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47401*/               OPC_MoveParent,
/*47402*/               OPC_CheckType, MVT::v4i16,
/*47404*/               OPC_MoveParent,
/*47405*/               OPC_CheckType, MVT::v4i32,
/*47407*/               OPC_MoveParent,
/*47408*/               OPC_CheckType, MVT::v4i32,
/*47410*/               OPC_EmitConvertToTarget, 3,
/*47412*/               OPC_EmitInteger, MVT::i32, 14, 
/*47415*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47418*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47431*/             /*Scope*/ 47, /*->47479*/
/*47432*/               OPC_MoveChild, 1,
/*47434*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47437*/               OPC_RecordChild0, // #1 = $Vm
/*47438*/               OPC_CheckChild0Type, MVT::v4i16,
/*47440*/               OPC_RecordChild1, // #2 = $lane
/*47441*/               OPC_MoveChild, 1,
/*47443*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47446*/               OPC_MoveParent,
/*47447*/               OPC_CheckType, MVT::v4i16,
/*47449*/               OPC_MoveParent,
/*47450*/               OPC_RecordChild2, // #3 = $Vn
/*47451*/               OPC_CheckChild2Type, MVT::v4i16,
/*47453*/               OPC_CheckType, MVT::v4i32,
/*47455*/               OPC_MoveParent,
/*47456*/               OPC_CheckType, MVT::v4i32,
/*47458*/               OPC_EmitConvertToTarget, 2,
/*47460*/               OPC_EmitInteger, MVT::i32, 14, 
/*47463*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47466*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 306:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47479*/             /*Scope*/ 29, /*->47509*/
/*47480*/               OPC_RecordChild1, // #1 = $Vn
/*47481*/               OPC_CheckChild1Type, MVT::v4i16,
/*47483*/               OPC_RecordChild2, // #2 = $Vm
/*47484*/               OPC_CheckChild2Type, MVT::v4i16,
/*47486*/               OPC_CheckType, MVT::v4i32,
/*47488*/               OPC_MoveParent,
/*47489*/               OPC_CheckType, MVT::v4i32,
/*47491*/               OPC_EmitInteger, MVT::i32, 14, 
/*47494*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47497*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47509*/             0, /*End of Scope*/
/*47510*/           /*Scope*/ 43|128,1/*171*/, /*->47683*/
/*47512*/             OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*47515*/             OPC_Scope, 66, /*->47583*/ // 3 children in Scope
/*47517*/               OPC_RecordChild1, // #1 = $src2
/*47518*/               OPC_CheckChild1Type, MVT::v4i32,
/*47520*/               OPC_MoveChild, 2,
/*47522*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47525*/               OPC_RecordChild0, // #2 = $src3
/*47526*/               OPC_CheckChild0Type, MVT::v4i32,
/*47528*/               OPC_RecordChild1, // #3 = $lane
/*47529*/               OPC_MoveChild, 1,
/*47531*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47534*/               OPC_MoveParent,
/*47535*/               OPC_CheckType, MVT::v4i32,
/*47537*/               OPC_MoveParent,
/*47538*/               OPC_CheckType, MVT::v4i32,
/*47540*/               OPC_MoveParent,
/*47541*/               OPC_CheckType, MVT::v4i32,
/*47543*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47545*/               OPC_EmitConvertToTarget, 3,
/*47547*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*47550*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*47559*/               OPC_EmitConvertToTarget, 3,
/*47561*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*47564*/               OPC_EmitInteger, MVT::i32, 14, 
/*47567*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47570*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47583*/             /*Scope*/ 66, /*->47650*/
/*47584*/               OPC_MoveChild, 1,
/*47586*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47589*/               OPC_RecordChild0, // #1 = $src3
/*47590*/               OPC_CheckChild0Type, MVT::v4i32,
/*47592*/               OPC_RecordChild1, // #2 = $lane
/*47593*/               OPC_MoveChild, 1,
/*47595*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47598*/               OPC_MoveParent,
/*47599*/               OPC_CheckType, MVT::v4i32,
/*47601*/               OPC_MoveParent,
/*47602*/               OPC_RecordChild2, // #3 = $src2
/*47603*/               OPC_CheckChild2Type, MVT::v4i32,
/*47605*/               OPC_CheckType, MVT::v4i32,
/*47607*/               OPC_MoveParent,
/*47608*/               OPC_CheckType, MVT::v4i32,
/*47610*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47612*/               OPC_EmitConvertToTarget, 2,
/*47614*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*47617*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*47626*/               OPC_EmitConvertToTarget, 2,
/*47628*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*47631*/               OPC_EmitInteger, MVT::i32, 14, 
/*47634*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47637*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 311:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47650*/             /*Scope*/ 31, /*->47682*/
/*47651*/               OPC_RecordChild1, // #1 = $Vn
/*47652*/               OPC_CheckChild1Type, MVT::v4i32,
/*47654*/               OPC_RecordChild2, // #2 = $Vm
/*47655*/               OPC_CheckChild2Type, MVT::v4i32,
/*47657*/               OPC_CheckType, MVT::v4i32,
/*47659*/               OPC_MoveParent,
/*47660*/               OPC_CheckType, MVT::v4i32,
/*47662*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47664*/               OPC_EmitInteger, MVT::i32, 14, 
/*47667*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47670*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47682*/             0, /*End of Scope*/
/*47683*/           0, /*End of Scope*/
/*47684*/         /*Scope*/ 24, /*->47709*/
/*47685*/           OPC_RecordChild2, // #1 = $Vm
/*47686*/           OPC_CheckChild2Type, MVT::v4i32,
/*47688*/           OPC_CheckType, MVT::v4i32,
/*47690*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47692*/           OPC_EmitInteger, MVT::i32, 14, 
/*47695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47709*/         0, /*End of Scope*/
/*47710*/       /*Scope*/ 39|128,1/*167*/, /*->47879*/
/*47712*/         OPC_CheckChild1Type, MVT::v2i64,
/*47714*/         OPC_Scope, 8|128,1/*136*/, /*->47853*/ // 2 children in Scope
/*47717*/           OPC_MoveChild, 2,
/*47719*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47722*/           OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*47725*/           OPC_Scope, 47, /*->47774*/ // 3 children in Scope
/*47727*/             OPC_RecordChild1, // #1 = $Vn
/*47728*/             OPC_CheckChild1Type, MVT::v2i32,
/*47730*/             OPC_MoveChild, 2,
/*47732*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47735*/             OPC_RecordChild0, // #2 = $Vm
/*47736*/             OPC_CheckChild0Type, MVT::v2i32,
/*47738*/             OPC_RecordChild1, // #3 = $lane
/*47739*/             OPC_MoveChild, 1,
/*47741*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47744*/             OPC_MoveParent,
/*47745*/             OPC_CheckType, MVT::v2i32,
/*47747*/             OPC_MoveParent,
/*47748*/             OPC_CheckType, MVT::v2i64,
/*47750*/             OPC_MoveParent,
/*47751*/             OPC_CheckType, MVT::v2i64,
/*47753*/             OPC_EmitConvertToTarget, 3,
/*47755*/             OPC_EmitInteger, MVT::i32, 14, 
/*47758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47761*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 323:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47774*/           /*Scope*/ 47, /*->47822*/
/*47775*/             OPC_MoveChild, 1,
/*47777*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47780*/             OPC_RecordChild0, // #1 = $Vm
/*47781*/             OPC_CheckChild0Type, MVT::v2i32,
/*47783*/             OPC_RecordChild1, // #2 = $lane
/*47784*/             OPC_MoveChild, 1,
/*47786*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47789*/             OPC_MoveParent,
/*47790*/             OPC_CheckType, MVT::v2i32,
/*47792*/             OPC_MoveParent,
/*47793*/             OPC_RecordChild2, // #3 = $Vn
/*47794*/             OPC_CheckChild2Type, MVT::v2i32,
/*47796*/             OPC_CheckType, MVT::v2i64,
/*47798*/             OPC_MoveParent,
/*47799*/             OPC_CheckType, MVT::v2i64,
/*47801*/             OPC_EmitConvertToTarget, 2,
/*47803*/             OPC_EmitInteger, MVT::i32, 14, 
/*47806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 323:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 306:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47822*/           /*Scope*/ 29, /*->47852*/
/*47823*/             OPC_RecordChild1, // #1 = $Vn
/*47824*/             OPC_CheckChild1Type, MVT::v2i32,
/*47826*/             OPC_RecordChild2, // #2 = $Vm
/*47827*/             OPC_CheckChild2Type, MVT::v2i32,
/*47829*/             OPC_CheckType, MVT::v2i64,
/*47831*/             OPC_MoveParent,
/*47832*/             OPC_CheckType, MVT::v2i64,
/*47834*/             OPC_EmitInteger, MVT::i32, 14, 
/*47837*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47840*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 323:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47852*/           0, /*End of Scope*/
/*47853*/         /*Scope*/ 24, /*->47878*/
/*47854*/           OPC_RecordChild2, // #1 = $Vm
/*47855*/           OPC_CheckChild2Type, MVT::v2i64,
/*47857*/           OPC_CheckType, MVT::v2i64,
/*47859*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47861*/           OPC_EmitInteger, MVT::i32, 14, 
/*47864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 323:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47878*/         0, /*End of Scope*/
/*47879*/       /*Scope*/ 79|128,1/*207*/, /*->48088*/
/*47881*/         OPC_CheckChild1Type, MVT::v8i16,
/*47883*/         OPC_Scope, 48|128,1/*176*/, /*->48062*/ // 2 children in Scope
/*47886*/           OPC_MoveChild, 2,
/*47888*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47891*/           OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*47894*/           OPC_Scope, 66, /*->47962*/ // 3 children in Scope
/*47896*/             OPC_RecordChild1, // #1 = $src2
/*47897*/             OPC_CheckChild1Type, MVT::v8i16,
/*47899*/             OPC_MoveChild, 2,
/*47901*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47904*/             OPC_RecordChild0, // #2 = $src3
/*47905*/             OPC_CheckChild0Type, MVT::v8i16,
/*47907*/             OPC_RecordChild1, // #3 = $lane
/*47908*/             OPC_MoveChild, 1,
/*47910*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47913*/             OPC_MoveParent,
/*47914*/             OPC_CheckType, MVT::v8i16,
/*47916*/             OPC_MoveParent,
/*47917*/             OPC_CheckType, MVT::v8i16,
/*47919*/             OPC_MoveParent,
/*47920*/             OPC_CheckType, MVT::v8i16,
/*47922*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47924*/             OPC_EmitConvertToTarget, 3,
/*47926*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*47929*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*47938*/             OPC_EmitConvertToTarget, 3,
/*47940*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*47943*/             OPC_EmitInteger, MVT::i32, 14, 
/*47946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47949*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 323:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47962*/           /*Scope*/ 66, /*->48029*/
/*47963*/             OPC_MoveChild, 1,
/*47965*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47968*/             OPC_RecordChild0, // #1 = $src3
/*47969*/             OPC_CheckChild0Type, MVT::v8i16,
/*47971*/             OPC_RecordChild1, // #2 = $lane
/*47972*/             OPC_MoveChild, 1,
/*47974*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47977*/             OPC_MoveParent,
/*47978*/             OPC_CheckType, MVT::v8i16,
/*47980*/             OPC_MoveParent,
/*47981*/             OPC_RecordChild2, // #3 = $src2
/*47982*/             OPC_CheckChild2Type, MVT::v8i16,
/*47984*/             OPC_CheckType, MVT::v8i16,
/*47986*/             OPC_MoveParent,
/*47987*/             OPC_CheckType, MVT::v8i16,
/*47989*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47991*/             OPC_EmitConvertToTarget, 2,
/*47993*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*47996*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*48005*/             OPC_EmitConvertToTarget, 2,
/*48007*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*48010*/             OPC_EmitInteger, MVT::i32, 14, 
/*48013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48016*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 323:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 311:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48029*/           /*Scope*/ 31, /*->48061*/
/*48030*/             OPC_RecordChild1, // #1 = $Vn
/*48031*/             OPC_CheckChild1Type, MVT::v8i16,
/*48033*/             OPC_RecordChild2, // #2 = $Vm
/*48034*/             OPC_CheckChild2Type, MVT::v8i16,
/*48036*/             OPC_CheckType, MVT::v8i16,
/*48038*/             OPC_MoveParent,
/*48039*/             OPC_CheckType, MVT::v8i16,
/*48041*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*48043*/             OPC_EmitInteger, MVT::i32, 14, 
/*48046*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48049*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 323:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48061*/           0, /*End of Scope*/
/*48062*/         /*Scope*/ 24, /*->48087*/
/*48063*/           OPC_RecordChild2, // #1 = $Vm
/*48064*/           OPC_CheckChild2Type, MVT::v8i16,
/*48066*/           OPC_CheckType, MVT::v8i16,
/*48068*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48070*/           OPC_EmitInteger, MVT::i32, 14, 
/*48073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48076*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 323:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48087*/         0, /*End of Scope*/
/*48088*/       /*Scope*/ 26, /*->48115*/
/*48089*/         OPC_CheckChild1Type, MVT::v8i8,
/*48091*/         OPC_RecordChild2, // #1 = $Vm
/*48092*/         OPC_CheckChild2Type, MVT::v8i8,
/*48094*/         OPC_CheckType, MVT::v8i8,
/*48096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48098*/         OPC_EmitInteger, MVT::i32, 14, 
/*48101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 323:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48115*/       /*Scope*/ 26, /*->48142*/
/*48116*/         OPC_CheckChild1Type, MVT::v16i8,
/*48118*/         OPC_RecordChild2, // #1 = $Vm
/*48119*/         OPC_CheckChild2Type, MVT::v16i8,
/*48121*/         OPC_CheckType, MVT::v16i8,
/*48123*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48125*/         OPC_EmitInteger, MVT::i32, 14, 
/*48128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 323:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48142*/       /*Scope*/ 26, /*->48169*/
/*48143*/         OPC_CheckChild1Type, MVT::v1i64,
/*48145*/         OPC_RecordChild2, // #1 = $Vm
/*48146*/         OPC_CheckChild2Type, MVT::v1i64,
/*48148*/         OPC_CheckType, MVT::v1i64,
/*48150*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48152*/         OPC_EmitInteger, MVT::i32, 14, 
/*48155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 323:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48169*/       0, /*End of Scope*/
/*48170*/     /*Scope*/ 55|128,5/*695*/, /*->48867*/
/*48172*/       OPC_CheckChild0Integer, 49|128,2/*305*/, 
/*48175*/       OPC_Scope, 55|128,1/*183*/, /*->48361*/ // 5 children in Scope
/*48178*/         OPC_RecordChild1, // #0 = $Vn
/*48179*/         OPC_Scope, 44, /*->48225*/ // 4 children in Scope
/*48181*/           OPC_CheckChild1Type, MVT::v4i16,
/*48183*/           OPC_MoveChild, 2,
/*48185*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48188*/           OPC_RecordChild0, // #1 = $Vm
/*48189*/           OPC_CheckChild0Type, MVT::v4i16,
/*48191*/           OPC_RecordChild1, // #2 = $lane
/*48192*/           OPC_MoveChild, 1,
/*48194*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48197*/           OPC_MoveParent,
/*48198*/           OPC_CheckType, MVT::v4i16,
/*48200*/           OPC_MoveParent,
/*48201*/           OPC_CheckType, MVT::v4i16,
/*48203*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48205*/           OPC_EmitConvertToTarget, 2,
/*48207*/           OPC_EmitInteger, MVT::i32, 14, 
/*48210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 305:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48225*/         /*Scope*/ 44, /*->48270*/
/*48226*/           OPC_CheckChild1Type, MVT::v2i32,
/*48228*/           OPC_MoveChild, 2,
/*48230*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48233*/           OPC_RecordChild0, // #1 = $Vm
/*48234*/           OPC_CheckChild0Type, MVT::v2i32,
/*48236*/           OPC_RecordChild1, // #2 = $lane
/*48237*/           OPC_MoveChild, 1,
/*48239*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48242*/           OPC_MoveParent,
/*48243*/           OPC_CheckType, MVT::v2i32,
/*48245*/           OPC_MoveParent,
/*48246*/           OPC_CheckType, MVT::v2i32,
/*48248*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48250*/           OPC_EmitConvertToTarget, 2,
/*48252*/           OPC_EmitInteger, MVT::i32, 14, 
/*48255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48258*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 305:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48270*/         /*Scope*/ 44, /*->48315*/
/*48271*/           OPC_CheckChild1Type, MVT::v8i16,
/*48273*/           OPC_MoveChild, 2,
/*48275*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48278*/           OPC_RecordChild0, // #1 = $Vm
/*48279*/           OPC_CheckChild0Type, MVT::v4i16,
/*48281*/           OPC_RecordChild1, // #2 = $lane
/*48282*/           OPC_MoveChild, 1,
/*48284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48287*/           OPC_MoveParent,
/*48288*/           OPC_CheckType, MVT::v8i16,
/*48290*/           OPC_MoveParent,
/*48291*/           OPC_CheckType, MVT::v8i16,
/*48293*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48295*/           OPC_EmitConvertToTarget, 2,
/*48297*/           OPC_EmitInteger, MVT::i32, 14, 
/*48300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 305:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48315*/         /*Scope*/ 44, /*->48360*/
/*48316*/           OPC_CheckChild1Type, MVT::v4i32,
/*48318*/           OPC_MoveChild, 2,
/*48320*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48323*/           OPC_RecordChild0, // #1 = $Vm
/*48324*/           OPC_CheckChild0Type, MVT::v2i32,
/*48326*/           OPC_RecordChild1, // #2 = $lane
/*48327*/           OPC_MoveChild, 1,
/*48329*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48332*/           OPC_MoveParent,
/*48333*/           OPC_CheckType, MVT::v4i32,
/*48335*/           OPC_MoveParent,
/*48336*/           OPC_CheckType, MVT::v4i32,
/*48338*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48340*/           OPC_EmitConvertToTarget, 2,
/*48342*/           OPC_EmitInteger, MVT::i32, 14, 
/*48345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 305:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48360*/         0, /*End of Scope*/
/*48361*/       /*Scope*/ 24|128,1/*152*/, /*->48515*/
/*48363*/         OPC_MoveChild, 1,
/*48365*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48368*/         OPC_RecordChild0, // #0 = $Vm
/*48369*/         OPC_Scope, 71, /*->48442*/ // 2 children in Scope
/*48371*/           OPC_CheckChild0Type, MVT::v4i16,
/*48373*/           OPC_RecordChild1, // #1 = $lane
/*48374*/           OPC_MoveChild, 1,
/*48376*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48379*/           OPC_MoveParent,
/*48380*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->48411
/*48383*/             OPC_MoveParent,
/*48384*/             OPC_RecordChild2, // #2 = $Vn
/*48385*/             OPC_CheckChild2Type, MVT::v4i16,
/*48387*/             OPC_CheckType, MVT::v4i16,
/*48389*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48391*/             OPC_EmitConvertToTarget, 1,
/*48393*/             OPC_EmitInteger, MVT::i32, 14, 
/*48396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48399*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 305:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48411*/           /*SwitchType*/ 28, MVT::v8i16,// ->48441
/*48413*/             OPC_MoveParent,
/*48414*/             OPC_RecordChild2, // #2 = $Vn
/*48415*/             OPC_CheckChild2Type, MVT::v8i16,
/*48417*/             OPC_CheckType, MVT::v8i16,
/*48419*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48421*/             OPC_EmitConvertToTarget, 1,
/*48423*/             OPC_EmitInteger, MVT::i32, 14, 
/*48426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48429*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 305:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48441*/           0, // EndSwitchType
/*48442*/         /*Scope*/ 71, /*->48514*/
/*48443*/           OPC_CheckChild0Type, MVT::v2i32,
/*48445*/           OPC_RecordChild1, // #1 = $lane
/*48446*/           OPC_MoveChild, 1,
/*48448*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48451*/           OPC_MoveParent,
/*48452*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->48483
/*48455*/             OPC_MoveParent,
/*48456*/             OPC_RecordChild2, // #2 = $Vn
/*48457*/             OPC_CheckChild2Type, MVT::v2i32,
/*48459*/             OPC_CheckType, MVT::v2i32,
/*48461*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48463*/             OPC_EmitConvertToTarget, 1,
/*48465*/             OPC_EmitInteger, MVT::i32, 14, 
/*48468*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48471*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 305:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48483*/           /*SwitchType*/ 28, MVT::v4i32,// ->48513
/*48485*/             OPC_MoveParent,
/*48486*/             OPC_RecordChild2, // #2 = $Vn
/*48487*/             OPC_CheckChild2Type, MVT::v4i32,
/*48489*/             OPC_CheckType, MVT::v4i32,
/*48491*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48493*/             OPC_EmitConvertToTarget, 1,
/*48495*/             OPC_EmitInteger, MVT::i32, 14, 
/*48498*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48501*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 305:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48513*/           0, // EndSwitchType
/*48514*/         0, /*End of Scope*/
/*48515*/       /*Scope*/ 123, /*->48639*/
/*48516*/         OPC_RecordChild1, // #0 = $src1
/*48517*/         OPC_Scope, 59, /*->48578*/ // 2 children in Scope
/*48519*/           OPC_CheckChild1Type, MVT::v8i16,
/*48521*/           OPC_MoveChild, 2,
/*48523*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48526*/           OPC_RecordChild0, // #1 = $src2
/*48527*/           OPC_CheckChild0Type, MVT::v8i16,
/*48529*/           OPC_RecordChild1, // #2 = $lane
/*48530*/           OPC_MoveChild, 1,
/*48532*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48535*/           OPC_MoveParent,
/*48536*/           OPC_CheckType, MVT::v8i16,
/*48538*/           OPC_MoveParent,
/*48539*/           OPC_CheckType, MVT::v8i16,
/*48541*/           OPC_EmitConvertToTarget, 2,
/*48543*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48546*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48555*/           OPC_EmitConvertToTarget, 2,
/*48557*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48560*/           OPC_EmitInteger, MVT::i32, 14, 
/*48563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48566*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 305:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48578*/         /*Scope*/ 59, /*->48638*/
/*48579*/           OPC_CheckChild1Type, MVT::v4i32,
/*48581*/           OPC_MoveChild, 2,
/*48583*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48586*/           OPC_RecordChild0, // #1 = $src2
/*48587*/           OPC_CheckChild0Type, MVT::v4i32,
/*48589*/           OPC_RecordChild1, // #2 = $lane
/*48590*/           OPC_MoveChild, 1,
/*48592*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48595*/           OPC_MoveParent,
/*48596*/           OPC_CheckType, MVT::v4i32,
/*48598*/           OPC_MoveParent,
/*48599*/           OPC_CheckType, MVT::v4i32,
/*48601*/           OPC_EmitConvertToTarget, 2,
/*48603*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48606*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48615*/           OPC_EmitConvertToTarget, 2,
/*48617*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48620*/           OPC_EmitInteger, MVT::i32, 14, 
/*48623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 305:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48638*/         0, /*End of Scope*/
/*48639*/       /*Scope*/ 118, /*->48758*/
/*48640*/         OPC_MoveChild, 1,
/*48642*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48645*/         OPC_RecordChild0, // #0 = $src2
/*48646*/         OPC_Scope, 54, /*->48702*/ // 2 children in Scope
/*48648*/           OPC_CheckChild0Type, MVT::v8i16,
/*48650*/           OPC_RecordChild1, // #1 = $lane
/*48651*/           OPC_MoveChild, 1,
/*48653*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48656*/           OPC_MoveParent,
/*48657*/           OPC_CheckType, MVT::v8i16,
/*48659*/           OPC_MoveParent,
/*48660*/           OPC_RecordChild2, // #2 = $src1
/*48661*/           OPC_CheckChild2Type, MVT::v8i16,
/*48663*/           OPC_CheckType, MVT::v8i16,
/*48665*/           OPC_EmitConvertToTarget, 1,
/*48667*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48670*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48679*/           OPC_EmitConvertToTarget, 1,
/*48681*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48684*/           OPC_EmitInteger, MVT::i32, 14, 
/*48687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48690*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 305:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48702*/         /*Scope*/ 54, /*->48757*/
/*48703*/           OPC_CheckChild0Type, MVT::v4i32,
/*48705*/           OPC_RecordChild1, // #1 = $lane
/*48706*/           OPC_MoveChild, 1,
/*48708*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48711*/           OPC_MoveParent,
/*48712*/           OPC_CheckType, MVT::v4i32,
/*48714*/           OPC_MoveParent,
/*48715*/           OPC_RecordChild2, // #2 = $src1
/*48716*/           OPC_CheckChild2Type, MVT::v4i32,
/*48718*/           OPC_CheckType, MVT::v4i32,
/*48720*/           OPC_EmitConvertToTarget, 1,
/*48722*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48725*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48734*/           OPC_EmitConvertToTarget, 1,
/*48736*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48739*/           OPC_EmitInteger, MVT::i32, 14, 
/*48742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 305:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48757*/         0, /*End of Scope*/
/*48758*/       /*Scope*/ 107, /*->48866*/
/*48759*/         OPC_RecordChild1, // #0 = $Vn
/*48760*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->48787
/*48763*/           OPC_CheckChild1Type, MVT::v4i16,
/*48765*/           OPC_RecordChild2, // #1 = $Vm
/*48766*/           OPC_CheckChild2Type, MVT::v4i16,
/*48768*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48770*/           OPC_EmitInteger, MVT::i32, 14, 
/*48773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 305:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48787*/         /*SwitchType*/ 24, MVT::v2i32,// ->48813
/*48789*/           OPC_CheckChild1Type, MVT::v2i32,
/*48791*/           OPC_RecordChild2, // #1 = $Vm
/*48792*/           OPC_CheckChild2Type, MVT::v2i32,
/*48794*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48796*/           OPC_EmitInteger, MVT::i32, 14, 
/*48799*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48802*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 305:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48813*/         /*SwitchType*/ 24, MVT::v8i16,// ->48839
/*48815*/           OPC_CheckChild1Type, MVT::v8i16,
/*48817*/           OPC_RecordChild2, // #1 = $Vm
/*48818*/           OPC_CheckChild2Type, MVT::v8i16,
/*48820*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48822*/           OPC_EmitInteger, MVT::i32, 14, 
/*48825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 305:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48839*/         /*SwitchType*/ 24, MVT::v4i32,// ->48865
/*48841*/           OPC_CheckChild1Type, MVT::v4i32,
/*48843*/           OPC_RecordChild2, // #1 = $Vm
/*48844*/           OPC_CheckChild2Type, MVT::v4i32,
/*48846*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48848*/           OPC_EmitInteger, MVT::i32, 14, 
/*48851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 305:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48865*/         0, // EndSwitchType
/*48866*/       0, /*End of Scope*/
/*48867*/     /*Scope*/ 55|128,5/*695*/, /*->49564*/
/*48869*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*48872*/       OPC_Scope, 55|128,1/*183*/, /*->49058*/ // 5 children in Scope
/*48875*/         OPC_RecordChild1, // #0 = $Vn
/*48876*/         OPC_Scope, 44, /*->48922*/ // 4 children in Scope
/*48878*/           OPC_CheckChild1Type, MVT::v4i16,
/*48880*/           OPC_MoveChild, 2,
/*48882*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48885*/           OPC_RecordChild0, // #1 = $Vm
/*48886*/           OPC_CheckChild0Type, MVT::v4i16,
/*48888*/           OPC_RecordChild1, // #2 = $lane
/*48889*/           OPC_MoveChild, 1,
/*48891*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48894*/           OPC_MoveParent,
/*48895*/           OPC_CheckType, MVT::v4i16,
/*48897*/           OPC_MoveParent,
/*48898*/           OPC_CheckType, MVT::v4i16,
/*48900*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48902*/           OPC_EmitConvertToTarget, 2,
/*48904*/           OPC_EmitInteger, MVT::i32, 14, 
/*48907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48922*/         /*Scope*/ 44, /*->48967*/
/*48923*/           OPC_CheckChild1Type, MVT::v2i32,
/*48925*/           OPC_MoveChild, 2,
/*48927*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48930*/           OPC_RecordChild0, // #1 = $Vm
/*48931*/           OPC_CheckChild0Type, MVT::v2i32,
/*48933*/           OPC_RecordChild1, // #2 = $lane
/*48934*/           OPC_MoveChild, 1,
/*48936*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48939*/           OPC_MoveParent,
/*48940*/           OPC_CheckType, MVT::v2i32,
/*48942*/           OPC_MoveParent,
/*48943*/           OPC_CheckType, MVT::v2i32,
/*48945*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48947*/           OPC_EmitConvertToTarget, 2,
/*48949*/           OPC_EmitInteger, MVT::i32, 14, 
/*48952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48967*/         /*Scope*/ 44, /*->49012*/
/*48968*/           OPC_CheckChild1Type, MVT::v8i16,
/*48970*/           OPC_MoveChild, 2,
/*48972*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48975*/           OPC_RecordChild0, // #1 = $Vm
/*48976*/           OPC_CheckChild0Type, MVT::v4i16,
/*48978*/           OPC_RecordChild1, // #2 = $lane
/*48979*/           OPC_MoveChild, 1,
/*48981*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48984*/           OPC_MoveParent,
/*48985*/           OPC_CheckType, MVT::v8i16,
/*48987*/           OPC_MoveParent,
/*48988*/           OPC_CheckType, MVT::v8i16,
/*48990*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48992*/           OPC_EmitConvertToTarget, 2,
/*48994*/           OPC_EmitInteger, MVT::i32, 14, 
/*48997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49012*/         /*Scope*/ 44, /*->49057*/
/*49013*/           OPC_CheckChild1Type, MVT::v4i32,
/*49015*/           OPC_MoveChild, 2,
/*49017*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49020*/           OPC_RecordChild0, // #1 = $Vm
/*49021*/           OPC_CheckChild0Type, MVT::v2i32,
/*49023*/           OPC_RecordChild1, // #2 = $lane
/*49024*/           OPC_MoveChild, 1,
/*49026*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49029*/           OPC_MoveParent,
/*49030*/           OPC_CheckType, MVT::v4i32,
/*49032*/           OPC_MoveParent,
/*49033*/           OPC_CheckType, MVT::v4i32,
/*49035*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49037*/           OPC_EmitConvertToTarget, 2,
/*49039*/           OPC_EmitInteger, MVT::i32, 14, 
/*49042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49057*/         0, /*End of Scope*/
/*49058*/       /*Scope*/ 24|128,1/*152*/, /*->49212*/
/*49060*/         OPC_MoveChild, 1,
/*49062*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49065*/         OPC_RecordChild0, // #0 = $Vm
/*49066*/         OPC_Scope, 71, /*->49139*/ // 2 children in Scope
/*49068*/           OPC_CheckChild0Type, MVT::v4i16,
/*49070*/           OPC_RecordChild1, // #1 = $lane
/*49071*/           OPC_MoveChild, 1,
/*49073*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49076*/           OPC_MoveParent,
/*49077*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->49108
/*49080*/             OPC_MoveParent,
/*49081*/             OPC_RecordChild2, // #2 = $Vn
/*49082*/             OPC_CheckChild2Type, MVT::v4i16,
/*49084*/             OPC_CheckType, MVT::v4i16,
/*49086*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49088*/             OPC_EmitConvertToTarget, 1,
/*49090*/             OPC_EmitInteger, MVT::i32, 14, 
/*49093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 311:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49108*/           /*SwitchType*/ 28, MVT::v8i16,// ->49138
/*49110*/             OPC_MoveParent,
/*49111*/             OPC_RecordChild2, // #2 = $Vn
/*49112*/             OPC_CheckChild2Type, MVT::v8i16,
/*49114*/             OPC_CheckType, MVT::v8i16,
/*49116*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49118*/             OPC_EmitConvertToTarget, 1,
/*49120*/             OPC_EmitInteger, MVT::i32, 14, 
/*49123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49126*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 311:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49138*/           0, // EndSwitchType
/*49139*/         /*Scope*/ 71, /*->49211*/
/*49140*/           OPC_CheckChild0Type, MVT::v2i32,
/*49142*/           OPC_RecordChild1, // #1 = $lane
/*49143*/           OPC_MoveChild, 1,
/*49145*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49148*/           OPC_MoveParent,
/*49149*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->49180
/*49152*/             OPC_MoveParent,
/*49153*/             OPC_RecordChild2, // #2 = $Vn
/*49154*/             OPC_CheckChild2Type, MVT::v2i32,
/*49156*/             OPC_CheckType, MVT::v2i32,
/*49158*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49160*/             OPC_EmitConvertToTarget, 1,
/*49162*/             OPC_EmitInteger, MVT::i32, 14, 
/*49165*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49168*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 311:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49180*/           /*SwitchType*/ 28, MVT::v4i32,// ->49210
/*49182*/             OPC_MoveParent,
/*49183*/             OPC_RecordChild2, // #2 = $Vn
/*49184*/             OPC_CheckChild2Type, MVT::v4i32,
/*49186*/             OPC_CheckType, MVT::v4i32,
/*49188*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49190*/             OPC_EmitConvertToTarget, 1,
/*49192*/             OPC_EmitInteger, MVT::i32, 14, 
/*49195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 311:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49210*/           0, // EndSwitchType
/*49211*/         0, /*End of Scope*/
/*49212*/       /*Scope*/ 123, /*->49336*/
/*49213*/         OPC_RecordChild1, // #0 = $src1
/*49214*/         OPC_Scope, 59, /*->49275*/ // 2 children in Scope
/*49216*/           OPC_CheckChild1Type, MVT::v8i16,
/*49218*/           OPC_MoveChild, 2,
/*49220*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49223*/           OPC_RecordChild0, // #1 = $src2
/*49224*/           OPC_CheckChild0Type, MVT::v8i16,
/*49226*/           OPC_RecordChild1, // #2 = $lane
/*49227*/           OPC_MoveChild, 1,
/*49229*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49232*/           OPC_MoveParent,
/*49233*/           OPC_CheckType, MVT::v8i16,
/*49235*/           OPC_MoveParent,
/*49236*/           OPC_CheckType, MVT::v8i16,
/*49238*/           OPC_EmitConvertToTarget, 2,
/*49240*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*49243*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*49252*/           OPC_EmitConvertToTarget, 2,
/*49254*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*49257*/           OPC_EmitInteger, MVT::i32, 14, 
/*49260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*49275*/         /*Scope*/ 59, /*->49335*/
/*49276*/           OPC_CheckChild1Type, MVT::v4i32,
/*49278*/           OPC_MoveChild, 2,
/*49280*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49283*/           OPC_RecordChild0, // #1 = $src2
/*49284*/           OPC_CheckChild0Type, MVT::v4i32,
/*49286*/           OPC_RecordChild1, // #2 = $lane
/*49287*/           OPC_MoveChild, 1,
/*49289*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49292*/           OPC_MoveParent,
/*49293*/           OPC_CheckType, MVT::v4i32,
/*49295*/           OPC_MoveParent,
/*49296*/           OPC_CheckType, MVT::v4i32,
/*49298*/           OPC_EmitConvertToTarget, 2,
/*49300*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*49303*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*49312*/           OPC_EmitConvertToTarget, 2,
/*49314*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*49317*/           OPC_EmitInteger, MVT::i32, 14, 
/*49320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49335*/         0, /*End of Scope*/
/*49336*/       /*Scope*/ 118, /*->49455*/
/*49337*/         OPC_MoveChild, 1,
/*49339*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49342*/         OPC_RecordChild0, // #0 = $src2
/*49343*/         OPC_Scope, 54, /*->49399*/ // 2 children in Scope
/*49345*/           OPC_CheckChild0Type, MVT::v8i16,
/*49347*/           OPC_RecordChild1, // #1 = $lane
/*49348*/           OPC_MoveChild, 1,
/*49350*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49353*/           OPC_MoveParent,
/*49354*/           OPC_CheckType, MVT::v8i16,
/*49356*/           OPC_MoveParent,
/*49357*/           OPC_RecordChild2, // #2 = $src1
/*49358*/           OPC_CheckChild2Type, MVT::v8i16,
/*49360*/           OPC_CheckType, MVT::v8i16,
/*49362*/           OPC_EmitConvertToTarget, 1,
/*49364*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*49367*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*49376*/           OPC_EmitConvertToTarget, 1,
/*49378*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*49381*/           OPC_EmitInteger, MVT::i32, 14, 
/*49384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 311:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*49399*/         /*Scope*/ 54, /*->49454*/
/*49400*/           OPC_CheckChild0Type, MVT::v4i32,
/*49402*/           OPC_RecordChild1, // #1 = $lane
/*49403*/           OPC_MoveChild, 1,
/*49405*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49408*/           OPC_MoveParent,
/*49409*/           OPC_CheckType, MVT::v4i32,
/*49411*/           OPC_MoveParent,
/*49412*/           OPC_RecordChild2, // #2 = $src1
/*49413*/           OPC_CheckChild2Type, MVT::v4i32,
/*49415*/           OPC_CheckType, MVT::v4i32,
/*49417*/           OPC_EmitConvertToTarget, 1,
/*49419*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*49422*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*49431*/           OPC_EmitConvertToTarget, 1,
/*49433*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*49436*/           OPC_EmitInteger, MVT::i32, 14, 
/*49439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 311:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49454*/         0, /*End of Scope*/
/*49455*/       /*Scope*/ 107, /*->49563*/
/*49456*/         OPC_RecordChild1, // #0 = $Vn
/*49457*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->49484
/*49460*/           OPC_CheckChild1Type, MVT::v4i16,
/*49462*/           OPC_RecordChild2, // #1 = $Vm
/*49463*/           OPC_CheckChild2Type, MVT::v4i16,
/*49465*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49467*/           OPC_EmitInteger, MVT::i32, 14, 
/*49470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49484*/         /*SwitchType*/ 24, MVT::v2i32,// ->49510
/*49486*/           OPC_CheckChild1Type, MVT::v2i32,
/*49488*/           OPC_RecordChild2, // #1 = $Vm
/*49489*/           OPC_CheckChild2Type, MVT::v2i32,
/*49491*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49493*/           OPC_EmitInteger, MVT::i32, 14, 
/*49496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49510*/         /*SwitchType*/ 24, MVT::v8i16,// ->49536
/*49512*/           OPC_CheckChild1Type, MVT::v8i16,
/*49514*/           OPC_RecordChild2, // #1 = $Vm
/*49515*/           OPC_CheckChild2Type, MVT::v8i16,
/*49517*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49519*/           OPC_EmitInteger, MVT::i32, 14, 
/*49522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49525*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49536*/         /*SwitchType*/ 24, MVT::v4i32,// ->49562
/*49538*/           OPC_CheckChild1Type, MVT::v4i32,
/*49540*/           OPC_RecordChild2, // #1 = $Vm
/*49541*/           OPC_CheckChild2Type, MVT::v4i32,
/*49543*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49545*/           OPC_EmitInteger, MVT::i32, 14, 
/*49548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49562*/         0, // EndSwitchType
/*49563*/       0, /*End of Scope*/
/*49564*/     /*Scope*/ 116|128,1/*244*/, /*->49810*/
/*49566*/       OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*49569*/       OPC_Scope, 93, /*->49664*/ // 3 children in Scope
/*49571*/         OPC_RecordChild1, // #0 = $Vn
/*49572*/         OPC_Scope, 44, /*->49618*/ // 2 children in Scope
/*49574*/           OPC_CheckChild1Type, MVT::v4i16,
/*49576*/           OPC_MoveChild, 2,
/*49578*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49581*/           OPC_RecordChild0, // #1 = $Vm
/*49582*/           OPC_CheckChild0Type, MVT::v4i16,
/*49584*/           OPC_RecordChild1, // #2 = $lane
/*49585*/           OPC_MoveChild, 1,
/*49587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49590*/           OPC_MoveParent,
/*49591*/           OPC_CheckType, MVT::v4i16,
/*49593*/           OPC_MoveParent,
/*49594*/           OPC_CheckType, MVT::v4i32,
/*49596*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49598*/           OPC_EmitConvertToTarget, 2,
/*49600*/           OPC_EmitInteger, MVT::i32, 14, 
/*49603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49618*/         /*Scope*/ 44, /*->49663*/
/*49619*/           OPC_CheckChild1Type, MVT::v2i32,
/*49621*/           OPC_MoveChild, 2,
/*49623*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49626*/           OPC_RecordChild0, // #1 = $Vm
/*49627*/           OPC_CheckChild0Type, MVT::v2i32,
/*49629*/           OPC_RecordChild1, // #2 = $lane
/*49630*/           OPC_MoveChild, 1,
/*49632*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49635*/           OPC_MoveParent,
/*49636*/           OPC_CheckType, MVT::v2i32,
/*49638*/           OPC_MoveParent,
/*49639*/           OPC_CheckType, MVT::v2i64,
/*49641*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49643*/           OPC_EmitConvertToTarget, 2,
/*49645*/           OPC_EmitInteger, MVT::i32, 14, 
/*49648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49651*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49663*/         0, /*End of Scope*/
/*49664*/       /*Scope*/ 88, /*->49753*/
/*49665*/         OPC_MoveChild, 1,
/*49667*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49670*/         OPC_RecordChild0, // #0 = $Vm
/*49671*/         OPC_Scope, 39, /*->49712*/ // 2 children in Scope
/*49673*/           OPC_CheckChild0Type, MVT::v4i16,
/*49675*/           OPC_RecordChild1, // #1 = $lane
/*49676*/           OPC_MoveChild, 1,
/*49678*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49681*/           OPC_MoveParent,
/*49682*/           OPC_CheckType, MVT::v4i16,
/*49684*/           OPC_MoveParent,
/*49685*/           OPC_RecordChild2, // #2 = $Vn
/*49686*/           OPC_CheckChild2Type, MVT::v4i16,
/*49688*/           OPC_CheckType, MVT::v4i32,
/*49690*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49692*/           OPC_EmitConvertToTarget, 1,
/*49694*/           OPC_EmitInteger, MVT::i32, 14, 
/*49697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 306:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49712*/         /*Scope*/ 39, /*->49752*/
/*49713*/           OPC_CheckChild0Type, MVT::v2i32,
/*49715*/           OPC_RecordChild1, // #1 = $lane
/*49716*/           OPC_MoveChild, 1,
/*49718*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49721*/           OPC_MoveParent,
/*49722*/           OPC_CheckType, MVT::v2i32,
/*49724*/           OPC_MoveParent,
/*49725*/           OPC_RecordChild2, // #2 = $Vn
/*49726*/           OPC_CheckChild2Type, MVT::v2i32,
/*49728*/           OPC_CheckType, MVT::v2i64,
/*49730*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49732*/           OPC_EmitConvertToTarget, 1,
/*49734*/           OPC_EmitInteger, MVT::i32, 14, 
/*49737*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49740*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 306:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49752*/         0, /*End of Scope*/
/*49753*/       /*Scope*/ 55, /*->49809*/
/*49754*/         OPC_RecordChild1, // #0 = $Vn
/*49755*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->49782
/*49758*/           OPC_CheckChild1Type, MVT::v4i16,
/*49760*/           OPC_RecordChild2, // #1 = $Vm
/*49761*/           OPC_CheckChild2Type, MVT::v4i16,
/*49763*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49765*/           OPC_EmitInteger, MVT::i32, 14, 
/*49768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49771*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 306:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49782*/         /*SwitchType*/ 24, MVT::v2i64,// ->49808
/*49784*/           OPC_CheckChild1Type, MVT::v2i32,
/*49786*/           OPC_RecordChild2, // #1 = $Vm
/*49787*/           OPC_CheckChild2Type, MVT::v2i32,
/*49789*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49791*/           OPC_EmitInteger, MVT::i32, 14, 
/*49794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49797*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 306:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49808*/         0, // EndSwitchType
/*49809*/       0, /*End of Scope*/
/*49810*/     /*Scope*/ 72, /*->49883*/
/*49811*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*49814*/       OPC_RecordChild1, // #0 = $Vm
/*49815*/       OPC_Scope, 32, /*->49849*/ // 2 children in Scope
/*49817*/         OPC_CheckChild1Type, MVT::v2f32,
/*49819*/         OPC_RecordChild2, // #1 = $SIMM
/*49820*/         OPC_MoveChild, 2,
/*49822*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49825*/         OPC_MoveParent,
/*49826*/         OPC_CheckType, MVT::v2i32,
/*49828*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49830*/         OPC_EmitConvertToTarget, 1,
/*49832*/         OPC_EmitInteger, MVT::i32, 14, 
/*49835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*49849*/       /*Scope*/ 32, /*->49882*/
/*49850*/         OPC_CheckChild1Type, MVT::v4f32,
/*49852*/         OPC_RecordChild2, // #1 = $SIMM
/*49853*/         OPC_MoveChild, 2,
/*49855*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49858*/         OPC_MoveParent,
/*49859*/         OPC_CheckType, MVT::v4i32,
/*49861*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49863*/         OPC_EmitConvertToTarget, 1,
/*49865*/         OPC_EmitInteger, MVT::i32, 14, 
/*49868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*49882*/       0, /*End of Scope*/
/*49883*/     /*Scope*/ 72, /*->49956*/
/*49884*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*49887*/       OPC_RecordChild1, // #0 = $Vm
/*49888*/       OPC_Scope, 32, /*->49922*/ // 2 children in Scope
/*49890*/         OPC_CheckChild1Type, MVT::v2f32,
/*49892*/         OPC_RecordChild2, // #1 = $SIMM
/*49893*/         OPC_MoveChild, 2,
/*49895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49898*/         OPC_MoveParent,
/*49899*/         OPC_CheckType, MVT::v2i32,
/*49901*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49903*/         OPC_EmitConvertToTarget, 1,
/*49905*/         OPC_EmitInteger, MVT::i32, 14, 
/*49908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*49922*/       /*Scope*/ 32, /*->49955*/
/*49923*/         OPC_CheckChild1Type, MVT::v4f32,
/*49925*/         OPC_RecordChild2, // #1 = $SIMM
/*49926*/         OPC_MoveChild, 2,
/*49928*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49931*/         OPC_MoveParent,
/*49932*/         OPC_CheckType, MVT::v4i32,
/*49934*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49936*/         OPC_EmitConvertToTarget, 1,
/*49938*/         OPC_EmitInteger, MVT::i32, 14, 
/*49941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*49955*/       0, /*End of Scope*/
/*49956*/     /*Scope*/ 34|128,1/*162*/, /*->50120*/
/*49958*/       OPC_CheckChild0Integer, 16|128,2/*272*/, 
/*49961*/       OPC_RecordChild1, // #0 = $Vn
/*49962*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49989
/*49965*/         OPC_CheckChild1Type, MVT::v4i16,
/*49967*/         OPC_RecordChild2, // #1 = $Vm
/*49968*/         OPC_CheckChild2Type, MVT::v4i16,
/*49970*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49972*/         OPC_EmitInteger, MVT::i32, 14, 
/*49975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 272:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49989*/       /*SwitchType*/ 24, MVT::v2i32,// ->50015
/*49991*/         OPC_CheckChild1Type, MVT::v2i32,
/*49993*/         OPC_RecordChild2, // #1 = $Vm
/*49994*/         OPC_CheckChild2Type, MVT::v2i32,
/*49996*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49998*/         OPC_EmitInteger, MVT::i32, 14, 
/*50001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 272:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50015*/       /*SwitchType*/ 24, MVT::v8i16,// ->50041
/*50017*/         OPC_CheckChild1Type, MVT::v8i16,
/*50019*/         OPC_RecordChild2, // #1 = $Vm
/*50020*/         OPC_CheckChild2Type, MVT::v8i16,
/*50022*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50024*/         OPC_EmitInteger, MVT::i32, 14, 
/*50027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 272:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50041*/       /*SwitchType*/ 24, MVT::v4i32,// ->50067
/*50043*/         OPC_CheckChild1Type, MVT::v4i32,
/*50045*/         OPC_RecordChild2, // #1 = $Vm
/*50046*/         OPC_CheckChild2Type, MVT::v4i32,
/*50048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50050*/         OPC_EmitInteger, MVT::i32, 14, 
/*50053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 272:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50067*/       /*SwitchType*/ 24, MVT::v8i8,// ->50093
/*50069*/         OPC_CheckChild1Type, MVT::v8i8,
/*50071*/         OPC_RecordChild2, // #1 = $Vm
/*50072*/         OPC_CheckChild2Type, MVT::v8i8,
/*50074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50076*/         OPC_EmitInteger, MVT::i32, 14, 
/*50079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 272:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50093*/       /*SwitchType*/ 24, MVT::v16i8,// ->50119
/*50095*/         OPC_CheckChild1Type, MVT::v16i8,
/*50097*/         OPC_RecordChild2, // #1 = $Vm
/*50098*/         OPC_CheckChild2Type, MVT::v16i8,
/*50100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50102*/         OPC_EmitInteger, MVT::i32, 14, 
/*50105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 272:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50119*/       0, // EndSwitchType
/*50120*/     /*Scope*/ 34|128,1/*162*/, /*->50284*/
/*50122*/       OPC_CheckChild0Integer, 17|128,2/*273*/, 
/*50125*/       OPC_RecordChild1, // #0 = $Vn
/*50126*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50153
/*50129*/         OPC_CheckChild1Type, MVT::v4i16,
/*50131*/         OPC_RecordChild2, // #1 = $Vm
/*50132*/         OPC_CheckChild2Type, MVT::v4i16,
/*50134*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50136*/         OPC_EmitInteger, MVT::i32, 14, 
/*50139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 273:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50153*/       /*SwitchType*/ 24, MVT::v2i32,// ->50179
/*50155*/         OPC_CheckChild1Type, MVT::v2i32,
/*50157*/         OPC_RecordChild2, // #1 = $Vm
/*50158*/         OPC_CheckChild2Type, MVT::v2i32,
/*50160*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50162*/         OPC_EmitInteger, MVT::i32, 14, 
/*50165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50168*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 273:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50179*/       /*SwitchType*/ 24, MVT::v8i16,// ->50205
/*50181*/         OPC_CheckChild1Type, MVT::v8i16,
/*50183*/         OPC_RecordChild2, // #1 = $Vm
/*50184*/         OPC_CheckChild2Type, MVT::v8i16,
/*50186*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50188*/         OPC_EmitInteger, MVT::i32, 14, 
/*50191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 273:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50205*/       /*SwitchType*/ 24, MVT::v4i32,// ->50231
/*50207*/         OPC_CheckChild1Type, MVT::v4i32,
/*50209*/         OPC_RecordChild2, // #1 = $Vm
/*50210*/         OPC_CheckChild2Type, MVT::v4i32,
/*50212*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50214*/         OPC_EmitInteger, MVT::i32, 14, 
/*50217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 273:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50231*/       /*SwitchType*/ 24, MVT::v8i8,// ->50257
/*50233*/         OPC_CheckChild1Type, MVT::v8i8,
/*50235*/         OPC_RecordChild2, // #1 = $Vm
/*50236*/         OPC_CheckChild2Type, MVT::v8i8,
/*50238*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50240*/         OPC_EmitInteger, MVT::i32, 14, 
/*50243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 273:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50257*/       /*SwitchType*/ 24, MVT::v16i8,// ->50283
/*50259*/         OPC_CheckChild1Type, MVT::v16i8,
/*50261*/         OPC_RecordChild2, // #1 = $Vm
/*50262*/         OPC_CheckChild2Type, MVT::v16i8,
/*50264*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50266*/         OPC_EmitInteger, MVT::i32, 14, 
/*50269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 273:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50283*/       0, // EndSwitchType
/*50284*/     /*Scope*/ 34|128,1/*162*/, /*->50448*/
/*50286*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*50289*/       OPC_RecordChild1, // #0 = $Vn
/*50290*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50317
/*50293*/         OPC_CheckChild1Type, MVT::v4i16,
/*50295*/         OPC_RecordChild2, // #1 = $Vm
/*50296*/         OPC_CheckChild2Type, MVT::v4i16,
/*50298*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50300*/         OPC_EmitInteger, MVT::i32, 14, 
/*50303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50317*/       /*SwitchType*/ 24, MVT::v2i32,// ->50343
/*50319*/         OPC_CheckChild1Type, MVT::v2i32,
/*50321*/         OPC_RecordChild2, // #1 = $Vm
/*50322*/         OPC_CheckChild2Type, MVT::v2i32,
/*50324*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50326*/         OPC_EmitInteger, MVT::i32, 14, 
/*50329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50343*/       /*SwitchType*/ 24, MVT::v8i16,// ->50369
/*50345*/         OPC_CheckChild1Type, MVT::v8i16,
/*50347*/         OPC_RecordChild2, // #1 = $Vm
/*50348*/         OPC_CheckChild2Type, MVT::v8i16,
/*50350*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50352*/         OPC_EmitInteger, MVT::i32, 14, 
/*50355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50369*/       /*SwitchType*/ 24, MVT::v4i32,// ->50395
/*50371*/         OPC_CheckChild1Type, MVT::v4i32,
/*50373*/         OPC_RecordChild2, // #1 = $Vm
/*50374*/         OPC_CheckChild2Type, MVT::v4i32,
/*50376*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50378*/         OPC_EmitInteger, MVT::i32, 14, 
/*50381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50395*/       /*SwitchType*/ 24, MVT::v8i8,// ->50421
/*50397*/         OPC_CheckChild1Type, MVT::v8i8,
/*50399*/         OPC_RecordChild2, // #1 = $Vm
/*50400*/         OPC_CheckChild2Type, MVT::v8i8,
/*50402*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50404*/         OPC_EmitInteger, MVT::i32, 14, 
/*50407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50421*/       /*SwitchType*/ 24, MVT::v16i8,// ->50447
/*50423*/         OPC_CheckChild1Type, MVT::v16i8,
/*50425*/         OPC_RecordChild2, // #1 = $Vm
/*50426*/         OPC_CheckChild2Type, MVT::v16i8,
/*50428*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50430*/         OPC_EmitInteger, MVT::i32, 14, 
/*50433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50447*/       0, // EndSwitchType
/*50448*/     /*Scope*/ 34|128,1/*162*/, /*->50612*/
/*50450*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*50453*/       OPC_RecordChild1, // #0 = $Vn
/*50454*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50481
/*50457*/         OPC_CheckChild1Type, MVT::v4i16,
/*50459*/         OPC_RecordChild2, // #1 = $Vm
/*50460*/         OPC_CheckChild2Type, MVT::v4i16,
/*50462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50464*/         OPC_EmitInteger, MVT::i32, 14, 
/*50467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50481*/       /*SwitchType*/ 24, MVT::v2i32,// ->50507
/*50483*/         OPC_CheckChild1Type, MVT::v2i32,
/*50485*/         OPC_RecordChild2, // #1 = $Vm
/*50486*/         OPC_CheckChild2Type, MVT::v2i32,
/*50488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50490*/         OPC_EmitInteger, MVT::i32, 14, 
/*50493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50507*/       /*SwitchType*/ 24, MVT::v8i16,// ->50533
/*50509*/         OPC_CheckChild1Type, MVT::v8i16,
/*50511*/         OPC_RecordChild2, // #1 = $Vm
/*50512*/         OPC_CheckChild2Type, MVT::v8i16,
/*50514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50516*/         OPC_EmitInteger, MVT::i32, 14, 
/*50519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50533*/       /*SwitchType*/ 24, MVT::v4i32,// ->50559
/*50535*/         OPC_CheckChild1Type, MVT::v4i32,
/*50537*/         OPC_RecordChild2, // #1 = $Vm
/*50538*/         OPC_CheckChild2Type, MVT::v4i32,
/*50540*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50542*/         OPC_EmitInteger, MVT::i32, 14, 
/*50545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50559*/       /*SwitchType*/ 24, MVT::v8i8,// ->50585
/*50561*/         OPC_CheckChild1Type, MVT::v8i8,
/*50563*/         OPC_RecordChild2, // #1 = $Vm
/*50564*/         OPC_CheckChild2Type, MVT::v8i8,
/*50566*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50568*/         OPC_EmitInteger, MVT::i32, 14, 
/*50571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50585*/       /*SwitchType*/ 24, MVT::v16i8,// ->50611
/*50587*/         OPC_CheckChild1Type, MVT::v16i8,
/*50589*/         OPC_RecordChild2, // #1 = $Vm
/*50590*/         OPC_CheckChild2Type, MVT::v16i8,
/*50592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50594*/         OPC_EmitInteger, MVT::i32, 14, 
/*50597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50611*/       0, // EndSwitchType
/*50612*/     /*Scope*/ 86|128,1/*214*/, /*->50828*/
/*50614*/       OPC_CheckChild0Integer, 48|128,2/*304*/, 
/*50617*/       OPC_RecordChild1, // #0 = $Vn
/*50618*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50645
/*50621*/         OPC_CheckChild1Type, MVT::v4i16,
/*50623*/         OPC_RecordChild2, // #1 = $Vm
/*50624*/         OPC_CheckChild2Type, MVT::v4i16,
/*50626*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50628*/         OPC_EmitInteger, MVT::i32, 14, 
/*50631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 304:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50645*/       /*SwitchType*/ 24, MVT::v2i32,// ->50671
/*50647*/         OPC_CheckChild1Type, MVT::v2i32,
/*50649*/         OPC_RecordChild2, // #1 = $Vm
/*50650*/         OPC_CheckChild2Type, MVT::v2i32,
/*50652*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50654*/         OPC_EmitInteger, MVT::i32, 14, 
/*50657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 304:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50671*/       /*SwitchType*/ 24, MVT::v8i16,// ->50697
/*50673*/         OPC_CheckChild1Type, MVT::v8i16,
/*50675*/         OPC_RecordChild2, // #1 = $Vm
/*50676*/         OPC_CheckChild2Type, MVT::v8i16,
/*50678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50680*/         OPC_EmitInteger, MVT::i32, 14, 
/*50683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 304:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50697*/       /*SwitchType*/ 24, MVT::v4i32,// ->50723
/*50699*/         OPC_CheckChild1Type, MVT::v4i32,
/*50701*/         OPC_RecordChild2, // #1 = $Vm
/*50702*/         OPC_CheckChild2Type, MVT::v4i32,
/*50704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50706*/         OPC_EmitInteger, MVT::i32, 14, 
/*50709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 304:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50723*/       /*SwitchType*/ 24, MVT::v8i8,// ->50749
/*50725*/         OPC_CheckChild1Type, MVT::v8i8,
/*50727*/         OPC_RecordChild2, // #1 = $Vm
/*50728*/         OPC_CheckChild2Type, MVT::v8i8,
/*50730*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50732*/         OPC_EmitInteger, MVT::i32, 14, 
/*50735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 304:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50749*/       /*SwitchType*/ 24, MVT::v16i8,// ->50775
/*50751*/         OPC_CheckChild1Type, MVT::v16i8,
/*50753*/         OPC_RecordChild2, // #1 = $Vm
/*50754*/         OPC_CheckChild2Type, MVT::v16i8,
/*50756*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50758*/         OPC_EmitInteger, MVT::i32, 14, 
/*50761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 304:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50775*/       /*SwitchType*/ 24, MVT::v1i64,// ->50801
/*50777*/         OPC_CheckChild1Type, MVT::v1i64,
/*50779*/         OPC_RecordChild2, // #1 = $Vm
/*50780*/         OPC_CheckChild2Type, MVT::v1i64,
/*50782*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50784*/         OPC_EmitInteger, MVT::i32, 14, 
/*50787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 304:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50801*/       /*SwitchType*/ 24, MVT::v2i64,// ->50827
/*50803*/         OPC_CheckChild1Type, MVT::v2i64,
/*50805*/         OPC_RecordChild2, // #1 = $Vm
/*50806*/         OPC_CheckChild2Type, MVT::v2i64,
/*50808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50810*/         OPC_EmitInteger, MVT::i32, 14, 
/*50813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 304:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50827*/       0, // EndSwitchType
/*50828*/     /*Scope*/ 84, /*->50913*/
/*50829*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*50832*/       OPC_RecordChild1, // #0 = $Vn
/*50833*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50860
/*50836*/         OPC_CheckChild1Type, MVT::v8i16,
/*50838*/         OPC_RecordChild2, // #1 = $Vm
/*50839*/         OPC_CheckChild2Type, MVT::v8i16,
/*50841*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50843*/         OPC_EmitInteger, MVT::i32, 14, 
/*50846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 325:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50860*/       /*SwitchType*/ 24, MVT::v4i16,// ->50886
/*50862*/         OPC_CheckChild1Type, MVT::v4i32,
/*50864*/         OPC_RecordChild2, // #1 = $Vm
/*50865*/         OPC_CheckChild2Type, MVT::v4i32,
/*50867*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50869*/         OPC_EmitInteger, MVT::i32, 14, 
/*50872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 325:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50886*/       /*SwitchType*/ 24, MVT::v2i32,// ->50912
/*50888*/         OPC_CheckChild1Type, MVT::v2i64,
/*50890*/         OPC_RecordChild2, // #1 = $Vm
/*50891*/         OPC_CheckChild2Type, MVT::v2i64,
/*50893*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50895*/         OPC_EmitInteger, MVT::i32, 14, 
/*50898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 325:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50912*/       0, // EndSwitchType
/*50913*/     /*Scope*/ 58, /*->50972*/
/*50914*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*50917*/       OPC_RecordChild1, // #0 = $Vn
/*50918*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->50945
/*50921*/         OPC_CheckChild1Type, MVT::v8i8,
/*50923*/         OPC_RecordChild2, // #1 = $Vm
/*50924*/         OPC_CheckChild2Type, MVT::v8i8,
/*50926*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50928*/         OPC_EmitInteger, MVT::i32, 14, 
/*50931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50945*/       /*SwitchType*/ 24, MVT::v16i8,// ->50971
/*50947*/         OPC_CheckChild1Type, MVT::v16i8,
/*50949*/         OPC_RecordChild2, // #1 = $Vm
/*50950*/         OPC_CheckChild2Type, MVT::v16i8,
/*50952*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50954*/         OPC_EmitInteger, MVT::i32, 14, 
/*50957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 292:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50971*/       0, // EndSwitchType
/*50972*/     /*Scope*/ 50, /*->51023*/
/*50973*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*50976*/       OPC_RecordChild1, // #0 = $Vn
/*50977*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->51004
/*50980*/         OPC_CheckChild1Type, MVT::v8i8,
/*50982*/         OPC_RecordChild2, // #1 = $Vm
/*50983*/         OPC_CheckChild2Type, MVT::v8i8,
/*50985*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50987*/         OPC_EmitInteger, MVT::i32, 14, 
/*50990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 289:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51004*/       /*SwitchType*/ 16, MVT::v2i64,// ->51022
/*51006*/         OPC_CheckChild1Type, MVT::v1i64,
/*51008*/         OPC_RecordChild2, // #1 = $Vm
/*51009*/         OPC_CheckChild2Type, MVT::v1i64,
/*51011*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*51013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 289:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51022*/       0, // EndSwitchType
/*51023*/     /*Scope*/ 34|128,1/*162*/, /*->51187*/
/*51025*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*51028*/       OPC_RecordChild1, // #0 = $Vn
/*51029*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51056
/*51032*/         OPC_CheckChild1Type, MVT::v4i16,
/*51034*/         OPC_RecordChild2, // #1 = $Vm
/*51035*/         OPC_CheckChild2Type, MVT::v4i16,
/*51037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51039*/         OPC_EmitInteger, MVT::i32, 14, 
/*51042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 274:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51056*/       /*SwitchType*/ 24, MVT::v2i32,// ->51082
/*51058*/         OPC_CheckChild1Type, MVT::v2i32,
/*51060*/         OPC_RecordChild2, // #1 = $Vm
/*51061*/         OPC_CheckChild2Type, MVT::v2i32,
/*51063*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51065*/         OPC_EmitInteger, MVT::i32, 14, 
/*51068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 274:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51082*/       /*SwitchType*/ 24, MVT::v8i16,// ->51108
/*51084*/         OPC_CheckChild1Type, MVT::v8i16,
/*51086*/         OPC_RecordChild2, // #1 = $Vm
/*51087*/         OPC_CheckChild2Type, MVT::v8i16,
/*51089*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51091*/         OPC_EmitInteger, MVT::i32, 14, 
/*51094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 274:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51108*/       /*SwitchType*/ 24, MVT::v4i32,// ->51134
/*51110*/         OPC_CheckChild1Type, MVT::v4i32,
/*51112*/         OPC_RecordChild2, // #1 = $Vm
/*51113*/         OPC_CheckChild2Type, MVT::v4i32,
/*51115*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51117*/         OPC_EmitInteger, MVT::i32, 14, 
/*51120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 274:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51134*/       /*SwitchType*/ 24, MVT::v8i8,// ->51160
/*51136*/         OPC_CheckChild1Type, MVT::v8i8,
/*51138*/         OPC_RecordChild2, // #1 = $Vm
/*51139*/         OPC_CheckChild2Type, MVT::v8i8,
/*51141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51143*/         OPC_EmitInteger, MVT::i32, 14, 
/*51146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 274:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51160*/       /*SwitchType*/ 24, MVT::v16i8,// ->51186
/*51162*/         OPC_CheckChild1Type, MVT::v16i8,
/*51164*/         OPC_RecordChild2, // #1 = $Vm
/*51165*/         OPC_CheckChild2Type, MVT::v16i8,
/*51167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51169*/         OPC_EmitInteger, MVT::i32, 14, 
/*51172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 274:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51186*/       0, // EndSwitchType
/*51187*/     /*Scope*/ 34|128,1/*162*/, /*->51351*/
/*51189*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*51192*/       OPC_RecordChild1, // #0 = $Vn
/*51193*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51220
/*51196*/         OPC_CheckChild1Type, MVT::v4i16,
/*51198*/         OPC_RecordChild2, // #1 = $Vm
/*51199*/         OPC_CheckChild2Type, MVT::v4i16,
/*51201*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51203*/         OPC_EmitInteger, MVT::i32, 14, 
/*51206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 275:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51220*/       /*SwitchType*/ 24, MVT::v2i32,// ->51246
/*51222*/         OPC_CheckChild1Type, MVT::v2i32,
/*51224*/         OPC_RecordChild2, // #1 = $Vm
/*51225*/         OPC_CheckChild2Type, MVT::v2i32,
/*51227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51229*/         OPC_EmitInteger, MVT::i32, 14, 
/*51232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 275:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51246*/       /*SwitchType*/ 24, MVT::v8i16,// ->51272
/*51248*/         OPC_CheckChild1Type, MVT::v8i16,
/*51250*/         OPC_RecordChild2, // #1 = $Vm
/*51251*/         OPC_CheckChild2Type, MVT::v8i16,
/*51253*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51255*/         OPC_EmitInteger, MVT::i32, 14, 
/*51258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 275:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51272*/       /*SwitchType*/ 24, MVT::v4i32,// ->51298
/*51274*/         OPC_CheckChild1Type, MVT::v4i32,
/*51276*/         OPC_RecordChild2, // #1 = $Vm
/*51277*/         OPC_CheckChild2Type, MVT::v4i32,
/*51279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51281*/         OPC_EmitInteger, MVT::i32, 14, 
/*51284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 275:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51298*/       /*SwitchType*/ 24, MVT::v8i8,// ->51324
/*51300*/         OPC_CheckChild1Type, MVT::v8i8,
/*51302*/         OPC_RecordChild2, // #1 = $Vm
/*51303*/         OPC_CheckChild2Type, MVT::v8i8,
/*51305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51307*/         OPC_EmitInteger, MVT::i32, 14, 
/*51310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 275:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51324*/       /*SwitchType*/ 24, MVT::v16i8,// ->51350
/*51326*/         OPC_CheckChild1Type, MVT::v16i8,
/*51328*/         OPC_RecordChild2, // #1 = $Vm
/*51329*/         OPC_CheckChild2Type, MVT::v16i8,
/*51331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51333*/         OPC_EmitInteger, MVT::i32, 14, 
/*51336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 275:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51350*/       0, // EndSwitchType
/*51351*/     /*Scope*/ 86|128,1/*214*/, /*->51567*/
/*51353*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*51356*/       OPC_RecordChild1, // #0 = $Vn
/*51357*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51384
/*51360*/         OPC_CheckChild1Type, MVT::v4i16,
/*51362*/         OPC_RecordChild2, // #1 = $Vm
/*51363*/         OPC_CheckChild2Type, MVT::v4i16,
/*51365*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51367*/         OPC_EmitInteger, MVT::i32, 14, 
/*51370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 324:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51384*/       /*SwitchType*/ 24, MVT::v2i32,// ->51410
/*51386*/         OPC_CheckChild1Type, MVT::v2i32,
/*51388*/         OPC_RecordChild2, // #1 = $Vm
/*51389*/         OPC_CheckChild2Type, MVT::v2i32,
/*51391*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51393*/         OPC_EmitInteger, MVT::i32, 14, 
/*51396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 324:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51410*/       /*SwitchType*/ 24, MVT::v8i16,// ->51436
/*51412*/         OPC_CheckChild1Type, MVT::v8i16,
/*51414*/         OPC_RecordChild2, // #1 = $Vm
/*51415*/         OPC_CheckChild2Type, MVT::v8i16,
/*51417*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51419*/         OPC_EmitInteger, MVT::i32, 14, 
/*51422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 324:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51436*/       /*SwitchType*/ 24, MVT::v4i32,// ->51462
/*51438*/         OPC_CheckChild1Type, MVT::v4i32,
/*51440*/         OPC_RecordChild2, // #1 = $Vm
/*51441*/         OPC_CheckChild2Type, MVT::v4i32,
/*51443*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51445*/         OPC_EmitInteger, MVT::i32, 14, 
/*51448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 324:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51462*/       /*SwitchType*/ 24, MVT::v8i8,// ->51488
/*51464*/         OPC_CheckChild1Type, MVT::v8i8,
/*51466*/         OPC_RecordChild2, // #1 = $Vm
/*51467*/         OPC_CheckChild2Type, MVT::v8i8,
/*51469*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51471*/         OPC_EmitInteger, MVT::i32, 14, 
/*51474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 324:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51488*/       /*SwitchType*/ 24, MVT::v16i8,// ->51514
/*51490*/         OPC_CheckChild1Type, MVT::v16i8,
/*51492*/         OPC_RecordChild2, // #1 = $Vm
/*51493*/         OPC_CheckChild2Type, MVT::v16i8,
/*51495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51497*/         OPC_EmitInteger, MVT::i32, 14, 
/*51500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 324:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51514*/       /*SwitchType*/ 24, MVT::v1i64,// ->51540
/*51516*/         OPC_CheckChild1Type, MVT::v1i64,
/*51518*/         OPC_RecordChild2, // #1 = $Vm
/*51519*/         OPC_CheckChild2Type, MVT::v1i64,
/*51521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51523*/         OPC_EmitInteger, MVT::i32, 14, 
/*51526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 324:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51540*/       /*SwitchType*/ 24, MVT::v2i64,// ->51566
/*51542*/         OPC_CheckChild1Type, MVT::v2i64,
/*51544*/         OPC_RecordChild2, // #1 = $Vm
/*51545*/         OPC_CheckChild2Type, MVT::v2i64,
/*51547*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51549*/         OPC_EmitInteger, MVT::i32, 14, 
/*51552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 324:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51566*/       0, // EndSwitchType
/*51567*/     /*Scope*/ 84, /*->51652*/
/*51568*/       OPC_CheckChild0Integer, 85|128,2/*341*/, 
/*51571*/       OPC_RecordChild1, // #0 = $Vn
/*51572*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->51599
/*51575*/         OPC_CheckChild1Type, MVT::v8i16,
/*51577*/         OPC_RecordChild2, // #1 = $Vm
/*51578*/         OPC_CheckChild2Type, MVT::v8i16,
/*51580*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51582*/         OPC_EmitInteger, MVT::i32, 14, 
/*51585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 341:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51599*/       /*SwitchType*/ 24, MVT::v4i16,// ->51625
/*51601*/         OPC_CheckChild1Type, MVT::v4i32,
/*51603*/         OPC_RecordChild2, // #1 = $Vm
/*51604*/         OPC_CheckChild2Type, MVT::v4i32,
/*51606*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51608*/         OPC_EmitInteger, MVT::i32, 14, 
/*51611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 341:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51625*/       /*SwitchType*/ 24, MVT::v2i32,// ->51651
/*51627*/         OPC_CheckChild1Type, MVT::v2i64,
/*51629*/         OPC_RecordChild2, // #1 = $Vm
/*51630*/         OPC_CheckChild2Type, MVT::v2i64,
/*51632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51634*/         OPC_EmitInteger, MVT::i32, 14, 
/*51637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 341:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51651*/       0, // EndSwitchType
/*51652*/     /*Scope*/ 58, /*->51711*/
/*51653*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*51656*/       OPC_RecordChild1, // #0 = $Vn
/*51657*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->51684
/*51660*/         OPC_CheckChild1Type, MVT::v2f32,
/*51662*/         OPC_RecordChild2, // #1 = $Vm
/*51663*/         OPC_CheckChild2Type, MVT::v2f32,
/*51665*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51667*/         OPC_EmitInteger, MVT::i32, 14, 
/*51670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 254:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51684*/       /*SwitchType*/ 24, MVT::v4i32,// ->51710
/*51686*/         OPC_CheckChild1Type, MVT::v4f32,
/*51688*/         OPC_RecordChild2, // #1 = $Vm
/*51689*/         OPC_CheckChild2Type, MVT::v4f32,
/*51691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51693*/         OPC_EmitInteger, MVT::i32, 14, 
/*51696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 254:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51710*/       0, // EndSwitchType
/*51711*/     /*Scope*/ 58, /*->51770*/
/*51712*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*51715*/       OPC_RecordChild1, // #0 = $Vn
/*51716*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->51743
/*51719*/         OPC_CheckChild1Type, MVT::v2f32,
/*51721*/         OPC_RecordChild2, // #1 = $Vm
/*51722*/         OPC_CheckChild2Type, MVT::v2f32,
/*51724*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51726*/         OPC_EmitInteger, MVT::i32, 14, 
/*51729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51743*/       /*SwitchType*/ 24, MVT::v4i32,// ->51769
/*51745*/         OPC_CheckChild1Type, MVT::v4f32,
/*51747*/         OPC_RecordChild2, // #1 = $Vm
/*51748*/         OPC_CheckChild2Type, MVT::v4f32,
/*51750*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51752*/         OPC_EmitInteger, MVT::i32, 14, 
/*51755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51769*/       0, // EndSwitchType
/*51770*/     /*Scope*/ 50|128,2/*306*/, /*->52078*/
/*51772*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*51775*/       OPC_RecordChild1, // #0 = $src1
/*51776*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->51807
/*51779*/         OPC_CheckChild1Type, MVT::v8i8,
/*51781*/         OPC_RecordChild2, // #1 = $Vn
/*51782*/         OPC_CheckChild2Type, MVT::v8i8,
/*51784*/         OPC_RecordChild3, // #2 = $Vm
/*51785*/         OPC_CheckChild3Type, MVT::v8i8,
/*51787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51789*/         OPC_EmitInteger, MVT::i32, 14, 
/*51792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51807*/       /*SwitchType*/ 28, MVT::v4i16,// ->51837
/*51809*/         OPC_CheckChild1Type, MVT::v4i16,
/*51811*/         OPC_RecordChild2, // #1 = $Vn
/*51812*/         OPC_CheckChild2Type, MVT::v4i16,
/*51814*/         OPC_RecordChild3, // #2 = $Vm
/*51815*/         OPC_CheckChild3Type, MVT::v4i16,
/*51817*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51819*/         OPC_EmitInteger, MVT::i32, 14, 
/*51822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51837*/       /*SwitchType*/ 28, MVT::v2i32,// ->51867
/*51839*/         OPC_CheckChild1Type, MVT::v2i32,
/*51841*/         OPC_RecordChild2, // #1 = $Vn
/*51842*/         OPC_CheckChild2Type, MVT::v2i32,
/*51844*/         OPC_RecordChild3, // #2 = $Vm
/*51845*/         OPC_CheckChild3Type, MVT::v2i32,
/*51847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51849*/         OPC_EmitInteger, MVT::i32, 14, 
/*51852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51867*/       /*SwitchType*/ 28, MVT::v1i64,// ->51897
/*51869*/         OPC_CheckChild1Type, MVT::v1i64,
/*51871*/         OPC_RecordChild2, // #1 = $Vn
/*51872*/         OPC_CheckChild2Type, MVT::v1i64,
/*51874*/         OPC_RecordChild3, // #2 = $Vm
/*51875*/         OPC_CheckChild3Type, MVT::v1i64,
/*51877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51879*/         OPC_EmitInteger, MVT::i32, 14, 
/*51882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 256:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51897*/       /*SwitchType*/ 28, MVT::v16i8,// ->51927
/*51899*/         OPC_CheckChild1Type, MVT::v16i8,
/*51901*/         OPC_RecordChild2, // #1 = $Vn
/*51902*/         OPC_CheckChild2Type, MVT::v16i8,
/*51904*/         OPC_RecordChild3, // #2 = $Vm
/*51905*/         OPC_CheckChild3Type, MVT::v16i8,
/*51907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51909*/         OPC_EmitInteger, MVT::i32, 14, 
/*51912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 256:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51927*/       /*SwitchType*/ 28, MVT::v8i16,// ->51957
/*51929*/         OPC_CheckChild1Type, MVT::v8i16,
/*51931*/         OPC_RecordChild2, // #1 = $Vn
/*51932*/         OPC_CheckChild2Type, MVT::v8i16,
/*51934*/         OPC_RecordChild3, // #2 = $Vm
/*51935*/         OPC_CheckChild3Type, MVT::v8i16,
/*51937*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51939*/         OPC_EmitInteger, MVT::i32, 14, 
/*51942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 256:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51957*/       /*SwitchType*/ 28, MVT::v4i32,// ->51987
/*51959*/         OPC_CheckChild1Type, MVT::v4i32,
/*51961*/         OPC_RecordChild2, // #1 = $Vn
/*51962*/         OPC_CheckChild2Type, MVT::v4i32,
/*51964*/         OPC_RecordChild3, // #2 = $Vm
/*51965*/         OPC_CheckChild3Type, MVT::v4i32,
/*51967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51969*/         OPC_EmitInteger, MVT::i32, 14, 
/*51972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51987*/       /*SwitchType*/ 28, MVT::v2i64,// ->52017
/*51989*/         OPC_CheckChild1Type, MVT::v2i64,
/*51991*/         OPC_RecordChild2, // #1 = $Vn
/*51992*/         OPC_CheckChild2Type, MVT::v2i64,
/*51994*/         OPC_RecordChild3, // #2 = $Vm
/*51995*/         OPC_CheckChild3Type, MVT::v2i64,
/*51997*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51999*/         OPC_EmitInteger, MVT::i32, 14, 
/*52002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 256:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*52017*/       /*SwitchType*/ 28, MVT::v2f32,// ->52047
/*52019*/         OPC_CheckChild1Type, MVT::v2f32,
/*52021*/         OPC_RecordChild2, // #1 = $Vn
/*52022*/         OPC_CheckChild2Type, MVT::v2f32,
/*52024*/         OPC_RecordChild3, // #2 = $Vm
/*52025*/         OPC_CheckChild3Type, MVT::v2f32,
/*52027*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52029*/         OPC_EmitInteger, MVT::i32, 14, 
/*52032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 256:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52047*/       /*SwitchType*/ 28, MVT::v4f32,// ->52077
/*52049*/         OPC_CheckChild1Type, MVT::v4f32,
/*52051*/         OPC_RecordChild2, // #1 = $Vn
/*52052*/         OPC_CheckChild2Type, MVT::v4f32,
/*52054*/         OPC_RecordChild3, // #2 = $Vm
/*52055*/         OPC_CheckChild3Type, MVT::v4f32,
/*52057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52059*/         OPC_EmitInteger, MVT::i32, 14, 
/*52062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 256:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52077*/       0, // EndSwitchType
/*52078*/     /*Scope*/ 110, /*->52189*/
/*52079*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*52082*/       OPC_RecordChild1, // #0 = $Vn
/*52083*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52110
/*52086*/         OPC_CheckChild1Type, MVT::v8i8,
/*52088*/         OPC_RecordChild2, // #1 = $Vm
/*52089*/         OPC_CheckChild2Type, MVT::v8i8,
/*52091*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52093*/         OPC_EmitInteger, MVT::i32, 14, 
/*52096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 295:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52110*/       /*SwitchType*/ 24, MVT::v4i16,// ->52136
/*52112*/         OPC_CheckChild1Type, MVT::v4i16,
/*52114*/         OPC_RecordChild2, // #1 = $Vm
/*52115*/         OPC_CheckChild2Type, MVT::v4i16,
/*52117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52119*/         OPC_EmitInteger, MVT::i32, 14, 
/*52122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52136*/       /*SwitchType*/ 24, MVT::v2i32,// ->52162
/*52138*/         OPC_CheckChild1Type, MVT::v2i32,
/*52140*/         OPC_RecordChild2, // #1 = $Vm
/*52141*/         OPC_CheckChild2Type, MVT::v2i32,
/*52143*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52145*/         OPC_EmitInteger, MVT::i32, 14, 
/*52148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52162*/       /*SwitchType*/ 24, MVT::v2f32,// ->52188
/*52164*/         OPC_CheckChild1Type, MVT::v2f32,
/*52166*/         OPC_RecordChild2, // #1 = $Vm
/*52167*/         OPC_CheckChild2Type, MVT::v2f32,
/*52169*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52171*/         OPC_EmitInteger, MVT::i32, 14, 
/*52174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 295:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52188*/       0, // EndSwitchType
/*52189*/     /*Scope*/ 10|128,1/*138*/, /*->52329*/
/*52191*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*52194*/       OPC_RecordChild1, // #0 = $Vm
/*52195*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->52218
/*52198*/         OPC_CheckChild1Type, MVT::v8i8,
/*52200*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52202*/         OPC_EmitInteger, MVT::i32, 14, 
/*52205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*52218*/       /*SwitchType*/ 20, MVT::v2i32,// ->52240
/*52220*/         OPC_CheckChild1Type, MVT::v4i16,
/*52222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52224*/         OPC_EmitInteger, MVT::i32, 14, 
/*52227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*52240*/       /*SwitchType*/ 20, MVT::v1i64,// ->52262
/*52242*/         OPC_CheckChild1Type, MVT::v2i32,
/*52244*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52246*/         OPC_EmitInteger, MVT::i32, 14, 
/*52249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 296:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*52262*/       /*SwitchType*/ 20, MVT::v8i16,// ->52284
/*52264*/         OPC_CheckChild1Type, MVT::v16i8,
/*52266*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52268*/         OPC_EmitInteger, MVT::i32, 14, 
/*52271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*52284*/       /*SwitchType*/ 20, MVT::v4i32,// ->52306
/*52286*/         OPC_CheckChild1Type, MVT::v8i16,
/*52288*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52290*/         OPC_EmitInteger, MVT::i32, 14, 
/*52293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*52306*/       /*SwitchType*/ 20, MVT::v2i64,// ->52328
/*52308*/         OPC_CheckChild1Type, MVT::v4i32,
/*52310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52312*/         OPC_EmitInteger, MVT::i32, 14, 
/*52315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 296:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*52328*/       0, // EndSwitchType
/*52329*/     /*Scope*/ 10|128,1/*138*/, /*->52469*/
/*52331*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*52334*/       OPC_RecordChild1, // #0 = $Vm
/*52335*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->52358
/*52338*/         OPC_CheckChild1Type, MVT::v8i8,
/*52340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52342*/         OPC_EmitInteger, MVT::i32, 14, 
/*52345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 297:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*52358*/       /*SwitchType*/ 20, MVT::v2i32,// ->52380
/*52360*/         OPC_CheckChild1Type, MVT::v4i16,
/*52362*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52364*/         OPC_EmitInteger, MVT::i32, 14, 
/*52367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 297:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*52380*/       /*SwitchType*/ 20, MVT::v1i64,// ->52402
/*52382*/         OPC_CheckChild1Type, MVT::v2i32,
/*52384*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52386*/         OPC_EmitInteger, MVT::i32, 14, 
/*52389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 297:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*52402*/       /*SwitchType*/ 20, MVT::v8i16,// ->52424
/*52404*/         OPC_CheckChild1Type, MVT::v16i8,
/*52406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52408*/         OPC_EmitInteger, MVT::i32, 14, 
/*52411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*52424*/       /*SwitchType*/ 20, MVT::v4i32,// ->52446
/*52426*/         OPC_CheckChild1Type, MVT::v8i16,
/*52428*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52430*/         OPC_EmitInteger, MVT::i32, 14, 
/*52433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*52446*/       /*SwitchType*/ 20, MVT::v2i64,// ->52468
/*52448*/         OPC_CheckChild1Type, MVT::v4i32,
/*52450*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52452*/         OPC_EmitInteger, MVT::i32, 14, 
/*52455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 297:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*52468*/       0, // EndSwitchType
/*52469*/     /*Scope*/ 34|128,1/*162*/, /*->52633*/
/*52471*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*52474*/       OPC_RecordChild1, // #0 = $src1
/*52475*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52502
/*52478*/         OPC_CheckChild1Type, MVT::v4i16,
/*52480*/         OPC_RecordChild2, // #1 = $Vm
/*52481*/         OPC_CheckChild2Type, MVT::v8i8,
/*52483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52485*/         OPC_EmitInteger, MVT::i32, 14, 
/*52488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52502*/       /*SwitchType*/ 24, MVT::v2i32,// ->52528
/*52504*/         OPC_CheckChild1Type, MVT::v2i32,
/*52506*/         OPC_RecordChild2, // #1 = $Vm
/*52507*/         OPC_CheckChild2Type, MVT::v4i16,
/*52509*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52511*/         OPC_EmitInteger, MVT::i32, 14, 
/*52514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52528*/       /*SwitchType*/ 24, MVT::v1i64,// ->52554
/*52530*/         OPC_CheckChild1Type, MVT::v1i64,
/*52532*/         OPC_RecordChild2, // #1 = $Vm
/*52533*/         OPC_CheckChild2Type, MVT::v2i32,
/*52535*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52537*/         OPC_EmitInteger, MVT::i32, 14, 
/*52540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 293:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52554*/       /*SwitchType*/ 24, MVT::v8i16,// ->52580
/*52556*/         OPC_CheckChild1Type, MVT::v8i16,
/*52558*/         OPC_RecordChild2, // #1 = $Vm
/*52559*/         OPC_CheckChild2Type, MVT::v16i8,
/*52561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52563*/         OPC_EmitInteger, MVT::i32, 14, 
/*52566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52580*/       /*SwitchType*/ 24, MVT::v4i32,// ->52606
/*52582*/         OPC_CheckChild1Type, MVT::v4i32,
/*52584*/         OPC_RecordChild2, // #1 = $Vm
/*52585*/         OPC_CheckChild2Type, MVT::v8i16,
/*52587*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52589*/         OPC_EmitInteger, MVT::i32, 14, 
/*52592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 293:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52606*/       /*SwitchType*/ 24, MVT::v2i64,// ->52632
/*52608*/         OPC_CheckChild1Type, MVT::v2i64,
/*52610*/         OPC_RecordChild2, // #1 = $Vm
/*52611*/         OPC_CheckChild2Type, MVT::v4i32,
/*52613*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52615*/         OPC_EmitInteger, MVT::i32, 14, 
/*52618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 293:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52632*/       0, // EndSwitchType
/*52633*/     /*Scope*/ 34|128,1/*162*/, /*->52797*/
/*52635*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*52638*/       OPC_RecordChild1, // #0 = $src1
/*52639*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52666
/*52642*/         OPC_CheckChild1Type, MVT::v4i16,
/*52644*/         OPC_RecordChild2, // #1 = $Vm
/*52645*/         OPC_CheckChild2Type, MVT::v8i8,
/*52647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52649*/         OPC_EmitInteger, MVT::i32, 14, 
/*52652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52666*/       /*SwitchType*/ 24, MVT::v2i32,// ->52692
/*52668*/         OPC_CheckChild1Type, MVT::v2i32,
/*52670*/         OPC_RecordChild2, // #1 = $Vm
/*52671*/         OPC_CheckChild2Type, MVT::v4i16,
/*52673*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52675*/         OPC_EmitInteger, MVT::i32, 14, 
/*52678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52692*/       /*SwitchType*/ 24, MVT::v1i64,// ->52718
/*52694*/         OPC_CheckChild1Type, MVT::v1i64,
/*52696*/         OPC_RecordChild2, // #1 = $Vm
/*52697*/         OPC_CheckChild2Type, MVT::v2i32,
/*52699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52701*/         OPC_EmitInteger, MVT::i32, 14, 
/*52704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 294:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52718*/       /*SwitchType*/ 24, MVT::v8i16,// ->52744
/*52720*/         OPC_CheckChild1Type, MVT::v8i16,
/*52722*/         OPC_RecordChild2, // #1 = $Vm
/*52723*/         OPC_CheckChild2Type, MVT::v16i8,
/*52725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52727*/         OPC_EmitInteger, MVT::i32, 14, 
/*52730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52744*/       /*SwitchType*/ 24, MVT::v4i32,// ->52770
/*52746*/         OPC_CheckChild1Type, MVT::v4i32,
/*52748*/         OPC_RecordChild2, // #1 = $Vm
/*52749*/         OPC_CheckChild2Type, MVT::v8i16,
/*52751*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52753*/         OPC_EmitInteger, MVT::i32, 14, 
/*52756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52770*/       /*SwitchType*/ 24, MVT::v2i64,// ->52796
/*52772*/         OPC_CheckChild1Type, MVT::v2i64,
/*52774*/         OPC_RecordChild2, // #1 = $Vm
/*52775*/         OPC_CheckChild2Type, MVT::v4i32,
/*52777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52779*/         OPC_EmitInteger, MVT::i32, 14, 
/*52782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52796*/       0, // EndSwitchType
/*52797*/     /*Scope*/ 110, /*->52908*/
/*52798*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*52801*/       OPC_RecordChild1, // #0 = $Vn
/*52802*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52829
/*52805*/         OPC_CheckChild1Type, MVT::v8i8,
/*52807*/         OPC_RecordChild2, // #1 = $Vm
/*52808*/         OPC_CheckChild2Type, MVT::v8i8,
/*52810*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52812*/         OPC_EmitInteger, MVT::i32, 14, 
/*52815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 298:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52829*/       /*SwitchType*/ 24, MVT::v4i16,// ->52855
/*52831*/         OPC_CheckChild1Type, MVT::v4i16,
/*52833*/         OPC_RecordChild2, // #1 = $Vm
/*52834*/         OPC_CheckChild2Type, MVT::v4i16,
/*52836*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52838*/         OPC_EmitInteger, MVT::i32, 14, 
/*52841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52855*/       /*SwitchType*/ 24, MVT::v2i32,// ->52881
/*52857*/         OPC_CheckChild1Type, MVT::v2i32,
/*52859*/         OPC_RecordChild2, // #1 = $Vm
/*52860*/         OPC_CheckChild2Type, MVT::v2i32,
/*52862*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52864*/         OPC_EmitInteger, MVT::i32, 14, 
/*52867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52881*/       /*SwitchType*/ 24, MVT::v2f32,// ->52907
/*52883*/         OPC_CheckChild1Type, MVT::v2f32,
/*52885*/         OPC_RecordChild2, // #1 = $Vm
/*52886*/         OPC_CheckChild2Type, MVT::v2f32,
/*52888*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52890*/         OPC_EmitInteger, MVT::i32, 14, 
/*52893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 298:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52907*/       0, // EndSwitchType
/*52908*/     /*Scope*/ 84, /*->52993*/
/*52909*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*52912*/       OPC_RecordChild1, // #0 = $Vn
/*52913*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->52940
/*52916*/         OPC_CheckChild1Type, MVT::v8i8,
/*52918*/         OPC_RecordChild2, // #1 = $Vm
/*52919*/         OPC_CheckChild2Type, MVT::v8i8,
/*52921*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52923*/         OPC_EmitInteger, MVT::i32, 14, 
/*52926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52940*/       /*SwitchType*/ 24, MVT::v4i16,// ->52966
/*52942*/         OPC_CheckChild1Type, MVT::v4i16,
/*52944*/         OPC_RecordChild2, // #1 = $Vm
/*52945*/         OPC_CheckChild2Type, MVT::v4i16,
/*52947*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52949*/         OPC_EmitInteger, MVT::i32, 14, 
/*52952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52966*/       /*SwitchType*/ 24, MVT::v2i32,// ->52992
/*52968*/         OPC_CheckChild1Type, MVT::v2i32,
/*52970*/         OPC_RecordChild2, // #1 = $Vm
/*52971*/         OPC_CheckChild2Type, MVT::v2i32,
/*52973*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52975*/         OPC_EmitInteger, MVT::i32, 14, 
/*52978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52992*/       0, // EndSwitchType
/*52993*/     /*Scope*/ 110, /*->53104*/
/*52994*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*52997*/       OPC_RecordChild1, // #0 = $Vn
/*52998*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->53025
/*53001*/         OPC_CheckChild1Type, MVT::v8i8,
/*53003*/         OPC_RecordChild2, // #1 = $Vm
/*53004*/         OPC_CheckChild2Type, MVT::v8i8,
/*53006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53008*/         OPC_EmitInteger, MVT::i32, 14, 
/*53011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 300:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53025*/       /*SwitchType*/ 24, MVT::v4i16,// ->53051
/*53027*/         OPC_CheckChild1Type, MVT::v4i16,
/*53029*/         OPC_RecordChild2, // #1 = $Vm
/*53030*/         OPC_CheckChild2Type, MVT::v4i16,
/*53032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53034*/         OPC_EmitInteger, MVT::i32, 14, 
/*53037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53051*/       /*SwitchType*/ 24, MVT::v2i32,// ->53077
/*53053*/         OPC_CheckChild1Type, MVT::v2i32,
/*53055*/         OPC_RecordChild2, // #1 = $Vm
/*53056*/         OPC_CheckChild2Type, MVT::v2i32,
/*53058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53060*/         OPC_EmitInteger, MVT::i32, 14, 
/*53063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53077*/       /*SwitchType*/ 24, MVT::v2f32,// ->53103
/*53079*/         OPC_CheckChild1Type, MVT::v2f32,
/*53081*/         OPC_RecordChild2, // #1 = $Vm
/*53082*/         OPC_CheckChild2Type, MVT::v2f32,
/*53084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53086*/         OPC_EmitInteger, MVT::i32, 14, 
/*53089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 300:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53103*/       0, // EndSwitchType
/*53104*/     /*Scope*/ 84, /*->53189*/
/*53105*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*53108*/       OPC_RecordChild1, // #0 = $Vn
/*53109*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->53136
/*53112*/         OPC_CheckChild1Type, MVT::v8i8,
/*53114*/         OPC_RecordChild2, // #1 = $Vm
/*53115*/         OPC_CheckChild2Type, MVT::v8i8,
/*53117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53119*/         OPC_EmitInteger, MVT::i32, 14, 
/*53122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 301:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53136*/       /*SwitchType*/ 24, MVT::v4i16,// ->53162
/*53138*/         OPC_CheckChild1Type, MVT::v4i16,
/*53140*/         OPC_RecordChild2, // #1 = $Vm
/*53141*/         OPC_CheckChild2Type, MVT::v4i16,
/*53143*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53145*/         OPC_EmitInteger, MVT::i32, 14, 
/*53148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53162*/       /*SwitchType*/ 24, MVT::v2i32,// ->53188
/*53164*/         OPC_CheckChild1Type, MVT::v2i32,
/*53166*/         OPC_RecordChild2, // #1 = $Vm
/*53167*/         OPC_CheckChild2Type, MVT::v2i32,
/*53169*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53171*/         OPC_EmitInteger, MVT::i32, 14, 
/*53174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53188*/       0, // EndSwitchType
/*53189*/     /*Scope*/ 94, /*->53284*/
/*53190*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*53193*/       OPC_RecordChild1, // #0 = $Vm
/*53194*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->53217
/*53197*/         OPC_CheckChild1Type, MVT::v2i32,
/*53199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53201*/         OPC_EmitInteger, MVT::i32, 14, 
/*53204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 326:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*53217*/       /*SwitchType*/ 20, MVT::v4i32,// ->53239
/*53219*/         OPC_CheckChild1Type, MVT::v4i32,
/*53221*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53223*/         OPC_EmitInteger, MVT::i32, 14, 
/*53226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 326:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*53239*/       /*SwitchType*/ 20, MVT::v2f32,// ->53261
/*53241*/         OPC_CheckChild1Type, MVT::v2f32,
/*53243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53245*/         OPC_EmitInteger, MVT::i32, 14, 
/*53248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 326:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*53261*/       /*SwitchType*/ 20, MVT::v4f32,// ->53283
/*53263*/         OPC_CheckChild1Type, MVT::v4f32,
/*53265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53267*/         OPC_EmitInteger, MVT::i32, 14, 
/*53270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 326:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*53283*/       0, // EndSwitchType
/*53284*/     /*Scope*/ 94, /*->53379*/
/*53285*/       OPC_CheckChild0Integer, 83|128,2/*339*/, 
/*53288*/       OPC_RecordChild1, // #0 = $Vm
/*53289*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->53312
/*53292*/         OPC_CheckChild1Type, MVT::v2i32,
/*53294*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53296*/         OPC_EmitInteger, MVT::i32, 14, 
/*53299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 339:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*53312*/       /*SwitchType*/ 20, MVT::v4i32,// ->53334
/*53314*/         OPC_CheckChild1Type, MVT::v4i32,
/*53316*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53318*/         OPC_EmitInteger, MVT::i32, 14, 
/*53321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 339:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*53334*/       /*SwitchType*/ 20, MVT::v2f32,// ->53356
/*53336*/         OPC_CheckChild1Type, MVT::v2f32,
/*53338*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53340*/         OPC_EmitInteger, MVT::i32, 14, 
/*53343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 339:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*53356*/       /*SwitchType*/ 20, MVT::v4f32,// ->53378
/*53358*/         OPC_CheckChild1Type, MVT::v4f32,
/*53360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53362*/         OPC_EmitInteger, MVT::i32, 14, 
/*53365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 339:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*53378*/       0, // EndSwitchType
/*53379*/     /*Scope*/ 86|128,1/*214*/, /*->53595*/
/*53381*/       OPC_CheckChild0Integer, 87|128,2/*343*/, 
/*53384*/       OPC_RecordChild1, // #0 = $Vm
/*53385*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53412
/*53388*/         OPC_CheckChild1Type, MVT::v4i16,
/*53390*/         OPC_RecordChild2, // #1 = $Vn
/*53391*/         OPC_CheckChild2Type, MVT::v4i16,
/*53393*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53395*/         OPC_EmitInteger, MVT::i32, 14, 
/*53398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 343:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53412*/       /*SwitchType*/ 24, MVT::v2i32,// ->53438
/*53414*/         OPC_CheckChild1Type, MVT::v2i32,
/*53416*/         OPC_RecordChild2, // #1 = $Vn
/*53417*/         OPC_CheckChild2Type, MVT::v2i32,
/*53419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53421*/         OPC_EmitInteger, MVT::i32, 14, 
/*53424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 343:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53438*/       /*SwitchType*/ 24, MVT::v8i16,// ->53464
/*53440*/         OPC_CheckChild1Type, MVT::v8i16,
/*53442*/         OPC_RecordChild2, // #1 = $Vn
/*53443*/         OPC_CheckChild2Type, MVT::v8i16,
/*53445*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53447*/         OPC_EmitInteger, MVT::i32, 14, 
/*53450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 343:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53464*/       /*SwitchType*/ 24, MVT::v4i32,// ->53490
/*53466*/         OPC_CheckChild1Type, MVT::v4i32,
/*53468*/         OPC_RecordChild2, // #1 = $Vn
/*53469*/         OPC_CheckChild2Type, MVT::v4i32,
/*53471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53473*/         OPC_EmitInteger, MVT::i32, 14, 
/*53476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 343:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53490*/       /*SwitchType*/ 24, MVT::v8i8,// ->53516
/*53492*/         OPC_CheckChild1Type, MVT::v8i8,
/*53494*/         OPC_RecordChild2, // #1 = $Vn
/*53495*/         OPC_CheckChild2Type, MVT::v8i8,
/*53497*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53499*/         OPC_EmitInteger, MVT::i32, 14, 
/*53502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 343:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53516*/       /*SwitchType*/ 24, MVT::v16i8,// ->53542
/*53518*/         OPC_CheckChild1Type, MVT::v16i8,
/*53520*/         OPC_RecordChild2, // #1 = $Vn
/*53521*/         OPC_CheckChild2Type, MVT::v16i8,
/*53523*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53525*/         OPC_EmitInteger, MVT::i32, 14, 
/*53528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 343:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53542*/       /*SwitchType*/ 24, MVT::v1i64,// ->53568
/*53544*/         OPC_CheckChild1Type, MVT::v1i64,
/*53546*/         OPC_RecordChild2, // #1 = $Vn
/*53547*/         OPC_CheckChild2Type, MVT::v1i64,
/*53549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53551*/         OPC_EmitInteger, MVT::i32, 14, 
/*53554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 343:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53568*/       /*SwitchType*/ 24, MVT::v2i64,// ->53594
/*53570*/         OPC_CheckChild1Type, MVT::v2i64,
/*53572*/         OPC_RecordChild2, // #1 = $Vn
/*53573*/         OPC_CheckChild2Type, MVT::v2i64,
/*53575*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53577*/         OPC_EmitInteger, MVT::i32, 14, 
/*53580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 343:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53594*/       0, // EndSwitchType
/*53595*/     /*Scope*/ 86|128,1/*214*/, /*->53811*/
/*53597*/       OPC_CheckChild0Integer, 88|128,2/*344*/, 
/*53600*/       OPC_RecordChild1, // #0 = $Vm
/*53601*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53628
/*53604*/         OPC_CheckChild1Type, MVT::v4i16,
/*53606*/         OPC_RecordChild2, // #1 = $Vn
/*53607*/         OPC_CheckChild2Type, MVT::v4i16,
/*53609*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53611*/         OPC_EmitInteger, MVT::i32, 14, 
/*53614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 344:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53628*/       /*SwitchType*/ 24, MVT::v2i32,// ->53654
/*53630*/         OPC_CheckChild1Type, MVT::v2i32,
/*53632*/         OPC_RecordChild2, // #1 = $Vn
/*53633*/         OPC_CheckChild2Type, MVT::v2i32,
/*53635*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53637*/         OPC_EmitInteger, MVT::i32, 14, 
/*53640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 344:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53654*/       /*SwitchType*/ 24, MVT::v8i16,// ->53680
/*53656*/         OPC_CheckChild1Type, MVT::v8i16,
/*53658*/         OPC_RecordChild2, // #1 = $Vn
/*53659*/         OPC_CheckChild2Type, MVT::v8i16,
/*53661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53663*/         OPC_EmitInteger, MVT::i32, 14, 
/*53666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 344:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53680*/       /*SwitchType*/ 24, MVT::v4i32,// ->53706
/*53682*/         OPC_CheckChild1Type, MVT::v4i32,
/*53684*/         OPC_RecordChild2, // #1 = $Vn
/*53685*/         OPC_CheckChild2Type, MVT::v4i32,
/*53687*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53689*/         OPC_EmitInteger, MVT::i32, 14, 
/*53692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 344:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53706*/       /*SwitchType*/ 24, MVT::v8i8,// ->53732
/*53708*/         OPC_CheckChild1Type, MVT::v8i8,
/*53710*/         OPC_RecordChild2, // #1 = $Vn
/*53711*/         OPC_CheckChild2Type, MVT::v8i8,
/*53713*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53715*/         OPC_EmitInteger, MVT::i32, 14, 
/*53718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 344:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53732*/       /*SwitchType*/ 24, MVT::v16i8,// ->53758
/*53734*/         OPC_CheckChild1Type, MVT::v16i8,
/*53736*/         OPC_RecordChild2, // #1 = $Vn
/*53737*/         OPC_CheckChild2Type, MVT::v16i8,
/*53739*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53741*/         OPC_EmitInteger, MVT::i32, 14, 
/*53744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 344:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53758*/       /*SwitchType*/ 24, MVT::v1i64,// ->53784
/*53760*/         OPC_CheckChild1Type, MVT::v1i64,
/*53762*/         OPC_RecordChild2, // #1 = $Vn
/*53763*/         OPC_CheckChild2Type, MVT::v1i64,
/*53765*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53767*/         OPC_EmitInteger, MVT::i32, 14, 
/*53770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 344:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53784*/       /*SwitchType*/ 24, MVT::v2i64,// ->53810
/*53786*/         OPC_CheckChild1Type, MVT::v2i64,
/*53788*/         OPC_RecordChild2, // #1 = $Vn
/*53789*/         OPC_CheckChild2Type, MVT::v2i64,
/*53791*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53793*/         OPC_EmitInteger, MVT::i32, 14, 
/*53796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 344:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53810*/       0, // EndSwitchType
/*53811*/     /*Scope*/ 86|128,1/*214*/, /*->54027*/
/*53813*/       OPC_CheckChild0Integer, 81|128,2/*337*/, 
/*53816*/       OPC_RecordChild1, // #0 = $Vm
/*53817*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53844
/*53820*/         OPC_CheckChild1Type, MVT::v4i16,
/*53822*/         OPC_RecordChild2, // #1 = $Vn
/*53823*/         OPC_CheckChild2Type, MVT::v4i16,
/*53825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53827*/         OPC_EmitInteger, MVT::i32, 14, 
/*53830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 337:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53844*/       /*SwitchType*/ 24, MVT::v2i32,// ->53870
/*53846*/         OPC_CheckChild1Type, MVT::v2i32,
/*53848*/         OPC_RecordChild2, // #1 = $Vn
/*53849*/         OPC_CheckChild2Type, MVT::v2i32,
/*53851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53853*/         OPC_EmitInteger, MVT::i32, 14, 
/*53856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 337:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53870*/       /*SwitchType*/ 24, MVT::v8i16,// ->53896
/*53872*/         OPC_CheckChild1Type, MVT::v8i16,
/*53874*/         OPC_RecordChild2, // #1 = $Vn
/*53875*/         OPC_CheckChild2Type, MVT::v8i16,
/*53877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53879*/         OPC_EmitInteger, MVT::i32, 14, 
/*53882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 337:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53896*/       /*SwitchType*/ 24, MVT::v4i32,// ->53922
/*53898*/         OPC_CheckChild1Type, MVT::v4i32,
/*53900*/         OPC_RecordChild2, // #1 = $Vn
/*53901*/         OPC_CheckChild2Type, MVT::v4i32,
/*53903*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53905*/         OPC_EmitInteger, MVT::i32, 14, 
/*53908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 337:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53922*/       /*SwitchType*/ 24, MVT::v8i8,// ->53948
/*53924*/         OPC_CheckChild1Type, MVT::v8i8,
/*53926*/         OPC_RecordChild2, // #1 = $Vn
/*53927*/         OPC_CheckChild2Type, MVT::v8i8,
/*53929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53931*/         OPC_EmitInteger, MVT::i32, 14, 
/*53934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 337:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53948*/       /*SwitchType*/ 24, MVT::v16i8,// ->53974
/*53950*/         OPC_CheckChild1Type, MVT::v16i8,
/*53952*/         OPC_RecordChild2, // #1 = $Vn
/*53953*/         OPC_CheckChild2Type, MVT::v16i8,
/*53955*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53957*/         OPC_EmitInteger, MVT::i32, 14, 
/*53960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 337:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53974*/       /*SwitchType*/ 24, MVT::v1i64,// ->54000
/*53976*/         OPC_CheckChild1Type, MVT::v1i64,
/*53978*/         OPC_RecordChild2, // #1 = $Vn
/*53979*/         OPC_CheckChild2Type, MVT::v1i64,
/*53981*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53983*/         OPC_EmitInteger, MVT::i32, 14, 
/*53986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 337:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54000*/       /*SwitchType*/ 24, MVT::v2i64,// ->54026
/*54002*/         OPC_CheckChild1Type, MVT::v2i64,
/*54004*/         OPC_RecordChild2, // #1 = $Vn
/*54005*/         OPC_CheckChild2Type, MVT::v2i64,
/*54007*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54009*/         OPC_EmitInteger, MVT::i32, 14, 
/*54012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 337:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54026*/       0, // EndSwitchType
/*54027*/     /*Scope*/ 86|128,1/*214*/, /*->54243*/
/*54029*/       OPC_CheckChild0Integer, 82|128,2/*338*/, 
/*54032*/       OPC_RecordChild1, // #0 = $Vm
/*54033*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54060
/*54036*/         OPC_CheckChild1Type, MVT::v4i16,
/*54038*/         OPC_RecordChild2, // #1 = $Vn
/*54039*/         OPC_CheckChild2Type, MVT::v4i16,
/*54041*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54043*/         OPC_EmitInteger, MVT::i32, 14, 
/*54046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 338:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54060*/       /*SwitchType*/ 24, MVT::v2i32,// ->54086
/*54062*/         OPC_CheckChild1Type, MVT::v2i32,
/*54064*/         OPC_RecordChild2, // #1 = $Vn
/*54065*/         OPC_CheckChild2Type, MVT::v2i32,
/*54067*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54069*/         OPC_EmitInteger, MVT::i32, 14, 
/*54072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 338:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54086*/       /*SwitchType*/ 24, MVT::v8i16,// ->54112
/*54088*/         OPC_CheckChild1Type, MVT::v8i16,
/*54090*/         OPC_RecordChild2, // #1 = $Vn
/*54091*/         OPC_CheckChild2Type, MVT::v8i16,
/*54093*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54095*/         OPC_EmitInteger, MVT::i32, 14, 
/*54098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 338:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54112*/       /*SwitchType*/ 24, MVT::v4i32,// ->54138
/*54114*/         OPC_CheckChild1Type, MVT::v4i32,
/*54116*/         OPC_RecordChild2, // #1 = $Vn
/*54117*/         OPC_CheckChild2Type, MVT::v4i32,
/*54119*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54121*/         OPC_EmitInteger, MVT::i32, 14, 
/*54124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 338:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54138*/       /*SwitchType*/ 24, MVT::v8i8,// ->54164
/*54140*/         OPC_CheckChild1Type, MVT::v8i8,
/*54142*/         OPC_RecordChild2, // #1 = $Vn
/*54143*/         OPC_CheckChild2Type, MVT::v8i8,
/*54145*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54147*/         OPC_EmitInteger, MVT::i32, 14, 
/*54150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 338:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54164*/       /*SwitchType*/ 24, MVT::v16i8,// ->54190
/*54166*/         OPC_CheckChild1Type, MVT::v16i8,
/*54168*/         OPC_RecordChild2, // #1 = $Vn
/*54169*/         OPC_CheckChild2Type, MVT::v16i8,
/*54171*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54173*/         OPC_EmitInteger, MVT::i32, 14, 
/*54176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 338:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54190*/       /*SwitchType*/ 24, MVT::v1i64,// ->54216
/*54192*/         OPC_CheckChild1Type, MVT::v1i64,
/*54194*/         OPC_RecordChild2, // #1 = $Vn
/*54195*/         OPC_CheckChild2Type, MVT::v1i64,
/*54197*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54199*/         OPC_EmitInteger, MVT::i32, 14, 
/*54202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 338:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54216*/       /*SwitchType*/ 24, MVT::v2i64,// ->54242
/*54218*/         OPC_CheckChild1Type, MVT::v2i64,
/*54220*/         OPC_RecordChild2, // #1 = $Vn
/*54221*/         OPC_CheckChild2Type, MVT::v2i64,
/*54223*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54225*/         OPC_EmitInteger, MVT::i32, 14, 
/*54228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 338:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54242*/       0, // EndSwitchType
/*54243*/     /*Scope*/ 86|128,1/*214*/, /*->54459*/
/*54245*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*54248*/       OPC_RecordChild1, // #0 = $Vm
/*54249*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54276
/*54252*/         OPC_CheckChild1Type, MVT::v4i16,
/*54254*/         OPC_RecordChild2, // #1 = $Vn
/*54255*/         OPC_CheckChild2Type, MVT::v4i16,
/*54257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54259*/         OPC_EmitInteger, MVT::i32, 14, 
/*54262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54276*/       /*SwitchType*/ 24, MVT::v2i32,// ->54302
/*54278*/         OPC_CheckChild1Type, MVT::v2i32,
/*54280*/         OPC_RecordChild2, // #1 = $Vn
/*54281*/         OPC_CheckChild2Type, MVT::v2i32,
/*54283*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54285*/         OPC_EmitInteger, MVT::i32, 14, 
/*54288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54302*/       /*SwitchType*/ 24, MVT::v8i16,// ->54328
/*54304*/         OPC_CheckChild1Type, MVT::v8i16,
/*54306*/         OPC_RecordChild2, // #1 = $Vn
/*54307*/         OPC_CheckChild2Type, MVT::v8i16,
/*54309*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54311*/         OPC_EmitInteger, MVT::i32, 14, 
/*54314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54328*/       /*SwitchType*/ 24, MVT::v4i32,// ->54354
/*54330*/         OPC_CheckChild1Type, MVT::v4i32,
/*54332*/         OPC_RecordChild2, // #1 = $Vn
/*54333*/         OPC_CheckChild2Type, MVT::v4i32,
/*54335*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54337*/         OPC_EmitInteger, MVT::i32, 14, 
/*54340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54354*/       /*SwitchType*/ 24, MVT::v8i8,// ->54380
/*54356*/         OPC_CheckChild1Type, MVT::v8i8,
/*54358*/         OPC_RecordChild2, // #1 = $Vn
/*54359*/         OPC_CheckChild2Type, MVT::v8i8,
/*54361*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54363*/         OPC_EmitInteger, MVT::i32, 14, 
/*54366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54380*/       /*SwitchType*/ 24, MVT::v16i8,// ->54406
/*54382*/         OPC_CheckChild1Type, MVT::v16i8,
/*54384*/         OPC_RecordChild2, // #1 = $Vn
/*54385*/         OPC_CheckChild2Type, MVT::v16i8,
/*54387*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54389*/         OPC_EmitInteger, MVT::i32, 14, 
/*54392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54406*/       /*SwitchType*/ 24, MVT::v1i64,// ->54432
/*54408*/         OPC_CheckChild1Type, MVT::v1i64,
/*54410*/         OPC_RecordChild2, // #1 = $Vn
/*54411*/         OPC_CheckChild2Type, MVT::v1i64,
/*54413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54415*/         OPC_EmitInteger, MVT::i32, 14, 
/*54418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 320:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54432*/       /*SwitchType*/ 24, MVT::v2i64,// ->54458
/*54434*/         OPC_CheckChild1Type, MVT::v2i64,
/*54436*/         OPC_RecordChild2, // #1 = $Vn
/*54437*/         OPC_CheckChild2Type, MVT::v2i64,
/*54439*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54441*/         OPC_EmitInteger, MVT::i32, 14, 
/*54444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 320:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54458*/       0, // EndSwitchType
/*54459*/     /*Scope*/ 86|128,1/*214*/, /*->54675*/
/*54461*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*54464*/       OPC_RecordChild1, // #0 = $Vm
/*54465*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54492
/*54468*/         OPC_CheckChild1Type, MVT::v4i16,
/*54470*/         OPC_RecordChild2, // #1 = $Vn
/*54471*/         OPC_CheckChild2Type, MVT::v4i16,
/*54473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54475*/         OPC_EmitInteger, MVT::i32, 14, 
/*54478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 322:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54492*/       /*SwitchType*/ 24, MVT::v2i32,// ->54518
/*54494*/         OPC_CheckChild1Type, MVT::v2i32,
/*54496*/         OPC_RecordChild2, // #1 = $Vn
/*54497*/         OPC_CheckChild2Type, MVT::v2i32,
/*54499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54501*/         OPC_EmitInteger, MVT::i32, 14, 
/*54504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 322:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54518*/       /*SwitchType*/ 24, MVT::v8i16,// ->54544
/*54520*/         OPC_CheckChild1Type, MVT::v8i16,
/*54522*/         OPC_RecordChild2, // #1 = $Vn
/*54523*/         OPC_CheckChild2Type, MVT::v8i16,
/*54525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54527*/         OPC_EmitInteger, MVT::i32, 14, 
/*54530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 322:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54544*/       /*SwitchType*/ 24, MVT::v4i32,// ->54570
/*54546*/         OPC_CheckChild1Type, MVT::v4i32,
/*54548*/         OPC_RecordChild2, // #1 = $Vn
/*54549*/         OPC_CheckChild2Type, MVT::v4i32,
/*54551*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54553*/         OPC_EmitInteger, MVT::i32, 14, 
/*54556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 322:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54570*/       /*SwitchType*/ 24, MVT::v8i8,// ->54596
/*54572*/         OPC_CheckChild1Type, MVT::v8i8,
/*54574*/         OPC_RecordChild2, // #1 = $Vn
/*54575*/         OPC_CheckChild2Type, MVT::v8i8,
/*54577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54579*/         OPC_EmitInteger, MVT::i32, 14, 
/*54582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 322:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54596*/       /*SwitchType*/ 24, MVT::v16i8,// ->54622
/*54598*/         OPC_CheckChild1Type, MVT::v16i8,
/*54600*/         OPC_RecordChild2, // #1 = $Vn
/*54601*/         OPC_CheckChild2Type, MVT::v16i8,
/*54603*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54605*/         OPC_EmitInteger, MVT::i32, 14, 
/*54608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 322:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54622*/       /*SwitchType*/ 24, MVT::v1i64,// ->54648
/*54624*/         OPC_CheckChild1Type, MVT::v1i64,
/*54626*/         OPC_RecordChild2, // #1 = $Vn
/*54627*/         OPC_CheckChild2Type, MVT::v1i64,
/*54629*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54631*/         OPC_EmitInteger, MVT::i32, 14, 
/*54634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 322:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54648*/       /*SwitchType*/ 24, MVT::v2i64,// ->54674
/*54650*/         OPC_CheckChild1Type, MVT::v2i64,
/*54652*/         OPC_RecordChild2, // #1 = $Vn
/*54653*/         OPC_CheckChild2Type, MVT::v2i64,
/*54655*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54657*/         OPC_EmitInteger, MVT::i32, 14, 
/*54660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 322:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54674*/       0, // EndSwitchType
/*54675*/     /*Scope*/ 86|128,1/*214*/, /*->54891*/
/*54677*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*54680*/       OPC_RecordChild1, // #0 = $Vm
/*54681*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54708
/*54684*/         OPC_CheckChild1Type, MVT::v4i16,
/*54686*/         OPC_RecordChild2, // #1 = $Vn
/*54687*/         OPC_CheckChild2Type, MVT::v4i16,
/*54689*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54691*/         OPC_EmitInteger, MVT::i32, 14, 
/*54694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54708*/       /*SwitchType*/ 24, MVT::v2i32,// ->54734
/*54710*/         OPC_CheckChild1Type, MVT::v2i32,
/*54712*/         OPC_RecordChild2, // #1 = $Vn
/*54713*/         OPC_CheckChild2Type, MVT::v2i32,
/*54715*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54717*/         OPC_EmitInteger, MVT::i32, 14, 
/*54720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54734*/       /*SwitchType*/ 24, MVT::v8i16,// ->54760
/*54736*/         OPC_CheckChild1Type, MVT::v8i16,
/*54738*/         OPC_RecordChild2, // #1 = $Vn
/*54739*/         OPC_CheckChild2Type, MVT::v8i16,
/*54741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54743*/         OPC_EmitInteger, MVT::i32, 14, 
/*54746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54760*/       /*SwitchType*/ 24, MVT::v4i32,// ->54786
/*54762*/         OPC_CheckChild1Type, MVT::v4i32,
/*54764*/         OPC_RecordChild2, // #1 = $Vn
/*54765*/         OPC_CheckChild2Type, MVT::v4i32,
/*54767*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54769*/         OPC_EmitInteger, MVT::i32, 14, 
/*54772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54786*/       /*SwitchType*/ 24, MVT::v8i8,// ->54812
/*54788*/         OPC_CheckChild1Type, MVT::v8i8,
/*54790*/         OPC_RecordChild2, // #1 = $Vn
/*54791*/         OPC_CheckChild2Type, MVT::v8i8,
/*54793*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54795*/         OPC_EmitInteger, MVT::i32, 14, 
/*54798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 315:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54812*/       /*SwitchType*/ 24, MVT::v16i8,// ->54838
/*54814*/         OPC_CheckChild1Type, MVT::v16i8,
/*54816*/         OPC_RecordChild2, // #1 = $Vn
/*54817*/         OPC_CheckChild2Type, MVT::v16i8,
/*54819*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54821*/         OPC_EmitInteger, MVT::i32, 14, 
/*54824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54838*/       /*SwitchType*/ 24, MVT::v1i64,// ->54864
/*54840*/         OPC_CheckChild1Type, MVT::v1i64,
/*54842*/         OPC_RecordChild2, // #1 = $Vn
/*54843*/         OPC_CheckChild2Type, MVT::v1i64,
/*54845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54847*/         OPC_EmitInteger, MVT::i32, 14, 
/*54850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 315:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54864*/       /*SwitchType*/ 24, MVT::v2i64,// ->54890
/*54866*/         OPC_CheckChild1Type, MVT::v2i64,
/*54868*/         OPC_RecordChild2, // #1 = $Vn
/*54869*/         OPC_CheckChild2Type, MVT::v2i64,
/*54871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54873*/         OPC_EmitInteger, MVT::i32, 14, 
/*54876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54890*/       0, // EndSwitchType
/*54891*/     /*Scope*/ 86|128,1/*214*/, /*->55107*/
/*54893*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*54896*/       OPC_RecordChild1, // #0 = $Vm
/*54897*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54924
/*54900*/         OPC_CheckChild1Type, MVT::v4i16,
/*54902*/         OPC_RecordChild2, // #1 = $Vn
/*54903*/         OPC_CheckChild2Type, MVT::v4i16,
/*54905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54907*/         OPC_EmitInteger, MVT::i32, 14, 
/*54910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 316:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54924*/       /*SwitchType*/ 24, MVT::v2i32,// ->54950
/*54926*/         OPC_CheckChild1Type, MVT::v2i32,
/*54928*/         OPC_RecordChild2, // #1 = $Vn
/*54929*/         OPC_CheckChild2Type, MVT::v2i32,
/*54931*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54933*/         OPC_EmitInteger, MVT::i32, 14, 
/*54936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 316:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54950*/       /*SwitchType*/ 24, MVT::v8i16,// ->54976
/*54952*/         OPC_CheckChild1Type, MVT::v8i16,
/*54954*/         OPC_RecordChild2, // #1 = $Vn
/*54955*/         OPC_CheckChild2Type, MVT::v8i16,
/*54957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54959*/         OPC_EmitInteger, MVT::i32, 14, 
/*54962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 316:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54976*/       /*SwitchType*/ 24, MVT::v4i32,// ->55002
/*54978*/         OPC_CheckChild1Type, MVT::v4i32,
/*54980*/         OPC_RecordChild2, // #1 = $Vn
/*54981*/         OPC_CheckChild2Type, MVT::v4i32,
/*54983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54985*/         OPC_EmitInteger, MVT::i32, 14, 
/*54988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 316:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55002*/       /*SwitchType*/ 24, MVT::v8i8,// ->55028
/*55004*/         OPC_CheckChild1Type, MVT::v8i8,
/*55006*/         OPC_RecordChild2, // #1 = $Vn
/*55007*/         OPC_CheckChild2Type, MVT::v8i8,
/*55009*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55011*/         OPC_EmitInteger, MVT::i32, 14, 
/*55014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 316:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55028*/       /*SwitchType*/ 24, MVT::v16i8,// ->55054
/*55030*/         OPC_CheckChild1Type, MVT::v16i8,
/*55032*/         OPC_RecordChild2, // #1 = $Vn
/*55033*/         OPC_CheckChild2Type, MVT::v16i8,
/*55035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55037*/         OPC_EmitInteger, MVT::i32, 14, 
/*55040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 316:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55054*/       /*SwitchType*/ 24, MVT::v1i64,// ->55080
/*55056*/         OPC_CheckChild1Type, MVT::v1i64,
/*55058*/         OPC_RecordChild2, // #1 = $Vn
/*55059*/         OPC_CheckChild2Type, MVT::v1i64,
/*55061*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55063*/         OPC_EmitInteger, MVT::i32, 14, 
/*55066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 316:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55080*/       /*SwitchType*/ 24, MVT::v2i64,// ->55106
/*55082*/         OPC_CheckChild1Type, MVT::v2i64,
/*55084*/         OPC_RecordChild2, // #1 = $Vn
/*55085*/         OPC_CheckChild2Type, MVT::v2i64,
/*55087*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55089*/         OPC_EmitInteger, MVT::i32, 14, 
/*55092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 316:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55106*/       0, // EndSwitchType
/*55107*/     /*Scope*/ 10|128,1/*138*/, /*->55247*/
/*55109*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*55112*/       OPC_RecordChild1, // #0 = $Vm
/*55113*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55136
/*55116*/         OPC_CheckChild1Type, MVT::v8i8,
/*55118*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55120*/         OPC_EmitInteger, MVT::i32, 14, 
/*55123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 253:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*55136*/       /*SwitchType*/ 20, MVT::v4i16,// ->55158
/*55138*/         OPC_CheckChild1Type, MVT::v4i16,
/*55140*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55142*/         OPC_EmitInteger, MVT::i32, 14, 
/*55145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 253:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*55158*/       /*SwitchType*/ 20, MVT::v2i32,// ->55180
/*55160*/         OPC_CheckChild1Type, MVT::v2i32,
/*55162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55164*/         OPC_EmitInteger, MVT::i32, 14, 
/*55167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 253:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*55180*/       /*SwitchType*/ 20, MVT::v16i8,// ->55202
/*55182*/         OPC_CheckChild1Type, MVT::v16i8,
/*55184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55186*/         OPC_EmitInteger, MVT::i32, 14, 
/*55189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 253:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*55202*/       /*SwitchType*/ 20, MVT::v8i16,// ->55224
/*55204*/         OPC_CheckChild1Type, MVT::v8i16,
/*55206*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55208*/         OPC_EmitInteger, MVT::i32, 14, 
/*55211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 253:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*55224*/       /*SwitchType*/ 20, MVT::v4i32,// ->55246
/*55226*/         OPC_CheckChild1Type, MVT::v4i32,
/*55228*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55230*/         OPC_EmitInteger, MVT::i32, 14, 
/*55233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 253:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*55246*/       0, // EndSwitchType
/*55247*/     /*Scope*/ 10|128,1/*138*/, /*->55387*/
/*55249*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*55252*/       OPC_RecordChild1, // #0 = $Vm
/*55253*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55276
/*55256*/         OPC_CheckChild1Type, MVT::v8i8,
/*55258*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55260*/         OPC_EmitInteger, MVT::i32, 14, 
/*55263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 302:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*55276*/       /*SwitchType*/ 20, MVT::v4i16,// ->55298
/*55278*/         OPC_CheckChild1Type, MVT::v4i16,
/*55280*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55282*/         OPC_EmitInteger, MVT::i32, 14, 
/*55285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*55298*/       /*SwitchType*/ 20, MVT::v2i32,// ->55320
/*55300*/         OPC_CheckChild1Type, MVT::v2i32,
/*55302*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55304*/         OPC_EmitInteger, MVT::i32, 14, 
/*55307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*55320*/       /*SwitchType*/ 20, MVT::v16i8,// ->55342
/*55322*/         OPC_CheckChild1Type, MVT::v16i8,
/*55324*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55326*/         OPC_EmitInteger, MVT::i32, 14, 
/*55329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 302:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*55342*/       /*SwitchType*/ 20, MVT::v8i16,// ->55364
/*55344*/         OPC_CheckChild1Type, MVT::v8i16,
/*55346*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55348*/         OPC_EmitInteger, MVT::i32, 14, 
/*55351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*55364*/       /*SwitchType*/ 20, MVT::v4i32,// ->55386
/*55366*/         OPC_CheckChild1Type, MVT::v4i32,
/*55368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55370*/         OPC_EmitInteger, MVT::i32, 14, 
/*55373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*55386*/       0, // EndSwitchType
/*55387*/     /*Scope*/ 10|128,1/*138*/, /*->55527*/
/*55389*/       OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*55392*/       OPC_RecordChild1, // #0 = $Vm
/*55393*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55416
/*55396*/         OPC_CheckChild1Type, MVT::v8i8,
/*55398*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55400*/         OPC_EmitInteger, MVT::i32, 14, 
/*55403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 310:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*55416*/       /*SwitchType*/ 20, MVT::v4i16,// ->55438
/*55418*/         OPC_CheckChild1Type, MVT::v4i16,
/*55420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55422*/         OPC_EmitInteger, MVT::i32, 14, 
/*55425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 310:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*55438*/       /*SwitchType*/ 20, MVT::v2i32,// ->55460
/*55440*/         OPC_CheckChild1Type, MVT::v2i32,
/*55442*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55444*/         OPC_EmitInteger, MVT::i32, 14, 
/*55447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 310:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*55460*/       /*SwitchType*/ 20, MVT::v16i8,// ->55482
/*55462*/         OPC_CheckChild1Type, MVT::v16i8,
/*55464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55466*/         OPC_EmitInteger, MVT::i32, 14, 
/*55469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 310:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*55482*/       /*SwitchType*/ 20, MVT::v8i16,// ->55504
/*55484*/         OPC_CheckChild1Type, MVT::v8i16,
/*55486*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55488*/         OPC_EmitInteger, MVT::i32, 14, 
/*55491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 310:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*55504*/       /*SwitchType*/ 20, MVT::v4i32,// ->55526
/*55506*/         OPC_CheckChild1Type, MVT::v4i32,
/*55508*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55510*/         OPC_EmitInteger, MVT::i32, 14, 
/*55513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 310:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*55526*/       0, // EndSwitchType
/*55527*/     /*Scope*/ 10|128,1/*138*/, /*->55667*/
/*55529*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*55532*/       OPC_RecordChild1, // #0 = $Vm
/*55533*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55556
/*55536*/         OPC_CheckChild1Type, MVT::v8i8,
/*55538*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55540*/         OPC_EmitInteger, MVT::i32, 14, 
/*55543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55546*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 257:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*55556*/       /*SwitchType*/ 20, MVT::v4i16,// ->55578
/*55558*/         OPC_CheckChild1Type, MVT::v4i16,
/*55560*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55562*/         OPC_EmitInteger, MVT::i32, 14, 
/*55565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 257:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55578*/       /*SwitchType*/ 20, MVT::v2i32,// ->55600
/*55580*/         OPC_CheckChild1Type, MVT::v2i32,
/*55582*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55584*/         OPC_EmitInteger, MVT::i32, 14, 
/*55587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55600*/       /*SwitchType*/ 20, MVT::v16i8,// ->55622
/*55602*/         OPC_CheckChild1Type, MVT::v16i8,
/*55604*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55606*/         OPC_EmitInteger, MVT::i32, 14, 
/*55609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 257:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55622*/       /*SwitchType*/ 20, MVT::v8i16,// ->55644
/*55624*/         OPC_CheckChild1Type, MVT::v8i16,
/*55626*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55628*/         OPC_EmitInteger, MVT::i32, 14, 
/*55631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 257:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55644*/       /*SwitchType*/ 20, MVT::v4i32,// ->55666
/*55646*/         OPC_CheckChild1Type, MVT::v4i32,
/*55648*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55650*/         OPC_EmitInteger, MVT::i32, 14, 
/*55653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55666*/       0, // EndSwitchType
/*55667*/     /*Scope*/ 72, /*->55740*/
/*55668*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*55671*/       OPC_RecordChild1, // #0 = $Vm
/*55672*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55695
/*55675*/         OPC_CheckChild1Type, MVT::v8i16,
/*55677*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55679*/         OPC_EmitInteger, MVT::i32, 14, 
/*55682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 307:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55695*/       /*SwitchType*/ 20, MVT::v4i16,// ->55717
/*55697*/         OPC_CheckChild1Type, MVT::v4i32,
/*55699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55701*/         OPC_EmitInteger, MVT::i32, 14, 
/*55704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 307:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55717*/       /*SwitchType*/ 20, MVT::v2i32,// ->55739
/*55719*/         OPC_CheckChild1Type, MVT::v2i64,
/*55721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55723*/         OPC_EmitInteger, MVT::i32, 14, 
/*55726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55739*/       0, // EndSwitchType
/*55740*/     /*Scope*/ 72, /*->55813*/
/*55741*/       OPC_CheckChild0Integer, 53|128,2/*309*/, 
/*55744*/       OPC_RecordChild1, // #0 = $Vm
/*55745*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55768
/*55748*/         OPC_CheckChild1Type, MVT::v8i16,
/*55750*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55752*/         OPC_EmitInteger, MVT::i32, 14, 
/*55755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 309:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55768*/       /*SwitchType*/ 20, MVT::v4i16,// ->55790
/*55770*/         OPC_CheckChild1Type, MVT::v4i32,
/*55772*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55774*/         OPC_EmitInteger, MVT::i32, 14, 
/*55777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 309:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55790*/       /*SwitchType*/ 20, MVT::v2i32,// ->55812
/*55792*/         OPC_CheckChild1Type, MVT::v2i64,
/*55794*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55796*/         OPC_EmitInteger, MVT::i32, 14, 
/*55799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 309:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55812*/       0, // EndSwitchType
/*55813*/     /*Scope*/ 72, /*->55886*/
/*55814*/       OPC_CheckChild0Integer, 52|128,2/*308*/, 
/*55817*/       OPC_RecordChild1, // #0 = $Vm
/*55818*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55841
/*55821*/         OPC_CheckChild1Type, MVT::v8i16,
/*55823*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55825*/         OPC_EmitInteger, MVT::i32, 14, 
/*55828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 308:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*55841*/       /*SwitchType*/ 20, MVT::v4i16,// ->55863
/*55843*/         OPC_CheckChild1Type, MVT::v4i32,
/*55845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55847*/         OPC_EmitInteger, MVT::i32, 14, 
/*55850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 308:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*55863*/       /*SwitchType*/ 20, MVT::v2i32,// ->55885
/*55865*/         OPC_CheckChild1Type, MVT::v2i64,
/*55867*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55869*/         OPC_EmitInteger, MVT::i32, 14, 
/*55872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 308:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*55885*/       0, // EndSwitchType
/*55886*/     /*Scope*/ 34, /*->55921*/
/*55887*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*55890*/       OPC_RecordChild1, // #0 = $Vm
/*55891*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55906
/*55894*/         OPC_CheckChild1Type, MVT::v2f32,
/*55896*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*55906*/       /*SwitchType*/ 12, MVT::v4i32,// ->55920
/*55908*/         OPC_CheckChild1Type, MVT::v4f32,
/*55910*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*55920*/       0, // EndSwitchType
/*55921*/     /*Scope*/ 34, /*->55956*/
/*55922*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*55925*/       OPC_RecordChild1, // #0 = $Vm
/*55926*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55941
/*55929*/         OPC_CheckChild1Type, MVT::v2f32,
/*55931*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*55941*/       /*SwitchType*/ 12, MVT::v4i32,// ->55955
/*55943*/         OPC_CheckChild1Type, MVT::v4f32,
/*55945*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*55955*/       0, // EndSwitchType
/*55956*/     /*Scope*/ 34, /*->55991*/
/*55957*/       OPC_CheckChild0Integer, 12|128,2/*268*/, 
/*55960*/       OPC_RecordChild1, // #0 = $Vm
/*55961*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55976
/*55964*/         OPC_CheckChild1Type, MVT::v2f32,
/*55966*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 268:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*55976*/       /*SwitchType*/ 12, MVT::v4i32,// ->55990
/*55978*/         OPC_CheckChild1Type, MVT::v4f32,
/*55980*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 268:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*55990*/       0, // EndSwitchType
/*55991*/     /*Scope*/ 34, /*->56026*/
/*55992*/       OPC_CheckChild0Integer, 13|128,2/*269*/, 
/*55995*/       OPC_RecordChild1, // #0 = $Vm
/*55996*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56011
/*55999*/         OPC_CheckChild1Type, MVT::v2f32,
/*56001*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 269:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*56011*/       /*SwitchType*/ 12, MVT::v4i32,// ->56025
/*56013*/         OPC_CheckChild1Type, MVT::v4f32,
/*56015*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 269:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*56025*/       0, // EndSwitchType
/*56026*/     /*Scope*/ 34, /*->56061*/
/*56027*/       OPC_CheckChild0Integer, 14|128,2/*270*/, 
/*56030*/       OPC_RecordChild1, // #0 = $Vm
/*56031*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56046
/*56034*/         OPC_CheckChild1Type, MVT::v2f32,
/*56036*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 270:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*56046*/       /*SwitchType*/ 12, MVT::v4i32,// ->56060
/*56048*/         OPC_CheckChild1Type, MVT::v4f32,
/*56050*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 270:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*56060*/       0, // EndSwitchType
/*56061*/     /*Scope*/ 34, /*->56096*/
/*56062*/       OPC_CheckChild0Integer, 15|128,2/*271*/, 
/*56065*/       OPC_RecordChild1, // #0 = $Vm
/*56066*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56081
/*56069*/         OPC_CheckChild1Type, MVT::v2f32,
/*56071*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 271:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*56081*/       /*SwitchType*/ 12, MVT::v4i32,// ->56095
/*56083*/         OPC_CheckChild1Type, MVT::v4f32,
/*56085*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 271:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*56095*/       0, // EndSwitchType
/*56096*/     /*Scope*/ 34, /*->56131*/
/*56097*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*56100*/       OPC_RecordChild1, // #0 = $Vm
/*56101*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56116
/*56104*/         OPC_CheckChild1Type, MVT::v2f32,
/*56106*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 266:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*56116*/       /*SwitchType*/ 12, MVT::v4i32,// ->56130
/*56118*/         OPC_CheckChild1Type, MVT::v4f32,
/*56120*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 266:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*56130*/       0, // EndSwitchType
/*56131*/     /*Scope*/ 34, /*->56166*/
/*56132*/       OPC_CheckChild0Integer, 11|128,2/*267*/, 
/*56135*/       OPC_RecordChild1, // #0 = $Vm
/*56136*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56151
/*56139*/         OPC_CheckChild1Type, MVT::v2f32,
/*56141*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 267:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*56151*/       /*SwitchType*/ 12, MVT::v4i32,// ->56165
/*56153*/         OPC_CheckChild1Type, MVT::v4f32,
/*56155*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 267:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*56165*/       0, // EndSwitchType
/*56166*/     /*Scope*/ 22, /*->56189*/
/*56167*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*56170*/       OPC_RecordChild1, // #0 = $Vm
/*56171*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56173*/       OPC_EmitInteger, MVT::i32, 14, 
/*56176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*56189*/     /*Scope*/ 24, /*->56214*/
/*56190*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*56193*/       OPC_RecordChild1, // #0 = $Vn
/*56194*/       OPC_RecordChild2, // #1 = $Vm
/*56195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56197*/       OPC_EmitInteger, MVT::i32, 14, 
/*56200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 352:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*56214*/     /*Scope*/ 26, /*->56241*/
/*56215*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*56218*/       OPC_RecordChild1, // #0 = $orig
/*56219*/       OPC_RecordChild2, // #1 = $Vn
/*56220*/       OPC_RecordChild3, // #2 = $Vm
/*56221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56223*/       OPC_EmitInteger, MVT::i32, 14, 
/*56226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 356:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*56241*/     /*Scope*/ 16, /*->56258*/
/*56242*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*56245*/       OPC_RecordChild1, // #0 = $src
/*56246*/       OPC_RecordChild2, // #1 = $Vm
/*56247*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 237:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56258*/     /*Scope*/ 16, /*->56275*/
/*56259*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*56262*/       OPC_RecordChild1, // #0 = $src
/*56263*/       OPC_RecordChild2, // #1 = $Vm
/*56264*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56275*/     /*Scope*/ 14, /*->56290*/
/*56276*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*56279*/       OPC_RecordChild1, // #0 = $Vm
/*56280*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*56290*/     /*Scope*/ 14, /*->56305*/
/*56291*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*56294*/       OPC_RecordChild1, // #0 = $Vm
/*56295*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 240:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*56305*/     /*Scope*/ 16, /*->56322*/
/*56306*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*56309*/       OPC_RecordChild1, // #0 = $src
/*56310*/       OPC_RecordChild2, // #1 = $Vm
/*56311*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56322*/     /*Scope*/ 16, /*->56339*/
/*56323*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*56326*/       OPC_RecordChild1, // #0 = $src
/*56327*/       OPC_RecordChild2, // #1 = $Vm
/*56328*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56339*/     /*Scope*/ 18, /*->56358*/
/*56340*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*56343*/       OPC_RecordChild1, // #0 = $src
/*56344*/       OPC_RecordChild2, // #1 = $Vn
/*56345*/       OPC_RecordChild3, // #2 = $Vm
/*56346*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56358*/     /*Scope*/ 18, /*->56377*/
/*56359*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*56362*/       OPC_RecordChild1, // #0 = $src
/*56363*/       OPC_RecordChild2, // #1 = $Vn
/*56364*/       OPC_RecordChild3, // #2 = $Vm
/*56365*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56377*/     /*Scope*/ 18, /*->56396*/
/*56378*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*56381*/       OPC_RecordChild1, // #0 = $src
/*56382*/       OPC_RecordChild2, // #1 = $Vn
/*56383*/       OPC_RecordChild3, // #2 = $Vm
/*56384*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56396*/     /*Scope*/ 18, /*->56415*/
/*56397*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*56400*/       OPC_RecordChild1, // #0 = $src
/*56401*/       OPC_RecordChild2, // #1 = $Vn
/*56402*/       OPC_RecordChild3, // #2 = $Vm
/*56403*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56415*/     /*Scope*/ 44, /*->56460*/
/*56416*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*56419*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56420*/       OPC_RecordChild2, // #1 = $hash_e
/*56421*/       OPC_RecordChild3, // #2 = $wk
/*56422*/       OPC_EmitInteger, MVT::i64, 0, 
/*56425*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56428*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56437*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56440*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 241:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56460*/     /*Scope*/ 44, /*->56505*/
/*56461*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*56464*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56465*/       OPC_RecordChild2, // #1 = $hash_e
/*56466*/       OPC_RecordChild3, // #2 = $wk
/*56467*/       OPC_EmitInteger, MVT::i64, 0, 
/*56470*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56473*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56482*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56485*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 243:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56505*/     /*Scope*/ 44, /*->56550*/
/*56506*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*56509*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56510*/       OPC_RecordChild2, // #1 = $hash_e
/*56511*/       OPC_RecordChild3, // #2 = $wk
/*56512*/       OPC_EmitInteger, MVT::i64, 0, 
/*56515*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56518*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56527*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56530*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 244:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56550*/     /*Scope*/ 72, /*->56623*/
/*56551*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*56554*/       OPC_RecordChild1, // #0 = $Vm
/*56555*/       OPC_Scope, 32, /*->56589*/ // 2 children in Scope
/*56557*/         OPC_CheckChild1Type, MVT::v2i32,
/*56559*/         OPC_RecordChild2, // #1 = $SIMM
/*56560*/         OPC_MoveChild, 2,
/*56562*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56565*/         OPC_MoveParent,
/*56566*/         OPC_CheckType, MVT::v2f32,
/*56568*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56570*/         OPC_EmitConvertToTarget, 1,
/*56572*/         OPC_EmitInteger, MVT::i32, 14, 
/*56575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 263:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56589*/       /*Scope*/ 32, /*->56622*/
/*56590*/         OPC_CheckChild1Type, MVT::v4i32,
/*56592*/         OPC_RecordChild2, // #1 = $SIMM
/*56593*/         OPC_MoveChild, 2,
/*56595*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56598*/         OPC_MoveParent,
/*56599*/         OPC_CheckType, MVT::v4f32,
/*56601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56603*/         OPC_EmitConvertToTarget, 1,
/*56605*/         OPC_EmitInteger, MVT::i32, 14, 
/*56608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 263:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56622*/       0, /*End of Scope*/
/*56623*/     /*Scope*/ 72, /*->56696*/
/*56624*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*56627*/       OPC_RecordChild1, // #0 = $Vm
/*56628*/       OPC_Scope, 32, /*->56662*/ // 2 children in Scope
/*56630*/         OPC_CheckChild1Type, MVT::v2i32,
/*56632*/         OPC_RecordChild2, // #1 = $SIMM
/*56633*/         OPC_MoveChild, 2,
/*56635*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56638*/         OPC_MoveParent,
/*56639*/         OPC_CheckType, MVT::v2f32,
/*56641*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56643*/         OPC_EmitConvertToTarget, 1,
/*56645*/         OPC_EmitInteger, MVT::i32, 14, 
/*56648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 264:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56662*/       /*Scope*/ 32, /*->56695*/
/*56663*/         OPC_CheckChild1Type, MVT::v4i32,
/*56665*/         OPC_RecordChild2, // #1 = $SIMM
/*56666*/         OPC_MoveChild, 2,
/*56668*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56671*/         OPC_MoveParent,
/*56672*/         OPC_CheckType, MVT::v4f32,
/*56674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56676*/         OPC_EmitConvertToTarget, 1,
/*56678*/         OPC_EmitInteger, MVT::i32, 14, 
/*56681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 264:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56695*/       0, /*End of Scope*/
/*56696*/     /*Scope*/ 58, /*->56755*/
/*56697*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*56700*/       OPC_RecordChild1, // #0 = $Vn
/*56701*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->56728
/*56704*/         OPC_CheckChild1Type, MVT::v2f32,
/*56706*/         OPC_RecordChild2, // #1 = $Vm
/*56707*/         OPC_CheckChild2Type, MVT::v2f32,
/*56709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56711*/         OPC_EmitInteger, MVT::i32, 14, 
/*56714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 251:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56728*/       /*SwitchType*/ 24, MVT::v4f32,// ->56754
/*56730*/         OPC_CheckChild1Type, MVT::v4f32,
/*56732*/         OPC_RecordChild2, // #1 = $Vm
/*56733*/         OPC_CheckChild2Type, MVT::v4f32,
/*56735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56737*/         OPC_EmitInteger, MVT::i32, 14, 
/*56740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 251:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56754*/       0, // EndSwitchType
/*56755*/     /*Scope*/ 58, /*->56814*/
/*56756*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*56759*/       OPC_RecordChild1, // #0 = $Vn
/*56760*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->56787
/*56763*/         OPC_CheckChild1Type, MVT::v2f32,
/*56765*/         OPC_RecordChild2, // #1 = $Vm
/*56766*/         OPC_CheckChild2Type, MVT::v2f32,
/*56768*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56770*/         OPC_EmitInteger, MVT::i32, 14, 
/*56773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 327:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56787*/       /*SwitchType*/ 24, MVT::v4f32,// ->56813
/*56789*/         OPC_CheckChild1Type, MVT::v4f32,
/*56791*/         OPC_RecordChild2, // #1 = $Vm
/*56792*/         OPC_CheckChild2Type, MVT::v4f32,
/*56794*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56796*/         OPC_EmitInteger, MVT::i32, 14, 
/*56799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 327:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56813*/       0, // EndSwitchType
/*56814*/     /*Scope*/ 58, /*->56873*/
/*56815*/       OPC_CheckChild0Integer, 84|128,2/*340*/, 
/*56818*/       OPC_RecordChild1, // #0 = $Vn
/*56819*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->56846
/*56822*/         OPC_CheckChild1Type, MVT::v2f32,
/*56824*/         OPC_RecordChild2, // #1 = $Vm
/*56825*/         OPC_CheckChild2Type, MVT::v2f32,
/*56827*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56829*/         OPC_EmitInteger, MVT::i32, 14, 
/*56832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 340:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56846*/       /*SwitchType*/ 24, MVT::v4f32,// ->56872
/*56848*/         OPC_CheckChild1Type, MVT::v4f32,
/*56850*/         OPC_RecordChild2, // #1 = $Vm
/*56851*/         OPC_CheckChild2Type, MVT::v4f32,
/*56853*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56855*/         OPC_EmitInteger, MVT::i32, 14, 
/*56858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 340:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56872*/       0, // EndSwitchType
/*56873*/     /*Scope*/ 22, /*->56896*/
/*56874*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*56877*/       OPC_RecordChild1, // #0 = $Vm
/*56878*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56880*/       OPC_EmitInteger, MVT::i32, 14, 
/*56883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 265:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56896*/     /*Scope*/ 34, /*->56931*/
/*56897*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*56900*/       OPC_RecordChild1, // #0 = $Vm
/*56901*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56916
/*56904*/         OPC_CheckChild1Type, MVT::v2f32,
/*56906*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 332:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*56916*/       /*SwitchType*/ 12, MVT::v4f32,// ->56930
/*56918*/         OPC_CheckChild1Type, MVT::v4f32,
/*56920*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 332:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*56930*/       0, // EndSwitchType
/*56931*/     /*Scope*/ 34, /*->56966*/
/*56932*/       OPC_CheckChild0Integer, 78|128,2/*334*/, 
/*56935*/       OPC_RecordChild1, // #0 = $Vm
/*56936*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56951
/*56939*/         OPC_CheckChild1Type, MVT::v2f32,
/*56941*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 334:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*56951*/       /*SwitchType*/ 12, MVT::v4f32,// ->56965
/*56953*/         OPC_CheckChild1Type, MVT::v4f32,
/*56955*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 334:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*56965*/       0, // EndSwitchType
/*56966*/     /*Scope*/ 34, /*->57001*/
/*56967*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*56970*/       OPC_RecordChild1, // #0 = $Vm
/*56971*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56986
/*56974*/         OPC_CheckChild1Type, MVT::v2f32,
/*56976*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 330:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*56986*/       /*SwitchType*/ 12, MVT::v4f32,// ->57000
/*56988*/         OPC_CheckChild1Type, MVT::v4f32,
/*56990*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 330:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*57000*/       0, // EndSwitchType
/*57001*/     /*Scope*/ 34, /*->57036*/
/*57002*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*57005*/       OPC_RecordChild1, // #0 = $Vm
/*57006*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57021
/*57009*/         OPC_CheckChild1Type, MVT::v2f32,
/*57011*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 335:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*57021*/       /*SwitchType*/ 12, MVT::v4f32,// ->57035
/*57023*/         OPC_CheckChild1Type, MVT::v4f32,
/*57025*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 335:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*57035*/       0, // EndSwitchType
/*57036*/     /*Scope*/ 34, /*->57071*/
/*57037*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*57040*/       OPC_RecordChild1, // #0 = $Vm
/*57041*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57056
/*57044*/         OPC_CheckChild1Type, MVT::v2f32,
/*57046*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*57056*/       /*SwitchType*/ 12, MVT::v4f32,// ->57070
/*57058*/         OPC_CheckChild1Type, MVT::v4f32,
/*57060*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*57070*/       0, // EndSwitchType
/*57071*/     /*Scope*/ 34, /*->57106*/
/*57072*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*57075*/       OPC_RecordChild1, // #0 = $Vm
/*57076*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57091
/*57079*/         OPC_CheckChild1Type, MVT::v2f32,
/*57081*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 333:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*57091*/       /*SwitchType*/ 12, MVT::v4f32,// ->57105
/*57093*/         OPC_CheckChild1Type, MVT::v4f32,
/*57095*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 333:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*57105*/       0, // EndSwitchType
/*57106*/     0, /*End of Scope*/
/*57107*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57398
/*57111*/     OPC_Scope, 6|128,1/*134*/, /*->57248*/ // 2 children in Scope
/*57114*/       OPC_MoveChild, 0,
/*57116*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*57119*/       OPC_RecordChild0, // #0 = $Rm
/*57120*/       OPC_RecordChild1, // #1 = $rot
/*57121*/       OPC_MoveChild, 1,
/*57123*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57126*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*57128*/       OPC_CheckType, MVT::i32,
/*57130*/       OPC_MoveParent,
/*57131*/       OPC_MoveParent,
/*57132*/       OPC_MoveChild, 1,
/*57134*/       OPC_Scope, 55, /*->57191*/ // 2 children in Scope
/*57136*/         OPC_CheckValueType, MVT::i8,
/*57138*/         OPC_MoveParent,
/*57139*/         OPC_Scope, 24, /*->57165*/ // 2 children in Scope
/*57141*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57143*/           OPC_EmitConvertToTarget, 1,
/*57145*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57148*/           OPC_EmitInteger, MVT::i32, 14, 
/*57151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57165*/         /*Scope*/ 24, /*->57190*/
/*57166*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57168*/           OPC_EmitConvertToTarget, 1,
/*57170*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57173*/           OPC_EmitInteger, MVT::i32, 14, 
/*57176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57190*/         0, /*End of Scope*/
/*57191*/       /*Scope*/ 55, /*->57247*/
/*57192*/         OPC_CheckValueType, MVT::i16,
/*57194*/         OPC_MoveParent,
/*57195*/         OPC_Scope, 24, /*->57221*/ // 2 children in Scope
/*57197*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57199*/           OPC_EmitConvertToTarget, 1,
/*57201*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57204*/           OPC_EmitInteger, MVT::i32, 14, 
/*57207*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57210*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57221*/         /*Scope*/ 24, /*->57246*/
/*57222*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57224*/           OPC_EmitConvertToTarget, 1,
/*57226*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57229*/           OPC_EmitInteger, MVT::i32, 14, 
/*57232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57246*/         0, /*End of Scope*/
/*57247*/       0, /*End of Scope*/
/*57248*/     /*Scope*/ 19|128,1/*147*/, /*->57397*/
/*57250*/       OPC_RecordChild0, // #0 = $Src
/*57251*/       OPC_MoveChild, 1,
/*57253*/       OPC_Scope, 70, /*->57325*/ // 2 children in Scope
/*57255*/         OPC_CheckValueType, MVT::i8,
/*57257*/         OPC_MoveParent,
/*57258*/         OPC_Scope, 22, /*->57282*/ // 3 children in Scope
/*57260*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57262*/           OPC_EmitInteger, MVT::i32, 0, 
/*57265*/           OPC_EmitInteger, MVT::i32, 14, 
/*57268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*57282*/         /*Scope*/ 18, /*->57301*/
/*57283*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57285*/           OPC_EmitInteger, MVT::i32, 14, 
/*57288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57291*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57301*/         /*Scope*/ 22, /*->57324*/
/*57302*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57304*/           OPC_EmitInteger, MVT::i32, 0, 
/*57307*/           OPC_EmitInteger, MVT::i32, 14, 
/*57310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57324*/         0, /*End of Scope*/
/*57325*/       /*Scope*/ 70, /*->57396*/
/*57326*/         OPC_CheckValueType, MVT::i16,
/*57328*/         OPC_MoveParent,
/*57329*/         OPC_Scope, 22, /*->57353*/ // 3 children in Scope
/*57331*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57333*/           OPC_EmitInteger, MVT::i32, 0, 
/*57336*/           OPC_EmitInteger, MVT::i32, 14, 
/*57339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57353*/         /*Scope*/ 18, /*->57372*/
/*57354*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57356*/           OPC_EmitInteger, MVT::i32, 14, 
/*57359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57372*/         /*Scope*/ 22, /*->57395*/
/*57373*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57375*/           OPC_EmitInteger, MVT::i32, 0, 
/*57378*/           OPC_EmitInteger, MVT::i32, 14, 
/*57381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57395*/         0, /*End of Scope*/
/*57396*/       0, /*End of Scope*/
/*57397*/     0, /*End of Scope*/
/*57398*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->57464
/*57401*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57402*/     OPC_CaptureGlueInput,
/*57403*/     OPC_RecordChild1, // #1 = $amt1
/*57404*/     OPC_MoveChild, 1,
/*57406*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->57436
/*57410*/       OPC_MoveParent,
/*57411*/       OPC_RecordChild2, // #2 = $amt2
/*57412*/       OPC_MoveChild, 2,
/*57414*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57417*/       OPC_MoveParent,
/*57418*/       OPC_EmitMergeInputChains1_0,
/*57419*/       OPC_EmitInteger, MVT::i32, 14, 
/*57422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57436*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->57463
/*57439*/       OPC_MoveParent,
/*57440*/       OPC_RecordChild2, // #2 = $amt2
/*57441*/       OPC_MoveChild, 2,
/*57443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57446*/       OPC_MoveParent,
/*57447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57449*/       OPC_EmitMergeInputChains1_0,
/*57450*/       OPC_EmitConvertToTarget, 1,
/*57452*/       OPC_EmitConvertToTarget, 2,
/*57454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57463*/     0, // EndSwitchOpcode
/*57464*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57500
/*57467*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57468*/     OPC_CaptureGlueInput,
/*57469*/     OPC_RecordChild1, // #1 = $dst
/*57470*/     OPC_RecordChild2, // #2 = $src
/*57471*/     OPC_RecordChild3, // #3 = $size
/*57472*/     OPC_MoveChild, 3,
/*57474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57477*/     OPC_MoveParent,
/*57478*/     OPC_RecordChild4, // #4 = $alignment
/*57479*/     OPC_MoveChild, 4,
/*57481*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57484*/     OPC_MoveParent,
/*57485*/     OPC_EmitMergeInputChains1_0,
/*57486*/     OPC_EmitConvertToTarget, 3,
/*57488*/     OPC_EmitConvertToTarget, 4,
/*57490*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57500*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->57562
/*57503*/     OPC_RecordChild0, // #0 = $src
/*57504*/     OPC_RecordChild1, // #1 = $Rn
/*57505*/     OPC_RecordChild2, // #2 = $imm
/*57506*/     OPC_MoveChild, 2,
/*57508*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57511*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*57513*/     OPC_MoveParent,
/*57514*/     OPC_Scope, 22, /*->57538*/ // 2 children in Scope
/*57516*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*57518*/       OPC_EmitConvertToTarget, 2,
/*57520*/       OPC_EmitInteger, MVT::i32, 14, 
/*57523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57538*/     /*Scope*/ 22, /*->57561*/
/*57539*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57541*/       OPC_EmitConvertToTarget, 2,
/*57543*/       OPC_EmitInteger, MVT::i32, 14, 
/*57546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57561*/     0, /*End of Scope*/
/*57562*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->57735
/*57566*/     OPC_RecordChild0, // #0 = $lhs
/*57567*/     OPC_RecordChild1, // #1 = $rhs
/*57568*/     OPC_Scope, 9|128,1/*137*/, /*->57708*/ // 2 children in Scope
/*57571*/       OPC_MoveChild, 1,
/*57573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57576*/       OPC_Scope, 30, /*->57608*/ // 4 children in Scope
/*57578*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*57580*/         OPC_MoveParent,
/*57581*/         OPC_CheckType, MVT::i32,
/*57583*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57585*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57588*/         OPC_EmitConvertToTarget, 1,
/*57590*/         OPC_EmitInteger, MVT::i32, 14, 
/*57593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57608*/       /*Scope*/ 30, /*->57639*/
/*57609*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*57611*/         OPC_MoveParent,
/*57612*/         OPC_CheckType, MVT::i32,
/*57614*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57616*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57619*/         OPC_EmitConvertToTarget, 1,
/*57621*/         OPC_EmitInteger, MVT::i32, 14, 
/*57624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57627*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57639*/       /*Scope*/ 33, /*->57673*/
/*57640*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*57642*/         OPC_MoveParent,
/*57643*/         OPC_CheckType, MVT::i32,
/*57645*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57647*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57650*/         OPC_EmitConvertToTarget, 1,
/*57652*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57655*/         OPC_EmitInteger, MVT::i32, 14, 
/*57658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*57673*/       /*Scope*/ 33, /*->57707*/
/*57674*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*57676*/         OPC_MoveParent,
/*57677*/         OPC_CheckType, MVT::i32,
/*57679*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57681*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57684*/         OPC_EmitConvertToTarget, 1,
/*57686*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57689*/         OPC_EmitInteger, MVT::i32, 14, 
/*57692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57707*/       0, /*End of Scope*/
/*57708*/     /*Scope*/ 25, /*->57734*/
/*57709*/       OPC_CheckType, MVT::i32,
/*57711*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57713*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57716*/       OPC_EmitInteger, MVT::i32, 14, 
/*57719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57734*/     0, /*End of Scope*/
/*57735*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57797
/*57738*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57739*/     OPC_CaptureGlueInput,
/*57740*/     OPC_RecordChild1, // #1 = $imm
/*57741*/     OPC_MoveChild, 1,
/*57743*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57746*/     OPC_Scope, 26, /*->57774*/ // 2 children in Scope
/*57748*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*57750*/       OPC_CheckType, MVT::i32,
/*57752*/       OPC_MoveParent,
/*57753*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57755*/       OPC_EmitMergeInputChains1_0,
/*57756*/       OPC_EmitConvertToTarget, 1,
/*57758*/       OPC_EmitInteger, MVT::i32, 14, 
/*57761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57774*/     /*Scope*/ 21, /*->57796*/
/*57775*/       OPC_MoveParent,
/*57776*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57778*/       OPC_EmitMergeInputChains1_0,
/*57779*/       OPC_EmitConvertToTarget, 1,
/*57781*/       OPC_EmitInteger, MVT::i32, 14, 
/*57784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57796*/     0, /*End of Scope*/
/*57797*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->57844
/*57800*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57801*/     OPC_RecordChild1, // #1 = $amt
/*57802*/     OPC_MoveChild, 1,
/*57804*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->57826
/*57808*/       OPC_MoveParent,
/*57809*/       OPC_EmitMergeInputChains1_0,
/*57810*/       OPC_EmitInteger, MVT::i32, 14, 
/*57813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57826*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->57843
/*57829*/       OPC_MoveParent,
/*57830*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57832*/       OPC_EmitMergeInputChains1_0,
/*57833*/       OPC_EmitConvertToTarget, 1,
/*57835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57843*/     0, // EndSwitchOpcode
/*57844*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->57970
/*57847*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57848*/     OPC_CaptureGlueInput,
/*57849*/     OPC_RecordChild1, // #1 = $func
/*57850*/     OPC_Scope, 80, /*->57932*/ // 2 children in Scope
/*57852*/       OPC_MoveChild, 1,
/*57854*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->57893
/*57858*/         OPC_MoveParent,
/*57859*/         OPC_Scope, 11, /*->57872*/ // 2 children in Scope
/*57861*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57863*/           OPC_EmitMergeInputChains1_0,
/*57864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57872*/         /*Scope*/ 19, /*->57892*/
/*57873*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasV5TOps()) && (!Subtarget->isMClass()) && (Subtarget->isThumb())
/*57875*/           OPC_EmitMergeInputChains1_0,
/*57876*/           OPC_EmitInteger, MVT::i32, 14, 
/*57879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*57892*/         0, /*End of Scope*/
/*57893*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->57931
/*57896*/         OPC_MoveParent,
/*57897*/         OPC_Scope, 11, /*->57910*/ // 2 children in Scope
/*57899*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57901*/           OPC_EmitMergeInputChains1_0,
/*57902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57910*/         /*Scope*/ 19, /*->57930*/
/*57911*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasV5TOps()) && (!Subtarget->isMClass()) && (Subtarget->isThumb())
/*57913*/           OPC_EmitMergeInputChains1_0,
/*57914*/           OPC_EmitInteger, MVT::i32, 14, 
/*57917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57920*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*57930*/         0, /*End of Scope*/
/*57931*/       0, // EndSwitchOpcode
/*57932*/     /*Scope*/ 36, /*->57969*/
/*57933*/       OPC_CheckChild1Type, MVT::i32,
/*57935*/       OPC_Scope, 11, /*->57948*/ // 2 children in Scope
/*57937*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57939*/         OPC_EmitMergeInputChains1_0,
/*57940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57948*/       /*Scope*/ 19, /*->57968*/
/*57949*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*57951*/         OPC_EmitMergeInputChains1_0,
/*57952*/         OPC_EmitInteger, MVT::i32, 14, 
/*57955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*57968*/       0, /*End of Scope*/
/*57969*/     0, /*End of Scope*/
/*57970*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->58026
/*57973*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57974*/     OPC_CaptureGlueInput,
/*57975*/     OPC_RecordChild1, // #1 = $func
/*57976*/     OPC_Scope, 25, /*->58003*/ // 2 children in Scope
/*57978*/       OPC_MoveChild, 1,
/*57980*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57983*/       OPC_MoveParent,
/*57984*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57986*/       OPC_EmitMergeInputChains1_0,
/*57987*/       OPC_EmitInteger, MVT::i32, 14, 
/*57990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*58003*/     /*Scope*/ 21, /*->58025*/
/*58004*/       OPC_CheckChild1Type, MVT::i32,
/*58006*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*58008*/       OPC_EmitMergeInputChains1_0,
/*58009*/       OPC_EmitInteger, MVT::i32, 14, 
/*58012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*58025*/     0, /*End of Scope*/
/*58026*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->58110
/*58029*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*58030*/     OPC_CaptureGlueInput,
/*58031*/     OPC_RecordChild1, // #1 = $func
/*58032*/     OPC_Scope, 34, /*->58068*/ // 2 children in Scope
/*58034*/       OPC_MoveChild, 1,
/*58036*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->58052
/*58040*/         OPC_MoveParent,
/*58041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58043*/         OPC_EmitMergeInputChains1_0,
/*58044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*58052*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->58067
/*58055*/         OPC_MoveParent,
/*58056*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58058*/         OPC_EmitMergeInputChains1_0,
/*58059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*58067*/       0, // EndSwitchOpcode
/*58068*/     /*Scope*/ 40, /*->58109*/
/*58069*/       OPC_CheckChild1Type, MVT::i32,
/*58071*/       OPC_Scope, 11, /*->58084*/ // 3 children in Scope
/*58073*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*58075*/         OPC_EmitMergeInputChains1_0,
/*58076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*58084*/       /*Scope*/ 11, /*->58096*/
/*58085*/         OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58087*/         OPC_EmitMergeInputChains1_0,
/*58088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*58096*/       /*Scope*/ 11, /*->58108*/
/*58097*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58099*/         OPC_EmitMergeInputChains1_0,
/*58100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*58108*/       0, /*End of Scope*/
/*58109*/     0, /*End of Scope*/
/*58110*/   /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::MEMCPY),// ->58138
/*58113*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*58114*/     OPC_CaptureGlueInput,
/*58115*/     OPC_RecordChild1, // #1 = $dst
/*58116*/     OPC_RecordChild2, // #2 = $src
/*58117*/     OPC_RecordChild3, // #3 = $nreg
/*58118*/     OPC_MoveChild, 3,
/*58120*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58123*/     OPC_MoveParent,
/*58124*/     OPC_EmitMergeInputChains1_0,
/*58125*/     OPC_EmitConvertToTarget, 3,
/*58127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*58138*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->58263
/*58141*/     OPC_RecordChild0, // #0 = $src
/*58142*/     OPC_MoveChild, 0,
/*58144*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->58197
/*58148*/       OPC_MoveParent,
/*58149*/       OPC_CheckType, MVT::i32,
/*58151*/       OPC_Scope, 10, /*->58163*/ // 4 children in Scope
/*58153*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58163*/       /*Scope*/ 10, /*->58174*/
/*58164*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58174*/       /*Scope*/ 10, /*->58185*/
/*58175*/         OPC_CheckPatternPredicate, 52, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58185*/       /*Scope*/ 10, /*->58196*/
/*58186*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58196*/       0, /*End of Scope*/
/*58197*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->58262
/*58200*/       OPC_MoveParent,
/*58201*/       OPC_CheckType, MVT::i32,
/*58203*/       OPC_Scope, 18, /*->58223*/ // 3 children in Scope
/*58205*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58207*/         OPC_EmitInteger, MVT::i32, 14, 
/*58210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58223*/       /*Scope*/ 18, /*->58242*/
/*58224*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58226*/         OPC_EmitInteger, MVT::i32, 14, 
/*58229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58242*/       /*Scope*/ 18, /*->58261*/
/*58243*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58245*/         OPC_EmitInteger, MVT::i32, 14, 
/*58248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58261*/       0, /*End of Scope*/
/*58262*/     0, // EndSwitchOpcode
/*58263*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->58321
/*58266*/     OPC_RecordChild0, // #0 = $addr
/*58267*/     OPC_MoveChild, 0,
/*58269*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58272*/     OPC_MoveParent,
/*58273*/     OPC_CheckType, MVT::i32,
/*58275*/     OPC_Scope, 10, /*->58287*/ // 4 children in Scope
/*58277*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58287*/     /*Scope*/ 10, /*->58298*/
/*58288*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58298*/     /*Scope*/ 10, /*->58309*/
/*58299*/       OPC_CheckPatternPredicate, 52, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58309*/     /*Scope*/ 10, /*->58320*/
/*58310*/       OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58320*/     0, /*End of Scope*/
/*58321*/   /*SwitchOpcode*/ 68, TARGET_VAL(ARMISD::WrapperJT),// ->58392
/*58324*/     OPC_RecordChild0, // #0 = $dst
/*58325*/     OPC_MoveChild, 0,
/*58327*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58330*/     OPC_MoveParent,
/*58331*/     OPC_CheckType, MVT::i32,
/*58333*/     OPC_Scope, 18, /*->58353*/ // 3 children in Scope
/*58335*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58337*/       OPC_EmitInteger, MVT::i32, 14, 
/*58340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58353*/     /*Scope*/ 18, /*->58372*/
/*58354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58356*/       OPC_EmitInteger, MVT::i32, 14, 
/*58359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*58372*/     /*Scope*/ 18, /*->58391*/
/*58373*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58375*/       OPC_EmitInteger, MVT::i32, 14, 
/*58378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58391*/     0, /*End of Scope*/
/*58392*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->58444
/*58395*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58396*/     OPC_CaptureGlueInput,
/*58397*/     OPC_RecordChild1, // #1 = $dst
/*58398*/     OPC_Scope, 32, /*->58432*/ // 2 children in Scope
/*58400*/       OPC_MoveChild, 1,
/*58402*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->58417
/*58406*/         OPC_CheckType, MVT::i32,
/*58408*/         OPC_MoveParent,
/*58409*/         OPC_EmitMergeInputChains1_0,
/*58410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58417*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->58431
/*58420*/         OPC_CheckType, MVT::i32,
/*58422*/         OPC_MoveParent,
/*58423*/         OPC_EmitMergeInputChains1_0,
/*58424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58431*/       0, // EndSwitchOpcode
/*58432*/     /*Scope*/ 10, /*->58443*/
/*58433*/       OPC_CheckChild1Type, MVT::i32,
/*58435*/       OPC_EmitMergeInputChains1_0,
/*58436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58443*/     0, /*End of Scope*/
/*58444*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->58525
/*58447*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*58448*/     OPC_CaptureGlueInput,
/*58449*/     OPC_RecordChild1, // #1 = $func
/*58450*/     OPC_Scope, 50, /*->58502*/ // 2 children in Scope
/*58452*/       OPC_MoveChild, 1,
/*58454*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->58478
/*58458*/         OPC_MoveParent,
/*58459*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58461*/         OPC_EmitMergeInputChains1_0,
/*58462*/         OPC_EmitInteger, MVT::i32, 14, 
/*58465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*58478*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->58501
/*58481*/         OPC_MoveParent,
/*58482*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58484*/         OPC_EmitMergeInputChains1_0,
/*58485*/         OPC_EmitInteger, MVT::i32, 14, 
/*58488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*58501*/       0, // EndSwitchOpcode
/*58502*/     /*Scope*/ 21, /*->58524*/
/*58503*/       OPC_CheckChild1Type, MVT::i32,
/*58505*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*58507*/       OPC_EmitMergeInputChains1_0,
/*58508*/       OPC_EmitInteger, MVT::i32, 14, 
/*58511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*58524*/     0, /*End of Scope*/
/*58525*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::BR2_JT),// ->58552
/*58528*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*58529*/     OPC_RecordChild1, // #1 = $target
/*58530*/     OPC_CheckChild1Type, MVT::i32,
/*58532*/     OPC_RecordChild2, // #2 = $index
/*58533*/     OPC_RecordChild3, // #3 = $jt
/*58534*/     OPC_MoveChild, 3,
/*58536*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58539*/     OPC_MoveParent,
/*58540*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58542*/     OPC_EmitMergeInputChains1_0,
/*58543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*58552*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58713
/*58556*/     OPC_RecordChild0, // #0 = $V
/*58557*/     OPC_Scope, 30, /*->58589*/ // 4 children in Scope
/*58559*/       OPC_CheckChild0Type, MVT::v8i8,
/*58561*/       OPC_RecordChild1, // #1 = $lane
/*58562*/       OPC_MoveChild, 1,
/*58564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58567*/       OPC_MoveParent,
/*58568*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58570*/       OPC_EmitConvertToTarget, 1,
/*58572*/       OPC_EmitInteger, MVT::i32, 14, 
/*58575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58589*/     /*Scope*/ 30, /*->58620*/
/*58590*/       OPC_CheckChild0Type, MVT::v4i16,
/*58592*/       OPC_RecordChild1, // #1 = $lane
/*58593*/       OPC_MoveChild, 1,
/*58595*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58598*/       OPC_MoveParent,
/*58599*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58601*/       OPC_EmitConvertToTarget, 1,
/*58603*/       OPC_EmitInteger, MVT::i32, 14, 
/*58606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58620*/     /*Scope*/ 45, /*->58666*/
/*58621*/       OPC_CheckChild0Type, MVT::v16i8,
/*58623*/       OPC_RecordChild1, // #1 = $lane
/*58624*/       OPC_MoveChild, 1,
/*58626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58629*/       OPC_MoveParent,
/*58630*/       OPC_EmitConvertToTarget, 1,
/*58632*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58635*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58644*/       OPC_EmitConvertToTarget, 1,
/*58646*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58649*/       OPC_EmitInteger, MVT::i32, 14, 
/*58652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58666*/     /*Scope*/ 45, /*->58712*/
/*58667*/       OPC_CheckChild0Type, MVT::v8i16,
/*58669*/       OPC_RecordChild1, // #1 = $lane
/*58670*/       OPC_MoveChild, 1,
/*58672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58675*/       OPC_MoveParent,
/*58676*/       OPC_EmitConvertToTarget, 1,
/*58678*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58681*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58690*/       OPC_EmitConvertToTarget, 1,
/*58692*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58695*/       OPC_EmitInteger, MVT::i32, 14, 
/*58698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58712*/     0, /*End of Scope*/
/*58713*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58874
/*58717*/     OPC_RecordChild0, // #0 = $V
/*58718*/     OPC_Scope, 30, /*->58750*/ // 4 children in Scope
/*58720*/       OPC_CheckChild0Type, MVT::v8i8,
/*58722*/       OPC_RecordChild1, // #1 = $lane
/*58723*/       OPC_MoveChild, 1,
/*58725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58728*/       OPC_MoveParent,
/*58729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58731*/       OPC_EmitConvertToTarget, 1,
/*58733*/       OPC_EmitInteger, MVT::i32, 14, 
/*58736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58750*/     /*Scope*/ 30, /*->58781*/
/*58751*/       OPC_CheckChild0Type, MVT::v4i16,
/*58753*/       OPC_RecordChild1, // #1 = $lane
/*58754*/       OPC_MoveChild, 1,
/*58756*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58759*/       OPC_MoveParent,
/*58760*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58762*/       OPC_EmitConvertToTarget, 1,
/*58764*/       OPC_EmitInteger, MVT::i32, 14, 
/*58767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58781*/     /*Scope*/ 45, /*->58827*/
/*58782*/       OPC_CheckChild0Type, MVT::v16i8,
/*58784*/       OPC_RecordChild1, // #1 = $lane
/*58785*/       OPC_MoveChild, 1,
/*58787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58790*/       OPC_MoveParent,
/*58791*/       OPC_EmitConvertToTarget, 1,
/*58793*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58796*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58805*/       OPC_EmitConvertToTarget, 1,
/*58807*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58810*/       OPC_EmitInteger, MVT::i32, 14, 
/*58813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58827*/     /*Scope*/ 45, /*->58873*/
/*58828*/       OPC_CheckChild0Type, MVT::v8i16,
/*58830*/       OPC_RecordChild1, // #1 = $lane
/*58831*/       OPC_MoveChild, 1,
/*58833*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58836*/       OPC_MoveParent,
/*58837*/       OPC_EmitConvertToTarget, 1,
/*58839*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58842*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58851*/       OPC_EmitConvertToTarget, 1,
/*58853*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58856*/       OPC_EmitInteger, MVT::i32, 14, 
/*58859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58873*/     0, /*End of Scope*/
/*58874*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->59128
/*58878*/     OPC_RecordChild0, // #0 = $V
/*58879*/     OPC_Scope, 64, /*->58945*/ // 5 children in Scope
/*58881*/       OPC_CheckChild0Type, MVT::v2i32,
/*58883*/       OPC_RecordChild1, // #1 = $lane
/*58884*/       OPC_MoveChild, 1,
/*58886*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58889*/       OPC_MoveParent,
/*58890*/       OPC_CheckType, MVT::i32,
/*58892*/       OPC_Scope, 21, /*->58915*/ // 2 children in Scope
/*58894*/         OPC_CheckPatternPredicate, 54, // (!Subtarget->isSwift()) && (Subtarget->hasVFP2())
/*58896*/         OPC_EmitConvertToTarget, 1,
/*58898*/         OPC_EmitInteger, MVT::i32, 14, 
/*58901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58915*/       /*Scope*/ 28, /*->58944*/
/*58916*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58918*/         OPC_EmitConvertToTarget, 1,
/*58920*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58923*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58932*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58935*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58944*/       0, /*End of Scope*/
/*58945*/     /*Scope*/ 81, /*->59027*/
/*58946*/       OPC_CheckChild0Type, MVT::v4i32,
/*58948*/       OPC_RecordChild1, // #1 = $lane
/*58949*/       OPC_MoveChild, 1,
/*58951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58954*/       OPC_MoveParent,
/*58955*/       OPC_CheckType, MVT::i32,
/*58957*/       OPC_Scope, 38, /*->58997*/ // 2 children in Scope
/*58959*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->isSwift()) && (Subtarget->hasNEON())
/*58961*/         OPC_EmitConvertToTarget, 1,
/*58963*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*58966*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58975*/         OPC_EmitConvertToTarget, 1,
/*58977*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*58980*/         OPC_EmitInteger, MVT::i32, 14, 
/*58983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58997*/       /*Scope*/ 28, /*->59026*/
/*58998*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*59000*/         OPC_EmitConvertToTarget, 1,
/*59002*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*59005*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59014*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59017*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59026*/       0, /*End of Scope*/
/*59027*/     /*Scope*/ 23, /*->59051*/
/*59028*/       OPC_RecordChild1, // #1 = $src2
/*59029*/       OPC_MoveChild, 1,
/*59031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59034*/       OPC_MoveParent,
/*59035*/       OPC_CheckType, MVT::f64,
/*59037*/       OPC_EmitConvertToTarget, 1,
/*59039*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*59042*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*59051*/     /*Scope*/ 37, /*->59089*/
/*59052*/       OPC_CheckChild0Type, MVT::v2f32,
/*59054*/       OPC_RecordChild1, // #1 = $src2
/*59055*/       OPC_MoveChild, 1,
/*59057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59060*/       OPC_MoveParent,
/*59061*/       OPC_CheckType, MVT::f32,
/*59063*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59066*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59075*/       OPC_EmitConvertToTarget, 1,
/*59077*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*59080*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59089*/     /*Scope*/ 37, /*->59127*/
/*59090*/       OPC_CheckChild0Type, MVT::v4f32,
/*59092*/       OPC_RecordChild1, // #1 = $src2
/*59093*/       OPC_MoveChild, 1,
/*59095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59098*/       OPC_MoveParent,
/*59099*/       OPC_CheckType, MVT::f32,
/*59101*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59104*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59113*/       OPC_EmitConvertToTarget, 1,
/*59115*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*59118*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59127*/     0, /*End of Scope*/
/*59128*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59493
/*59132*/     OPC_Scope, 56|128,1/*184*/, /*->59319*/ // 2 children in Scope
/*59135*/       OPC_MoveChild, 0,
/*59137*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->59198
/*59141*/         OPC_RecordChild0, // #0 = $a
/*59142*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59170
/*59145*/           OPC_MoveParent,
/*59146*/           OPC_CheckType, MVT::i32,
/*59148*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59150*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59158*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59161*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*59170*/         /*SwitchType*/ 25, MVT::f64,// ->59197
/*59172*/           OPC_MoveParent,
/*59173*/           OPC_CheckType, MVT::i32,
/*59175*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59177*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59185*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59188*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*59197*/         0, // EndSwitchType
/*59198*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->59258
/*59201*/         OPC_RecordChild0, // #0 = $a
/*59202*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59230
/*59205*/           OPC_MoveParent,
/*59206*/           OPC_CheckType, MVT::i32,
/*59208*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59210*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59218*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59221*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*59230*/         /*SwitchType*/ 25, MVT::f64,// ->59257
/*59232*/           OPC_MoveParent,
/*59233*/           OPC_CheckType, MVT::i32,
/*59235*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59237*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59245*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59248*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*59257*/         0, // EndSwitchType
/*59258*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->59318
/*59261*/         OPC_RecordChild0, // #0 = $a
/*59262*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59290
/*59265*/           OPC_MoveParent,
/*59266*/           OPC_CheckType, MVT::i32,
/*59268*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59270*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59278*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59281*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59290*/         /*SwitchType*/ 25, MVT::f64,// ->59317
/*59292*/           OPC_MoveParent,
/*59293*/           OPC_CheckType, MVT::i32,
/*59295*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59297*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59305*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59308*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59317*/         0, // EndSwitchType
/*59318*/       0, // EndSwitchOpcode
/*59319*/     /*Scope*/ 43|128,1/*171*/, /*->59492*/
/*59321*/       OPC_RecordChild0, // #0 = $a
/*59322*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->59447
/*59325*/         OPC_Scope, 32, /*->59359*/ // 2 children in Scope
/*59327*/           OPC_CheckChild0Type, MVT::f64,
/*59329*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59331*/           OPC_EmitInteger, MVT::i32, 14, 
/*59334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59337*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59347*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59350*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59359*/         /*Scope*/ 86, /*->59446*/
/*59360*/           OPC_CheckChild0Type, MVT::f32,
/*59362*/           OPC_Scope, 30, /*->59394*/ // 2 children in Scope
/*59364*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59366*/             OPC_EmitInteger, MVT::i32, 14, 
/*59369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59372*/             OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59382*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59385*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59394*/           /*Scope*/ 50, /*->59445*/
/*59395*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59397*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59404*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59407*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59417*/             OPC_EmitInteger, MVT::i32, 14, 
/*59420*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59423*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59433*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59436*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59445*/           0, /*End of Scope*/
/*59446*/         0, /*End of Scope*/
/*59447*/       /*SwitchType*/ 20, MVT::v2i32,// ->59469
/*59449*/         OPC_CheckChild0Type, MVT::v2f32,
/*59451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59453*/         OPC_EmitInteger, MVT::i32, 14, 
/*59456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59469*/       /*SwitchType*/ 20, MVT::v4i32,// ->59491
/*59471*/         OPC_CheckChild0Type, MVT::v4f32,
/*59473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59475*/         OPC_EmitInteger, MVT::i32, 14, 
/*59478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59491*/       0, // EndSwitchType
/*59492*/     0, /*End of Scope*/
/*59493*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59858
/*59497*/     OPC_Scope, 56|128,1/*184*/, /*->59684*/ // 2 children in Scope
/*59500*/       OPC_MoveChild, 0,
/*59502*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->59563
/*59506*/         OPC_RecordChild0, // #0 = $a
/*59507*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59535
/*59510*/           OPC_MoveParent,
/*59511*/           OPC_CheckType, MVT::i32,
/*59513*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59515*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59523*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59526*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59535*/         /*SwitchType*/ 25, MVT::f64,// ->59562
/*59537*/           OPC_MoveParent,
/*59538*/           OPC_CheckType, MVT::i32,
/*59540*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59542*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59550*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59553*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59562*/         0, // EndSwitchType
/*59563*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->59623
/*59566*/         OPC_RecordChild0, // #0 = $a
/*59567*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59595
/*59570*/           OPC_MoveParent,
/*59571*/           OPC_CheckType, MVT::i32,
/*59573*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59575*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59583*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59586*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59595*/         /*SwitchType*/ 25, MVT::f64,// ->59622
/*59597*/           OPC_MoveParent,
/*59598*/           OPC_CheckType, MVT::i32,
/*59600*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59602*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59610*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59613*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59622*/         0, // EndSwitchType
/*59623*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->59683
/*59626*/         OPC_RecordChild0, // #0 = $a
/*59627*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59655
/*59630*/           OPC_MoveParent,
/*59631*/           OPC_CheckType, MVT::i32,
/*59633*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59635*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59643*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59646*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59655*/         /*SwitchType*/ 25, MVT::f64,// ->59682
/*59657*/           OPC_MoveParent,
/*59658*/           OPC_CheckType, MVT::i32,
/*59660*/           OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59662*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59670*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59673*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59682*/         0, // EndSwitchType
/*59683*/       0, // EndSwitchOpcode
/*59684*/     /*Scope*/ 43|128,1/*171*/, /*->59857*/
/*59686*/       OPC_RecordChild0, // #0 = $a
/*59687*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->59812
/*59690*/         OPC_Scope, 32, /*->59724*/ // 2 children in Scope
/*59692*/           OPC_CheckChild0Type, MVT::f64,
/*59694*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59696*/           OPC_EmitInteger, MVT::i32, 14, 
/*59699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59702*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59712*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59715*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59724*/         /*Scope*/ 86, /*->59811*/
/*59725*/           OPC_CheckChild0Type, MVT::f32,
/*59727*/           OPC_Scope, 30, /*->59759*/ // 2 children in Scope
/*59729*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59731*/             OPC_EmitInteger, MVT::i32, 14, 
/*59734*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59737*/             OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59747*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59750*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59759*/           /*Scope*/ 50, /*->59810*/
/*59760*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59762*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59769*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59772*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59782*/             OPC_EmitInteger, MVT::i32, 14, 
/*59785*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59788*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59798*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59801*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59810*/           0, /*End of Scope*/
/*59811*/         0, /*End of Scope*/
/*59812*/       /*SwitchType*/ 20, MVT::v2i32,// ->59834
/*59814*/         OPC_CheckChild0Type, MVT::v2f32,
/*59816*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59818*/         OPC_EmitInteger, MVT::i32, 14, 
/*59821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59834*/       /*SwitchType*/ 20, MVT::v4i32,// ->59856
/*59836*/         OPC_CheckChild0Type, MVT::v4f32,
/*59838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59840*/         OPC_EmitInteger, MVT::i32, 14, 
/*59843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59856*/       0, // EndSwitchType
/*59857*/     0, /*End of Scope*/
/*59858*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->60188
/*59862*/     OPC_RecordNode, // #0 = $imm
/*59863*/     OPC_CheckType, MVT::i32,
/*59865*/     OPC_Scope, 26, /*->59893*/ // 11 children in Scope
/*59867*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*59869*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59871*/       OPC_EmitConvertToTarget, 0,
/*59873*/       OPC_EmitInteger, MVT::i32, 14, 
/*59876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59893*/     /*Scope*/ 26, /*->59920*/
/*59894*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*59896*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59898*/       OPC_EmitConvertToTarget, 0,
/*59900*/       OPC_EmitInteger, MVT::i32, 14, 
/*59903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59920*/     /*Scope*/ 22, /*->59943*/
/*59921*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59923*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59925*/       OPC_EmitConvertToTarget, 0,
/*59927*/       OPC_EmitInteger, MVT::i32, 14, 
/*59930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*59943*/     /*Scope*/ 29, /*->59973*/
/*59944*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*59946*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59948*/       OPC_EmitConvertToTarget, 0,
/*59950*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*59953*/       OPC_EmitInteger, MVT::i32, 14, 
/*59956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*59973*/     /*Scope*/ 14, /*->59988*/
/*59974*/       OPC_CheckPredicate, 79, // Predicate_arm_i32imm
/*59976*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59978*/       OPC_EmitConvertToTarget, 0,
/*59980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*59988*/     /*Scope*/ 26, /*->60015*/
/*59989*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*59991*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59993*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59996*/       OPC_EmitConvertToTarget, 0,
/*59998*/       OPC_EmitInteger, MVT::i32, 14, 
/*60001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*60015*/     /*Scope*/ 22, /*->60038*/
/*60016*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*60018*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60020*/       OPC_EmitConvertToTarget, 0,
/*60022*/       OPC_EmitInteger, MVT::i32, 14, 
/*60025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*60038*/     /*Scope*/ 29, /*->60068*/
/*60039*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*60041*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60043*/       OPC_EmitConvertToTarget, 0,
/*60045*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*60048*/       OPC_EmitInteger, MVT::i32, 14, 
/*60051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*60068*/     /*Scope*/ 55, /*->60124*/
/*60069*/       OPC_CheckPredicate, 80, // Predicate_thumb_immshifted
/*60071*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60073*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60076*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60079*/       OPC_EmitConvertToTarget, 0,
/*60081*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*60084*/       OPC_EmitInteger, MVT::i32, 14, 
/*60087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60090*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60101*/       OPC_EmitConvertToTarget, 0,
/*60103*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*60106*/       OPC_EmitInteger, MVT::i32, 14, 
/*60109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*60124*/     /*Scope*/ 49, /*->60174*/
/*60125*/       OPC_CheckPredicate, 81, // Predicate_imm0_255_comp
/*60127*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60129*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60132*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60135*/       OPC_EmitConvertToTarget, 0,
/*60137*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*60140*/       OPC_EmitInteger, MVT::i32, 14, 
/*60143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60146*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60157*/       OPC_EmitInteger, MVT::i32, 14, 
/*60160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*60174*/     /*Scope*/ 12, /*->60187*/
/*60175*/       OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60177*/       OPC_EmitConvertToTarget, 0,
/*60179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*60187*/     0, /*End of Scope*/
/*60188*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->60224
/*60191*/     OPC_RecordNode, // #0 = 'trap' chained node
/*60192*/     OPC_Scope, 9, /*->60203*/ // 3 children in Scope
/*60194*/       OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*60196*/       OPC_EmitMergeInputChains1_0,
/*60197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60203*/     /*Scope*/ 9, /*->60213*/
/*60204*/       OPC_CheckPatternPredicate, 60, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*60206*/       OPC_EmitMergeInputChains1_0,
/*60207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60213*/     /*Scope*/ 9, /*->60223*/
/*60214*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60216*/       OPC_EmitMergeInputChains1_0,
/*60217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60223*/     0, /*End of Scope*/
/*60224*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->60285
/*60227*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60228*/     OPC_CaptureGlueInput,
/*60229*/     OPC_Scope, 17, /*->60248*/ // 3 children in Scope
/*60231*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60233*/       OPC_EmitMergeInputChains1_0,
/*60234*/       OPC_EmitInteger, MVT::i32, 14, 
/*60237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60248*/     /*Scope*/ 17, /*->60266*/
/*60249*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60251*/       OPC_EmitMergeInputChains1_0,
/*60252*/       OPC_EmitInteger, MVT::i32, 14, 
/*60255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60266*/     /*Scope*/ 17, /*->60284*/
/*60267*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60269*/       OPC_EmitMergeInputChains1_0,
/*60270*/       OPC_EmitInteger, MVT::i32, 14, 
/*60273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60284*/     0, /*End of Scope*/
/*60285*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->60335
/*60288*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60289*/     OPC_RecordChild1, // #1 = $dst
/*60290*/     OPC_CheckChild1Type, MVT::i32,
/*60292*/     OPC_Scope, 10, /*->60304*/ // 3 children in Scope
/*60294*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60296*/       OPC_EmitMergeInputChains1_0,
/*60297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60304*/     /*Scope*/ 10, /*->60315*/
/*60305*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60307*/       OPC_EmitMergeInputChains1_0,
/*60308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60315*/     /*Scope*/ 18, /*->60334*/
/*60316*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60318*/       OPC_EmitMergeInputChains1_0,
/*60319*/       OPC_EmitInteger, MVT::i32, 14, 
/*60322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60334*/     0, /*End of Scope*/
/*60335*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->60397
/*60338*/     OPC_RecordNode, // #0 = 'br' chained node
/*60339*/     OPC_RecordChild1, // #1 = $target
/*60340*/     OPC_MoveChild, 1,
/*60342*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60345*/     OPC_MoveParent,
/*60346*/     OPC_Scope, 10, /*->60358*/ // 3 children in Scope
/*60348*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60350*/       OPC_EmitMergeInputChains1_0,
/*60351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60358*/     /*Scope*/ 18, /*->60377*/
/*60359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60361*/       OPC_EmitMergeInputChains1_0,
/*60362*/       OPC_EmitInteger, MVT::i32, 14, 
/*60365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60377*/     /*Scope*/ 18, /*->60396*/
/*60378*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60380*/       OPC_EmitMergeInputChains1_0,
/*60381*/       OPC_EmitInteger, MVT::i32, 14, 
/*60384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60396*/     0, /*End of Scope*/
/*60397*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->60440
/*60400*/     OPC_CaptureGlueInput,
/*60401*/     OPC_RecordChild0, // #0 = $Rm
/*60402*/     OPC_CheckType, MVT::i32,
/*60404*/     OPC_Scope, 10, /*->60416*/ // 2 children in Scope
/*60406*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60416*/     /*Scope*/ 22, /*->60439*/
/*60417*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60419*/       OPC_EmitInteger, MVT::i32, 14, 
/*60422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60439*/     0, /*End of Scope*/
/*60440*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->60480
/*60443*/     OPC_RecordChild0, // #0 = $src
/*60444*/     OPC_CheckType, MVT::i32,
/*60446*/     OPC_Scope, 11, /*->60459*/ // 2 children in Scope
/*60448*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60459*/     /*Scope*/ 19, /*->60479*/
/*60460*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60462*/       OPC_EmitInteger, MVT::i32, 14, 
/*60465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60479*/     0, /*End of Scope*/
/*60480*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->60520
/*60483*/     OPC_RecordChild0, // #0 = $src
/*60484*/     OPC_CheckType, MVT::i32,
/*60486*/     OPC_Scope, 11, /*->60499*/ // 2 children in Scope
/*60488*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60499*/     /*Scope*/ 19, /*->60519*/
/*60500*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60502*/       OPC_EmitInteger, MVT::i32, 14, 
/*60505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60519*/     0, /*End of Scope*/
/*60520*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->60569
/*60523*/     OPC_RecordChild0, // #0 = $Rn
/*60524*/     OPC_RecordChild1, // #1 = $Rm
/*60525*/     OPC_CheckType, MVT::i32,
/*60527*/     OPC_Scope, 19, /*->60548*/ // 2 children in Scope
/*60529*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60531*/       OPC_EmitInteger, MVT::i32, 14, 
/*60534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60548*/     /*Scope*/ 19, /*->60568*/
/*60549*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60551*/       OPC_EmitInteger, MVT::i32, 14, 
/*60554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60568*/     0, /*End of Scope*/
/*60569*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->60618
/*60572*/     OPC_RecordChild0, // #0 = $Rn
/*60573*/     OPC_RecordChild1, // #1 = $Rm
/*60574*/     OPC_CheckType, MVT::i32,
/*60576*/     OPC_Scope, 19, /*->60597*/ // 2 children in Scope
/*60578*/       OPC_CheckPatternPredicate, 61, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*60580*/       OPC_EmitInteger, MVT::i32, 14, 
/*60583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60597*/     /*Scope*/ 19, /*->60617*/
/*60598*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60600*/       OPC_EmitInteger, MVT::i32, 14, 
/*60603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60617*/     0, /*End of Scope*/
/*60618*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->60667
/*60621*/     OPC_RecordChild0, // #0 = $Rn
/*60622*/     OPC_RecordChild1, // #1 = $Rm
/*60623*/     OPC_CheckType, MVT::i32,
/*60625*/     OPC_Scope, 19, /*->60646*/ // 2 children in Scope
/*60627*/       OPC_CheckPatternPredicate, 61, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*60629*/       OPC_EmitInteger, MVT::i32, 14, 
/*60632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60646*/     /*Scope*/ 19, /*->60666*/
/*60647*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60649*/       OPC_EmitInteger, MVT::i32, 14, 
/*60652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60666*/     0, /*End of Scope*/
/*60667*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->60836
/*60671*/     OPC_RecordChild0, // #0 = $Rm
/*60672*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->60715
/*60675*/       OPC_Scope, 18, /*->60695*/ // 2 children in Scope
/*60677*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*60679*/         OPC_EmitInteger, MVT::i32, 14, 
/*60682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60695*/       /*Scope*/ 18, /*->60714*/
/*60696*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60698*/         OPC_EmitInteger, MVT::i32, 14, 
/*60701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60714*/       0, /*End of Scope*/
/*60715*/     /*SwitchType*/ 18, MVT::v8i8,// ->60735
/*60717*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60719*/       OPC_EmitInteger, MVT::i32, 14, 
/*60722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60735*/     /*SwitchType*/ 18, MVT::v4i16,// ->60755
/*60737*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60739*/       OPC_EmitInteger, MVT::i32, 14, 
/*60742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60755*/     /*SwitchType*/ 18, MVT::v2i32,// ->60775
/*60757*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60759*/       OPC_EmitInteger, MVT::i32, 14, 
/*60762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60775*/     /*SwitchType*/ 18, MVT::v16i8,// ->60795
/*60777*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60779*/       OPC_EmitInteger, MVT::i32, 14, 
/*60782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*60795*/     /*SwitchType*/ 18, MVT::v8i16,// ->60815
/*60797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60799*/       OPC_EmitInteger, MVT::i32, 14, 
/*60802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*60815*/     /*SwitchType*/ 18, MVT::v4i32,// ->60835
/*60817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60819*/       OPC_EmitInteger, MVT::i32, 14, 
/*60822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*60835*/     0, // EndSwitchType
/*60836*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::BITREVERSE),// ->60882
/*60839*/     OPC_RecordChild0, // #0 = $Rm
/*60840*/     OPC_CheckType, MVT::i32,
/*60842*/     OPC_Scope, 18, /*->60862*/ // 2 children in Scope
/*60844*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*60846*/       OPC_EmitInteger, MVT::i32, 14, 
/*60849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60862*/     /*Scope*/ 18, /*->60881*/
/*60863*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60865*/       OPC_EmitInteger, MVT::i32, 14, 
/*60868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60881*/     0, /*End of Scope*/
/*60882*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->60947
/*60885*/     OPC_RecordChild0, // #0 = $Rm
/*60886*/     OPC_CheckType, MVT::i32,
/*60888*/     OPC_Scope, 18, /*->60908*/ // 3 children in Scope
/*60890*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60892*/       OPC_EmitInteger, MVT::i32, 14, 
/*60895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*60908*/     /*Scope*/ 18, /*->60927*/
/*60909*/       OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60911*/       OPC_EmitInteger, MVT::i32, 14, 
/*60914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60927*/     /*Scope*/ 18, /*->60946*/
/*60928*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60930*/       OPC_EmitInteger, MVT::i32, 14, 
/*60933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60946*/     0, /*End of Scope*/
/*60947*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->60974
/*60950*/     OPC_CheckType, MVT::i32,
/*60952*/     OPC_Scope, 9, /*->60963*/ // 2 children in Scope
/*60954*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*60963*/     /*Scope*/ 9, /*->60973*/
/*60964*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*60973*/     0, /*End of Scope*/
/*60974*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->61012
/*60977*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*60978*/     OPC_RecordChild1, // #1 = $src
/*60979*/     OPC_CheckChild1Type, MVT::i32,
/*60981*/     OPC_RecordChild2, // #2 = $scratch
/*60982*/     OPC_CheckChild2Type, MVT::i32,
/*60984*/     OPC_Scope, 12, /*->60998*/ // 2 children in Scope
/*60986*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60988*/       OPC_EmitMergeInputChains1_0,
/*60989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60998*/     /*Scope*/ 12, /*->61011*/
/*60999*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*61001*/       OPC_EmitMergeInputChains1_0,
/*61002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61011*/     0, /*End of Scope*/
/*61012*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61057
/*61015*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*61016*/     OPC_RecordChild1, // #1 = $zero
/*61017*/     OPC_CheckChild1Type, MVT::i32,
/*61019*/     OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*61021*/     OPC_EmitMergeInputChains1_0,
/*61022*/     OPC_EmitInteger, MVT::i32, 15, 
/*61025*/     OPC_EmitInteger, MVT::i32, 0, 
/*61028*/     OPC_EmitInteger, MVT::i32, 7, 
/*61031*/     OPC_EmitInteger, MVT::i32, 10, 
/*61034*/     OPC_EmitInteger, MVT::i32, 5, 
/*61037*/     OPC_EmitInteger, MVT::i32, 14, 
/*61040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*61057*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->61088
/*61060*/     OPC_CaptureGlueInput,
/*61061*/     OPC_RecordChild0, // #0 = $Rn
/*61062*/     OPC_RecordChild1, // #1 = $Rm
/*61063*/     OPC_CheckType, MVT::i32,
/*61065*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61067*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61070*/     OPC_EmitInteger, MVT::i32, 14, 
/*61073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61088*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->61119
/*61091*/     OPC_CaptureGlueInput,
/*61092*/     OPC_RecordChild0, // #0 = $Rn
/*61093*/     OPC_RecordChild1, // #1 = $Rm
/*61094*/     OPC_CheckType, MVT::i32,
/*61096*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61098*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61101*/     OPC_EmitInteger, MVT::i32, 14, 
/*61104*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61107*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61119*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->61149
/*61122*/     OPC_RecordChild0, // #0 = $lhs
/*61123*/     OPC_RecordChild1, // #1 = $rhs
/*61124*/     OPC_CheckType, MVT::i32,
/*61126*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61128*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61131*/     OPC_EmitInteger, MVT::i32, 14, 
/*61134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*61149*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->61199
/*61152*/     OPC_RecordChild0, // #0 = $Dd
/*61153*/     OPC_Scope, 21, /*->61176*/ // 2 children in Scope
/*61155*/       OPC_CheckChild0Type, MVT::f64,
/*61157*/       OPC_RecordChild1, // #1 = $Dm
/*61158*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61160*/       OPC_EmitInteger, MVT::i32, 14, 
/*61163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*61176*/     /*Scope*/ 21, /*->61198*/
/*61177*/       OPC_CheckChild0Type, MVT::f32,
/*61179*/       OPC_RecordChild1, // #1 = $Sm
/*61180*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61182*/       OPC_EmitInteger, MVT::i32, 14, 
/*61185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*61198*/     0, /*End of Scope*/
/*61199*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->61245
/*61202*/     OPC_RecordChild0, // #0 = $Dd
/*61203*/     OPC_Scope, 19, /*->61224*/ // 2 children in Scope
/*61205*/       OPC_CheckChild0Type, MVT::f64,
/*61207*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61209*/       OPC_EmitInteger, MVT::i32, 14, 
/*61212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*61224*/     /*Scope*/ 19, /*->61244*/
/*61225*/       OPC_CheckChild0Type, MVT::f32,
/*61227*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61229*/       OPC_EmitInteger, MVT::i32, 14, 
/*61232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*61244*/     0, /*End of Scope*/
/*61245*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->62985
/*61249*/     OPC_Scope, 23, /*->61274*/ // 3 children in Scope
/*61251*/       OPC_RecordChild0, // #0 = $Sn
/*61252*/       OPC_CheckChild0Type, MVT::f32,
/*61254*/       OPC_CheckType, MVT::i32,
/*61256*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61258*/       OPC_EmitInteger, MVT::i32, 14, 
/*61261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61274*/     /*Scope*/ 34, /*->61309*/
/*61275*/       OPC_MoveChild, 0,
/*61277*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61280*/       OPC_RecordChild0, // #0 = $src
/*61281*/       OPC_CheckChild0Type, MVT::v2i32,
/*61283*/       OPC_RecordChild1, // #1 = $lane
/*61284*/       OPC_MoveChild, 1,
/*61286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61289*/       OPC_MoveParent,
/*61290*/       OPC_CheckType, MVT::i32,
/*61292*/       OPC_MoveParent,
/*61293*/       OPC_CheckType, MVT::f32,
/*61295*/       OPC_EmitConvertToTarget, 1,
/*61297*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*61300*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61309*/     /*Scope*/ 9|128,13/*1673*/, /*->62984*/
/*61311*/       OPC_RecordChild0, // #0 = $src
/*61312*/       OPC_Scope, 125, /*->61439*/ // 13 children in Scope
/*61314*/         OPC_CheckChild0Type, MVT::v1i64,
/*61316*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61322
/*61319*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61322*/         /*SwitchType*/ 27, MVT::v2i32,// ->61351
/*61324*/           OPC_Scope, 5, /*->61331*/ // 2 children in Scope
/*61326*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61328*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61331*/           /*Scope*/ 18, /*->61350*/
/*61332*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61334*/             OPC_EmitInteger, MVT::i32, 14, 
/*61337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61340*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61350*/           0, /*End of Scope*/
/*61351*/         /*SwitchType*/ 27, MVT::v4i16,// ->61380
/*61353*/           OPC_Scope, 5, /*->61360*/ // 2 children in Scope
/*61355*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61357*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61360*/           /*Scope*/ 18, /*->61379*/
/*61361*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61363*/             OPC_EmitInteger, MVT::i32, 14, 
/*61366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61369*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61379*/           0, /*End of Scope*/
/*61380*/         /*SwitchType*/ 27, MVT::v8i8,// ->61409
/*61382*/           OPC_Scope, 5, /*->61389*/ // 2 children in Scope
/*61384*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61386*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61389*/           /*Scope*/ 18, /*->61408*/
/*61390*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61392*/             OPC_EmitInteger, MVT::i32, 14, 
/*61395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61398*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61408*/           0, /*End of Scope*/
/*61409*/         /*SwitchType*/ 27, MVT::v2f32,// ->61438
/*61411*/           OPC_Scope, 5, /*->61418*/ // 2 children in Scope
/*61413*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61415*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61418*/           /*Scope*/ 18, /*->61437*/
/*61419*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61421*/             OPC_EmitInteger, MVT::i32, 14, 
/*61424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61427*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61437*/           0, /*End of Scope*/
/*61438*/         0, // EndSwitchType
/*61439*/       /*Scope*/ 125, /*->61565*/
/*61440*/         OPC_CheckChild0Type, MVT::v2i32,
/*61442*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61472
/*61445*/           OPC_Scope, 5, /*->61452*/ // 2 children in Scope
/*61447*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61449*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61452*/           /*Scope*/ 18, /*->61471*/
/*61453*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61455*/             OPC_EmitInteger, MVT::i32, 14, 
/*61458*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61461*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61471*/           0, /*End of Scope*/
/*61472*/         /*SwitchType*/ 27, MVT::v1i64,// ->61501
/*61474*/           OPC_Scope, 5, /*->61481*/ // 2 children in Scope
/*61476*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61478*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61481*/           /*Scope*/ 18, /*->61500*/
/*61482*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61484*/             OPC_EmitInteger, MVT::i32, 14, 
/*61487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61490*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61500*/           0, /*End of Scope*/
/*61501*/         /*SwitchType*/ 27, MVT::v4i16,// ->61530
/*61503*/           OPC_Scope, 5, /*->61510*/ // 2 children in Scope
/*61505*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61507*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61510*/           /*Scope*/ 18, /*->61529*/
/*61511*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61513*/             OPC_EmitInteger, MVT::i32, 14, 
/*61516*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61519*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61529*/           0, /*End of Scope*/
/*61530*/         /*SwitchType*/ 27, MVT::v8i8,// ->61559
/*61532*/           OPC_Scope, 5, /*->61539*/ // 2 children in Scope
/*61534*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61536*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61539*/           /*Scope*/ 18, /*->61558*/
/*61540*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61542*/             OPC_EmitInteger, MVT::i32, 14, 
/*61545*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61548*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61558*/           0, /*End of Scope*/
/*61559*/         /*SwitchType*/ 3, MVT::v2f32,// ->61564
/*61561*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61564*/         0, // EndSwitchType
/*61565*/       /*Scope*/ 21|128,1/*149*/, /*->61716*/
/*61567*/         OPC_CheckChild0Type, MVT::v4i16,
/*61569*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61599
/*61572*/           OPC_Scope, 5, /*->61579*/ // 2 children in Scope
/*61574*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61576*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61579*/           /*Scope*/ 18, /*->61598*/
/*61580*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61582*/             OPC_EmitInteger, MVT::i32, 14, 
/*61585*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61588*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61598*/           0, /*End of Scope*/
/*61599*/         /*SwitchType*/ 27, MVT::v1i64,// ->61628
/*61601*/           OPC_Scope, 5, /*->61608*/ // 2 children in Scope
/*61603*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61605*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61608*/           /*Scope*/ 18, /*->61627*/
/*61609*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61611*/             OPC_EmitInteger, MVT::i32, 14, 
/*61614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61627*/           0, /*End of Scope*/
/*61628*/         /*SwitchType*/ 27, MVT::v2i32,// ->61657
/*61630*/           OPC_Scope, 5, /*->61637*/ // 2 children in Scope
/*61632*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61634*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61637*/           /*Scope*/ 18, /*->61656*/
/*61638*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61640*/             OPC_EmitInteger, MVT::i32, 14, 
/*61643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61646*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61656*/           0, /*End of Scope*/
/*61657*/         /*SwitchType*/ 27, MVT::v8i8,// ->61686
/*61659*/           OPC_Scope, 5, /*->61666*/ // 2 children in Scope
/*61661*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61663*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61666*/           /*Scope*/ 18, /*->61685*/
/*61667*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61669*/             OPC_EmitInteger, MVT::i32, 14, 
/*61672*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61675*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*61685*/           0, /*End of Scope*/
/*61686*/         /*SwitchType*/ 27, MVT::v2f32,// ->61715
/*61688*/           OPC_Scope, 5, /*->61695*/ // 2 children in Scope
/*61690*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61692*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61695*/           /*Scope*/ 18, /*->61714*/
/*61696*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61698*/             OPC_EmitInteger, MVT::i32, 14, 
/*61701*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61704*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*61714*/           0, /*End of Scope*/
/*61715*/         0, // EndSwitchType
/*61716*/       /*Scope*/ 21|128,1/*149*/, /*->61867*/
/*61718*/         OPC_CheckChild0Type, MVT::v8i8,
/*61720*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61750
/*61723*/           OPC_Scope, 5, /*->61730*/ // 2 children in Scope
/*61725*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61727*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61730*/           /*Scope*/ 18, /*->61749*/
/*61731*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61733*/             OPC_EmitInteger, MVT::i32, 14, 
/*61736*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61739*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61749*/           0, /*End of Scope*/
/*61750*/         /*SwitchType*/ 27, MVT::v1i64,// ->61779
/*61752*/           OPC_Scope, 5, /*->61759*/ // 2 children in Scope
/*61754*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61756*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61759*/           /*Scope*/ 18, /*->61778*/
/*61760*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61762*/             OPC_EmitInteger, MVT::i32, 14, 
/*61765*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61768*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61778*/           0, /*End of Scope*/
/*61779*/         /*SwitchType*/ 27, MVT::v2i32,// ->61808
/*61781*/           OPC_Scope, 5, /*->61788*/ // 2 children in Scope
/*61783*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61785*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61788*/           /*Scope*/ 18, /*->61807*/
/*61789*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61791*/             OPC_EmitInteger, MVT::i32, 14, 
/*61794*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61797*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*61807*/           0, /*End of Scope*/
/*61808*/         /*SwitchType*/ 27, MVT::v4i16,// ->61837
/*61810*/           OPC_Scope, 5, /*->61817*/ // 2 children in Scope
/*61812*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61814*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61817*/           /*Scope*/ 18, /*->61836*/
/*61818*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61820*/             OPC_EmitInteger, MVT::i32, 14, 
/*61823*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61826*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*61836*/           0, /*End of Scope*/
/*61837*/         /*SwitchType*/ 27, MVT::v2f32,// ->61866
/*61839*/           OPC_Scope, 5, /*->61846*/ // 2 children in Scope
/*61841*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61843*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61846*/           /*Scope*/ 18, /*->61865*/
/*61847*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61849*/             OPC_EmitInteger, MVT::i32, 14, 
/*61852*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61855*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*61865*/           0, /*End of Scope*/
/*61866*/         0, // EndSwitchType
/*61867*/       /*Scope*/ 125, /*->61993*/
/*61868*/         OPC_CheckChild0Type, MVT::v2f32,
/*61870*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61900
/*61873*/           OPC_Scope, 5, /*->61880*/ // 2 children in Scope
/*61875*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61877*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61880*/           /*Scope*/ 18, /*->61899*/
/*61881*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61883*/             OPC_EmitInteger, MVT::i32, 14, 
/*61886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*61899*/           0, /*End of Scope*/
/*61900*/         /*SwitchType*/ 27, MVT::v1i64,// ->61929
/*61902*/           OPC_Scope, 5, /*->61909*/ // 2 children in Scope
/*61904*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61906*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61909*/           /*Scope*/ 18, /*->61928*/
/*61910*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61912*/             OPC_EmitInteger, MVT::i32, 14, 
/*61915*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61918*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*61928*/           0, /*End of Scope*/
/*61929*/         /*SwitchType*/ 3, MVT::v2i32,// ->61934
/*61931*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*61934*/         /*SwitchType*/ 27, MVT::v4i16,// ->61963
/*61936*/           OPC_Scope, 5, /*->61943*/ // 2 children in Scope
/*61938*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61940*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61943*/           /*Scope*/ 18, /*->61962*/
/*61944*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61946*/             OPC_EmitInteger, MVT::i32, 14, 
/*61949*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61952*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*61962*/           0, /*End of Scope*/
/*61963*/         /*SwitchType*/ 27, MVT::v8i8,// ->61992
/*61965*/           OPC_Scope, 5, /*->61972*/ // 2 children in Scope
/*61967*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61969*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61972*/           /*Scope*/ 18, /*->61991*/
/*61973*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61975*/             OPC_EmitInteger, MVT::i32, 14, 
/*61978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61981*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*61991*/           0, /*End of Scope*/
/*61992*/         0, // EndSwitchType
/*61993*/       /*Scope*/ 57, /*->62051*/
/*61994*/         OPC_CheckChild0Type, MVT::i32,
/*61996*/         OPC_CheckType, MVT::f32,
/*61998*/         OPC_Scope, 18, /*->62018*/ // 2 children in Scope
/*62000*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*62002*/           OPC_EmitInteger, MVT::i32, 14, 
/*62005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*62018*/         /*Scope*/ 31, /*->62050*/
/*62019*/           OPC_CheckPatternPredicate, 64, // (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*62021*/           OPC_EmitInteger, MVT::i32, 14, 
/*62024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62027*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*62038*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62041*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*62050*/         0, /*End of Scope*/
/*62051*/       /*Scope*/ 125, /*->62177*/
/*62052*/         OPC_CheckChild0Type, MVT::f64,
/*62054*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->62060
/*62057*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*62060*/         /*SwitchType*/ 27, MVT::v2i32,// ->62089
/*62062*/           OPC_Scope, 5, /*->62069*/ // 2 children in Scope
/*62064*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62066*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62069*/           /*Scope*/ 18, /*->62088*/
/*62070*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62072*/             OPC_EmitInteger, MVT::i32, 14, 
/*62075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*62088*/           0, /*End of Scope*/
/*62089*/         /*SwitchType*/ 27, MVT::v4i16,// ->62118
/*62091*/           OPC_Scope, 5, /*->62098*/ // 2 children in Scope
/*62093*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62095*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62098*/           /*Scope*/ 18, /*->62117*/
/*62099*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62101*/             OPC_EmitInteger, MVT::i32, 14, 
/*62104*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62107*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*62117*/           0, /*End of Scope*/
/*62118*/         /*SwitchType*/ 27, MVT::v8i8,// ->62147
/*62120*/           OPC_Scope, 5, /*->62127*/ // 2 children in Scope
/*62122*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62124*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62127*/           /*Scope*/ 18, /*->62146*/
/*62128*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62130*/             OPC_EmitInteger, MVT::i32, 14, 
/*62133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*62146*/           0, /*End of Scope*/
/*62147*/         /*SwitchType*/ 27, MVT::v2f32,// ->62176
/*62149*/           OPC_Scope, 5, /*->62156*/ // 2 children in Scope
/*62151*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62153*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62156*/           /*Scope*/ 18, /*->62175*/
/*62157*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62159*/             OPC_EmitInteger, MVT::i32, 14, 
/*62162*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62165*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*62175*/           0, /*End of Scope*/
/*62176*/         0, // EndSwitchType
/*62177*/       /*Scope*/ 125, /*->62303*/
/*62178*/         OPC_CheckChild0Type, MVT::v4i32,
/*62180*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62210
/*62183*/           OPC_Scope, 5, /*->62190*/ // 2 children in Scope
/*62185*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62187*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62190*/           /*Scope*/ 18, /*->62209*/
/*62191*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62193*/             OPC_EmitInteger, MVT::i32, 14, 
/*62196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62199*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*62209*/           0, /*End of Scope*/
/*62210*/         /*SwitchType*/ 27, MVT::v8i16,// ->62239
/*62212*/           OPC_Scope, 5, /*->62219*/ // 2 children in Scope
/*62214*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62216*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62219*/           /*Scope*/ 18, /*->62238*/
/*62220*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62222*/             OPC_EmitInteger, MVT::i32, 14, 
/*62225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*62238*/           0, /*End of Scope*/
/*62239*/         /*SwitchType*/ 27, MVT::v16i8,// ->62268
/*62241*/           OPC_Scope, 5, /*->62248*/ // 2 children in Scope
/*62243*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62245*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62248*/           /*Scope*/ 18, /*->62267*/
/*62249*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62251*/             OPC_EmitInteger, MVT::i32, 14, 
/*62254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62257*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*62267*/           0, /*End of Scope*/
/*62268*/         /*SwitchType*/ 3, MVT::v4f32,// ->62273
/*62270*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62273*/         /*SwitchType*/ 27, MVT::v2f64,// ->62302
/*62275*/           OPC_Scope, 5, /*->62282*/ // 2 children in Scope
/*62277*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62279*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62282*/           /*Scope*/ 18, /*->62301*/
/*62283*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62285*/             OPC_EmitInteger, MVT::i32, 14, 
/*62288*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62291*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62301*/           0, /*End of Scope*/
/*62302*/         0, // EndSwitchType
/*62303*/       /*Scope*/ 21|128,1/*149*/, /*->62454*/
/*62305*/         OPC_CheckChild0Type, MVT::v8i16,
/*62307*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62337
/*62310*/           OPC_Scope, 5, /*->62317*/ // 2 children in Scope
/*62312*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62314*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62317*/           /*Scope*/ 18, /*->62336*/
/*62318*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62320*/             OPC_EmitInteger, MVT::i32, 14, 
/*62323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62326*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62336*/           0, /*End of Scope*/
/*62337*/         /*SwitchType*/ 27, MVT::v4i32,// ->62366
/*62339*/           OPC_Scope, 5, /*->62346*/ // 2 children in Scope
/*62341*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62343*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62346*/           /*Scope*/ 18, /*->62365*/
/*62347*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62349*/             OPC_EmitInteger, MVT::i32, 14, 
/*62352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62355*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62365*/           0, /*End of Scope*/
/*62366*/         /*SwitchType*/ 27, MVT::v16i8,// ->62395
/*62368*/           OPC_Scope, 5, /*->62375*/ // 2 children in Scope
/*62370*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62372*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62375*/           /*Scope*/ 18, /*->62394*/
/*62376*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62378*/             OPC_EmitInteger, MVT::i32, 14, 
/*62381*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62384*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62394*/           0, /*End of Scope*/
/*62395*/         /*SwitchType*/ 27, MVT::v4f32,// ->62424
/*62397*/           OPC_Scope, 5, /*->62404*/ // 2 children in Scope
/*62399*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62401*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62404*/           /*Scope*/ 18, /*->62423*/
/*62405*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62407*/             OPC_EmitInteger, MVT::i32, 14, 
/*62410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62413*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62423*/           0, /*End of Scope*/
/*62424*/         /*SwitchType*/ 27, MVT::v2f64,// ->62453
/*62426*/           OPC_Scope, 5, /*->62433*/ // 2 children in Scope
/*62428*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62430*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62433*/           /*Scope*/ 18, /*->62452*/
/*62434*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62436*/             OPC_EmitInteger, MVT::i32, 14, 
/*62439*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62442*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62452*/           0, /*End of Scope*/
/*62453*/         0, // EndSwitchType
/*62454*/       /*Scope*/ 21|128,1/*149*/, /*->62605*/
/*62456*/         OPC_CheckChild0Type, MVT::v16i8,
/*62458*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62488
/*62461*/           OPC_Scope, 5, /*->62468*/ // 2 children in Scope
/*62463*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62465*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62468*/           /*Scope*/ 18, /*->62487*/
/*62469*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62471*/             OPC_EmitInteger, MVT::i32, 14, 
/*62474*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62477*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62487*/           0, /*End of Scope*/
/*62488*/         /*SwitchType*/ 27, MVT::v4i32,// ->62517
/*62490*/           OPC_Scope, 5, /*->62497*/ // 2 children in Scope
/*62492*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62494*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62497*/           /*Scope*/ 18, /*->62516*/
/*62498*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62500*/             OPC_EmitInteger, MVT::i32, 14, 
/*62503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62506*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62516*/           0, /*End of Scope*/
/*62517*/         /*SwitchType*/ 27, MVT::v8i16,// ->62546
/*62519*/           OPC_Scope, 5, /*->62526*/ // 2 children in Scope
/*62521*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62523*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62526*/           /*Scope*/ 18, /*->62545*/
/*62527*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62529*/             OPC_EmitInteger, MVT::i32, 14, 
/*62532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62535*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62545*/           0, /*End of Scope*/
/*62546*/         /*SwitchType*/ 27, MVT::v4f32,// ->62575
/*62548*/           OPC_Scope, 5, /*->62555*/ // 2 children in Scope
/*62550*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62552*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62555*/           /*Scope*/ 18, /*->62574*/
/*62556*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62558*/             OPC_EmitInteger, MVT::i32, 14, 
/*62561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62564*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62574*/           0, /*End of Scope*/
/*62575*/         /*SwitchType*/ 27, MVT::v2f64,// ->62604
/*62577*/           OPC_Scope, 5, /*->62584*/ // 2 children in Scope
/*62579*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62581*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62584*/           /*Scope*/ 18, /*->62603*/
/*62585*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62587*/             OPC_EmitInteger, MVT::i32, 14, 
/*62590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62593*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62603*/           0, /*End of Scope*/
/*62604*/         0, // EndSwitchType
/*62605*/       /*Scope*/ 125, /*->62731*/
/*62606*/         OPC_CheckChild0Type, MVT::v2f64,
/*62608*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62614
/*62611*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62614*/         /*SwitchType*/ 27, MVT::v4i32,// ->62643
/*62616*/           OPC_Scope, 5, /*->62623*/ // 2 children in Scope
/*62618*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62620*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62623*/           /*Scope*/ 18, /*->62642*/
/*62624*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62626*/             OPC_EmitInteger, MVT::i32, 14, 
/*62629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62642*/           0, /*End of Scope*/
/*62643*/         /*SwitchType*/ 27, MVT::v8i16,// ->62672
/*62645*/           OPC_Scope, 5, /*->62652*/ // 2 children in Scope
/*62647*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62649*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62652*/           /*Scope*/ 18, /*->62671*/
/*62653*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62655*/             OPC_EmitInteger, MVT::i32, 14, 
/*62658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62661*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62671*/           0, /*End of Scope*/
/*62672*/         /*SwitchType*/ 27, MVT::v16i8,// ->62701
/*62674*/           OPC_Scope, 5, /*->62681*/ // 2 children in Scope
/*62676*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62678*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62681*/           /*Scope*/ 18, /*->62700*/
/*62682*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62684*/             OPC_EmitInteger, MVT::i32, 14, 
/*62687*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62690*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*62700*/           0, /*End of Scope*/
/*62701*/         /*SwitchType*/ 27, MVT::v4f32,// ->62730
/*62703*/           OPC_Scope, 5, /*->62710*/ // 2 children in Scope
/*62705*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62707*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62710*/           /*Scope*/ 18, /*->62729*/
/*62711*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62713*/             OPC_EmitInteger, MVT::i32, 14, 
/*62716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62719*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*62729*/           0, /*End of Scope*/
/*62730*/         0, // EndSwitchType
/*62731*/       /*Scope*/ 125, /*->62857*/
/*62732*/         OPC_CheckChild0Type, MVT::v4f32,
/*62734*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62764
/*62737*/           OPC_Scope, 5, /*->62744*/ // 2 children in Scope
/*62739*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62741*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62744*/           /*Scope*/ 18, /*->62763*/
/*62745*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62747*/             OPC_EmitInteger, MVT::i32, 14, 
/*62750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62753*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62763*/           0, /*End of Scope*/
/*62764*/         /*SwitchType*/ 3, MVT::v4i32,// ->62769
/*62766*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62769*/         /*SwitchType*/ 27, MVT::v8i16,// ->62798
/*62771*/           OPC_Scope, 5, /*->62778*/ // 2 children in Scope
/*62773*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62775*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62778*/           /*Scope*/ 18, /*->62797*/
/*62779*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62781*/             OPC_EmitInteger, MVT::i32, 14, 
/*62784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*62797*/           0, /*End of Scope*/
/*62798*/         /*SwitchType*/ 27, MVT::v16i8,// ->62827
/*62800*/           OPC_Scope, 5, /*->62807*/ // 2 children in Scope
/*62802*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62804*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62807*/           /*Scope*/ 18, /*->62826*/
/*62808*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62810*/             OPC_EmitInteger, MVT::i32, 14, 
/*62813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62816*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*62826*/           0, /*End of Scope*/
/*62827*/         /*SwitchType*/ 27, MVT::v2f64,// ->62856
/*62829*/           OPC_Scope, 5, /*->62836*/ // 2 children in Scope
/*62831*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62833*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62836*/           /*Scope*/ 18, /*->62855*/
/*62837*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62839*/             OPC_EmitInteger, MVT::i32, 14, 
/*62842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*62855*/           0, /*End of Scope*/
/*62856*/         0, // EndSwitchType
/*62857*/       /*Scope*/ 125, /*->62983*/
/*62858*/         OPC_CheckChild0Type, MVT::v2i64,
/*62860*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->62890
/*62863*/           OPC_Scope, 5, /*->62870*/ // 2 children in Scope
/*62865*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62867*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62870*/           /*Scope*/ 18, /*->62889*/
/*62871*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62873*/             OPC_EmitInteger, MVT::i32, 14, 
/*62876*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62879*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*62889*/           0, /*End of Scope*/
/*62890*/         /*SwitchType*/ 27, MVT::v8i16,// ->62919
/*62892*/           OPC_Scope, 5, /*->62899*/ // 2 children in Scope
/*62894*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62896*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62899*/           /*Scope*/ 18, /*->62918*/
/*62900*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62902*/             OPC_EmitInteger, MVT::i32, 14, 
/*62905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62908*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*62918*/           0, /*End of Scope*/
/*62919*/         /*SwitchType*/ 27, MVT::v16i8,// ->62948
/*62921*/           OPC_Scope, 5, /*->62928*/ // 2 children in Scope
/*62923*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62925*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62928*/           /*Scope*/ 18, /*->62947*/
/*62929*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62931*/             OPC_EmitInteger, MVT::i32, 14, 
/*62934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62937*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*62947*/           0, /*End of Scope*/
/*62948*/         /*SwitchType*/ 27, MVT::v4f32,// ->62977
/*62950*/           OPC_Scope, 5, /*->62957*/ // 2 children in Scope
/*62952*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*62954*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62957*/           /*Scope*/ 18, /*->62976*/
/*62958*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*62960*/             OPC_EmitInteger, MVT::i32, 14, 
/*62963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62966*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*62976*/           0, /*End of Scope*/
/*62977*/         /*SwitchType*/ 3, MVT::v2f64,// ->62982
/*62979*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*62982*/         0, // EndSwitchType
/*62983*/       0, /*End of Scope*/
/*62984*/     0, /*End of Scope*/
/*62985*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->63006
/*62988*/     OPC_CaptureGlueInput,
/*62989*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*62991*/     OPC_EmitInteger, MVT::i32, 14, 
/*62994*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62997*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*63006*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->63076
/*63009*/     OPC_RecordChild0, // #0 = $a
/*63010*/     OPC_CheckType, MVT::i32,
/*63012*/     OPC_Scope, 30, /*->63044*/ // 2 children in Scope
/*63014*/       OPC_CheckChild0Type, MVT::f32,
/*63016*/       OPC_EmitInteger, MVT::i32, 14, 
/*63019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63022*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63032*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63035*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*63044*/     /*Scope*/ 30, /*->63075*/
/*63045*/       OPC_CheckChild0Type, MVT::f64,
/*63047*/       OPC_EmitInteger, MVT::i32, 14, 
/*63050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63053*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63063*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63066*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*63075*/     0, /*End of Scope*/
/*63076*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->63088
/*63079*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*63080*/     OPC_EmitMergeInputChains1_0,
/*63081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*63088*/   /*SwitchOpcode*/ 11, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->63102
/*63091*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*63092*/     OPC_RecordChild1, // #1 = $divisor
/*63093*/     OPC_EmitMergeInputChains1_0,
/*63094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk GPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 GPR:i32:$divisor)
/*63102*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->63181
/*63105*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*63106*/     OPC_RecordChild1, // #1 = $src
/*63107*/     OPC_CheckChild1Type, MVT::i32,
/*63109*/     OPC_RecordChild2, // #2 = $val
/*63110*/     OPC_CheckChild2Type, MVT::i32,
/*63112*/     OPC_CheckType, MVT::i32,
/*63114*/     OPC_Scope, 12, /*->63128*/ // 5 children in Scope
/*63116*/       OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*63118*/       OPC_EmitMergeInputChains1_0,
/*63119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*63128*/     /*Scope*/ 12, /*->63141*/
/*63129*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*63131*/       OPC_EmitMergeInputChains1_0,
/*63132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*63141*/     /*Scope*/ 12, /*->63154*/
/*63142*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63144*/       OPC_EmitMergeInputChains1_0,
/*63145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63154*/     /*Scope*/ 12, /*->63167*/
/*63155*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*63157*/       OPC_EmitMergeInputChains1_0,
/*63158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63167*/     /*Scope*/ 12, /*->63180*/
/*63168*/       OPC_CheckPatternPredicate, 68, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*63170*/       OPC_EmitMergeInputChains1_0,
/*63171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63180*/     0, /*End of Scope*/
/*63181*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->63192
/*63184*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*63185*/     OPC_EmitMergeInputChains1_0,
/*63186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*63192*/   /*SwitchOpcode*/ 8|128,3/*392*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63588
/*63196*/     OPC_Scope, 73|128,1/*201*/, /*->63400*/ // 2 children in Scope
/*63199*/       OPC_MoveChild, 0,
/*63201*/       OPC_SwitchOpcode /*2 cases */, 98, TARGET_VAL(ISD::LOAD),// ->63303
/*63205*/         OPC_RecordMemRef,
/*63206*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63207*/         OPC_RecordChild1, // #1 = $a
/*63208*/         OPC_CheckChild1Type, MVT::i32,
/*63210*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63212*/         OPC_CheckPredicate, 52, // Predicate_load
/*63214*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63216*/         OPC_CheckType, MVT::i32,
/*63218*/         OPC_MoveParent,
/*63219*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->63261
/*63222*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63224*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63227*/           OPC_EmitMergeInputChains1_0,
/*63228*/           OPC_EmitInteger, MVT::i32, 14, 
/*63231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63234*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63245*/           OPC_EmitInteger, MVT::i32, 14, 
/*63248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63261*/         /*SwitchType*/ 39, MVT::f32,// ->63302
/*63263*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63265*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63268*/           OPC_EmitMergeInputChains1_0,
/*63269*/           OPC_EmitInteger, MVT::i32, 14, 
/*63272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63275*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63286*/           OPC_EmitInteger, MVT::i32, 14, 
/*63289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63302*/         0, // EndSwitchType
/*63303*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63399
/*63306*/         OPC_RecordChild0, // #0 = $src
/*63307*/         OPC_Scope, 44, /*->63353*/ // 2 children in Scope
/*63309*/           OPC_CheckChild0Type, MVT::v2i32,
/*63311*/           OPC_RecordChild1, // #1 = $lane
/*63312*/           OPC_MoveChild, 1,
/*63314*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63317*/           OPC_MoveParent,
/*63318*/           OPC_MoveParent,
/*63319*/           OPC_CheckType, MVT::f64,
/*63321*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63323*/           OPC_EmitConvertToTarget, 1,
/*63325*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63328*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63337*/           OPC_EmitInteger, MVT::i32, 14, 
/*63340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63343*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63353*/         /*Scope*/ 44, /*->63398*/
/*63354*/           OPC_CheckChild0Type, MVT::v4i32,
/*63356*/           OPC_RecordChild1, // #1 = $lane
/*63357*/           OPC_MoveChild, 1,
/*63359*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63362*/           OPC_MoveParent,
/*63363*/           OPC_MoveParent,
/*63364*/           OPC_CheckType, MVT::f64,
/*63366*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63368*/           OPC_EmitConvertToTarget, 1,
/*63370*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63373*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63382*/           OPC_EmitInteger, MVT::i32, 14, 
/*63385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63398*/         0, /*End of Scope*/
/*63399*/       0, // EndSwitchOpcode
/*63400*/     /*Scope*/ 57|128,1/*185*/, /*->63587*/
/*63402*/       OPC_RecordChild0, // #0 = $a
/*63403*/       OPC_Scope, 6|128,1/*134*/, /*->63540*/ // 3 children in Scope
/*63406*/         OPC_CheckChild0Type, MVT::i32,
/*63408*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->63441
/*63411*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63413*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63416*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63425*/           OPC_EmitInteger, MVT::i32, 14, 
/*63428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63431*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63441*/         /*SwitchType*/ 96, MVT::f32,// ->63539
/*63443*/           OPC_Scope, 30, /*->63475*/ // 2 children in Scope
/*63445*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63447*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63450*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63459*/             OPC_EmitInteger, MVT::i32, 14, 
/*63462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63465*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63475*/           /*Scope*/ 62, /*->63538*/
/*63476*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63478*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63485*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63488*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63497*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63500*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63510*/             OPC_EmitInteger, MVT::i32, 14, 
/*63513*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63516*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63526*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63529*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63538*/           0, /*End of Scope*/
/*63539*/         0, // EndSwitchType
/*63540*/       /*Scope*/ 22, /*->63563*/
/*63541*/         OPC_CheckChild0Type, MVT::v2i32,
/*63543*/         OPC_CheckType, MVT::v2f32,
/*63545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63547*/         OPC_EmitInteger, MVT::i32, 14, 
/*63550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63563*/       /*Scope*/ 22, /*->63586*/
/*63564*/         OPC_CheckChild0Type, MVT::v4i32,
/*63566*/         OPC_CheckType, MVT::v4f32,
/*63568*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63570*/         OPC_EmitInteger, MVT::i32, 14, 
/*63573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63586*/       0, /*End of Scope*/
/*63587*/     0, /*End of Scope*/
/*63588*/   /*SwitchOpcode*/ 8|128,3/*392*/, TARGET_VAL(ISD::UINT_TO_FP),// ->63984
/*63592*/     OPC_Scope, 73|128,1/*201*/, /*->63796*/ // 2 children in Scope
/*63595*/       OPC_MoveChild, 0,
/*63597*/       OPC_SwitchOpcode /*2 cases */, 98, TARGET_VAL(ISD::LOAD),// ->63699
/*63601*/         OPC_RecordMemRef,
/*63602*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63603*/         OPC_RecordChild1, // #1 = $a
/*63604*/         OPC_CheckChild1Type, MVT::i32,
/*63606*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63608*/         OPC_CheckPredicate, 52, // Predicate_load
/*63610*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63612*/         OPC_CheckType, MVT::i32,
/*63614*/         OPC_MoveParent,
/*63615*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->63657
/*63618*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63620*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63623*/           OPC_EmitMergeInputChains1_0,
/*63624*/           OPC_EmitInteger, MVT::i32, 14, 
/*63627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63630*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63641*/           OPC_EmitInteger, MVT::i32, 14, 
/*63644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63657*/         /*SwitchType*/ 39, MVT::f32,// ->63698
/*63659*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63661*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63664*/           OPC_EmitMergeInputChains1_0,
/*63665*/           OPC_EmitInteger, MVT::i32, 14, 
/*63668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63671*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63682*/           OPC_EmitInteger, MVT::i32, 14, 
/*63685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63688*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63698*/         0, // EndSwitchType
/*63699*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63795
/*63702*/         OPC_RecordChild0, // #0 = $src
/*63703*/         OPC_Scope, 44, /*->63749*/ // 2 children in Scope
/*63705*/           OPC_CheckChild0Type, MVT::v2i32,
/*63707*/           OPC_RecordChild1, // #1 = $lane
/*63708*/           OPC_MoveChild, 1,
/*63710*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63713*/           OPC_MoveParent,
/*63714*/           OPC_MoveParent,
/*63715*/           OPC_CheckType, MVT::f64,
/*63717*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63719*/           OPC_EmitConvertToTarget, 1,
/*63721*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63724*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63733*/           OPC_EmitInteger, MVT::i32, 14, 
/*63736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63749*/         /*Scope*/ 44, /*->63794*/
/*63750*/           OPC_CheckChild0Type, MVT::v4i32,
/*63752*/           OPC_RecordChild1, // #1 = $lane
/*63753*/           OPC_MoveChild, 1,
/*63755*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63758*/           OPC_MoveParent,
/*63759*/           OPC_MoveParent,
/*63760*/           OPC_CheckType, MVT::f64,
/*63762*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63764*/           OPC_EmitConvertToTarget, 1,
/*63766*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63769*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63778*/           OPC_EmitInteger, MVT::i32, 14, 
/*63781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63794*/         0, /*End of Scope*/
/*63795*/       0, // EndSwitchOpcode
/*63796*/     /*Scope*/ 57|128,1/*185*/, /*->63983*/
/*63798*/       OPC_RecordChild0, // #0 = $a
/*63799*/       OPC_Scope, 6|128,1/*134*/, /*->63936*/ // 3 children in Scope
/*63802*/         OPC_CheckChild0Type, MVT::i32,
/*63804*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->63837
/*63807*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63809*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63812*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63821*/           OPC_EmitInteger, MVT::i32, 14, 
/*63824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63837*/         /*SwitchType*/ 96, MVT::f32,// ->63935
/*63839*/           OPC_Scope, 30, /*->63871*/ // 2 children in Scope
/*63841*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63843*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63846*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63855*/             OPC_EmitInteger, MVT::i32, 14, 
/*63858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63871*/           /*Scope*/ 62, /*->63934*/
/*63872*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63874*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63881*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63884*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63893*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63896*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63906*/             OPC_EmitInteger, MVT::i32, 14, 
/*63909*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63912*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63922*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63925*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63934*/           0, /*End of Scope*/
/*63935*/         0, // EndSwitchType
/*63936*/       /*Scope*/ 22, /*->63959*/
/*63937*/         OPC_CheckChild0Type, MVT::v2i32,
/*63939*/         OPC_CheckType, MVT::v2f32,
/*63941*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63943*/         OPC_EmitInteger, MVT::i32, 14, 
/*63946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*63959*/       /*Scope*/ 22, /*->63982*/
/*63960*/         OPC_CheckChild0Type, MVT::v4i32,
/*63962*/         OPC_CheckType, MVT::v4f32,
/*63964*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63966*/         OPC_EmitInteger, MVT::i32, 14, 
/*63969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*63982*/       0, /*End of Scope*/
/*63983*/     0, /*End of Scope*/
/*63984*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->66158
/*63988*/     OPC_Scope, 113, /*->64103*/ // 16 children in Scope
/*63990*/       OPC_MoveChild, 0,
/*63992*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63995*/       OPC_MoveChild, 0,
/*63997*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64000*/       OPC_RecordChild0, // #0 = $Dn
/*64001*/       OPC_RecordChild1, // #1 = $Dm
/*64002*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64004*/       OPC_MoveParent,
/*64005*/       OPC_MoveParent,
/*64006*/       OPC_RecordChild1, // #2 = $Ddin
/*64007*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*64009*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64056
/*64012*/         OPC_Scope, 20, /*->64034*/ // 2 children in Scope
/*64014*/           OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64016*/           OPC_EmitInteger, MVT::i32, 14, 
/*64019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64034*/         /*Scope*/ 20, /*->64055*/
/*64035*/           OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64037*/           OPC_EmitInteger, MVT::i32, 14, 
/*64040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64055*/         0, /*End of Scope*/
/*64056*/       /*SwitchType*/ 44, MVT::f32,// ->64102
/*64058*/         OPC_Scope, 20, /*->64080*/ // 2 children in Scope
/*64060*/           OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64062*/           OPC_EmitInteger, MVT::i32, 14, 
/*64065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64080*/         /*Scope*/ 20, /*->64101*/
/*64081*/           OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64083*/           OPC_EmitInteger, MVT::i32, 14, 
/*64086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64101*/         0, /*End of Scope*/
/*64102*/       0, // EndSwitchType
/*64103*/     /*Scope*/ 113, /*->64217*/
/*64104*/       OPC_RecordChild0, // #0 = $Ddin
/*64105*/       OPC_MoveChild, 1,
/*64107*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64110*/       OPC_MoveChild, 0,
/*64112*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64115*/       OPC_RecordChild0, // #1 = $Dn
/*64116*/       OPC_RecordChild1, // #2 = $Dm
/*64117*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64119*/       OPC_MoveParent,
/*64120*/       OPC_MoveParent,
/*64121*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*64123*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64170
/*64126*/         OPC_Scope, 20, /*->64148*/ // 2 children in Scope
/*64128*/           OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64130*/           OPC_EmitInteger, MVT::i32, 14, 
/*64133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64148*/         /*Scope*/ 20, /*->64169*/
/*64149*/           OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64151*/           OPC_EmitInteger, MVT::i32, 14, 
/*64154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64169*/         0, /*End of Scope*/
/*64170*/       /*SwitchType*/ 44, MVT::f32,// ->64216
/*64172*/         OPC_Scope, 20, /*->64194*/ // 2 children in Scope
/*64174*/           OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64176*/           OPC_EmitInteger, MVT::i32, 14, 
/*64179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64194*/         /*Scope*/ 20, /*->64215*/
/*64195*/           OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64197*/           OPC_EmitInteger, MVT::i32, 14, 
/*64200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64215*/         0, /*End of Scope*/
/*64216*/       0, // EndSwitchType
/*64217*/     /*Scope*/ 59, /*->64277*/
/*64218*/       OPC_MoveChild, 0,
/*64220*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64223*/       OPC_RecordChild0, // #0 = $Dn
/*64224*/       OPC_RecordChild1, // #1 = $Dm
/*64225*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64227*/       OPC_MoveParent,
/*64228*/       OPC_RecordChild1, // #2 = $Ddin
/*64229*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*64231*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64254
/*64234*/         OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64236*/         OPC_EmitInteger, MVT::i32, 14, 
/*64239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64254*/       /*SwitchType*/ 20, MVT::f32,// ->64276
/*64256*/         OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64258*/         OPC_EmitInteger, MVT::i32, 14, 
/*64261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64276*/       0, // EndSwitchType
/*64277*/     /*Scope*/ 59, /*->64337*/
/*64278*/       OPC_RecordChild0, // #0 = $dstin
/*64279*/       OPC_MoveChild, 1,
/*64281*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64284*/       OPC_RecordChild0, // #1 = $a
/*64285*/       OPC_RecordChild1, // #2 = $b
/*64286*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64288*/       OPC_MoveParent,
/*64289*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*64291*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64314
/*64294*/         OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64296*/         OPC_EmitInteger, MVT::i32, 14, 
/*64299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64314*/       /*SwitchType*/ 20, MVT::f32,// ->64336
/*64316*/         OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64318*/         OPC_EmitInteger, MVT::i32, 14, 
/*64321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64336*/       0, // EndSwitchType
/*64337*/     /*Scope*/ 59, /*->64397*/
/*64338*/       OPC_MoveChild, 0,
/*64340*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64343*/       OPC_RecordChild0, // #0 = $Dn
/*64344*/       OPC_RecordChild1, // #1 = $Dm
/*64345*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64347*/       OPC_MoveParent,
/*64348*/       OPC_RecordChild1, // #2 = $Ddin
/*64349*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*64351*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64374
/*64354*/         OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64356*/         OPC_EmitInteger, MVT::i32, 14, 
/*64359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64374*/       /*SwitchType*/ 20, MVT::f32,// ->64396
/*64376*/         OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64378*/         OPC_EmitInteger, MVT::i32, 14, 
/*64381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64396*/       0, // EndSwitchType
/*64397*/     /*Scope*/ 97|128,2/*353*/, /*->64752*/
/*64399*/       OPC_RecordChild0, // #0 = $dstin
/*64400*/       OPC_MoveChild, 1,
/*64402*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64405*/       OPC_RecordChild0, // #1 = $a
/*64406*/       OPC_RecordChild1, // #2 = $b
/*64407*/       OPC_Scope, 51, /*->64460*/ // 2 children in Scope
/*64409*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64411*/         OPC_MoveParent,
/*64412*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*64414*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64437
/*64417*/           OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64419*/           OPC_EmitInteger, MVT::i32, 14, 
/*64422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64437*/         /*SwitchType*/ 20, MVT::f32,// ->64459
/*64439*/           OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64441*/           OPC_EmitInteger, MVT::i32, 14, 
/*64444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64459*/         0, // EndSwitchType
/*64460*/       /*Scope*/ 33|128,2/*289*/, /*->64751*/
/*64462*/         OPC_MoveParent,
/*64463*/         OPC_CheckType, MVT::f32,
/*64465*/         OPC_Scope, 12|128,1/*140*/, /*->64608*/ // 2 children in Scope
/*64468*/           OPC_CheckPatternPredicate, 73, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64470*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64477*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64480*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64489*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64492*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64502*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64509*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64512*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64521*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64524*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64534*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64541*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64544*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64553*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64556*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64566*/           OPC_EmitInteger, MVT::i32, 14, 
/*64569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64572*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64584*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64587*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64596*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64599*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64608*/         /*Scope*/ 12|128,1/*140*/, /*->64750*/
/*64610*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64612*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64619*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64622*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64631*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64634*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64644*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64651*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64654*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64663*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64666*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64676*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64683*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64686*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64695*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64698*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64708*/           OPC_EmitInteger, MVT::i32, 14, 
/*64711*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64714*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64726*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64729*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64738*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64741*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64750*/         0, /*End of Scope*/
/*64751*/       0, /*End of Scope*/
/*64752*/     /*Scope*/ 41|128,2/*297*/, /*->65051*/
/*64754*/       OPC_MoveChild, 0,
/*64756*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64759*/       OPC_RecordChild0, // #0 = $a
/*64760*/       OPC_RecordChild1, // #1 = $b
/*64761*/       OPC_MoveParent,
/*64762*/       OPC_RecordChild1, // #2 = $acc
/*64763*/       OPC_CheckType, MVT::f32,
/*64765*/       OPC_Scope, 12|128,1/*140*/, /*->64908*/ // 2 children in Scope
/*64768*/         OPC_CheckPatternPredicate, 73, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64770*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64777*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64780*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64789*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64792*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64802*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64809*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64812*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64821*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64824*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64834*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64841*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64844*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64853*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64856*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64866*/         OPC_EmitInteger, MVT::i32, 14, 
/*64869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64872*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64884*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64887*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64896*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64899*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64908*/       /*Scope*/ 12|128,1/*140*/, /*->65050*/
/*64910*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64919*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64922*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64931*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64934*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64944*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64951*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64954*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64963*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64966*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64976*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64983*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64986*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64995*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64998*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65008*/         OPC_EmitInteger, MVT::i32, 14, 
/*65011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65014*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65026*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65029*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65038*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65041*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65050*/       0, /*End of Scope*/
/*65051*/     /*Scope*/ 38|128,2/*294*/, /*->65347*/
/*65053*/       OPC_RecordChild0, // #0 = $Dn
/*65054*/       OPC_Scope, 29|128,1/*157*/, /*->65214*/ // 2 children in Scope
/*65057*/         OPC_RecordChild1, // #1 = $Dm
/*65058*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65080
/*65061*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65063*/           OPC_EmitInteger, MVT::i32, 14, 
/*65066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65080*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->65213
/*65083*/           OPC_Scope, 19, /*->65104*/ // 2 children in Scope
/*65085*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65087*/             OPC_EmitInteger, MVT::i32, 14, 
/*65090*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65093*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65104*/           /*Scope*/ 107, /*->65212*/
/*65105*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65107*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65114*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65117*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65126*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65129*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65139*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65146*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65149*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65158*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65161*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65171*/             OPC_EmitInteger, MVT::i32, 14, 
/*65174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65177*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65188*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65191*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65200*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65203*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65212*/           0, /*End of Scope*/
/*65213*/         0, // EndSwitchType
/*65214*/       /*Scope*/ 2|128,1/*130*/, /*->65346*/
/*65216*/         OPC_MoveChild, 1,
/*65218*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65221*/         OPC_Scope, 74, /*->65297*/ // 2 children in Scope
/*65223*/           OPC_RecordChild0, // #1 = $Vn
/*65224*/           OPC_MoveChild, 1,
/*65226*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65229*/           OPC_RecordChild0, // #2 = $Vm
/*65230*/           OPC_CheckChild0Type, MVT::v2f32,
/*65232*/           OPC_RecordChild1, // #3 = $lane
/*65233*/           OPC_MoveChild, 1,
/*65235*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65238*/           OPC_MoveParent,
/*65239*/           OPC_MoveParent,
/*65240*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65242*/           OPC_MoveParent,
/*65243*/           OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65245*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->65271
/*65248*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65250*/             OPC_EmitConvertToTarget, 3,
/*65252*/             OPC_EmitInteger, MVT::i32, 14, 
/*65255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65258*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65271*/           /*SwitchType*/ 23, MVT::v4f32,// ->65296
/*65273*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65275*/             OPC_EmitConvertToTarget, 3,
/*65277*/             OPC_EmitInteger, MVT::i32, 14, 
/*65280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65283*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65296*/           0, // EndSwitchType
/*65297*/         /*Scope*/ 47, /*->65345*/
/*65298*/           OPC_MoveChild, 0,
/*65300*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65303*/           OPC_RecordChild0, // #1 = $Vm
/*65304*/           OPC_CheckChild0Type, MVT::v2f32,
/*65306*/           OPC_RecordChild1, // #2 = $lane
/*65307*/           OPC_MoveChild, 1,
/*65309*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65312*/           OPC_MoveParent,
/*65313*/           OPC_MoveParent,
/*65314*/           OPC_RecordChild1, // #3 = $Vn
/*65315*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65317*/           OPC_MoveParent,
/*65318*/           OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65320*/           OPC_CheckType, MVT::v2f32,
/*65322*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65324*/           OPC_EmitConvertToTarget, 2,
/*65326*/           OPC_EmitInteger, MVT::i32, 14, 
/*65329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65345*/         0, /*End of Scope*/
/*65346*/       0, /*End of Scope*/
/*65347*/     /*Scope*/ 105, /*->65453*/
/*65348*/       OPC_MoveChild, 0,
/*65350*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65353*/       OPC_Scope, 48, /*->65403*/ // 2 children in Scope
/*65355*/         OPC_RecordChild0, // #0 = $Vn
/*65356*/         OPC_MoveChild, 1,
/*65358*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65361*/         OPC_RecordChild0, // #1 = $Vm
/*65362*/         OPC_CheckChild0Type, MVT::v2f32,
/*65364*/         OPC_RecordChild1, // #2 = $lane
/*65365*/         OPC_MoveChild, 1,
/*65367*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65370*/         OPC_MoveParent,
/*65371*/         OPC_MoveParent,
/*65372*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65374*/         OPC_MoveParent,
/*65375*/         OPC_RecordChild1, // #3 = $src1
/*65376*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65378*/         OPC_CheckType, MVT::v2f32,
/*65380*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65382*/         OPC_EmitConvertToTarget, 2,
/*65384*/         OPC_EmitInteger, MVT::i32, 14, 
/*65387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65403*/       /*Scope*/ 48, /*->65452*/
/*65404*/         OPC_MoveChild, 0,
/*65406*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65409*/         OPC_RecordChild0, // #0 = $Vm
/*65410*/         OPC_CheckChild0Type, MVT::v2f32,
/*65412*/         OPC_RecordChild1, // #1 = $lane
/*65413*/         OPC_MoveChild, 1,
/*65415*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65418*/         OPC_MoveParent,
/*65419*/         OPC_MoveParent,
/*65420*/         OPC_RecordChild1, // #2 = $Vn
/*65421*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65423*/         OPC_MoveParent,
/*65424*/         OPC_RecordChild1, // #3 = $src1
/*65425*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65427*/         OPC_CheckType, MVT::v2f32,
/*65429*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65431*/         OPC_EmitConvertToTarget, 1,
/*65433*/         OPC_EmitInteger, MVT::i32, 14, 
/*65436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65452*/       0, /*End of Scope*/
/*65453*/     /*Scope*/ 53, /*->65507*/
/*65454*/       OPC_RecordChild0, // #0 = $src1
/*65455*/       OPC_MoveChild, 1,
/*65457*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65460*/       OPC_MoveChild, 0,
/*65462*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65465*/       OPC_RecordChild0, // #1 = $Vm
/*65466*/       OPC_CheckChild0Type, MVT::v2f32,
/*65468*/       OPC_RecordChild1, // #2 = $lane
/*65469*/       OPC_MoveChild, 1,
/*65471*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65474*/       OPC_MoveParent,
/*65475*/       OPC_MoveParent,
/*65476*/       OPC_RecordChild1, // #3 = $Vn
/*65477*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65479*/       OPC_MoveParent,
/*65480*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65482*/       OPC_CheckType, MVT::v4f32,
/*65484*/       OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65486*/       OPC_EmitConvertToTarget, 2,
/*65488*/       OPC_EmitInteger, MVT::i32, 14, 
/*65491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65507*/     /*Scope*/ 105, /*->65613*/
/*65508*/       OPC_MoveChild, 0,
/*65510*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65513*/       OPC_Scope, 48, /*->65563*/ // 2 children in Scope
/*65515*/         OPC_RecordChild0, // #0 = $Vn
/*65516*/         OPC_MoveChild, 1,
/*65518*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65521*/         OPC_RecordChild0, // #1 = $Vm
/*65522*/         OPC_CheckChild0Type, MVT::v2f32,
/*65524*/         OPC_RecordChild1, // #2 = $lane
/*65525*/         OPC_MoveChild, 1,
/*65527*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65530*/         OPC_MoveParent,
/*65531*/         OPC_MoveParent,
/*65532*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65534*/         OPC_MoveParent,
/*65535*/         OPC_RecordChild1, // #3 = $src1
/*65536*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65538*/         OPC_CheckType, MVT::v4f32,
/*65540*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65542*/         OPC_EmitConvertToTarget, 2,
/*65544*/         OPC_EmitInteger, MVT::i32, 14, 
/*65547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65563*/       /*Scope*/ 48, /*->65612*/
/*65564*/         OPC_MoveChild, 0,
/*65566*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65569*/         OPC_RecordChild0, // #0 = $Vm
/*65570*/         OPC_CheckChild0Type, MVT::v2f32,
/*65572*/         OPC_RecordChild1, // #1 = $lane
/*65573*/         OPC_MoveChild, 1,
/*65575*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65578*/         OPC_MoveParent,
/*65579*/         OPC_MoveParent,
/*65580*/         OPC_RecordChild1, // #2 = $Vn
/*65581*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65583*/         OPC_MoveParent,
/*65584*/         OPC_RecordChild1, // #3 = $src1
/*65585*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65587*/         OPC_CheckType, MVT::v4f32,
/*65589*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65591*/         OPC_EmitConvertToTarget, 1,
/*65593*/         OPC_EmitInteger, MVT::i32, 14, 
/*65596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65612*/       0, /*End of Scope*/
/*65613*/     /*Scope*/ 10|128,1/*138*/, /*->65753*/
/*65615*/       OPC_RecordChild0, // #0 = $src1
/*65616*/       OPC_MoveChild, 1,
/*65618*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65621*/       OPC_Scope, 64, /*->65687*/ // 2 children in Scope
/*65623*/         OPC_RecordChild0, // #1 = $src2
/*65624*/         OPC_MoveChild, 1,
/*65626*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65629*/         OPC_RecordChild0, // #2 = $src3
/*65630*/         OPC_CheckChild0Type, MVT::v4f32,
/*65632*/         OPC_RecordChild1, // #3 = $lane
/*65633*/         OPC_MoveChild, 1,
/*65635*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65638*/         OPC_MoveParent,
/*65639*/         OPC_MoveParent,
/*65640*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65642*/         OPC_MoveParent,
/*65643*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65645*/         OPC_CheckType, MVT::v4f32,
/*65647*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65649*/         OPC_EmitConvertToTarget, 3,
/*65651*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65654*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65663*/         OPC_EmitConvertToTarget, 3,
/*65665*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65668*/         OPC_EmitInteger, MVT::i32, 14, 
/*65671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65687*/       /*Scope*/ 64, /*->65752*/
/*65688*/         OPC_MoveChild, 0,
/*65690*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65693*/         OPC_RecordChild0, // #1 = $src3
/*65694*/         OPC_CheckChild0Type, MVT::v4f32,
/*65696*/         OPC_RecordChild1, // #2 = $lane
/*65697*/         OPC_MoveChild, 1,
/*65699*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65702*/         OPC_MoveParent,
/*65703*/         OPC_MoveParent,
/*65704*/         OPC_RecordChild1, // #3 = $src2
/*65705*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65707*/         OPC_MoveParent,
/*65708*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65710*/         OPC_CheckType, MVT::v4f32,
/*65712*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65714*/         OPC_EmitConvertToTarget, 2,
/*65716*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65719*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65728*/         OPC_EmitConvertToTarget, 2,
/*65730*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65733*/         OPC_EmitInteger, MVT::i32, 14, 
/*65736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65752*/       0, /*End of Scope*/
/*65753*/     /*Scope*/ 11|128,1/*139*/, /*->65894*/
/*65755*/       OPC_MoveChild, 0,
/*65757*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65760*/       OPC_Scope, 65, /*->65827*/ // 2 children in Scope
/*65762*/         OPC_RecordChild0, // #0 = $src2
/*65763*/         OPC_MoveChild, 1,
/*65765*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65768*/         OPC_RecordChild0, // #1 = $src3
/*65769*/         OPC_CheckChild0Type, MVT::v4f32,
/*65771*/         OPC_RecordChild1, // #2 = $lane
/*65772*/         OPC_MoveChild, 1,
/*65774*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65777*/         OPC_MoveParent,
/*65778*/         OPC_MoveParent,
/*65779*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65781*/         OPC_MoveParent,
/*65782*/         OPC_RecordChild1, // #3 = $src1
/*65783*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65785*/         OPC_CheckType, MVT::v4f32,
/*65787*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65789*/         OPC_EmitConvertToTarget, 2,
/*65791*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65794*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65803*/         OPC_EmitConvertToTarget, 2,
/*65805*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65808*/         OPC_EmitInteger, MVT::i32, 14, 
/*65811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65827*/       /*Scope*/ 65, /*->65893*/
/*65828*/         OPC_MoveChild, 0,
/*65830*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65833*/         OPC_RecordChild0, // #0 = $src3
/*65834*/         OPC_CheckChild0Type, MVT::v4f32,
/*65836*/         OPC_RecordChild1, // #1 = $lane
/*65837*/         OPC_MoveChild, 1,
/*65839*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65842*/         OPC_MoveParent,
/*65843*/         OPC_MoveParent,
/*65844*/         OPC_RecordChild1, // #2 = $src2
/*65845*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65847*/         OPC_MoveParent,
/*65848*/         OPC_RecordChild1, // #3 = $src1
/*65849*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65851*/         OPC_CheckType, MVT::v4f32,
/*65853*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65855*/         OPC_EmitConvertToTarget, 1,
/*65857*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65860*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*65869*/         OPC_EmitConvertToTarget, 1,
/*65871*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65874*/         OPC_EmitInteger, MVT::i32, 14, 
/*65877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65893*/       0, /*End of Scope*/
/*65894*/     /*Scope*/ 107, /*->66002*/
/*65895*/       OPC_RecordChild0, // #0 = $src1
/*65896*/       OPC_MoveChild, 1,
/*65898*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65901*/       OPC_RecordChild0, // #1 = $Vn
/*65902*/       OPC_RecordChild1, // #2 = $Vm
/*65903*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65905*/       OPC_MoveParent,
/*65906*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*65908*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->65955
/*65911*/         OPC_Scope, 20, /*->65933*/ // 2 children in Scope
/*65913*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65915*/           OPC_EmitInteger, MVT::i32, 14, 
/*65918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65921*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65933*/         /*Scope*/ 20, /*->65954*/
/*65934*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65936*/           OPC_EmitInteger, MVT::i32, 14, 
/*65939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65954*/         0, /*End of Scope*/
/*65955*/       /*SwitchType*/ 44, MVT::v4f32,// ->66001
/*65957*/         OPC_Scope, 20, /*->65979*/ // 2 children in Scope
/*65959*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65961*/           OPC_EmitInteger, MVT::i32, 14, 
/*65964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65979*/         /*Scope*/ 20, /*->66000*/
/*65980*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65982*/           OPC_EmitInteger, MVT::i32, 14, 
/*65985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66000*/         0, /*End of Scope*/
/*66001*/       0, // EndSwitchType
/*66002*/     /*Scope*/ 107, /*->66110*/
/*66003*/       OPC_MoveChild, 0,
/*66005*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66008*/       OPC_RecordChild0, // #0 = $Vn
/*66009*/       OPC_RecordChild1, // #1 = $Vm
/*66010*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66012*/       OPC_MoveParent,
/*66013*/       OPC_RecordChild1, // #2 = $src1
/*66014*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66016*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->66063
/*66019*/         OPC_Scope, 20, /*->66041*/ // 2 children in Scope
/*66021*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66023*/           OPC_EmitInteger, MVT::i32, 14, 
/*66026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66041*/         /*Scope*/ 20, /*->66062*/
/*66042*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66044*/           OPC_EmitInteger, MVT::i32, 14, 
/*66047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66062*/         0, /*End of Scope*/
/*66063*/       /*SwitchType*/ 44, MVT::v4f32,// ->66109
/*66065*/         OPC_Scope, 20, /*->66087*/ // 2 children in Scope
/*66067*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66069*/           OPC_EmitInteger, MVT::i32, 14, 
/*66072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66075*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66087*/         /*Scope*/ 20, /*->66108*/
/*66088*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66090*/           OPC_EmitInteger, MVT::i32, 14, 
/*66093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66096*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66108*/         0, /*End of Scope*/
/*66109*/       0, // EndSwitchType
/*66110*/     /*Scope*/ 46, /*->66157*/
/*66111*/       OPC_RecordChild0, // #0 = $Vn
/*66112*/       OPC_RecordChild1, // #1 = $Vm
/*66113*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->66135
/*66116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66118*/         OPC_EmitInteger, MVT::i32, 14, 
/*66121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66135*/       /*SwitchType*/ 19, MVT::v4f32,// ->66156
/*66137*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66139*/         OPC_EmitInteger, MVT::i32, 14, 
/*66142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66156*/       0, // EndSwitchType
/*66157*/     0, /*End of Scope*/
/*66158*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->67417
/*66162*/     OPC_Scope, 113, /*->66277*/ // 6 children in Scope
/*66164*/       OPC_MoveChild, 0,
/*66166*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66169*/       OPC_MoveChild, 0,
/*66171*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66174*/       OPC_RecordChild0, // #0 = $Dn
/*66175*/       OPC_RecordChild1, // #1 = $Dm
/*66176*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66178*/       OPC_MoveParent,
/*66179*/       OPC_MoveParent,
/*66180*/       OPC_RecordChild1, // #2 = $Ddin
/*66181*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*66183*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->66230
/*66186*/         OPC_Scope, 20, /*->66208*/ // 2 children in Scope
/*66188*/           OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66190*/           OPC_EmitInteger, MVT::i32, 14, 
/*66193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66208*/         /*Scope*/ 20, /*->66229*/
/*66209*/           OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66211*/           OPC_EmitInteger, MVT::i32, 14, 
/*66214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66217*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66229*/         0, /*End of Scope*/
/*66230*/       /*SwitchType*/ 44, MVT::f32,// ->66276
/*66232*/         OPC_Scope, 20, /*->66254*/ // 2 children in Scope
/*66234*/           OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66236*/           OPC_EmitInteger, MVT::i32, 14, 
/*66239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66254*/         /*Scope*/ 20, /*->66275*/
/*66255*/           OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66257*/           OPC_EmitInteger, MVT::i32, 14, 
/*66260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66275*/         0, /*End of Scope*/
/*66276*/       0, // EndSwitchType
/*66277*/     /*Scope*/ 59, /*->66337*/
/*66278*/       OPC_RecordChild0, // #0 = $dstin
/*66279*/       OPC_MoveChild, 1,
/*66281*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66284*/       OPC_RecordChild0, // #1 = $a
/*66285*/       OPC_RecordChild1, // #2 = $b
/*66286*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66288*/       OPC_MoveParent,
/*66289*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*66291*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66314
/*66294*/         OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66296*/         OPC_EmitInteger, MVT::i32, 14, 
/*66299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66314*/       /*SwitchType*/ 20, MVT::f32,// ->66336
/*66316*/         OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66318*/         OPC_EmitInteger, MVT::i32, 14, 
/*66321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66336*/       0, // EndSwitchType
/*66337*/     /*Scope*/ 59, /*->66397*/
/*66338*/       OPC_MoveChild, 0,
/*66340*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66343*/       OPC_RecordChild0, // #0 = $Dn
/*66344*/       OPC_RecordChild1, // #1 = $Dm
/*66345*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66347*/       OPC_MoveParent,
/*66348*/       OPC_RecordChild1, // #2 = $Ddin
/*66349*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*66351*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66374
/*66354*/         OPC_CheckPatternPredicate, 69, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66356*/         OPC_EmitInteger, MVT::i32, 14, 
/*66359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66374*/       /*SwitchType*/ 20, MVT::f32,// ->66396
/*66376*/         OPC_CheckPatternPredicate, 71, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66378*/         OPC_EmitInteger, MVT::i32, 14, 
/*66381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66396*/       0, // EndSwitchType
/*66397*/     /*Scope*/ 59, /*->66457*/
/*66398*/       OPC_RecordChild0, // #0 = $dstin
/*66399*/       OPC_MoveChild, 1,
/*66401*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66404*/       OPC_RecordChild0, // #1 = $a
/*66405*/       OPC_RecordChild1, // #2 = $b
/*66406*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66408*/       OPC_MoveParent,
/*66409*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*66411*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66434
/*66414*/         OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66416*/         OPC_EmitInteger, MVT::i32, 14, 
/*66419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66434*/       /*SwitchType*/ 20, MVT::f32,// ->66456
/*66436*/         OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66438*/         OPC_EmitInteger, MVT::i32, 14, 
/*66441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66456*/       0, // EndSwitchType
/*66457*/     /*Scope*/ 59, /*->66517*/
/*66458*/       OPC_MoveChild, 0,
/*66460*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66463*/       OPC_RecordChild0, // #0 = $Dn
/*66464*/       OPC_RecordChild1, // #1 = $Dm
/*66465*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66467*/       OPC_MoveParent,
/*66468*/       OPC_RecordChild1, // #2 = $Ddin
/*66469*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*66471*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66494
/*66474*/         OPC_CheckPatternPredicate, 70, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66476*/         OPC_EmitInteger, MVT::i32, 14, 
/*66479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66494*/       /*SwitchType*/ 20, MVT::f32,// ->66516
/*66496*/         OPC_CheckPatternPredicate, 72, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66498*/         OPC_EmitInteger, MVT::i32, 14, 
/*66501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66516*/       0, // EndSwitchType
/*66517*/     /*Scope*/ 1|128,7/*897*/, /*->67416*/
/*66519*/       OPC_RecordChild0, // #0 = $acc
/*66520*/       OPC_Scope, 40|128,2/*296*/, /*->66819*/ // 4 children in Scope
/*66523*/         OPC_MoveChild, 1,
/*66525*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66528*/         OPC_RecordChild0, // #1 = $a
/*66529*/         OPC_RecordChild1, // #2 = $b
/*66530*/         OPC_MoveParent,
/*66531*/         OPC_CheckType, MVT::f32,
/*66533*/         OPC_Scope, 12|128,1/*140*/, /*->66676*/ // 2 children in Scope
/*66536*/           OPC_CheckPatternPredicate, 73, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66538*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66545*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66548*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66557*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66560*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66570*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66577*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66580*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66589*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66592*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66602*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66609*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66612*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66621*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66624*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66634*/           OPC_EmitInteger, MVT::i32, 14, 
/*66637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66640*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66652*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66655*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66664*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66667*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66676*/         /*Scope*/ 12|128,1/*140*/, /*->66818*/
/*66678*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66680*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66687*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66690*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66699*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66702*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66712*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66719*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66722*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66731*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66734*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66744*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66751*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66754*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66763*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66766*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66776*/           OPC_EmitInteger, MVT::i32, 14, 
/*66779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66782*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66794*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66797*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66806*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66809*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66818*/         0, /*End of Scope*/
/*66819*/       /*Scope*/ 29|128,1/*157*/, /*->66978*/
/*66821*/         OPC_RecordChild1, // #1 = $Dm
/*66822*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66844
/*66825*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66827*/           OPC_EmitInteger, MVT::i32, 14, 
/*66830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66844*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->66977
/*66847*/           OPC_Scope, 19, /*->66868*/ // 2 children in Scope
/*66849*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66851*/             OPC_EmitInteger, MVT::i32, 14, 
/*66854*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66857*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66868*/           /*Scope*/ 107, /*->66976*/
/*66869*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66871*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66878*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66881*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66890*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66893*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66903*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66910*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66913*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66922*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66925*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66935*/             OPC_EmitInteger, MVT::i32, 14, 
/*66938*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66941*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66952*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66955*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66964*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66967*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66976*/           0, /*End of Scope*/
/*66977*/         0, // EndSwitchType
/*66978*/       /*Scope*/ 5|128,3/*389*/, /*->67369*/
/*66980*/         OPC_MoveChild, 1,
/*66982*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66985*/         OPC_Scope, 74, /*->67061*/ // 5 children in Scope
/*66987*/           OPC_RecordChild0, // #1 = $Vn
/*66988*/           OPC_MoveChild, 1,
/*66990*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66993*/           OPC_RecordChild0, // #2 = $Vm
/*66994*/           OPC_CheckChild0Type, MVT::v2f32,
/*66996*/           OPC_RecordChild1, // #3 = $lane
/*66997*/           OPC_MoveChild, 1,
/*66999*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67002*/           OPC_MoveParent,
/*67003*/           OPC_MoveParent,
/*67004*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67006*/           OPC_MoveParent,
/*67007*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*67009*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67035
/*67012*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67014*/             OPC_EmitConvertToTarget, 3,
/*67016*/             OPC_EmitInteger, MVT::i32, 14, 
/*67019*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67022*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67035*/           /*SwitchType*/ 23, MVT::v4f32,// ->67060
/*67037*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67039*/             OPC_EmitConvertToTarget, 3,
/*67041*/             OPC_EmitInteger, MVT::i32, 14, 
/*67044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67060*/           0, // EndSwitchType
/*67061*/         /*Scope*/ 74, /*->67136*/
/*67062*/           OPC_MoveChild, 0,
/*67064*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67067*/           OPC_RecordChild0, // #1 = $Vm
/*67068*/           OPC_CheckChild0Type, MVT::v2f32,
/*67070*/           OPC_RecordChild1, // #2 = $lane
/*67071*/           OPC_MoveChild, 1,
/*67073*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67076*/           OPC_MoveParent,
/*67077*/           OPC_MoveParent,
/*67078*/           OPC_RecordChild1, // #3 = $Vn
/*67079*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67081*/           OPC_MoveParent,
/*67082*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*67084*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67110
/*67087*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67089*/             OPC_EmitConvertToTarget, 2,
/*67091*/             OPC_EmitInteger, MVT::i32, 14, 
/*67094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67097*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67110*/           /*SwitchType*/ 23, MVT::v4f32,// ->67135
/*67112*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67114*/             OPC_EmitConvertToTarget, 2,
/*67116*/             OPC_EmitInteger, MVT::i32, 14, 
/*67119*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67122*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67135*/           0, // EndSwitchType
/*67136*/         /*Scope*/ 64, /*->67201*/
/*67137*/           OPC_RecordChild0, // #1 = $src2
/*67138*/           OPC_MoveChild, 1,
/*67140*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67143*/           OPC_RecordChild0, // #2 = $src3
/*67144*/           OPC_CheckChild0Type, MVT::v4f32,
/*67146*/           OPC_RecordChild1, // #3 = $lane
/*67147*/           OPC_MoveChild, 1,
/*67149*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67152*/           OPC_MoveParent,
/*67153*/           OPC_MoveParent,
/*67154*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67156*/           OPC_MoveParent,
/*67157*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*67159*/           OPC_CheckType, MVT::v4f32,
/*67161*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67163*/           OPC_EmitConvertToTarget, 3,
/*67165*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67168*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67177*/           OPC_EmitConvertToTarget, 3,
/*67179*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67182*/           OPC_EmitInteger, MVT::i32, 14, 
/*67185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67201*/         /*Scope*/ 64, /*->67266*/
/*67202*/           OPC_MoveChild, 0,
/*67204*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67207*/           OPC_RecordChild0, // #1 = $src3
/*67208*/           OPC_CheckChild0Type, MVT::v4f32,
/*67210*/           OPC_RecordChild1, // #2 = $lane
/*67211*/           OPC_MoveChild, 1,
/*67213*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67216*/           OPC_MoveParent,
/*67217*/           OPC_MoveParent,
/*67218*/           OPC_RecordChild1, // #3 = $src2
/*67219*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67221*/           OPC_MoveParent,
/*67222*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*67224*/           OPC_CheckType, MVT::v4f32,
/*67226*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67228*/           OPC_EmitConvertToTarget, 2,
/*67230*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67233*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67242*/           OPC_EmitConvertToTarget, 2,
/*67244*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67247*/           OPC_EmitInteger, MVT::i32, 14, 
/*67250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67253*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67266*/         /*Scope*/ 101, /*->67368*/
/*67267*/           OPC_RecordChild0, // #1 = $Vn
/*67268*/           OPC_RecordChild1, // #2 = $Vm
/*67269*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67271*/           OPC_MoveParent,
/*67272*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*67274*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->67321
/*67277*/             OPC_Scope, 20, /*->67299*/ // 2 children in Scope
/*67279*/               OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67281*/               OPC_EmitInteger, MVT::i32, 14, 
/*67284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67299*/             /*Scope*/ 20, /*->67320*/
/*67300*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67302*/               OPC_EmitInteger, MVT::i32, 14, 
/*67305*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67308*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67320*/             0, /*End of Scope*/
/*67321*/           /*SwitchType*/ 44, MVT::v4f32,// ->67367
/*67323*/             OPC_Scope, 20, /*->67345*/ // 2 children in Scope
/*67325*/               OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67327*/               OPC_EmitInteger, MVT::i32, 14, 
/*67330*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67333*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67345*/             /*Scope*/ 20, /*->67366*/
/*67346*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67348*/               OPC_EmitInteger, MVT::i32, 14, 
/*67351*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67354*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67366*/             0, /*End of Scope*/
/*67367*/           0, // EndSwitchType
/*67368*/         0, /*End of Scope*/
/*67369*/       /*Scope*/ 45, /*->67415*/
/*67370*/         OPC_RecordChild1, // #1 = $Vm
/*67371*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67393
/*67374*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67376*/           OPC_EmitInteger, MVT::i32, 14, 
/*67379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67382*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67393*/         /*SwitchType*/ 19, MVT::v4f32,// ->67414
/*67395*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67397*/           OPC_EmitInteger, MVT::i32, 14, 
/*67400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67403*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67414*/         0, // EndSwitchType
/*67415*/       0, /*End of Scope*/
/*67416*/     0, /*End of Scope*/
/*67417*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->67808
/*67421*/     OPC_Scope, 112, /*->67535*/ // 4 children in Scope
/*67423*/       OPC_MoveChild, 0,
/*67425*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67428*/       OPC_RecordChild0, // #0 = $Dn
/*67429*/       OPC_MoveParent,
/*67430*/       OPC_RecordChild1, // #1 = $Dm
/*67431*/       OPC_Scope, 53, /*->67486*/ // 2 children in Scope
/*67433*/         OPC_MoveChild, 2,
/*67435*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67438*/         OPC_RecordChild0, // #2 = $Ddin
/*67439*/         OPC_MoveParent,
/*67440*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67463
/*67443*/           OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67445*/           OPC_EmitInteger, MVT::i32, 14, 
/*67448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67451*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67463*/         /*SwitchType*/ 20, MVT::f32,// ->67485
/*67465*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67467*/           OPC_EmitInteger, MVT::i32, 14, 
/*67470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67485*/         0, // EndSwitchType
/*67486*/       /*Scope*/ 47, /*->67534*/
/*67487*/         OPC_RecordChild2, // #2 = $Ddin
/*67488*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67511
/*67491*/           OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67493*/           OPC_EmitInteger, MVT::i32, 14, 
/*67496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67511*/         /*SwitchType*/ 20, MVT::f32,// ->67533
/*67513*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67515*/           OPC_EmitInteger, MVT::i32, 14, 
/*67518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67521*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67533*/         0, // EndSwitchType
/*67534*/       0, /*End of Scope*/
/*67535*/     /*Scope*/ 36|128,1/*164*/, /*->67701*/
/*67537*/       OPC_RecordChild0, // #0 = $Dn
/*67538*/       OPC_Scope, 54, /*->67594*/ // 2 children in Scope
/*67540*/         OPC_MoveChild, 1,
/*67542*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67545*/         OPC_RecordChild0, // #1 = $Dm
/*67546*/         OPC_MoveParent,
/*67547*/         OPC_RecordChild2, // #2 = $Ddin
/*67548*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67571
/*67551*/           OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67553*/           OPC_EmitInteger, MVT::i32, 14, 
/*67556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67571*/         /*SwitchType*/ 20, MVT::f32,// ->67593
/*67573*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67575*/           OPC_EmitInteger, MVT::i32, 14, 
/*67578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67581*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67593*/         0, // EndSwitchType
/*67594*/       /*Scope*/ 105, /*->67700*/
/*67595*/         OPC_RecordChild1, // #1 = $Dm
/*67596*/         OPC_Scope, 53, /*->67651*/ // 2 children in Scope
/*67598*/           OPC_MoveChild, 2,
/*67600*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67603*/           OPC_RecordChild0, // #2 = $Ddin
/*67604*/           OPC_MoveParent,
/*67605*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67628
/*67608*/             OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67610*/             OPC_EmitInteger, MVT::i32, 14, 
/*67613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67616*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67628*/           /*SwitchType*/ 20, MVT::f32,// ->67650
/*67630*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67632*/             OPC_EmitInteger, MVT::i32, 14, 
/*67635*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67638*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67650*/           0, // EndSwitchType
/*67651*/         /*Scope*/ 47, /*->67699*/
/*67652*/           OPC_RecordChild2, // #2 = $Ddin
/*67653*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67676
/*67656*/             OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67658*/             OPC_EmitInteger, MVT::i32, 14, 
/*67661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67676*/           /*SwitchType*/ 20, MVT::f32,// ->67698
/*67678*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67680*/             OPC_EmitInteger, MVT::i32, 14, 
/*67683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67686*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67698*/           0, // EndSwitchType
/*67699*/         0, /*End of Scope*/
/*67700*/       0, /*End of Scope*/
/*67701*/     /*Scope*/ 55, /*->67757*/
/*67702*/       OPC_MoveChild, 0,
/*67704*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67707*/       OPC_RecordChild0, // #0 = $Vn
/*67708*/       OPC_MoveParent,
/*67709*/       OPC_RecordChild1, // #1 = $Vm
/*67710*/       OPC_RecordChild2, // #2 = $src1
/*67711*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->67734
/*67714*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67716*/         OPC_EmitInteger, MVT::i32, 14, 
/*67719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67734*/       /*SwitchType*/ 20, MVT::v4f32,// ->67756
/*67736*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67738*/         OPC_EmitInteger, MVT::i32, 14, 
/*67741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67756*/       0, // EndSwitchType
/*67757*/     /*Scope*/ 49, /*->67807*/
/*67758*/       OPC_RecordChild0, // #0 = $Vn
/*67759*/       OPC_RecordChild1, // #1 = $Vm
/*67760*/       OPC_RecordChild2, // #2 = $src1
/*67761*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->67784
/*67764*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67766*/         OPC_EmitInteger, MVT::i32, 14, 
/*67769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67784*/       /*SwitchType*/ 20, MVT::v4f32,// ->67806
/*67786*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67788*/         OPC_EmitInteger, MVT::i32, 14, 
/*67791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67806*/       0, // EndSwitchType
/*67807*/     0, /*End of Scope*/
/*67808*/   /*SwitchOpcode*/ 114|128,3/*498*/, TARGET_VAL(ISD::FNEG),// ->68310
/*67812*/     OPC_Scope, 75|128,2/*331*/, /*->68146*/ // 2 children in Scope
/*67815*/       OPC_MoveChild, 0,
/*67817*/       OPC_SwitchOpcode /*3 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->67991
/*67822*/         OPC_Scope, 56, /*->67880*/ // 2 children in Scope
/*67824*/           OPC_MoveChild, 0,
/*67826*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67829*/           OPC_RecordChild0, // #0 = $Dn
/*67830*/           OPC_MoveParent,
/*67831*/           OPC_RecordChild1, // #1 = $Dm
/*67832*/           OPC_RecordChild2, // #2 = $Ddin
/*67833*/           OPC_MoveParent,
/*67834*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67857
/*67837*/             OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67839*/             OPC_EmitInteger, MVT::i32, 14, 
/*67842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67857*/           /*SwitchType*/ 20, MVT::f32,// ->67879
/*67859*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67861*/             OPC_EmitInteger, MVT::i32, 14, 
/*67864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67879*/           0, // EndSwitchType
/*67880*/         /*Scope*/ 109, /*->67990*/
/*67881*/           OPC_RecordChild0, // #0 = $Dn
/*67882*/           OPC_Scope, 55, /*->67939*/ // 2 children in Scope
/*67884*/             OPC_MoveChild, 1,
/*67886*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67889*/             OPC_RecordChild0, // #1 = $Dm
/*67890*/             OPC_MoveParent,
/*67891*/             OPC_RecordChild2, // #2 = $Ddin
/*67892*/             OPC_MoveParent,
/*67893*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67916
/*67896*/               OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67898*/               OPC_EmitInteger, MVT::i32, 14, 
/*67901*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67904*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67916*/             /*SwitchType*/ 20, MVT::f32,// ->67938
/*67918*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67920*/               OPC_EmitInteger, MVT::i32, 14, 
/*67923*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67926*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67938*/             0, // EndSwitchType
/*67939*/           /*Scope*/ 49, /*->67989*/
/*67940*/             OPC_RecordChild1, // #1 = $Dm
/*67941*/             OPC_RecordChild2, // #2 = $Ddin
/*67942*/             OPC_MoveParent,
/*67943*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67966
/*67946*/               OPC_CheckPatternPredicate, 78, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67948*/               OPC_EmitInteger, MVT::i32, 14, 
/*67951*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67954*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67966*/             /*SwitchType*/ 20, MVT::f32,// ->67988
/*67968*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67970*/               OPC_EmitInteger, MVT::i32, 14, 
/*67973*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67976*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67988*/             0, // EndSwitchType
/*67989*/           0, /*End of Scope*/
/*67990*/         0, /*End of Scope*/
/*67991*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->68041
/*67994*/         OPC_RecordChild0, // #0 = $Dn
/*67995*/         OPC_RecordChild1, // #1 = $Dm
/*67996*/         OPC_MoveParent,
/*67997*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68019
/*68000*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68002*/           OPC_EmitInteger, MVT::i32, 14, 
/*68005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68019*/         /*SwitchType*/ 19, MVT::f32,// ->68040
/*68021*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68023*/           OPC_EmitInteger, MVT::i32, 14, 
/*68026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68040*/         0, // EndSwitchType
/*68041*/       /*SwitchOpcode*/ 101, TARGET_VAL(ARMISD::VMOVDRR),// ->68145
/*68044*/         OPC_RecordChild0, // #0 = $Rl
/*68045*/         OPC_RecordChild1, // #1 = $Rh
/*68046*/         OPC_MoveParent,
/*68047*/         OPC_Scope, 47, /*->68096*/ // 2 children in Scope
/*68049*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*68051*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68058*/           OPC_EmitInteger, MVT::i32, 14, 
/*68061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68067*/           OPC_EmitNode, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68079*/           OPC_EmitInteger, MVT::i32, 14, 
/*68082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68085*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68096*/         /*Scope*/ 47, /*->68144*/
/*68097*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*68099*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68106*/           OPC_EmitInteger, MVT::i32, 14, 
/*68109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68112*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68115*/           OPC_EmitNode, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68127*/           OPC_EmitInteger, MVT::i32, 14, 
/*68130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68133*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68144*/         0, /*End of Scope*/
/*68145*/       0, // EndSwitchOpcode
/*68146*/     /*Scope*/ 33|128,1/*161*/, /*->68309*/
/*68148*/       OPC_RecordChild0, // #0 = $Dm
/*68149*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->68170
/*68152*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68154*/         OPC_EmitInteger, MVT::i32, 14, 
/*68157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68170*/       /*SwitchType*/ 96, MVT::f32,// ->68268
/*68172*/         OPC_Scope, 18, /*->68192*/ // 2 children in Scope
/*68174*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68176*/           OPC_EmitInteger, MVT::i32, 14, 
/*68179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68192*/         /*Scope*/ 74, /*->68267*/
/*68193*/           OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68195*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68202*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68205*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68214*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68217*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68227*/           OPC_EmitInteger, MVT::i32, 14, 
/*68230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68233*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68243*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68246*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68255*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68258*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68267*/         0, /*End of Scope*/
/*68268*/       /*SwitchType*/ 18, MVT::v2f32,// ->68288
/*68270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68272*/         OPC_EmitInteger, MVT::i32, 14, 
/*68275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68288*/       /*SwitchType*/ 18, MVT::v4f32,// ->68308
/*68290*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68292*/         OPC_EmitInteger, MVT::i32, 14, 
/*68295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68308*/       0, // EndSwitchType
/*68309*/     0, /*End of Scope*/
/*68310*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->69079
/*68314*/     OPC_Scope, 52, /*->68368*/ // 8 children in Scope
/*68316*/       OPC_MoveChild, 0,
/*68318*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68321*/       OPC_RecordChild0, // #0 = $a
/*68322*/       OPC_MoveParent,
/*68323*/       OPC_RecordChild1, // #1 = $b
/*68324*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68346
/*68327*/         OPC_CheckPatternPredicate, 80, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68329*/         OPC_EmitInteger, MVT::i32, 14, 
/*68332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68346*/       /*SwitchType*/ 19, MVT::f32,// ->68367
/*68348*/         OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68350*/         OPC_EmitInteger, MVT::i32, 14, 
/*68353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68356*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68367*/       0, // EndSwitchType
/*68368*/     /*Scope*/ 25|128,2/*281*/, /*->68651*/
/*68370*/       OPC_RecordChild0, // #0 = $b
/*68371*/       OPC_Scope, 51, /*->68424*/ // 3 children in Scope
/*68373*/         OPC_MoveChild, 1,
/*68375*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68378*/         OPC_RecordChild0, // #1 = $a
/*68379*/         OPC_MoveParent,
/*68380*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68402
/*68383*/           OPC_CheckPatternPredicate, 80, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68385*/           OPC_EmitInteger, MVT::i32, 14, 
/*68388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68402*/         /*SwitchType*/ 19, MVT::f32,// ->68423
/*68404*/           OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68406*/           OPC_EmitInteger, MVT::i32, 14, 
/*68409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68412*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68423*/         0, // EndSwitchType
/*68424*/       /*Scope*/ 29|128,1/*157*/, /*->68583*/
/*68426*/         OPC_RecordChild1, // #1 = $Dm
/*68427*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68449
/*68430*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68432*/           OPC_EmitInteger, MVT::i32, 14, 
/*68435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68438*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68449*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->68582
/*68452*/           OPC_Scope, 19, /*->68473*/ // 2 children in Scope
/*68454*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68456*/             OPC_EmitInteger, MVT::i32, 14, 
/*68459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68462*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68473*/           /*Scope*/ 107, /*->68581*/
/*68474*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68476*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68483*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68486*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68495*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68498*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68508*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68515*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68518*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68527*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68530*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68540*/             OPC_EmitInteger, MVT::i32, 14, 
/*68543*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68546*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68557*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68560*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68569*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68572*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68581*/           0, /*End of Scope*/
/*68582*/         0, // EndSwitchType
/*68583*/       /*Scope*/ 66, /*->68650*/
/*68584*/         OPC_MoveChild, 1,
/*68586*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68589*/         OPC_RecordChild0, // #1 = $Vm
/*68590*/         OPC_CheckChild0Type, MVT::v2f32,
/*68592*/         OPC_RecordChild1, // #2 = $lane
/*68593*/         OPC_MoveChild, 1,
/*68595*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68598*/         OPC_MoveParent,
/*68599*/         OPC_MoveParent,
/*68600*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68625
/*68603*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68605*/           OPC_EmitConvertToTarget, 2,
/*68607*/           OPC_EmitInteger, MVT::i32, 14, 
/*68610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68613*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68625*/         /*SwitchType*/ 22, MVT::v4f32,// ->68649
/*68627*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68629*/           OPC_EmitConvertToTarget, 2,
/*68631*/           OPC_EmitInteger, MVT::i32, 14, 
/*68634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68649*/         0, // EndSwitchType
/*68650*/       0, /*End of Scope*/
/*68651*/     /*Scope*/ 67, /*->68719*/
/*68652*/       OPC_MoveChild, 0,
/*68654*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68657*/       OPC_RecordChild0, // #0 = $Vm
/*68658*/       OPC_CheckChild0Type, MVT::v2f32,
/*68660*/       OPC_RecordChild1, // #1 = $lane
/*68661*/       OPC_MoveChild, 1,
/*68663*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68666*/       OPC_MoveParent,
/*68667*/       OPC_MoveParent,
/*68668*/       OPC_RecordChild1, // #2 = $Vn
/*68669*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68694
/*68672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68674*/         OPC_EmitConvertToTarget, 1,
/*68676*/         OPC_EmitInteger, MVT::i32, 14, 
/*68679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68694*/       /*SwitchType*/ 22, MVT::v4f32,// ->68718
/*68696*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68698*/         OPC_EmitConvertToTarget, 1,
/*68700*/         OPC_EmitInteger, MVT::i32, 14, 
/*68703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68718*/       0, // EndSwitchType
/*68719*/     /*Scope*/ 56, /*->68776*/
/*68720*/       OPC_RecordChild0, // #0 = $src1
/*68721*/       OPC_MoveChild, 1,
/*68723*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68726*/       OPC_RecordChild0, // #1 = $src2
/*68727*/       OPC_CheckChild0Type, MVT::v4f32,
/*68729*/       OPC_RecordChild1, // #2 = $lane
/*68730*/       OPC_MoveChild, 1,
/*68732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68735*/       OPC_MoveParent,
/*68736*/       OPC_MoveParent,
/*68737*/       OPC_CheckType, MVT::v4f32,
/*68739*/       OPC_EmitConvertToTarget, 2,
/*68741*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68744*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*68753*/       OPC_EmitConvertToTarget, 2,
/*68755*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68758*/       OPC_EmitInteger, MVT::i32, 14, 
/*68761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68776*/     /*Scope*/ 56, /*->68833*/
/*68777*/       OPC_MoveChild, 0,
/*68779*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68782*/       OPC_RecordChild0, // #0 = $src2
/*68783*/       OPC_CheckChild0Type, MVT::v4f32,
/*68785*/       OPC_RecordChild1, // #1 = $lane
/*68786*/       OPC_MoveChild, 1,
/*68788*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68791*/       OPC_MoveParent,
/*68792*/       OPC_MoveParent,
/*68793*/       OPC_RecordChild1, // #2 = $src1
/*68794*/       OPC_CheckType, MVT::v4f32,
/*68796*/       OPC_EmitConvertToTarget, 1,
/*68798*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68801*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68810*/       OPC_EmitConvertToTarget, 1,
/*68812*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68815*/       OPC_EmitInteger, MVT::i32, 14, 
/*68818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68833*/     /*Scope*/ 98, /*->68932*/
/*68834*/       OPC_RecordChild0, // #0 = $Rn
/*68835*/       OPC_MoveChild, 1,
/*68837*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68840*/       OPC_RecordChild0, // #1 = $Rm
/*68841*/       OPC_CheckChild0Type, MVT::f32,
/*68843*/       OPC_MoveParent,
/*68844*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->68888
/*68847*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68854*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68857*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68867*/         OPC_EmitInteger, MVT::i32, 0, 
/*68870*/         OPC_EmitInteger, MVT::i32, 14, 
/*68873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68888*/       /*SwitchType*/ 41, MVT::v4f32,// ->68931
/*68890*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68897*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68900*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68910*/         OPC_EmitInteger, MVT::i32, 0, 
/*68913*/         OPC_EmitInteger, MVT::i32, 14, 
/*68916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68931*/       0, // EndSwitchType
/*68932*/     /*Scope*/ 98, /*->69031*/
/*68933*/       OPC_MoveChild, 0,
/*68935*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68938*/       OPC_RecordChild0, // #0 = $Rm
/*68939*/       OPC_CheckChild0Type, MVT::f32,
/*68941*/       OPC_MoveParent,
/*68942*/       OPC_RecordChild1, // #1 = $Rn
/*68943*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->68987
/*68946*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68953*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68956*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*68966*/         OPC_EmitInteger, MVT::i32, 0, 
/*68969*/         OPC_EmitInteger, MVT::i32, 14, 
/*68972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68987*/       /*SwitchType*/ 41, MVT::v4f32,// ->69030
/*68989*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68996*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68999*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69009*/         OPC_EmitInteger, MVT::i32, 0, 
/*69012*/         OPC_EmitInteger, MVT::i32, 14, 
/*69015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69030*/       0, // EndSwitchType
/*69031*/     /*Scope*/ 46, /*->69078*/
/*69032*/       OPC_RecordChild0, // #0 = $Vn
/*69033*/       OPC_RecordChild1, // #1 = $Vm
/*69034*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->69056
/*69037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69039*/         OPC_EmitInteger, MVT::i32, 14, 
/*69042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69056*/       /*SwitchType*/ 19, MVT::v4f32,// ->69077
/*69058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69060*/         OPC_EmitInteger, MVT::i32, 14, 
/*69063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69077*/       0, // EndSwitchType
/*69078*/     0, /*End of Scope*/
/*69079*/   /*SwitchOpcode*/ 8|128,2/*264*/, TARGET_VAL(ISD::FABS),// ->69347
/*69083*/     OPC_Scope, 98, /*->69183*/ // 2 children in Scope
/*69085*/       OPC_MoveChild, 0,
/*69087*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*69090*/       OPC_RecordChild0, // #0 = $Rl
/*69091*/       OPC_RecordChild1, // #1 = $Rh
/*69092*/       OPC_MoveParent,
/*69093*/       OPC_Scope, 43, /*->69138*/ // 2 children in Scope
/*69095*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*69097*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69104*/         OPC_EmitInteger, MVT::i32, 14, 
/*69107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69110*/         OPC_EmitNode, TARGET_VAL(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69121*/         OPC_EmitInteger, MVT::i32, 14, 
/*69124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69138*/       /*Scope*/ 43, /*->69182*/
/*69139*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*69141*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69148*/         OPC_EmitInteger, MVT::i32, 14, 
/*69151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69154*/         OPC_EmitNode, TARGET_VAL(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69165*/         OPC_EmitInteger, MVT::i32, 14, 
/*69168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69171*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69182*/       0, /*End of Scope*/
/*69183*/     /*Scope*/ 33|128,1/*161*/, /*->69346*/
/*69185*/       OPC_RecordChild0, // #0 = $Dm
/*69186*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->69207
/*69189*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69191*/         OPC_EmitInteger, MVT::i32, 14, 
/*69194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69207*/       /*SwitchType*/ 96, MVT::f32,// ->69305
/*69209*/         OPC_Scope, 18, /*->69229*/ // 2 children in Scope
/*69211*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69213*/           OPC_EmitInteger, MVT::i32, 14, 
/*69216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69229*/         /*Scope*/ 74, /*->69304*/
/*69230*/           OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69232*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69239*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69242*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69251*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69254*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69264*/           OPC_EmitInteger, MVT::i32, 14, 
/*69267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69270*/           OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69280*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69283*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69292*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69295*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69304*/         0, /*End of Scope*/
/*69305*/       /*SwitchType*/ 18, MVT::v2f32,// ->69325
/*69307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69309*/         OPC_EmitInteger, MVT::i32, 14, 
/*69312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69325*/       /*SwitchType*/ 18, MVT::v4f32,// ->69345
/*69327*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69329*/         OPC_EmitInteger, MVT::i32, 14, 
/*69332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69345*/       0, // EndSwitchType
/*69346*/     0, /*End of Scope*/
/*69347*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->69407
/*69350*/     OPC_RecordNode, // #0 = $imm
/*69351*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->69379
/*69354*/       OPC_CheckPredicate, 83, // Predicate_vfp_f64imm
/*69356*/       OPC_CheckPatternPredicate, 82, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*69358*/       OPC_EmitConvertToTarget, 0,
/*69360*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4133
/*69363*/       OPC_EmitInteger, MVT::i32, 14, 
/*69366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4133>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4133:f64 (fpimm:f64):$imm))
/*69379*/     /*SwitchType*/ 25, MVT::f32,// ->69406
/*69381*/       OPC_CheckPredicate, 84, // Predicate_vfp_f32imm
/*69383*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasVFP3())
/*69385*/       OPC_EmitConvertToTarget, 0,
/*69387*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4132
/*69390*/       OPC_EmitInteger, MVT::i32, 14, 
/*69393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4132>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4132:f32 (fpimm:f32):$imm))
/*69406*/     0, // EndSwitchType
/*69407*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->69456
/*69410*/     OPC_RecordChild0, // #0 = $Dn
/*69411*/     OPC_RecordChild1, // #1 = $Dm
/*69412*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69434
/*69415*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69417*/       OPC_EmitInteger, MVT::i32, 14, 
/*69420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69434*/     /*SwitchType*/ 19, MVT::f32,// ->69455
/*69436*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69438*/       OPC_EmitInteger, MVT::i32, 14, 
/*69441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69455*/     0, // EndSwitchType
/*69456*/   /*SwitchOpcode*/ 56, TARGET_VAL(ISD::FMAXNUM),// ->69515
/*69459*/     OPC_RecordChild0, // #0 = $Sn
/*69460*/     OPC_RecordChild1, // #1 = $Sm
/*69461*/     OPC_SwitchType /*4 cases */, 11, MVT::f32,// ->69475
/*69464*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69475*/     /*SwitchType*/ 11, MVT::f64,// ->69488
/*69477*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69488*/     /*SwitchType*/ 11, MVT::v2f32,// ->69501
/*69490*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69501*/     /*SwitchType*/ 11, MVT::v4f32,// ->69514
/*69503*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69514*/     0, // EndSwitchType
/*69515*/   /*SwitchOpcode*/ 56, TARGET_VAL(ISD::FMINNUM),// ->69574
/*69518*/     OPC_RecordChild0, // #0 = $Sn
/*69519*/     OPC_RecordChild1, // #1 = $Sm
/*69520*/     OPC_SwitchType /*4 cases */, 11, MVT::f32,// ->69534
/*69523*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69534*/     /*SwitchType*/ 11, MVT::f64,// ->69547
/*69536*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69547*/     /*SwitchType*/ 11, MVT::v2f32,// ->69560
/*69549*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69560*/     /*SwitchType*/ 11, MVT::v4f32,// ->69573
/*69562*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69573*/     0, // EndSwitchType
/*69574*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->69598
/*69577*/     OPC_RecordChild0, // #0 = $Sm
/*69578*/     OPC_CheckType, MVT::f64,
/*69580*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69582*/     OPC_EmitInteger, MVT::i32, 14, 
/*69585*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69588*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*69598*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->69622
/*69601*/     OPC_RecordChild0, // #0 = $Dm
/*69602*/     OPC_CheckType, MVT::f32,
/*69604*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69606*/     OPC_EmitInteger, MVT::i32, 14, 
/*69609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*69622*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->69668
/*69625*/     OPC_RecordChild0, // #0 = $Sm
/*69626*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69647
/*69629*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69631*/       OPC_EmitInteger, MVT::i32, 14, 
/*69634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*69647*/     /*SwitchType*/ 18, MVT::f64,// ->69667
/*69649*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69651*/       OPC_EmitInteger, MVT::i32, 14, 
/*69654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*69667*/     0, // EndSwitchType
/*69668*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->69714
/*69671*/     OPC_RecordChild0, // #0 = $Sm
/*69672*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69693
/*69675*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69677*/       OPC_EmitInteger, MVT::i32, 14, 
/*69680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*69693*/     /*SwitchType*/ 18, MVT::f64,// ->69713
/*69695*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69697*/       OPC_EmitInteger, MVT::i32, 14, 
/*69700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*69713*/     0, // EndSwitchType
/*69714*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->69760
/*69717*/     OPC_RecordChild0, // #0 = $Sm
/*69718*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69739
/*69721*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69723*/       OPC_EmitInteger, MVT::i32, 14, 
/*69726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*69739*/     /*SwitchType*/ 18, MVT::f64,// ->69759
/*69741*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69743*/       OPC_EmitInteger, MVT::i32, 14, 
/*69746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*69759*/     0, // EndSwitchType
/*69760*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->69790
/*69763*/     OPC_RecordChild0, // #0 = $Sm
/*69764*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69777
/*69767*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*69777*/     /*SwitchType*/ 10, MVT::f64,// ->69789
/*69779*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*69789*/     0, // EndSwitchType
/*69790*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->69820
/*69793*/     OPC_RecordChild0, // #0 = $Sm
/*69794*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69807
/*69797*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*69807*/     /*SwitchType*/ 10, MVT::f64,// ->69819
/*69809*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*69819*/     0, // EndSwitchType
/*69820*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->69850
/*69823*/     OPC_RecordChild0, // #0 = $Sm
/*69824*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69837
/*69827*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*69837*/     /*SwitchType*/ 10, MVT::f64,// ->69849
/*69839*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*69849*/     0, // EndSwitchType
/*69850*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->69896
/*69853*/     OPC_RecordChild0, // #0 = $Dm
/*69854*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69875
/*69857*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69859*/       OPC_EmitInteger, MVT::i32, 14, 
/*69862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*69875*/     /*SwitchType*/ 18, MVT::f32,// ->69895
/*69877*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69879*/       OPC_EmitInteger, MVT::i32, 14, 
/*69882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*69895*/     0, // EndSwitchType
/*69896*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->69920
/*69899*/     OPC_RecordChild0, // #0 = $Rt
/*69900*/     OPC_RecordChild1, // #1 = $Rt2
/*69901*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69903*/     OPC_EmitInteger, MVT::i32, 14, 
/*69906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*69920*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->69988
/*69923*/     OPC_RecordChild0, // #0 = $a
/*69924*/     OPC_CheckChild0Type, MVT::i32,
/*69926*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->69957
/*69929*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69932*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69941*/       OPC_EmitInteger, MVT::i32, 14, 
/*69944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69957*/     /*SwitchType*/ 28, MVT::f64,// ->69987
/*69959*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69962*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69971*/       OPC_EmitInteger, MVT::i32, 14, 
/*69974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69987*/     0, // EndSwitchType
/*69988*/   /*SwitchOpcode*/ 27|128,1/*155*/, TARGET_VAL(ISD::FMAXNAN),// ->70147
/*69992*/     OPC_RecordChild0, // #0 = $a
/*69993*/     OPC_RecordChild1, // #1 = $b
/*69994*/     OPC_SwitchType /*3 cases */, 107, MVT::f32,// ->70104
/*69997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69999*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70006*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70009*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70018*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70021*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70031*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70038*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70041*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70050*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70053*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70063*/       OPC_EmitInteger, MVT::i32, 14, 
/*70066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70069*/       OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70080*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70083*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70092*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70095*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70104*/     /*SwitchType*/ 19, MVT::v2f32,// ->70125
/*70106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70108*/       OPC_EmitInteger, MVT::i32, 14, 
/*70111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70125*/     /*SwitchType*/ 19, MVT::v4f32,// ->70146
/*70127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70129*/       OPC_EmitInteger, MVT::i32, 14, 
/*70132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70146*/     0, // EndSwitchType
/*70147*/   /*SwitchOpcode*/ 27|128,1/*155*/, TARGET_VAL(ISD::FMINNAN),// ->70306
/*70151*/     OPC_RecordChild0, // #0 = $a
/*70152*/     OPC_RecordChild1, // #1 = $b
/*70153*/     OPC_SwitchType /*3 cases */, 107, MVT::f32,// ->70263
/*70156*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70158*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70165*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70168*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70177*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70180*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70190*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70197*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70200*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70209*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70212*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70222*/       OPC_EmitInteger, MVT::i32, 14, 
/*70225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70228*/       OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70239*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70242*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70251*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70254*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70263*/     /*SwitchType*/ 19, MVT::v2f32,// ->70284
/*70265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70267*/       OPC_EmitInteger, MVT::i32, 14, 
/*70270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70284*/     /*SwitchType*/ 19, MVT::v4f32,// ->70305
/*70286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70288*/       OPC_EmitInteger, MVT::i32, 14, 
/*70291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70305*/     0, // EndSwitchType
/*70306*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->70516
/*70310*/     OPC_Scope, 32, /*->70344*/ // 2 children in Scope
/*70312*/       OPC_MoveChild, 0,
/*70314*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70317*/       OPC_MoveParent,
/*70318*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*70320*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->70332
/*70323*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*70325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*70332*/       /*SwitchType*/ 9, MVT::v4i32,// ->70343
/*70334*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*70336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*70343*/       0, // EndSwitchType
/*70344*/     /*Scope*/ 41|128,1/*169*/, /*->70515*/
/*70346*/       OPC_RecordChild0, // #0 = $SIMM
/*70347*/       OPC_MoveChild, 0,
/*70349*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70352*/       OPC_MoveParent,
/*70353*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->70374
/*70356*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70358*/         OPC_EmitInteger, MVT::i32, 14, 
/*70361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70374*/       /*SwitchType*/ 18, MVT::v16i8,// ->70394
/*70376*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70378*/         OPC_EmitInteger, MVT::i32, 14, 
/*70381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70394*/       /*SwitchType*/ 18, MVT::v4i16,// ->70414
/*70396*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70398*/         OPC_EmitInteger, MVT::i32, 14, 
/*70401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70414*/       /*SwitchType*/ 18, MVT::v8i16,// ->70434
/*70416*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70418*/         OPC_EmitInteger, MVT::i32, 14, 
/*70421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70434*/       /*SwitchType*/ 18, MVT::v2i32,// ->70454
/*70436*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70438*/         OPC_EmitInteger, MVT::i32, 14, 
/*70441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*70454*/       /*SwitchType*/ 18, MVT::v4i32,// ->70474
/*70456*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70458*/         OPC_EmitInteger, MVT::i32, 14, 
/*70461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*70474*/       /*SwitchType*/ 18, MVT::v1i64,// ->70494
/*70476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70478*/         OPC_EmitInteger, MVT::i32, 14, 
/*70481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*70494*/       /*SwitchType*/ 18, MVT::v2i64,// ->70514
/*70496*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70498*/         OPC_EmitInteger, MVT::i32, 14, 
/*70501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*70514*/       0, // EndSwitchType
/*70515*/     0, /*End of Scope*/
/*70516*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71239
/*70520*/     OPC_RecordChild0, // #0 = $src
/*70521*/     OPC_Scope, 11|128,2/*267*/, /*->70791*/ // 4 children in Scope
/*70524*/       OPC_MoveChild, 1,
/*70526*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70529*/       OPC_RecordMemRef,
/*70530*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70531*/       OPC_CheckFoldableChainNode,
/*70532*/       OPC_RecordChild1, // #2 = $Rn
/*70533*/       OPC_CheckChild1Type, MVT::i32,
/*70535*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*70537*/       OPC_CheckType, MVT::i32,
/*70539*/       OPC_Scope, 84, /*->70625*/ // 4 children in Scope
/*70541*/         OPC_CheckPredicate, 30, // Predicate_extload
/*70543*/         OPC_Scope, 39, /*->70584*/ // 2 children in Scope
/*70545*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*70547*/           OPC_MoveParent,
/*70548*/           OPC_RecordChild2, // #3 = $lane
/*70549*/           OPC_MoveChild, 2,
/*70551*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70554*/           OPC_MoveParent,
/*70555*/           OPC_CheckType, MVT::v8i8,
/*70557*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70559*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70562*/           OPC_EmitMergeInputChains1_1,
/*70563*/           OPC_EmitConvertToTarget, 3,
/*70565*/           OPC_EmitInteger, MVT::i32, 14, 
/*70568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70571*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*70584*/         /*Scope*/ 39, /*->70624*/
/*70585*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*70587*/           OPC_MoveParent,
/*70588*/           OPC_RecordChild2, // #3 = $lane
/*70589*/           OPC_MoveChild, 2,
/*70591*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70594*/           OPC_MoveParent,
/*70595*/           OPC_CheckType, MVT::v4i16,
/*70597*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70599*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70602*/           OPC_EmitMergeInputChains1_1,
/*70603*/           OPC_EmitConvertToTarget, 3,
/*70605*/           OPC_EmitInteger, MVT::i32, 14, 
/*70608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70611*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*70624*/         0, /*End of Scope*/
/*70625*/       /*Scope*/ 39, /*->70665*/
/*70626*/         OPC_CheckPredicate, 52, // Predicate_load
/*70628*/         OPC_MoveParent,
/*70629*/         OPC_RecordChild2, // #3 = $lane
/*70630*/         OPC_MoveChild, 2,
/*70632*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70635*/         OPC_MoveParent,
/*70636*/         OPC_CheckType, MVT::v2i32,
/*70638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70640*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70643*/         OPC_EmitMergeInputChains1_1,
/*70644*/         OPC_EmitConvertToTarget, 3,
/*70646*/         OPC_EmitInteger, MVT::i32, 14, 
/*70649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*70665*/       /*Scope*/ 84, /*->70750*/
/*70666*/         OPC_CheckPredicate, 30, // Predicate_extload
/*70668*/         OPC_Scope, 39, /*->70709*/ // 2 children in Scope
/*70670*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*70672*/           OPC_MoveParent,
/*70673*/           OPC_RecordChild2, // #3 = $lane
/*70674*/           OPC_MoveChild, 2,
/*70676*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70679*/           OPC_MoveParent,
/*70680*/           OPC_CheckType, MVT::v16i8,
/*70682*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70684*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70687*/           OPC_EmitMergeInputChains1_1,
/*70688*/           OPC_EmitConvertToTarget, 3,
/*70690*/           OPC_EmitInteger, MVT::i32, 14, 
/*70693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*70709*/         /*Scope*/ 39, /*->70749*/
/*70710*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*70712*/           OPC_MoveParent,
/*70713*/           OPC_RecordChild2, // #3 = $lane
/*70714*/           OPC_MoveChild, 2,
/*70716*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70719*/           OPC_MoveParent,
/*70720*/           OPC_CheckType, MVT::v8i16,
/*70722*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70724*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70727*/           OPC_EmitMergeInputChains1_1,
/*70728*/           OPC_EmitConvertToTarget, 3,
/*70730*/           OPC_EmitInteger, MVT::i32, 14, 
/*70733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*70749*/         0, /*End of Scope*/
/*70750*/       /*Scope*/ 39, /*->70790*/
/*70751*/         OPC_CheckPredicate, 52, // Predicate_load
/*70753*/         OPC_MoveParent,
/*70754*/         OPC_RecordChild2, // #3 = $lane
/*70755*/         OPC_MoveChild, 2,
/*70757*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70760*/         OPC_MoveParent,
/*70761*/         OPC_CheckType, MVT::v4i32,
/*70763*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70765*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70768*/         OPC_EmitMergeInputChains1_1,
/*70769*/         OPC_EmitConvertToTarget, 3,
/*70771*/         OPC_EmitInteger, MVT::i32, 14, 
/*70774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*70790*/       0, /*End of Scope*/
/*70791*/     /*Scope*/ 21|128,2/*277*/, /*->71070*/
/*70793*/       OPC_RecordChild1, // #1 = $R
/*70794*/       OPC_Scope, 59, /*->70855*/ // 4 children in Scope
/*70796*/         OPC_CheckChild1Type, MVT::i32,
/*70798*/         OPC_RecordChild2, // #2 = $lane
/*70799*/         OPC_MoveChild, 2,
/*70801*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70804*/         OPC_MoveParent,
/*70805*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->70830
/*70808*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70810*/           OPC_EmitConvertToTarget, 2,
/*70812*/           OPC_EmitInteger, MVT::i32, 14, 
/*70815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70818*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70830*/         /*SwitchType*/ 22, MVT::v4i16,// ->70854
/*70832*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70834*/           OPC_EmitConvertToTarget, 2,
/*70836*/           OPC_EmitInteger, MVT::i32, 14, 
/*70839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70854*/         0, // EndSwitchType
/*70855*/       /*Scope*/ 31, /*->70887*/
/*70856*/         OPC_RecordChild2, // #2 = $lane
/*70857*/         OPC_MoveChild, 2,
/*70859*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70862*/         OPC_MoveParent,
/*70863*/         OPC_CheckType, MVT::v2i32,
/*70865*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70867*/         OPC_EmitConvertToTarget, 2,
/*70869*/         OPC_EmitInteger, MVT::i32, 14, 
/*70872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70887*/       /*Scope*/ 119, /*->71007*/
/*70888*/         OPC_CheckChild1Type, MVT::i32,
/*70890*/         OPC_RecordChild2, // #2 = $lane
/*70891*/         OPC_MoveChild, 2,
/*70893*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70896*/         OPC_MoveParent,
/*70897*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->70952
/*70900*/           OPC_EmitConvertToTarget, 2,
/*70902*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*70905*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*70914*/           OPC_EmitConvertToTarget, 2,
/*70916*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*70919*/           OPC_EmitInteger, MVT::i32, 14, 
/*70922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70925*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70937*/           OPC_EmitConvertToTarget, 2,
/*70939*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*70942*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*70952*/         /*SwitchType*/ 52, MVT::v8i16,// ->71006
/*70954*/           OPC_EmitConvertToTarget, 2,
/*70956*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*70959*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*70968*/           OPC_EmitConvertToTarget, 2,
/*70970*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*70973*/           OPC_EmitInteger, MVT::i32, 14, 
/*70976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70979*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70991*/           OPC_EmitConvertToTarget, 2,
/*70993*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*70996*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*71006*/         0, // EndSwitchType
/*71007*/       /*Scope*/ 61, /*->71069*/
/*71008*/         OPC_RecordChild2, // #2 = $lane
/*71009*/         OPC_MoveChild, 2,
/*71011*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71014*/         OPC_MoveParent,
/*71015*/         OPC_CheckType, MVT::v4i32,
/*71017*/         OPC_EmitConvertToTarget, 2,
/*71019*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*71022*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*71031*/         OPC_EmitConvertToTarget, 2,
/*71033*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*71036*/         OPC_EmitInteger, MVT::i32, 14, 
/*71039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71042*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71054*/         OPC_EmitConvertToTarget, 2,
/*71056*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*71059*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*71069*/       0, /*End of Scope*/
/*71070*/     /*Scope*/ 81, /*->71152*/
/*71071*/       OPC_MoveChild, 1,
/*71073*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71076*/       OPC_RecordMemRef,
/*71077*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71078*/       OPC_CheckFoldableChainNode,
/*71079*/       OPC_RecordChild1, // #2 = $addr
/*71080*/       OPC_CheckChild1Type, MVT::i32,
/*71082*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71084*/       OPC_CheckPredicate, 52, // Predicate_load
/*71086*/       OPC_CheckType, MVT::f32,
/*71088*/       OPC_MoveParent,
/*71089*/       OPC_RecordChild2, // #3 = $lane
/*71090*/       OPC_MoveChild, 2,
/*71092*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71095*/       OPC_MoveParent,
/*71096*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->71124
/*71099*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71102*/         OPC_EmitMergeInputChains1_1,
/*71103*/         OPC_EmitConvertToTarget, 3,
/*71105*/         OPC_EmitInteger, MVT::i32, 14, 
/*71108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*71124*/       /*SwitchType*/ 25, MVT::v4f32,// ->71151
/*71126*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71129*/         OPC_EmitMergeInputChains1_1,
/*71130*/         OPC_EmitConvertToTarget, 3,
/*71132*/         OPC_EmitInteger, MVT::i32, 14, 
/*71135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*71151*/       0, // EndSwitchType
/*71152*/     /*Scope*/ 85, /*->71238*/
/*71153*/       OPC_RecordChild1, // #1 = $src2
/*71154*/       OPC_RecordChild2, // #2 = $src3
/*71155*/       OPC_MoveChild, 2,
/*71157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71160*/       OPC_MoveParent,
/*71161*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->71179
/*71164*/         OPC_EmitConvertToTarget, 2,
/*71166*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*71169*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*71179*/       /*SwitchType*/ 27, MVT::v2f32,// ->71208
/*71181*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71184*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71193*/         OPC_EmitConvertToTarget, 2,
/*71195*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71198*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71208*/       /*SwitchType*/ 27, MVT::v4f32,// ->71237
/*71210*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71213*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71222*/         OPC_EmitConvertToTarget, 2,
/*71224*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71227*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71237*/       0, // EndSwitchType
/*71238*/     0, /*End of Scope*/
/*71239*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->71828
/*71243*/     OPC_Scope, 72|128,1/*200*/, /*->71446*/ // 4 children in Scope
/*71246*/       OPC_MoveChild, 0,
/*71248*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71251*/       OPC_RecordMemRef,
/*71252*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71253*/       OPC_RecordChild1, // #1 = $Rn
/*71254*/       OPC_CheckChild1Type, MVT::i32,
/*71256*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71258*/       OPC_CheckType, MVT::i32,
/*71260*/       OPC_Scope, 62, /*->71324*/ // 4 children in Scope
/*71262*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71264*/         OPC_Scope, 28, /*->71294*/ // 2 children in Scope
/*71266*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71268*/           OPC_MoveParent,
/*71269*/           OPC_CheckType, MVT::v8i8,
/*71271*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71273*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71276*/           OPC_EmitMergeInputChains1_0,
/*71277*/           OPC_EmitInteger, MVT::i32, 14, 
/*71280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71294*/         /*Scope*/ 28, /*->71323*/
/*71295*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71297*/           OPC_MoveParent,
/*71298*/           OPC_CheckType, MVT::v4i16,
/*71300*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71302*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71305*/           OPC_EmitMergeInputChains1_0,
/*71306*/           OPC_EmitInteger, MVT::i32, 14, 
/*71309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*71323*/         0, /*End of Scope*/
/*71324*/       /*Scope*/ 28, /*->71353*/
/*71325*/         OPC_CheckPredicate, 52, // Predicate_load
/*71327*/         OPC_MoveParent,
/*71328*/         OPC_CheckType, MVT::v2i32,
/*71330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71332*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71335*/         OPC_EmitMergeInputChains1_0,
/*71336*/         OPC_EmitInteger, MVT::i32, 14, 
/*71339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*71353*/       /*Scope*/ 62, /*->71416*/
/*71354*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71356*/         OPC_Scope, 28, /*->71386*/ // 2 children in Scope
/*71358*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71360*/           OPC_MoveParent,
/*71361*/           OPC_CheckType, MVT::v16i8,
/*71363*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71365*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71368*/           OPC_EmitMergeInputChains1_0,
/*71369*/           OPC_EmitInteger, MVT::i32, 14, 
/*71372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*71386*/         /*Scope*/ 28, /*->71415*/
/*71387*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71389*/           OPC_MoveParent,
/*71390*/           OPC_CheckType, MVT::v8i16,
/*71392*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71394*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71397*/           OPC_EmitMergeInputChains1_0,
/*71398*/           OPC_EmitInteger, MVT::i32, 14, 
/*71401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*71415*/         0, /*End of Scope*/
/*71416*/       /*Scope*/ 28, /*->71445*/
/*71417*/         OPC_CheckPredicate, 52, // Predicate_load
/*71419*/         OPC_MoveParent,
/*71420*/         OPC_CheckType, MVT::v4i32,
/*71422*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71424*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71427*/         OPC_EmitMergeInputChains1_0,
/*71428*/         OPC_EmitInteger, MVT::i32, 14, 
/*71431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*71445*/       0, /*End of Scope*/
/*71446*/     /*Scope*/ 20|128,1/*148*/, /*->71596*/
/*71448*/       OPC_RecordChild0, // #0 = $R
/*71449*/       OPC_CheckChild0Type, MVT::i32,
/*71451*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->71472
/*71454*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71456*/         OPC_EmitInteger, MVT::i32, 14, 
/*71459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*71472*/       /*SwitchType*/ 18, MVT::v4i16,// ->71492
/*71474*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71476*/         OPC_EmitInteger, MVT::i32, 14, 
/*71479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*71492*/       /*SwitchType*/ 41, MVT::v2i32,// ->71535
/*71494*/         OPC_Scope, 18, /*->71514*/ // 2 children in Scope
/*71496*/           OPC_CheckPatternPredicate, 56, // (!Subtarget->isSwift()) && (Subtarget->hasNEON())
/*71498*/           OPC_EmitInteger, MVT::i32, 14, 
/*71501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*71514*/         /*Scope*/ 19, /*->71534*/
/*71515*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*71517*/           OPC_EmitInteger, MVT::i32, 14, 
/*71520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*71534*/         0, /*End of Scope*/
/*71535*/       /*SwitchType*/ 18, MVT::v16i8,// ->71555
/*71537*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71539*/         OPC_EmitInteger, MVT::i32, 14, 
/*71542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*71555*/       /*SwitchType*/ 18, MVT::v8i16,// ->71575
/*71557*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71559*/         OPC_EmitInteger, MVT::i32, 14, 
/*71562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*71575*/       /*SwitchType*/ 18, MVT::v4i32,// ->71595
/*71577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71579*/         OPC_EmitInteger, MVT::i32, 14, 
/*71582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*71595*/       0, // EndSwitchType
/*71596*/     /*Scope*/ 11|128,1/*139*/, /*->71737*/
/*71598*/       OPC_MoveChild, 0,
/*71600*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->71664
/*71604*/         OPC_RecordMemRef,
/*71605*/         OPC_RecordNode, // #0 = 'ld' chained node
/*71606*/         OPC_RecordChild1, // #1 = $addr
/*71607*/         OPC_CheckChild1Type, MVT::i32,
/*71609*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71611*/         OPC_CheckPredicate, 52, // Predicate_load
/*71613*/         OPC_CheckType, MVT::f32,
/*71615*/         OPC_MoveParent,
/*71616*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->71640
/*71619*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71622*/           OPC_EmitMergeInputChains1_0,
/*71623*/           OPC_EmitInteger, MVT::i32, 14, 
/*71626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71629*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*71640*/         /*SwitchType*/ 21, MVT::v4f32,// ->71663
/*71642*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71645*/           OPC_EmitMergeInputChains1_0,
/*71646*/           OPC_EmitInteger, MVT::i32, 14, 
/*71649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71652*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*71663*/         0, // EndSwitchType
/*71664*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->71736
/*71667*/         OPC_RecordChild0, // #0 = $R
/*71668*/         OPC_CheckChild0Type, MVT::i32,
/*71670*/         OPC_CheckType, MVT::f32,
/*71672*/         OPC_MoveParent,
/*71673*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->71717
/*71676*/           OPC_Scope, 18, /*->71696*/ // 2 children in Scope
/*71678*/             OPC_CheckPatternPredicate, 56, // (!Subtarget->isSwift()) && (Subtarget->hasNEON())
/*71680*/             OPC_EmitInteger, MVT::i32, 14, 
/*71683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71686*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*71696*/           /*Scope*/ 19, /*->71716*/
/*71697*/             OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*71699*/             OPC_EmitInteger, MVT::i32, 14, 
/*71702*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71705*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*71716*/           0, /*End of Scope*/
/*71717*/         /*SwitchType*/ 16, MVT::v4f32,// ->71735
/*71719*/           OPC_EmitInteger, MVT::i32, 14, 
/*71722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71725*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*71735*/         0, // EndSwitchType
/*71736*/       0, // EndSwitchOpcode
/*71737*/     /*Scope*/ 89, /*->71827*/
/*71738*/       OPC_RecordChild0, // #0 = $src
/*71739*/       OPC_CheckChild0Type, MVT::f32,
/*71741*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->71784
/*71744*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71751*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71754*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71764*/         OPC_EmitInteger, MVT::i32, 0, 
/*71767*/         OPC_EmitInteger, MVT::i32, 14, 
/*71770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71784*/       /*SwitchType*/ 40, MVT::v4f32,// ->71826
/*71786*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71793*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71796*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71806*/         OPC_EmitInteger, MVT::i32, 0, 
/*71809*/         OPC_EmitInteger, MVT::i32, 14, 
/*71812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71826*/       0, // EndSwitchType
/*71827*/     0, /*End of Scope*/
/*71828*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->72278
/*71832*/     OPC_Scope, 116|128,2/*372*/, /*->72207*/ // 2 children in Scope
/*71835*/       OPC_MoveChild, 0,
/*71837*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->72104
/*71842*/         OPC_Scope, 36|128,1/*164*/, /*->72009*/ // 2 children in Scope
/*71845*/           OPC_MoveChild, 0,
/*71847*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->71928
/*71851*/             OPC_RecordChild0, // #0 = $Vn
/*71852*/             OPC_RecordChild1, // #1 = $Vm
/*71853*/             OPC_MoveParent,
/*71854*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->71879
/*71857*/               OPC_CheckChild1Integer, 8, 
/*71859*/               OPC_MoveParent,
/*71860*/               OPC_CheckType, MVT::v8i8,
/*71862*/               OPC_EmitInteger, MVT::i32, 14, 
/*71865*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71868*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71879*/             /*SwitchType*/ 22, MVT::v4i32,// ->71903
/*71881*/               OPC_CheckChild1Integer, 16, 
/*71883*/               OPC_MoveParent,
/*71884*/               OPC_CheckType, MVT::v4i16,
/*71886*/               OPC_EmitInteger, MVT::i32, 14, 
/*71889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71903*/             /*SwitchType*/ 22, MVT::v2i64,// ->71927
/*71905*/               OPC_CheckChild1Integer, 32, 
/*71907*/               OPC_MoveParent,
/*71908*/               OPC_CheckType, MVT::v2i32,
/*71910*/               OPC_EmitInteger, MVT::i32, 14, 
/*71913*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71916*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71927*/             0, // EndSwitchType
/*71928*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->72008
/*71931*/             OPC_RecordChild0, // #0 = $Vn
/*71932*/             OPC_RecordChild1, // #1 = $Vm
/*71933*/             OPC_MoveParent,
/*71934*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->71959
/*71937*/               OPC_CheckChild1Integer, 8, 
/*71939*/               OPC_MoveParent,
/*71940*/               OPC_CheckType, MVT::v8i8,
/*71942*/               OPC_EmitInteger, MVT::i32, 14, 
/*71945*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71948*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71959*/             /*SwitchType*/ 22, MVT::v4i32,// ->71983
/*71961*/               OPC_CheckChild1Integer, 16, 
/*71963*/               OPC_MoveParent,
/*71964*/               OPC_CheckType, MVT::v4i16,
/*71966*/               OPC_EmitInteger, MVT::i32, 14, 
/*71969*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71972*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71983*/             /*SwitchType*/ 22, MVT::v2i64,// ->72007
/*71985*/               OPC_CheckChild1Integer, 32, 
/*71987*/               OPC_MoveParent,
/*71988*/               OPC_CheckType, MVT::v2i32,
/*71990*/               OPC_EmitInteger, MVT::i32, 14, 
/*71993*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71996*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72007*/             0, // EndSwitchType
/*72008*/           0, // EndSwitchOpcode
/*72009*/         /*Scope*/ 93, /*->72103*/
/*72010*/           OPC_RecordChild0, // #0 = $Vn
/*72011*/           OPC_RecordChild1, // #1 = $amt
/*72012*/           OPC_MoveChild, 1,
/*72014*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72017*/           OPC_Scope, 27, /*->72046*/ // 3 children in Scope
/*72019*/             OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*72021*/             OPC_MoveParent,
/*72022*/             OPC_CheckType, MVT::v8i16,
/*72024*/             OPC_MoveParent,
/*72025*/             OPC_CheckType, MVT::v8i8,
/*72027*/             OPC_EmitConvertToTarget, 1,
/*72029*/             OPC_EmitInteger, MVT::i32, 14, 
/*72032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72035*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*72046*/           /*Scope*/ 27, /*->72074*/
/*72047*/             OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*72049*/             OPC_MoveParent,
/*72050*/             OPC_CheckType, MVT::v4i32,
/*72052*/             OPC_MoveParent,
/*72053*/             OPC_CheckType, MVT::v4i16,
/*72055*/             OPC_EmitConvertToTarget, 1,
/*72057*/             OPC_EmitInteger, MVT::i32, 14, 
/*72060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*72074*/           /*Scope*/ 27, /*->72102*/
/*72075*/             OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*72077*/             OPC_MoveParent,
/*72078*/             OPC_CheckType, MVT::v2i64,
/*72080*/             OPC_MoveParent,
/*72081*/             OPC_CheckType, MVT::v2i32,
/*72083*/             OPC_EmitConvertToTarget, 1,
/*72085*/             OPC_EmitInteger, MVT::i32, 14, 
/*72088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72091*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*72102*/           0, /*End of Scope*/
/*72103*/         0, /*End of Scope*/
/*72104*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->72206
/*72107*/         OPC_RecordChild0, // #0 = $Vm
/*72108*/         OPC_RecordChild1, // #1 = $SIMM
/*72109*/         OPC_MoveChild, 1,
/*72111*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72114*/         OPC_Scope, 29, /*->72145*/ // 3 children in Scope
/*72116*/           OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*72118*/           OPC_MoveParent,
/*72119*/           OPC_CheckType, MVT::v8i16,
/*72121*/           OPC_MoveParent,
/*72122*/           OPC_CheckType, MVT::v8i8,
/*72124*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72126*/           OPC_EmitConvertToTarget, 1,
/*72128*/           OPC_EmitInteger, MVT::i32, 14, 
/*72131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72134*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72145*/         /*Scope*/ 29, /*->72175*/
/*72146*/           OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*72148*/           OPC_MoveParent,
/*72149*/           OPC_CheckType, MVT::v4i32,
/*72151*/           OPC_MoveParent,
/*72152*/           OPC_CheckType, MVT::v4i16,
/*72154*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72156*/           OPC_EmitConvertToTarget, 1,
/*72158*/           OPC_EmitInteger, MVT::i32, 14, 
/*72161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72175*/         /*Scope*/ 29, /*->72205*/
/*72176*/           OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*72178*/           OPC_MoveParent,
/*72179*/           OPC_CheckType, MVT::v2i64,
/*72181*/           OPC_MoveParent,
/*72182*/           OPC_CheckType, MVT::v2i32,
/*72184*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72186*/           OPC_EmitConvertToTarget, 1,
/*72188*/           OPC_EmitInteger, MVT::i32, 14, 
/*72191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72205*/         0, /*End of Scope*/
/*72206*/       0, // EndSwitchOpcode
/*72207*/     /*Scope*/ 69, /*->72277*/
/*72208*/       OPC_RecordChild0, // #0 = $Vm
/*72209*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->72232
/*72212*/         OPC_CheckChild0Type, MVT::v8i16,
/*72214*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72216*/         OPC_EmitInteger, MVT::i32, 14, 
/*72219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72232*/       /*SwitchType*/ 20, MVT::v4i16,// ->72254
/*72234*/         OPC_CheckChild0Type, MVT::v4i32,
/*72236*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72238*/         OPC_EmitInteger, MVT::i32, 14, 
/*72241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72254*/       /*SwitchType*/ 20, MVT::v2i32,// ->72276
/*72256*/         OPC_CheckChild0Type, MVT::v2i64,
/*72258*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72260*/         OPC_EmitInteger, MVT::i32, 14, 
/*72263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72276*/       0, // EndSwitchType
/*72277*/     0, /*End of Scope*/
/*72278*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->72884
/*72282*/     OPC_Scope, 18|128,3/*402*/, /*->72687*/ // 2 children in Scope
/*72285*/       OPC_MoveChild, 0,
/*72287*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72487
/*72292*/         OPC_RecordChild0, // #0 = $Rn
/*72293*/         OPC_Scope, 63, /*->72358*/ // 3 children in Scope
/*72295*/           OPC_CheckChild0Type, MVT::v8i8,
/*72297*/           OPC_MoveParent,
/*72298*/           OPC_Scope, 24, /*->72324*/ // 2 children in Scope
/*72300*/             OPC_CheckChild1Integer, 8, 
/*72302*/             OPC_CheckType, MVT::v8i16,
/*72304*/             OPC_EmitInteger, MVT::i32, 8, 
/*72307*/             OPC_EmitInteger, MVT::i32, 14, 
/*72310*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72313*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72324*/           /*Scope*/ 32, /*->72357*/
/*72325*/             OPC_RecordChild1, // #1 = $SIMM
/*72326*/             OPC_MoveChild, 1,
/*72328*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72331*/             OPC_CheckPredicate, 87, // Predicate_imm1_7
/*72333*/             OPC_MoveParent,
/*72334*/             OPC_CheckType, MVT::v8i16,
/*72336*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72338*/             OPC_EmitConvertToTarget, 1,
/*72340*/             OPC_EmitInteger, MVT::i32, 14, 
/*72343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72346*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72357*/           0, /*End of Scope*/
/*72358*/         /*Scope*/ 63, /*->72422*/
/*72359*/           OPC_CheckChild0Type, MVT::v4i16,
/*72361*/           OPC_MoveParent,
/*72362*/           OPC_Scope, 24, /*->72388*/ // 2 children in Scope
/*72364*/             OPC_CheckChild1Integer, 16, 
/*72366*/             OPC_CheckType, MVT::v4i32,
/*72368*/             OPC_EmitInteger, MVT::i32, 16, 
/*72371*/             OPC_EmitInteger, MVT::i32, 14, 
/*72374*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72377*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72388*/           /*Scope*/ 32, /*->72421*/
/*72389*/             OPC_RecordChild1, // #1 = $SIMM
/*72390*/             OPC_MoveChild, 1,
/*72392*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72395*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72397*/             OPC_MoveParent,
/*72398*/             OPC_CheckType, MVT::v4i32,
/*72400*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72402*/             OPC_EmitConvertToTarget, 1,
/*72404*/             OPC_EmitInteger, MVT::i32, 14, 
/*72407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72410*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72421*/           0, /*End of Scope*/
/*72422*/         /*Scope*/ 63, /*->72486*/
/*72423*/           OPC_CheckChild0Type, MVT::v2i32,
/*72425*/           OPC_MoveParent,
/*72426*/           OPC_Scope, 24, /*->72452*/ // 2 children in Scope
/*72428*/             OPC_CheckChild1Integer, 32, 
/*72430*/             OPC_CheckType, MVT::v2i64,
/*72432*/             OPC_EmitInteger, MVT::i32, 32, 
/*72435*/             OPC_EmitInteger, MVT::i32, 14, 
/*72438*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72441*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72452*/           /*Scope*/ 32, /*->72485*/
/*72453*/             OPC_RecordChild1, // #1 = $SIMM
/*72454*/             OPC_MoveChild, 1,
/*72456*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72459*/             OPC_CheckPredicate, 88, // Predicate_imm1_31
/*72461*/             OPC_MoveParent,
/*72462*/             OPC_CheckType, MVT::v2i64,
/*72464*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72466*/             OPC_EmitConvertToTarget, 1,
/*72468*/             OPC_EmitInteger, MVT::i32, 14, 
/*72471*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72474*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72485*/           0, /*End of Scope*/
/*72486*/         0, /*End of Scope*/
/*72487*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->72686
/*72491*/         OPC_RecordChild0, // #0 = $Rn
/*72492*/         OPC_Scope, 63, /*->72557*/ // 3 children in Scope
/*72494*/           OPC_CheckChild0Type, MVT::v8i8,
/*72496*/           OPC_MoveParent,
/*72497*/           OPC_Scope, 24, /*->72523*/ // 2 children in Scope
/*72499*/             OPC_CheckChild1Integer, 8, 
/*72501*/             OPC_CheckType, MVT::v8i16,
/*72503*/             OPC_EmitInteger, MVT::i32, 8, 
/*72506*/             OPC_EmitInteger, MVT::i32, 14, 
/*72509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72512*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72523*/           /*Scope*/ 32, /*->72556*/
/*72524*/             OPC_RecordChild1, // #1 = $SIMM
/*72525*/             OPC_MoveChild, 1,
/*72527*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72530*/             OPC_CheckPredicate, 87, // Predicate_imm1_7
/*72532*/             OPC_MoveParent,
/*72533*/             OPC_CheckType, MVT::v8i16,
/*72535*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72537*/             OPC_EmitConvertToTarget, 1,
/*72539*/             OPC_EmitInteger, MVT::i32, 14, 
/*72542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72545*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72556*/           0, /*End of Scope*/
/*72557*/         /*Scope*/ 63, /*->72621*/
/*72558*/           OPC_CheckChild0Type, MVT::v4i16,
/*72560*/           OPC_MoveParent,
/*72561*/           OPC_Scope, 24, /*->72587*/ // 2 children in Scope
/*72563*/             OPC_CheckChild1Integer, 16, 
/*72565*/             OPC_CheckType, MVT::v4i32,
/*72567*/             OPC_EmitInteger, MVT::i32, 16, 
/*72570*/             OPC_EmitInteger, MVT::i32, 14, 
/*72573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72576*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72587*/           /*Scope*/ 32, /*->72620*/
/*72588*/             OPC_RecordChild1, // #1 = $SIMM
/*72589*/             OPC_MoveChild, 1,
/*72591*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72594*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72596*/             OPC_MoveParent,
/*72597*/             OPC_CheckType, MVT::v4i32,
/*72599*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72601*/             OPC_EmitConvertToTarget, 1,
/*72603*/             OPC_EmitInteger, MVT::i32, 14, 
/*72606*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72609*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72620*/           0, /*End of Scope*/
/*72621*/         /*Scope*/ 63, /*->72685*/
/*72622*/           OPC_CheckChild0Type, MVT::v2i32,
/*72624*/           OPC_MoveParent,
/*72625*/           OPC_Scope, 24, /*->72651*/ // 2 children in Scope
/*72627*/             OPC_CheckChild1Integer, 32, 
/*72629*/             OPC_CheckType, MVT::v2i64,
/*72631*/             OPC_EmitInteger, MVT::i32, 32, 
/*72634*/             OPC_EmitInteger, MVT::i32, 14, 
/*72637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72640*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72651*/           /*Scope*/ 32, /*->72684*/
/*72652*/             OPC_RecordChild1, // #1 = $SIMM
/*72653*/             OPC_MoveChild, 1,
/*72655*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72658*/             OPC_CheckPredicate, 88, // Predicate_imm1_31
/*72660*/             OPC_MoveParent,
/*72661*/             OPC_CheckType, MVT::v2i64,
/*72663*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72665*/             OPC_EmitConvertToTarget, 1,
/*72667*/             OPC_EmitInteger, MVT::i32, 14, 
/*72670*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72673*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72684*/           0, /*End of Scope*/
/*72685*/         0, /*End of Scope*/
/*72686*/       0, // EndSwitchOpcode
/*72687*/     /*Scope*/ 66|128,1/*194*/, /*->72883*/
/*72689*/       OPC_RecordChild0, // #0 = $Vm
/*72690*/       OPC_RecordChild1, // #1 = $SIMM
/*72691*/       OPC_MoveChild, 1,
/*72693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72696*/       OPC_MoveParent,
/*72697*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72721
/*72700*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72702*/         OPC_EmitConvertToTarget, 1,
/*72704*/         OPC_EmitInteger, MVT::i32, 14, 
/*72707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72721*/       /*SwitchType*/ 21, MVT::v4i16,// ->72744
/*72723*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72725*/         OPC_EmitConvertToTarget, 1,
/*72727*/         OPC_EmitInteger, MVT::i32, 14, 
/*72730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72744*/       /*SwitchType*/ 21, MVT::v2i32,// ->72767
/*72746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72748*/         OPC_EmitConvertToTarget, 1,
/*72750*/         OPC_EmitInteger, MVT::i32, 14, 
/*72753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72767*/       /*SwitchType*/ 21, MVT::v1i64,// ->72790
/*72769*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72771*/         OPC_EmitConvertToTarget, 1,
/*72773*/         OPC_EmitInteger, MVT::i32, 14, 
/*72776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72790*/       /*SwitchType*/ 21, MVT::v16i8,// ->72813
/*72792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72794*/         OPC_EmitConvertToTarget, 1,
/*72796*/         OPC_EmitInteger, MVT::i32, 14, 
/*72799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72813*/       /*SwitchType*/ 21, MVT::v8i16,// ->72836
/*72815*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72817*/         OPC_EmitConvertToTarget, 1,
/*72819*/         OPC_EmitInteger, MVT::i32, 14, 
/*72822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72836*/       /*SwitchType*/ 21, MVT::v4i32,// ->72859
/*72838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72840*/         OPC_EmitConvertToTarget, 1,
/*72842*/         OPC_EmitInteger, MVT::i32, 14, 
/*72845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72859*/       /*SwitchType*/ 21, MVT::v2i64,// ->72882
/*72861*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72863*/         OPC_EmitConvertToTarget, 1,
/*72865*/         OPC_EmitInteger, MVT::i32, 14, 
/*72868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72882*/       0, // EndSwitchType
/*72883*/     0, /*End of Scope*/
/*72884*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->73054
/*72888*/     OPC_RecordChild0, // #0 = $Vn
/*72889*/     OPC_Scope, 68, /*->72959*/ // 3 children in Scope
/*72891*/       OPC_CheckChild0Type, MVT::v4i16,
/*72893*/       OPC_Scope, 40, /*->72935*/ // 2 children in Scope
/*72895*/         OPC_MoveChild, 1,
/*72897*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72900*/         OPC_RecordChild0, // #1 = $Vm
/*72901*/         OPC_CheckChild0Type, MVT::v4i16,
/*72903*/         OPC_RecordChild1, // #2 = $lane
/*72904*/         OPC_MoveChild, 1,
/*72906*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72909*/         OPC_MoveParent,
/*72910*/         OPC_MoveParent,
/*72911*/         OPC_CheckType, MVT::v4i32,
/*72913*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72915*/         OPC_EmitConvertToTarget, 2,
/*72917*/         OPC_EmitInteger, MVT::i32, 14, 
/*72920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*72935*/       /*Scope*/ 22, /*->72958*/
/*72936*/         OPC_RecordChild1, // #1 = $Vm
/*72937*/         OPC_CheckType, MVT::v4i32,
/*72939*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72941*/         OPC_EmitInteger, MVT::i32, 14, 
/*72944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72958*/       0, /*End of Scope*/
/*72959*/     /*Scope*/ 68, /*->73028*/
/*72960*/       OPC_CheckChild0Type, MVT::v2i32,
/*72962*/       OPC_Scope, 40, /*->73004*/ // 2 children in Scope
/*72964*/         OPC_MoveChild, 1,
/*72966*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72969*/         OPC_RecordChild0, // #1 = $Vm
/*72970*/         OPC_CheckChild0Type, MVT::v2i32,
/*72972*/         OPC_RecordChild1, // #2 = $lane
/*72973*/         OPC_MoveChild, 1,
/*72975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72978*/         OPC_MoveParent,
/*72979*/         OPC_MoveParent,
/*72980*/         OPC_CheckType, MVT::v2i64,
/*72982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72984*/         OPC_EmitConvertToTarget, 2,
/*72986*/         OPC_EmitInteger, MVT::i32, 14, 
/*72989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73004*/       /*Scope*/ 22, /*->73027*/
/*73005*/         OPC_RecordChild1, // #1 = $Vm
/*73006*/         OPC_CheckType, MVT::v2i64,
/*73008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73010*/         OPC_EmitInteger, MVT::i32, 14, 
/*73013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73027*/       0, /*End of Scope*/
/*73028*/     /*Scope*/ 24, /*->73053*/
/*73029*/       OPC_CheckChild0Type, MVT::v8i8,
/*73031*/       OPC_RecordChild1, // #1 = $Vm
/*73032*/       OPC_CheckType, MVT::v8i16,
/*73034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73036*/       OPC_EmitInteger, MVT::i32, 14, 
/*73039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73053*/     0, /*End of Scope*/
/*73054*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->73224
/*73058*/     OPC_RecordChild0, // #0 = $Vn
/*73059*/     OPC_Scope, 68, /*->73129*/ // 3 children in Scope
/*73061*/       OPC_CheckChild0Type, MVT::v4i16,
/*73063*/       OPC_Scope, 40, /*->73105*/ // 2 children in Scope
/*73065*/         OPC_MoveChild, 1,
/*73067*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73070*/         OPC_RecordChild0, // #1 = $Vm
/*73071*/         OPC_CheckChild0Type, MVT::v4i16,
/*73073*/         OPC_RecordChild1, // #2 = $lane
/*73074*/         OPC_MoveChild, 1,
/*73076*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73079*/         OPC_MoveParent,
/*73080*/         OPC_MoveParent,
/*73081*/         OPC_CheckType, MVT::v4i32,
/*73083*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73085*/         OPC_EmitConvertToTarget, 2,
/*73087*/         OPC_EmitInteger, MVT::i32, 14, 
/*73090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73105*/       /*Scope*/ 22, /*->73128*/
/*73106*/         OPC_RecordChild1, // #1 = $Vm
/*73107*/         OPC_CheckType, MVT::v4i32,
/*73109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73111*/         OPC_EmitInteger, MVT::i32, 14, 
/*73114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73128*/       0, /*End of Scope*/
/*73129*/     /*Scope*/ 68, /*->73198*/
/*73130*/       OPC_CheckChild0Type, MVT::v2i32,
/*73132*/       OPC_Scope, 40, /*->73174*/ // 2 children in Scope
/*73134*/         OPC_MoveChild, 1,
/*73136*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73139*/         OPC_RecordChild0, // #1 = $Vm
/*73140*/         OPC_CheckChild0Type, MVT::v2i32,
/*73142*/         OPC_RecordChild1, // #2 = $lane
/*73143*/         OPC_MoveChild, 1,
/*73145*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73148*/         OPC_MoveParent,
/*73149*/         OPC_MoveParent,
/*73150*/         OPC_CheckType, MVT::v2i64,
/*73152*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73154*/         OPC_EmitConvertToTarget, 2,
/*73156*/         OPC_EmitInteger, MVT::i32, 14, 
/*73159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73174*/       /*Scope*/ 22, /*->73197*/
/*73175*/         OPC_RecordChild1, // #1 = $Vm
/*73176*/         OPC_CheckType, MVT::v2i64,
/*73178*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73180*/         OPC_EmitInteger, MVT::i32, 14, 
/*73183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73197*/       0, /*End of Scope*/
/*73198*/     /*Scope*/ 24, /*->73223*/
/*73199*/       OPC_CheckChild0Type, MVT::v8i8,
/*73201*/       OPC_RecordChild1, // #1 = $Vm
/*73202*/       OPC_CheckType, MVT::v8i16,
/*73204*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73206*/       OPC_EmitInteger, MVT::i32, 14, 
/*73209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73223*/     0, /*End of Scope*/
/*73224*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->73335
/*73227*/     OPC_RecordChild0, // #0 = $Vm
/*73228*/     OPC_Scope, 34, /*->73264*/ // 3 children in Scope
/*73230*/       OPC_CheckChild0Type, MVT::v8i16,
/*73232*/       OPC_RecordChild1, // #1 = $SIMM
/*73233*/       OPC_MoveChild, 1,
/*73235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73238*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73240*/       OPC_MoveParent,
/*73241*/       OPC_CheckType, MVT::v8i8,
/*73243*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73245*/       OPC_EmitConvertToTarget, 1,
/*73247*/       OPC_EmitInteger, MVT::i32, 14, 
/*73250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73264*/     /*Scope*/ 34, /*->73299*/
/*73265*/       OPC_CheckChild0Type, MVT::v4i32,
/*73267*/       OPC_RecordChild1, // #1 = $SIMM
/*73268*/       OPC_MoveChild, 1,
/*73270*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73273*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73275*/       OPC_MoveParent,
/*73276*/       OPC_CheckType, MVT::v4i16,
/*73278*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73280*/       OPC_EmitConvertToTarget, 1,
/*73282*/       OPC_EmitInteger, MVT::i32, 14, 
/*73285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73299*/     /*Scope*/ 34, /*->73334*/
/*73300*/       OPC_CheckChild0Type, MVT::v2i64,
/*73302*/       OPC_RecordChild1, // #1 = $SIMM
/*73303*/       OPC_MoveChild, 1,
/*73305*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73308*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73310*/       OPC_MoveParent,
/*73311*/       OPC_CheckType, MVT::v2i32,
/*73313*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73315*/       OPC_EmitConvertToTarget, 1,
/*73317*/       OPC_EmitInteger, MVT::i32, 14, 
/*73320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73334*/     0, /*End of Scope*/
/*73335*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->73446
/*73338*/     OPC_RecordChild0, // #0 = $Vm
/*73339*/     OPC_Scope, 34, /*->73375*/ // 3 children in Scope
/*73341*/       OPC_CheckChild0Type, MVT::v8i16,
/*73343*/       OPC_RecordChild1, // #1 = $SIMM
/*73344*/       OPC_MoveChild, 1,
/*73346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73349*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73351*/       OPC_MoveParent,
/*73352*/       OPC_CheckType, MVT::v8i8,
/*73354*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73356*/       OPC_EmitConvertToTarget, 1,
/*73358*/       OPC_EmitInteger, MVT::i32, 14, 
/*73361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73375*/     /*Scope*/ 34, /*->73410*/
/*73376*/       OPC_CheckChild0Type, MVT::v4i32,
/*73378*/       OPC_RecordChild1, // #1 = $SIMM
/*73379*/       OPC_MoveChild, 1,
/*73381*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73384*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73386*/       OPC_MoveParent,
/*73387*/       OPC_CheckType, MVT::v4i16,
/*73389*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73391*/       OPC_EmitConvertToTarget, 1,
/*73393*/       OPC_EmitInteger, MVT::i32, 14, 
/*73396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73410*/     /*Scope*/ 34, /*->73445*/
/*73411*/       OPC_CheckChild0Type, MVT::v2i64,
/*73413*/       OPC_RecordChild1, // #1 = $SIMM
/*73414*/       OPC_MoveChild, 1,
/*73416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73419*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73421*/       OPC_MoveParent,
/*73422*/       OPC_CheckType, MVT::v2i32,
/*73424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73426*/       OPC_EmitConvertToTarget, 1,
/*73428*/       OPC_EmitInteger, MVT::i32, 14, 
/*73431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73445*/     0, /*End of Scope*/
/*73446*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->73557
/*73449*/     OPC_RecordChild0, // #0 = $Vm
/*73450*/     OPC_Scope, 34, /*->73486*/ // 3 children in Scope
/*73452*/       OPC_CheckChild0Type, MVT::v8i16,
/*73454*/       OPC_RecordChild1, // #1 = $SIMM
/*73455*/       OPC_MoveChild, 1,
/*73457*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73460*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73462*/       OPC_MoveParent,
/*73463*/       OPC_CheckType, MVT::v8i8,
/*73465*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73467*/       OPC_EmitConvertToTarget, 1,
/*73469*/       OPC_EmitInteger, MVT::i32, 14, 
/*73472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73486*/     /*Scope*/ 34, /*->73521*/
/*73487*/       OPC_CheckChild0Type, MVT::v4i32,
/*73489*/       OPC_RecordChild1, // #1 = $SIMM
/*73490*/       OPC_MoveChild, 1,
/*73492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73495*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73497*/       OPC_MoveParent,
/*73498*/       OPC_CheckType, MVT::v4i16,
/*73500*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73502*/       OPC_EmitConvertToTarget, 1,
/*73504*/       OPC_EmitInteger, MVT::i32, 14, 
/*73507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73521*/     /*Scope*/ 34, /*->73556*/
/*73522*/       OPC_CheckChild0Type, MVT::v2i64,
/*73524*/       OPC_RecordChild1, // #1 = $SIMM
/*73525*/       OPC_MoveChild, 1,
/*73527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73530*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73532*/       OPC_MoveParent,
/*73533*/       OPC_CheckType, MVT::v2i32,
/*73535*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73537*/       OPC_EmitConvertToTarget, 1,
/*73539*/       OPC_EmitInteger, MVT::i32, 14, 
/*73542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73556*/     0, /*End of Scope*/
/*73557*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->73668
/*73560*/     OPC_RecordChild0, // #0 = $Vm
/*73561*/     OPC_Scope, 34, /*->73597*/ // 3 children in Scope
/*73563*/       OPC_CheckChild0Type, MVT::v8i16,
/*73565*/       OPC_RecordChild1, // #1 = $SIMM
/*73566*/       OPC_MoveChild, 1,
/*73568*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73571*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73573*/       OPC_MoveParent,
/*73574*/       OPC_CheckType, MVT::v8i8,
/*73576*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73578*/       OPC_EmitConvertToTarget, 1,
/*73580*/       OPC_EmitInteger, MVT::i32, 14, 
/*73583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73597*/     /*Scope*/ 34, /*->73632*/
/*73598*/       OPC_CheckChild0Type, MVT::v4i32,
/*73600*/       OPC_RecordChild1, // #1 = $SIMM
/*73601*/       OPC_MoveChild, 1,
/*73603*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73606*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73608*/       OPC_MoveParent,
/*73609*/       OPC_CheckType, MVT::v4i16,
/*73611*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73613*/       OPC_EmitConvertToTarget, 1,
/*73615*/       OPC_EmitInteger, MVT::i32, 14, 
/*73618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73632*/     /*Scope*/ 34, /*->73667*/
/*73633*/       OPC_CheckChild0Type, MVT::v2i64,
/*73635*/       OPC_RecordChild1, // #1 = $SIMM
/*73636*/       OPC_MoveChild, 1,
/*73638*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73641*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73643*/       OPC_MoveParent,
/*73644*/       OPC_CheckType, MVT::v2i32,
/*73646*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73648*/       OPC_EmitConvertToTarget, 1,
/*73650*/       OPC_EmitInteger, MVT::i32, 14, 
/*73653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73667*/     0, /*End of Scope*/
/*73668*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->73779
/*73671*/     OPC_RecordChild0, // #0 = $Vm
/*73672*/     OPC_Scope, 34, /*->73708*/ // 3 children in Scope
/*73674*/       OPC_CheckChild0Type, MVT::v8i16,
/*73676*/       OPC_RecordChild1, // #1 = $SIMM
/*73677*/       OPC_MoveChild, 1,
/*73679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73682*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73684*/       OPC_MoveParent,
/*73685*/       OPC_CheckType, MVT::v8i8,
/*73687*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73689*/       OPC_EmitConvertToTarget, 1,
/*73691*/       OPC_EmitInteger, MVT::i32, 14, 
/*73694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73708*/     /*Scope*/ 34, /*->73743*/
/*73709*/       OPC_CheckChild0Type, MVT::v4i32,
/*73711*/       OPC_RecordChild1, // #1 = $SIMM
/*73712*/       OPC_MoveChild, 1,
/*73714*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73717*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73719*/       OPC_MoveParent,
/*73720*/       OPC_CheckType, MVT::v4i16,
/*73722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73724*/       OPC_EmitConvertToTarget, 1,
/*73726*/       OPC_EmitInteger, MVT::i32, 14, 
/*73729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73743*/     /*Scope*/ 34, /*->73778*/
/*73744*/       OPC_CheckChild0Type, MVT::v2i64,
/*73746*/       OPC_RecordChild1, // #1 = $SIMM
/*73747*/       OPC_MoveChild, 1,
/*73749*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73752*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73754*/       OPC_MoveParent,
/*73755*/       OPC_CheckType, MVT::v2i32,
/*73757*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73759*/       OPC_EmitConvertToTarget, 1,
/*73761*/       OPC_EmitInteger, MVT::i32, 14, 
/*73764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73778*/     0, /*End of Scope*/
/*73779*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->73890
/*73782*/     OPC_RecordChild0, // #0 = $Vm
/*73783*/     OPC_Scope, 34, /*->73819*/ // 3 children in Scope
/*73785*/       OPC_CheckChild0Type, MVT::v8i16,
/*73787*/       OPC_RecordChild1, // #1 = $SIMM
/*73788*/       OPC_MoveChild, 1,
/*73790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73793*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73795*/       OPC_MoveParent,
/*73796*/       OPC_CheckType, MVT::v8i8,
/*73798*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73800*/       OPC_EmitConvertToTarget, 1,
/*73802*/       OPC_EmitInteger, MVT::i32, 14, 
/*73805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73819*/     /*Scope*/ 34, /*->73854*/
/*73820*/       OPC_CheckChild0Type, MVT::v4i32,
/*73822*/       OPC_RecordChild1, // #1 = $SIMM
/*73823*/       OPC_MoveChild, 1,
/*73825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73828*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73830*/       OPC_MoveParent,
/*73831*/       OPC_CheckType, MVT::v4i16,
/*73833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73835*/       OPC_EmitConvertToTarget, 1,
/*73837*/       OPC_EmitInteger, MVT::i32, 14, 
/*73840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73854*/     /*Scope*/ 34, /*->73889*/
/*73855*/       OPC_CheckChild0Type, MVT::v2i64,
/*73857*/       OPC_RecordChild1, // #1 = $SIMM
/*73858*/       OPC_MoveChild, 1,
/*73860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73863*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73865*/       OPC_MoveParent,
/*73866*/       OPC_CheckType, MVT::v2i32,
/*73868*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73870*/       OPC_EmitConvertToTarget, 1,
/*73872*/       OPC_EmitInteger, MVT::i32, 14, 
/*73875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73889*/     0, /*End of Scope*/
/*73890*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74001
/*73893*/     OPC_RecordChild0, // #0 = $Vm
/*73894*/     OPC_Scope, 34, /*->73930*/ // 3 children in Scope
/*73896*/       OPC_CheckChild0Type, MVT::v8i16,
/*73898*/       OPC_RecordChild1, // #1 = $SIMM
/*73899*/       OPC_MoveChild, 1,
/*73901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73904*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*73906*/       OPC_MoveParent,
/*73907*/       OPC_CheckType, MVT::v8i8,
/*73909*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73911*/       OPC_EmitConvertToTarget, 1,
/*73913*/       OPC_EmitInteger, MVT::i32, 14, 
/*73916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73930*/     /*Scope*/ 34, /*->73965*/
/*73931*/       OPC_CheckChild0Type, MVT::v4i32,
/*73933*/       OPC_RecordChild1, // #1 = $SIMM
/*73934*/       OPC_MoveChild, 1,
/*73936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73939*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*73941*/       OPC_MoveParent,
/*73942*/       OPC_CheckType, MVT::v4i16,
/*73944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73946*/       OPC_EmitConvertToTarget, 1,
/*73948*/       OPC_EmitInteger, MVT::i32, 14, 
/*73951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73965*/     /*Scope*/ 34, /*->74000*/
/*73966*/       OPC_CheckChild0Type, MVT::v2i64,
/*73968*/       OPC_RecordChild1, // #1 = $SIMM
/*73969*/       OPC_MoveChild, 1,
/*73971*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73974*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73976*/       OPC_MoveParent,
/*73977*/       OPC_CheckType, MVT::v2i32,
/*73979*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73981*/       OPC_EmitConvertToTarget, 1,
/*73983*/       OPC_EmitInteger, MVT::i32, 14, 
/*73986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74000*/     0, /*End of Scope*/
/*74001*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->74443
/*74005*/     OPC_RecordChild0, // #0 = $Vm
/*74006*/     OPC_Scope, 62, /*->74070*/ // 8 children in Scope
/*74008*/       OPC_CheckChild0Type, MVT::v8i8,
/*74010*/       OPC_RecordChild1, // #1 = $lane
/*74011*/       OPC_MoveChild, 1,
/*74013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74016*/       OPC_Scope, 26, /*->74044*/ // 2 children in Scope
/*74018*/         OPC_CheckPredicate, 89, // Predicate_VectorIndex32
/*74020*/         OPC_MoveParent,
/*74021*/         OPC_CheckType, MVT::v16i8,
/*74023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74025*/         OPC_EmitConvertToTarget, 1,
/*74027*/         OPC_EmitInteger, MVT::i32, 14, 
/*74030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74044*/       /*Scope*/ 24, /*->74069*/
/*74045*/         OPC_MoveParent,
/*74046*/         OPC_CheckType, MVT::v8i8,
/*74048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74050*/         OPC_EmitConvertToTarget, 1,
/*74052*/         OPC_EmitInteger, MVT::i32, 14, 
/*74055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74069*/       0, /*End of Scope*/
/*74070*/     /*Scope*/ 62, /*->74133*/
/*74071*/       OPC_CheckChild0Type, MVT::v4i16,
/*74073*/       OPC_RecordChild1, // #1 = $lane
/*74074*/       OPC_MoveChild, 1,
/*74076*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74079*/       OPC_Scope, 26, /*->74107*/ // 2 children in Scope
/*74081*/         OPC_CheckPredicate, 89, // Predicate_VectorIndex32
/*74083*/         OPC_MoveParent,
/*74084*/         OPC_CheckType, MVT::v8i16,
/*74086*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74088*/         OPC_EmitConvertToTarget, 1,
/*74090*/         OPC_EmitInteger, MVT::i32, 14, 
/*74093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74107*/       /*Scope*/ 24, /*->74132*/
/*74108*/         OPC_MoveParent,
/*74109*/         OPC_CheckType, MVT::v4i16,
/*74111*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74113*/         OPC_EmitConvertToTarget, 1,
/*74115*/         OPC_EmitInteger, MVT::i32, 14, 
/*74118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74132*/       0, /*End of Scope*/
/*74133*/     /*Scope*/ 62, /*->74196*/
/*74134*/       OPC_CheckChild0Type, MVT::v2i32,
/*74136*/       OPC_RecordChild1, // #1 = $lane
/*74137*/       OPC_MoveChild, 1,
/*74139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74142*/       OPC_Scope, 26, /*->74170*/ // 2 children in Scope
/*74144*/         OPC_CheckPredicate, 89, // Predicate_VectorIndex32
/*74146*/         OPC_MoveParent,
/*74147*/         OPC_CheckType, MVT::v4i32,
/*74149*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74151*/         OPC_EmitConvertToTarget, 1,
/*74153*/         OPC_EmitInteger, MVT::i32, 14, 
/*74156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74170*/       /*Scope*/ 24, /*->74195*/
/*74171*/         OPC_MoveParent,
/*74172*/         OPC_CheckType, MVT::v2i32,
/*74174*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74176*/         OPC_EmitConvertToTarget, 1,
/*74178*/         OPC_EmitInteger, MVT::i32, 14, 
/*74181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74195*/       0, /*End of Scope*/
/*74196*/     /*Scope*/ 47, /*->74244*/
/*74197*/       OPC_CheckChild0Type, MVT::v16i8,
/*74199*/       OPC_RecordChild1, // #1 = $lane
/*74200*/       OPC_MoveChild, 1,
/*74202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74205*/       OPC_MoveParent,
/*74206*/       OPC_CheckType, MVT::v16i8,
/*74208*/       OPC_EmitConvertToTarget, 1,
/*74210*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*74213*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*74222*/       OPC_EmitConvertToTarget, 1,
/*74224*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*74227*/       OPC_EmitInteger, MVT::i32, 14, 
/*74230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*74244*/     /*Scope*/ 47, /*->74292*/
/*74245*/       OPC_CheckChild0Type, MVT::v8i16,
/*74247*/       OPC_RecordChild1, // #1 = $lane
/*74248*/       OPC_MoveChild, 1,
/*74250*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74253*/       OPC_MoveParent,
/*74254*/       OPC_CheckType, MVT::v8i16,
/*74256*/       OPC_EmitConvertToTarget, 1,
/*74258*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74261*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*74270*/       OPC_EmitConvertToTarget, 1,
/*74272*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*74275*/       OPC_EmitInteger, MVT::i32, 14, 
/*74278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*74292*/     /*Scope*/ 47, /*->74340*/
/*74293*/       OPC_CheckChild0Type, MVT::v4i32,
/*74295*/       OPC_RecordChild1, // #1 = $lane
/*74296*/       OPC_MoveChild, 1,
/*74298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74301*/       OPC_MoveParent,
/*74302*/       OPC_CheckType, MVT::v4i32,
/*74304*/       OPC_EmitConvertToTarget, 1,
/*74306*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74309*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74318*/       OPC_EmitConvertToTarget, 1,
/*74320*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74323*/       OPC_EmitInteger, MVT::i32, 14, 
/*74326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74340*/     /*Scope*/ 53, /*->74394*/
/*74341*/       OPC_CheckChild0Type, MVT::v2f32,
/*74343*/       OPC_RecordChild1, // #1 = $lane
/*74344*/       OPC_MoveChild, 1,
/*74346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74349*/       OPC_MoveParent,
/*74350*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->74372
/*74353*/         OPC_EmitConvertToTarget, 1,
/*74355*/         OPC_EmitInteger, MVT::i32, 14, 
/*74358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74372*/       /*SwitchType*/ 19, MVT::v4f32,// ->74393
/*74374*/         OPC_EmitConvertToTarget, 1,
/*74376*/         OPC_EmitInteger, MVT::i32, 14, 
/*74379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74393*/       0, // EndSwitchType
/*74394*/     /*Scope*/ 47, /*->74442*/
/*74395*/       OPC_CheckChild0Type, MVT::v4f32,
/*74397*/       OPC_RecordChild1, // #1 = $lane
/*74398*/       OPC_MoveChild, 1,
/*74400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74403*/       OPC_MoveParent,
/*74404*/       OPC_CheckType, MVT::v4f32,
/*74406*/       OPC_EmitConvertToTarget, 1,
/*74408*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74411*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74420*/       OPC_EmitConvertToTarget, 1,
/*74422*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74425*/       OPC_EmitInteger, MVT::i32, 14, 
/*74428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74442*/     0, /*End of Scope*/
/*74443*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->74540
/*74446*/     OPC_RecordChild0, // #0 = $src
/*74447*/     OPC_RecordChild1, // #1 = $SIMM
/*74448*/     OPC_MoveChild, 1,
/*74450*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74453*/     OPC_MoveParent,
/*74454*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->74476
/*74457*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74459*/       OPC_EmitInteger, MVT::i32, 14, 
/*74462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74476*/     /*SwitchType*/ 19, MVT::v2i32,// ->74497
/*74478*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74480*/       OPC_EmitInteger, MVT::i32, 14, 
/*74483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74497*/     /*SwitchType*/ 19, MVT::v8i16,// ->74518
/*74499*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74501*/       OPC_EmitInteger, MVT::i32, 14, 
/*74504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74518*/     /*SwitchType*/ 19, MVT::v4i32,// ->74539
/*74520*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74522*/       OPC_EmitInteger, MVT::i32, 14, 
/*74525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74539*/     0, // EndSwitchType
/*74540*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->74637
/*74543*/     OPC_RecordChild0, // #0 = $src
/*74544*/     OPC_RecordChild1, // #1 = $SIMM
/*74545*/     OPC_MoveChild, 1,
/*74547*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74550*/     OPC_MoveParent,
/*74551*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->74573
/*74554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74556*/       OPC_EmitInteger, MVT::i32, 14, 
/*74559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74573*/     /*SwitchType*/ 19, MVT::v2i32,// ->74594
/*74575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74577*/       OPC_EmitInteger, MVT::i32, 14, 
/*74580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74594*/     /*SwitchType*/ 19, MVT::v8i16,// ->74615
/*74596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74598*/       OPC_EmitInteger, MVT::i32, 14, 
/*74601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74615*/     /*SwitchType*/ 19, MVT::v4i32,// ->74636
/*74617*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74619*/       OPC_EmitInteger, MVT::i32, 14, 
/*74622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74636*/     0, // EndSwitchType
/*74637*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->74729
/*74640*/     OPC_RecordChild0, // #0 = $SIMM
/*74641*/     OPC_MoveChild, 0,
/*74643*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74646*/     OPC_MoveParent,
/*74647*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74668
/*74650*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74652*/       OPC_EmitInteger, MVT::i32, 14, 
/*74655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*74668*/     /*SwitchType*/ 18, MVT::v8i16,// ->74688
/*74670*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74672*/       OPC_EmitInteger, MVT::i32, 14, 
/*74675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*74688*/     /*SwitchType*/ 18, MVT::v2i32,// ->74708
/*74690*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74692*/       OPC_EmitInteger, MVT::i32, 14, 
/*74695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*74708*/     /*SwitchType*/ 18, MVT::v4i32,// ->74728
/*74710*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74712*/       OPC_EmitInteger, MVT::i32, 14, 
/*74715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*74728*/     0, // EndSwitchType
/*74729*/   /*SwitchOpcode*/ 108|128,1/*236*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->74969
/*74733*/     OPC_Scope, 34|128,1/*162*/, /*->74898*/ // 2 children in Scope
/*74736*/       OPC_MoveChild, 0,
/*74738*/       OPC_SwitchOpcode /*2 cases */, 76, TARGET_VAL(ISD::SABSDIFF),// ->74818
/*74742*/         OPC_RecordChild0, // #0 = $Vn
/*74743*/         OPC_RecordChild1, // #1 = $Vm
/*74744*/         OPC_SwitchType /*3 cases */, 22, MVT::v8i8,// ->74769
/*74747*/           OPC_MoveParent,
/*74748*/           OPC_CheckType, MVT::v8i16,
/*74750*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74752*/           OPC_EmitInteger, MVT::i32, 14, 
/*74755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74758*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74769*/         /*SwitchType*/ 22, MVT::v4i16,// ->74793
/*74771*/           OPC_MoveParent,
/*74772*/           OPC_CheckType, MVT::v4i32,
/*74774*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74776*/           OPC_EmitInteger, MVT::i32, 14, 
/*74779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74793*/         /*SwitchType*/ 22, MVT::v2i32,// ->74817
/*74795*/           OPC_MoveParent,
/*74796*/           OPC_CheckType, MVT::v2i64,
/*74798*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74800*/           OPC_EmitInteger, MVT::i32, 14, 
/*74803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74806*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74817*/         0, // EndSwitchType
/*74818*/       /*SwitchOpcode*/ 76, TARGET_VAL(ISD::UABSDIFF),// ->74897
/*74821*/         OPC_RecordChild0, // #0 = $Vn
/*74822*/         OPC_RecordChild1, // #1 = $Vm
/*74823*/         OPC_SwitchType /*3 cases */, 22, MVT::v8i8,// ->74848
/*74826*/           OPC_MoveParent,
/*74827*/           OPC_CheckType, MVT::v8i16,
/*74829*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74831*/           OPC_EmitInteger, MVT::i32, 14, 
/*74834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74848*/         /*SwitchType*/ 22, MVT::v4i16,// ->74872
/*74850*/           OPC_MoveParent,
/*74851*/           OPC_CheckType, MVT::v4i32,
/*74853*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74855*/           OPC_EmitInteger, MVT::i32, 14, 
/*74858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74872*/         /*SwitchType*/ 22, MVT::v2i32,// ->74896
/*74874*/           OPC_MoveParent,
/*74875*/           OPC_CheckType, MVT::v2i64,
/*74877*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74879*/           OPC_EmitInteger, MVT::i32, 14, 
/*74882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74896*/         0, // EndSwitchType
/*74897*/       0, // EndSwitchOpcode
/*74898*/     /*Scope*/ 69, /*->74968*/
/*74899*/       OPC_RecordChild0, // #0 = $Vm
/*74900*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->74923
/*74903*/         OPC_CheckChild0Type, MVT::v8i8,
/*74905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74907*/         OPC_EmitInteger, MVT::i32, 14, 
/*74910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*74923*/       /*SwitchType*/ 20, MVT::v4i32,// ->74945
/*74925*/         OPC_CheckChild0Type, MVT::v4i16,
/*74927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74929*/         OPC_EmitInteger, MVT::i32, 14, 
/*74932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*74945*/       /*SwitchType*/ 20, MVT::v2i64,// ->74967
/*74947*/         OPC_CheckChild0Type, MVT::v2i32,
/*74949*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74951*/         OPC_EmitInteger, MVT::i32, 14, 
/*74954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*74967*/       0, // EndSwitchType
/*74968*/     0, /*End of Scope*/
/*74969*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->75167
/*74973*/     OPC_RecordChild0, // #0 = $Vm
/*74974*/     OPC_RecordChild1, // #1 = $SIMM
/*74975*/     OPC_MoveChild, 1,
/*74977*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74980*/     OPC_MoveParent,
/*74981*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75005
/*74984*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74986*/       OPC_EmitConvertToTarget, 1,
/*74988*/       OPC_EmitInteger, MVT::i32, 14, 
/*74991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75005*/     /*SwitchType*/ 21, MVT::v4i16,// ->75028
/*75007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75009*/       OPC_EmitConvertToTarget, 1,
/*75011*/       OPC_EmitInteger, MVT::i32, 14, 
/*75014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75028*/     /*SwitchType*/ 21, MVT::v2i32,// ->75051
/*75030*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75032*/       OPC_EmitConvertToTarget, 1,
/*75034*/       OPC_EmitInteger, MVT::i32, 14, 
/*75037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75051*/     /*SwitchType*/ 21, MVT::v1i64,// ->75074
/*75053*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75055*/       OPC_EmitConvertToTarget, 1,
/*75057*/       OPC_EmitInteger, MVT::i32, 14, 
/*75060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75074*/     /*SwitchType*/ 21, MVT::v16i8,// ->75097
/*75076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75078*/       OPC_EmitConvertToTarget, 1,
/*75080*/       OPC_EmitInteger, MVT::i32, 14, 
/*75083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75097*/     /*SwitchType*/ 21, MVT::v8i16,// ->75120
/*75099*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75101*/       OPC_EmitConvertToTarget, 1,
/*75103*/       OPC_EmitInteger, MVT::i32, 14, 
/*75106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75120*/     /*SwitchType*/ 21, MVT::v4i32,// ->75143
/*75122*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75124*/       OPC_EmitConvertToTarget, 1,
/*75126*/       OPC_EmitInteger, MVT::i32, 14, 
/*75129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75143*/     /*SwitchType*/ 21, MVT::v2i64,// ->75166
/*75145*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75147*/       OPC_EmitConvertToTarget, 1,
/*75149*/       OPC_EmitInteger, MVT::i32, 14, 
/*75152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75166*/     0, // EndSwitchType
/*75167*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->75365
/*75171*/     OPC_RecordChild0, // #0 = $Vm
/*75172*/     OPC_RecordChild1, // #1 = $SIMM
/*75173*/     OPC_MoveChild, 1,
/*75175*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75178*/     OPC_MoveParent,
/*75179*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75203
/*75182*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75184*/       OPC_EmitConvertToTarget, 1,
/*75186*/       OPC_EmitInteger, MVT::i32, 14, 
/*75189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75203*/     /*SwitchType*/ 21, MVT::v4i16,// ->75226
/*75205*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75207*/       OPC_EmitConvertToTarget, 1,
/*75209*/       OPC_EmitInteger, MVT::i32, 14, 
/*75212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75226*/     /*SwitchType*/ 21, MVT::v2i32,// ->75249
/*75228*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75230*/       OPC_EmitConvertToTarget, 1,
/*75232*/       OPC_EmitInteger, MVT::i32, 14, 
/*75235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75249*/     /*SwitchType*/ 21, MVT::v1i64,// ->75272
/*75251*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75253*/       OPC_EmitConvertToTarget, 1,
/*75255*/       OPC_EmitInteger, MVT::i32, 14, 
/*75258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75272*/     /*SwitchType*/ 21, MVT::v16i8,// ->75295
/*75274*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75276*/       OPC_EmitConvertToTarget, 1,
/*75278*/       OPC_EmitInteger, MVT::i32, 14, 
/*75281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75295*/     /*SwitchType*/ 21, MVT::v8i16,// ->75318
/*75297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75299*/       OPC_EmitConvertToTarget, 1,
/*75301*/       OPC_EmitInteger, MVT::i32, 14, 
/*75304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75318*/     /*SwitchType*/ 21, MVT::v4i32,// ->75341
/*75320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75322*/       OPC_EmitConvertToTarget, 1,
/*75324*/       OPC_EmitInteger, MVT::i32, 14, 
/*75327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75341*/     /*SwitchType*/ 21, MVT::v2i64,// ->75364
/*75343*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75345*/       OPC_EmitConvertToTarget, 1,
/*75347*/       OPC_EmitInteger, MVT::i32, 14, 
/*75350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75364*/     0, // EndSwitchType
/*75365*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->75563
/*75369*/     OPC_RecordChild0, // #0 = $Vm
/*75370*/     OPC_RecordChild1, // #1 = $SIMM
/*75371*/     OPC_MoveChild, 1,
/*75373*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75376*/     OPC_MoveParent,
/*75377*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75401
/*75380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75382*/       OPC_EmitConvertToTarget, 1,
/*75384*/       OPC_EmitInteger, MVT::i32, 14, 
/*75387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75401*/     /*SwitchType*/ 21, MVT::v4i16,// ->75424
/*75403*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75405*/       OPC_EmitConvertToTarget, 1,
/*75407*/       OPC_EmitInteger, MVT::i32, 14, 
/*75410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75424*/     /*SwitchType*/ 21, MVT::v2i32,// ->75447
/*75426*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75428*/       OPC_EmitConvertToTarget, 1,
/*75430*/       OPC_EmitInteger, MVT::i32, 14, 
/*75433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75447*/     /*SwitchType*/ 21, MVT::v1i64,// ->75470
/*75449*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75451*/       OPC_EmitConvertToTarget, 1,
/*75453*/       OPC_EmitInteger, MVT::i32, 14, 
/*75456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75470*/     /*SwitchType*/ 21, MVT::v16i8,// ->75493
/*75472*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75474*/       OPC_EmitConvertToTarget, 1,
/*75476*/       OPC_EmitInteger, MVT::i32, 14, 
/*75479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75493*/     /*SwitchType*/ 21, MVT::v8i16,// ->75516
/*75495*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75497*/       OPC_EmitConvertToTarget, 1,
/*75499*/       OPC_EmitInteger, MVT::i32, 14, 
/*75502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75516*/     /*SwitchType*/ 21, MVT::v4i32,// ->75539
/*75518*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75520*/       OPC_EmitConvertToTarget, 1,
/*75522*/       OPC_EmitInteger, MVT::i32, 14, 
/*75525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75539*/     /*SwitchType*/ 21, MVT::v2i64,// ->75562
/*75541*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75543*/       OPC_EmitConvertToTarget, 1,
/*75545*/       OPC_EmitInteger, MVT::i32, 14, 
/*75548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75562*/     0, // EndSwitchType
/*75563*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->75761
/*75567*/     OPC_RecordChild0, // #0 = $Vm
/*75568*/     OPC_RecordChild1, // #1 = $SIMM
/*75569*/     OPC_MoveChild, 1,
/*75571*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75574*/     OPC_MoveParent,
/*75575*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75599
/*75578*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75580*/       OPC_EmitConvertToTarget, 1,
/*75582*/       OPC_EmitInteger, MVT::i32, 14, 
/*75585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75599*/     /*SwitchType*/ 21, MVT::v4i16,// ->75622
/*75601*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75603*/       OPC_EmitConvertToTarget, 1,
/*75605*/       OPC_EmitInteger, MVT::i32, 14, 
/*75608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75622*/     /*SwitchType*/ 21, MVT::v2i32,// ->75645
/*75624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75626*/       OPC_EmitConvertToTarget, 1,
/*75628*/       OPC_EmitInteger, MVT::i32, 14, 
/*75631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75645*/     /*SwitchType*/ 21, MVT::v1i64,// ->75668
/*75647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75649*/       OPC_EmitConvertToTarget, 1,
/*75651*/       OPC_EmitInteger, MVT::i32, 14, 
/*75654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75668*/     /*SwitchType*/ 21, MVT::v16i8,// ->75691
/*75670*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75672*/       OPC_EmitConvertToTarget, 1,
/*75674*/       OPC_EmitInteger, MVT::i32, 14, 
/*75677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75691*/     /*SwitchType*/ 21, MVT::v8i16,// ->75714
/*75693*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75695*/       OPC_EmitConvertToTarget, 1,
/*75697*/       OPC_EmitInteger, MVT::i32, 14, 
/*75700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75714*/     /*SwitchType*/ 21, MVT::v4i32,// ->75737
/*75716*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75718*/       OPC_EmitConvertToTarget, 1,
/*75720*/       OPC_EmitInteger, MVT::i32, 14, 
/*75723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75737*/     /*SwitchType*/ 21, MVT::v2i64,// ->75760
/*75739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75741*/       OPC_EmitConvertToTarget, 1,
/*75743*/       OPC_EmitInteger, MVT::i32, 14, 
/*75746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75760*/     0, // EndSwitchType
/*75761*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->75959
/*75765*/     OPC_RecordChild0, // #0 = $Vm
/*75766*/     OPC_RecordChild1, // #1 = $SIMM
/*75767*/     OPC_MoveChild, 1,
/*75769*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75772*/     OPC_MoveParent,
/*75773*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75797
/*75776*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75778*/       OPC_EmitConvertToTarget, 1,
/*75780*/       OPC_EmitInteger, MVT::i32, 14, 
/*75783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75797*/     /*SwitchType*/ 21, MVT::v4i16,// ->75820
/*75799*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75801*/       OPC_EmitConvertToTarget, 1,
/*75803*/       OPC_EmitInteger, MVT::i32, 14, 
/*75806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75820*/     /*SwitchType*/ 21, MVT::v2i32,// ->75843
/*75822*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75824*/       OPC_EmitConvertToTarget, 1,
/*75826*/       OPC_EmitInteger, MVT::i32, 14, 
/*75829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75843*/     /*SwitchType*/ 21, MVT::v1i64,// ->75866
/*75845*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75847*/       OPC_EmitConvertToTarget, 1,
/*75849*/       OPC_EmitInteger, MVT::i32, 14, 
/*75852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75866*/     /*SwitchType*/ 21, MVT::v16i8,// ->75889
/*75868*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75870*/       OPC_EmitConvertToTarget, 1,
/*75872*/       OPC_EmitInteger, MVT::i32, 14, 
/*75875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75889*/     /*SwitchType*/ 21, MVT::v8i16,// ->75912
/*75891*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75893*/       OPC_EmitConvertToTarget, 1,
/*75895*/       OPC_EmitInteger, MVT::i32, 14, 
/*75898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75912*/     /*SwitchType*/ 21, MVT::v4i32,// ->75935
/*75914*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75916*/       OPC_EmitConvertToTarget, 1,
/*75918*/       OPC_EmitInteger, MVT::i32, 14, 
/*75921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75935*/     /*SwitchType*/ 21, MVT::v2i64,// ->75958
/*75937*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75939*/       OPC_EmitConvertToTarget, 1,
/*75941*/       OPC_EmitInteger, MVT::i32, 14, 
/*75944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75958*/     0, // EndSwitchType
/*75959*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->76157
/*75963*/     OPC_RecordChild0, // #0 = $Vm
/*75964*/     OPC_RecordChild1, // #1 = $SIMM
/*75965*/     OPC_MoveChild, 1,
/*75967*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75970*/     OPC_MoveParent,
/*75971*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75995
/*75974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75976*/       OPC_EmitConvertToTarget, 1,
/*75978*/       OPC_EmitInteger, MVT::i32, 14, 
/*75981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75995*/     /*SwitchType*/ 21, MVT::v4i16,// ->76018
/*75997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75999*/       OPC_EmitConvertToTarget, 1,
/*76001*/       OPC_EmitInteger, MVT::i32, 14, 
/*76004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76018*/     /*SwitchType*/ 21, MVT::v2i32,// ->76041
/*76020*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76022*/       OPC_EmitConvertToTarget, 1,
/*76024*/       OPC_EmitInteger, MVT::i32, 14, 
/*76027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76041*/     /*SwitchType*/ 21, MVT::v1i64,// ->76064
/*76043*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76045*/       OPC_EmitConvertToTarget, 1,
/*76047*/       OPC_EmitInteger, MVT::i32, 14, 
/*76050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76064*/     /*SwitchType*/ 21, MVT::v16i8,// ->76087
/*76066*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76068*/       OPC_EmitConvertToTarget, 1,
/*76070*/       OPC_EmitInteger, MVT::i32, 14, 
/*76073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76087*/     /*SwitchType*/ 21, MVT::v8i16,// ->76110
/*76089*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76091*/       OPC_EmitConvertToTarget, 1,
/*76093*/       OPC_EmitInteger, MVT::i32, 14, 
/*76096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76110*/     /*SwitchType*/ 21, MVT::v4i32,// ->76133
/*76112*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76114*/       OPC_EmitConvertToTarget, 1,
/*76116*/       OPC_EmitInteger, MVT::i32, 14, 
/*76119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76133*/     /*SwitchType*/ 21, MVT::v2i64,// ->76156
/*76135*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76137*/       OPC_EmitConvertToTarget, 1,
/*76139*/       OPC_EmitInteger, MVT::i32, 14, 
/*76142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76156*/     0, // EndSwitchType
/*76157*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76355
/*76161*/     OPC_RecordChild0, // #0 = $Vm
/*76162*/     OPC_RecordChild1, // #1 = $SIMM
/*76163*/     OPC_MoveChild, 1,
/*76165*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76168*/     OPC_MoveParent,
/*76169*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76193
/*76172*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76174*/       OPC_EmitConvertToTarget, 1,
/*76176*/       OPC_EmitInteger, MVT::i32, 14, 
/*76179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76193*/     /*SwitchType*/ 21, MVT::v4i16,// ->76216
/*76195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76197*/       OPC_EmitConvertToTarget, 1,
/*76199*/       OPC_EmitInteger, MVT::i32, 14, 
/*76202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76216*/     /*SwitchType*/ 21, MVT::v2i32,// ->76239
/*76218*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76220*/       OPC_EmitConvertToTarget, 1,
/*76222*/       OPC_EmitInteger, MVT::i32, 14, 
/*76225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76239*/     /*SwitchType*/ 21, MVT::v1i64,// ->76262
/*76241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76243*/       OPC_EmitConvertToTarget, 1,
/*76245*/       OPC_EmitInteger, MVT::i32, 14, 
/*76248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76262*/     /*SwitchType*/ 21, MVT::v16i8,// ->76285
/*76264*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76266*/       OPC_EmitConvertToTarget, 1,
/*76268*/       OPC_EmitInteger, MVT::i32, 14, 
/*76271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76285*/     /*SwitchType*/ 21, MVT::v8i16,// ->76308
/*76287*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76289*/       OPC_EmitConvertToTarget, 1,
/*76291*/       OPC_EmitInteger, MVT::i32, 14, 
/*76294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76308*/     /*SwitchType*/ 21, MVT::v4i32,// ->76331
/*76310*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76312*/       OPC_EmitConvertToTarget, 1,
/*76314*/       OPC_EmitInteger, MVT::i32, 14, 
/*76317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76331*/     /*SwitchType*/ 21, MVT::v2i64,// ->76354
/*76333*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76335*/       OPC_EmitConvertToTarget, 1,
/*76337*/       OPC_EmitInteger, MVT::i32, 14, 
/*76340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76354*/     0, // EndSwitchType
/*76355*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->76562
/*76359*/     OPC_RecordChild0, // #0 = $src1
/*76360*/     OPC_RecordChild1, // #1 = $Vm
/*76361*/     OPC_RecordChild2, // #2 = $SIMM
/*76362*/     OPC_MoveChild, 2,
/*76364*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76367*/     OPC_MoveParent,
/*76368*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->76393
/*76371*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76373*/       OPC_EmitConvertToTarget, 2,
/*76375*/       OPC_EmitInteger, MVT::i32, 14, 
/*76378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76393*/     /*SwitchType*/ 22, MVT::v4i16,// ->76417
/*76395*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76397*/       OPC_EmitConvertToTarget, 2,
/*76399*/       OPC_EmitInteger, MVT::i32, 14, 
/*76402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76417*/     /*SwitchType*/ 22, MVT::v2i32,// ->76441
/*76419*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76421*/       OPC_EmitConvertToTarget, 2,
/*76423*/       OPC_EmitInteger, MVT::i32, 14, 
/*76426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76441*/     /*SwitchType*/ 22, MVT::v1i64,// ->76465
/*76443*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76445*/       OPC_EmitConvertToTarget, 2,
/*76447*/       OPC_EmitInteger, MVT::i32, 14, 
/*76450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76465*/     /*SwitchType*/ 22, MVT::v16i8,// ->76489
/*76467*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76469*/       OPC_EmitConvertToTarget, 2,
/*76471*/       OPC_EmitInteger, MVT::i32, 14, 
/*76474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76489*/     /*SwitchType*/ 22, MVT::v8i16,// ->76513
/*76491*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76493*/       OPC_EmitConvertToTarget, 2,
/*76495*/       OPC_EmitInteger, MVT::i32, 14, 
/*76498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76513*/     /*SwitchType*/ 22, MVT::v4i32,// ->76537
/*76515*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76517*/       OPC_EmitConvertToTarget, 2,
/*76519*/       OPC_EmitInteger, MVT::i32, 14, 
/*76522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76537*/     /*SwitchType*/ 22, MVT::v2i64,// ->76561
/*76539*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76541*/       OPC_EmitConvertToTarget, 2,
/*76543*/       OPC_EmitInteger, MVT::i32, 14, 
/*76546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76561*/     0, // EndSwitchType
/*76562*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->76769
/*76566*/     OPC_RecordChild0, // #0 = $src1
/*76567*/     OPC_RecordChild1, // #1 = $Vm
/*76568*/     OPC_RecordChild2, // #2 = $SIMM
/*76569*/     OPC_MoveChild, 2,
/*76571*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76574*/     OPC_MoveParent,
/*76575*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->76600
/*76578*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76580*/       OPC_EmitConvertToTarget, 2,
/*76582*/       OPC_EmitInteger, MVT::i32, 14, 
/*76585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76600*/     /*SwitchType*/ 22, MVT::v4i16,// ->76624
/*76602*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76604*/       OPC_EmitConvertToTarget, 2,
/*76606*/       OPC_EmitInteger, MVT::i32, 14, 
/*76609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76624*/     /*SwitchType*/ 22, MVT::v2i32,// ->76648
/*76626*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76628*/       OPC_EmitConvertToTarget, 2,
/*76630*/       OPC_EmitInteger, MVT::i32, 14, 
/*76633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76648*/     /*SwitchType*/ 22, MVT::v1i64,// ->76672
/*76650*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76652*/       OPC_EmitConvertToTarget, 2,
/*76654*/       OPC_EmitInteger, MVT::i32, 14, 
/*76657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76672*/     /*SwitchType*/ 22, MVT::v16i8,// ->76696
/*76674*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76676*/       OPC_EmitConvertToTarget, 2,
/*76678*/       OPC_EmitInteger, MVT::i32, 14, 
/*76681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76696*/     /*SwitchType*/ 22, MVT::v8i16,// ->76720
/*76698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76700*/       OPC_EmitConvertToTarget, 2,
/*76702*/       OPC_EmitInteger, MVT::i32, 14, 
/*76705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76720*/     /*SwitchType*/ 22, MVT::v4i32,// ->76744
/*76722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76724*/       OPC_EmitConvertToTarget, 2,
/*76726*/       OPC_EmitInteger, MVT::i32, 14, 
/*76729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76744*/     /*SwitchType*/ 22, MVT::v2i64,// ->76768
/*76746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76748*/       OPC_EmitConvertToTarget, 2,
/*76750*/       OPC_EmitInteger, MVT::i32, 14, 
/*76753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76768*/     0, // EndSwitchType
/*76769*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->76916
/*76773*/     OPC_RecordChild0, // #0 = $src
/*76774*/     OPC_Scope, 27, /*->76803*/ // 5 children in Scope
/*76776*/       OPC_CheckChild0Type, MVT::v16i8,
/*76778*/       OPC_RecordChild1, // #1 = $start
/*76779*/       OPC_MoveChild, 1,
/*76781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76784*/       OPC_CheckType, MVT::i32,
/*76786*/       OPC_MoveParent,
/*76787*/       OPC_CheckType, MVT::v8i8,
/*76789*/       OPC_EmitConvertToTarget, 1,
/*76791*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*76794*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*76803*/     /*Scope*/ 27, /*->76831*/
/*76804*/       OPC_CheckChild0Type, MVT::v8i16,
/*76806*/       OPC_RecordChild1, // #1 = $start
/*76807*/       OPC_MoveChild, 1,
/*76809*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76812*/       OPC_CheckType, MVT::i32,
/*76814*/       OPC_MoveParent,
/*76815*/       OPC_CheckType, MVT::v4i16,
/*76817*/       OPC_EmitConvertToTarget, 1,
/*76819*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*76822*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*76831*/     /*Scope*/ 27, /*->76859*/
/*76832*/       OPC_CheckChild0Type, MVT::v4i32,
/*76834*/       OPC_RecordChild1, // #1 = $start
/*76835*/       OPC_MoveChild, 1,
/*76837*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76840*/       OPC_CheckType, MVT::i32,
/*76842*/       OPC_MoveParent,
/*76843*/       OPC_CheckType, MVT::v2i32,
/*76845*/       OPC_EmitConvertToTarget, 1,
/*76847*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76850*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76859*/     /*Scope*/ 27, /*->76887*/
/*76860*/       OPC_CheckChild0Type, MVT::v2i64,
/*76862*/       OPC_RecordChild1, // #1 = $start
/*76863*/       OPC_MoveChild, 1,
/*76865*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76868*/       OPC_CheckType, MVT::i32,
/*76870*/       OPC_MoveParent,
/*76871*/       OPC_CheckType, MVT::v1i64,
/*76873*/       OPC_EmitConvertToTarget, 1,
/*76875*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*76878*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*76887*/     /*Scope*/ 27, /*->76915*/
/*76888*/       OPC_CheckChild0Type, MVT::v4f32,
/*76890*/       OPC_RecordChild1, // #1 = $start
/*76891*/       OPC_MoveChild, 1,
/*76893*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76896*/       OPC_CheckType, MVT::i32,
/*76898*/       OPC_MoveParent,
/*76899*/       OPC_CheckType, MVT::v2f32,
/*76901*/       OPC_EmitConvertToTarget, 1,
/*76903*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76906*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76915*/     0, /*End of Scope*/
/*76916*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->77143
/*76920*/     OPC_RecordChild0, // #0 = $Vn
/*76921*/     OPC_RecordChild1, // #1 = $Vm
/*76922*/     OPC_RecordChild2, // #2 = $index
/*76923*/     OPC_MoveChild, 2,
/*76925*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76928*/     OPC_MoveParent,
/*76929*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->76954
/*76932*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76934*/       OPC_EmitConvertToTarget, 2,
/*76936*/       OPC_EmitInteger, MVT::i32, 14, 
/*76939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*76954*/     /*SwitchType*/ 22, MVT::v4i16,// ->76978
/*76956*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76958*/       OPC_EmitConvertToTarget, 2,
/*76960*/       OPC_EmitInteger, MVT::i32, 14, 
/*76963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*76978*/     /*SwitchType*/ 22, MVT::v2i32,// ->77002
/*76980*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76982*/       OPC_EmitConvertToTarget, 2,
/*76984*/       OPC_EmitInteger, MVT::i32, 14, 
/*76987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*77002*/     /*SwitchType*/ 22, MVT::v16i8,// ->77026
/*77004*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77006*/       OPC_EmitConvertToTarget, 2,
/*77008*/       OPC_EmitInteger, MVT::i32, 14, 
/*77011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*77026*/     /*SwitchType*/ 22, MVT::v8i16,// ->77050
/*77028*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77030*/       OPC_EmitConvertToTarget, 2,
/*77032*/       OPC_EmitInteger, MVT::i32, 14, 
/*77035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*77050*/     /*SwitchType*/ 22, MVT::v4i32,// ->77074
/*77052*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77054*/       OPC_EmitConvertToTarget, 2,
/*77056*/       OPC_EmitInteger, MVT::i32, 14, 
/*77059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*77074*/     /*SwitchType*/ 22, MVT::v2i64,// ->77098
/*77076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77078*/       OPC_EmitConvertToTarget, 2,
/*77080*/       OPC_EmitInteger, MVT::i32, 14, 
/*77083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*77098*/     /*SwitchType*/ 20, MVT::v2f32,// ->77120
/*77100*/       OPC_EmitConvertToTarget, 2,
/*77102*/       OPC_EmitInteger, MVT::i32, 14, 
/*77105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*77120*/     /*SwitchType*/ 20, MVT::v4f32,// ->77142
/*77122*/       OPC_EmitConvertToTarget, 2,
/*77124*/       OPC_EmitInteger, MVT::i32, 14, 
/*77127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*77142*/     0, // EndSwitchType
/*77143*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->77346
/*77147*/     OPC_RecordChild0, // #0 = $Vn
/*77148*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77173
/*77151*/       OPC_CheckChild0Type, MVT::v8i8,
/*77153*/       OPC_RecordChild1, // #1 = $Vm
/*77154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77156*/       OPC_EmitInteger, MVT::i32, 14, 
/*77159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77173*/     /*SwitchType*/ 22, MVT::v4i16,// ->77197
/*77175*/       OPC_CheckChild0Type, MVT::v4i16,
/*77177*/       OPC_RecordChild1, // #1 = $Vm
/*77178*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77180*/       OPC_EmitInteger, MVT::i32, 14, 
/*77183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77197*/     /*SwitchType*/ 48, MVT::v2i32,// ->77247
/*77199*/       OPC_Scope, 22, /*->77223*/ // 2 children in Scope
/*77201*/         OPC_CheckChild0Type, MVT::v2i32,
/*77203*/         OPC_RecordChild1, // #1 = $Vm
/*77204*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77206*/         OPC_EmitInteger, MVT::i32, 14, 
/*77209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77223*/       /*Scope*/ 22, /*->77246*/
/*77224*/         OPC_CheckChild0Type, MVT::v2f32,
/*77226*/         OPC_RecordChild1, // #1 = $Vm
/*77227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77229*/         OPC_EmitInteger, MVT::i32, 14, 
/*77232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77246*/       0, /*End of Scope*/
/*77247*/     /*SwitchType*/ 22, MVT::v16i8,// ->77271
/*77249*/       OPC_CheckChild0Type, MVT::v16i8,
/*77251*/       OPC_RecordChild1, // #1 = $Vm
/*77252*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77254*/       OPC_EmitInteger, MVT::i32, 14, 
/*77257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77271*/     /*SwitchType*/ 22, MVT::v8i16,// ->77295
/*77273*/       OPC_CheckChild0Type, MVT::v8i16,
/*77275*/       OPC_RecordChild1, // #1 = $Vm
/*77276*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77278*/       OPC_EmitInteger, MVT::i32, 14, 
/*77281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77295*/     /*SwitchType*/ 48, MVT::v4i32,// ->77345
/*77297*/       OPC_Scope, 22, /*->77321*/ // 2 children in Scope
/*77299*/         OPC_CheckChild0Type, MVT::v4i32,
/*77301*/         OPC_RecordChild1, // #1 = $Vm
/*77302*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77304*/         OPC_EmitInteger, MVT::i32, 14, 
/*77307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77321*/       /*Scope*/ 22, /*->77344*/
/*77322*/         OPC_CheckChild0Type, MVT::v4f32,
/*77324*/         OPC_RecordChild1, // #1 = $Vm
/*77325*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77327*/         OPC_EmitInteger, MVT::i32, 14, 
/*77330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77344*/       0, /*End of Scope*/
/*77345*/     0, // EndSwitchType
/*77346*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->77533
/*77350*/     OPC_RecordChild0, // #0 = $Vm
/*77351*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77374
/*77354*/       OPC_CheckChild0Type, MVT::v8i8,
/*77356*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77358*/       OPC_EmitInteger, MVT::i32, 14, 
/*77361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77374*/     /*SwitchType*/ 20, MVT::v4i16,// ->77396
/*77376*/       OPC_CheckChild0Type, MVT::v4i16,
/*77378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77380*/       OPC_EmitInteger, MVT::i32, 14, 
/*77383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77396*/     /*SwitchType*/ 44, MVT::v2i32,// ->77442
/*77398*/       OPC_Scope, 20, /*->77420*/ // 2 children in Scope
/*77400*/         OPC_CheckChild0Type, MVT::v2i32,
/*77402*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77404*/         OPC_EmitInteger, MVT::i32, 14, 
/*77407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77420*/       /*Scope*/ 20, /*->77441*/
/*77421*/         OPC_CheckChild0Type, MVT::v2f32,
/*77423*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77425*/         OPC_EmitInteger, MVT::i32, 14, 
/*77428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77441*/       0, /*End of Scope*/
/*77442*/     /*SwitchType*/ 20, MVT::v16i8,// ->77464
/*77444*/       OPC_CheckChild0Type, MVT::v16i8,
/*77446*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77448*/       OPC_EmitInteger, MVT::i32, 14, 
/*77451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77464*/     /*SwitchType*/ 20, MVT::v8i16,// ->77486
/*77466*/       OPC_CheckChild0Type, MVT::v8i16,
/*77468*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77470*/       OPC_EmitInteger, MVT::i32, 14, 
/*77473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77486*/     /*SwitchType*/ 44, MVT::v4i32,// ->77532
/*77488*/       OPC_Scope, 20, /*->77510*/ // 2 children in Scope
/*77490*/         OPC_CheckChild0Type, MVT::v4i32,
/*77492*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77494*/         OPC_EmitInteger, MVT::i32, 14, 
/*77497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*77510*/       /*Scope*/ 20, /*->77531*/
/*77511*/         OPC_CheckChild0Type, MVT::v4f32,
/*77513*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77515*/         OPC_EmitInteger, MVT::i32, 14, 
/*77518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*77531*/       0, /*End of Scope*/
/*77532*/     0, // EndSwitchType
/*77533*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->77736
/*77537*/     OPC_RecordChild0, // #0 = $Vn
/*77538*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77563
/*77541*/       OPC_CheckChild0Type, MVT::v8i8,
/*77543*/       OPC_RecordChild1, // #1 = $Vm
/*77544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77546*/       OPC_EmitInteger, MVT::i32, 14, 
/*77549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77563*/     /*SwitchType*/ 22, MVT::v4i16,// ->77587
/*77565*/       OPC_CheckChild0Type, MVT::v4i16,
/*77567*/       OPC_RecordChild1, // #1 = $Vm
/*77568*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77570*/       OPC_EmitInteger, MVT::i32, 14, 
/*77573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77587*/     /*SwitchType*/ 48, MVT::v2i32,// ->77637
/*77589*/       OPC_Scope, 22, /*->77613*/ // 2 children in Scope
/*77591*/         OPC_CheckChild0Type, MVT::v2i32,
/*77593*/         OPC_RecordChild1, // #1 = $Vm
/*77594*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77596*/         OPC_EmitInteger, MVT::i32, 14, 
/*77599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77613*/       /*Scope*/ 22, /*->77636*/
/*77614*/         OPC_CheckChild0Type, MVT::v2f32,
/*77616*/         OPC_RecordChild1, // #1 = $Vm
/*77617*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77619*/         OPC_EmitInteger, MVT::i32, 14, 
/*77622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77636*/       0, /*End of Scope*/
/*77637*/     /*SwitchType*/ 22, MVT::v16i8,// ->77661
/*77639*/       OPC_CheckChild0Type, MVT::v16i8,
/*77641*/       OPC_RecordChild1, // #1 = $Vm
/*77642*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77644*/       OPC_EmitInteger, MVT::i32, 14, 
/*77647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77661*/     /*SwitchType*/ 22, MVT::v8i16,// ->77685
/*77663*/       OPC_CheckChild0Type, MVT::v8i16,
/*77665*/       OPC_RecordChild1, // #1 = $Vm
/*77666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77668*/       OPC_EmitInteger, MVT::i32, 14, 
/*77671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77685*/     /*SwitchType*/ 48, MVT::v4i32,// ->77735
/*77687*/       OPC_Scope, 22, /*->77711*/ // 2 children in Scope
/*77689*/         OPC_CheckChild0Type, MVT::v4i32,
/*77691*/         OPC_RecordChild1, // #1 = $Vm
/*77692*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77694*/         OPC_EmitInteger, MVT::i32, 14, 
/*77697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77711*/       /*Scope*/ 22, /*->77734*/
/*77712*/         OPC_CheckChild0Type, MVT::v4f32,
/*77714*/         OPC_RecordChild1, // #1 = $Vm
/*77715*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77717*/         OPC_EmitInteger, MVT::i32, 14, 
/*77720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77734*/       0, /*End of Scope*/
/*77735*/     0, // EndSwitchType
/*77736*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->77887
/*77740*/     OPC_RecordChild0, // #0 = $Vn
/*77741*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77766
/*77744*/       OPC_CheckChild0Type, MVT::v8i8,
/*77746*/       OPC_RecordChild1, // #1 = $Vm
/*77747*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77749*/       OPC_EmitInteger, MVT::i32, 14, 
/*77752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77766*/     /*SwitchType*/ 22, MVT::v4i16,// ->77790
/*77768*/       OPC_CheckChild0Type, MVT::v4i16,
/*77770*/       OPC_RecordChild1, // #1 = $Vm
/*77771*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77773*/       OPC_EmitInteger, MVT::i32, 14, 
/*77776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77790*/     /*SwitchType*/ 22, MVT::v2i32,// ->77814
/*77792*/       OPC_CheckChild0Type, MVT::v2i32,
/*77794*/       OPC_RecordChild1, // #1 = $Vm
/*77795*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77797*/       OPC_EmitInteger, MVT::i32, 14, 
/*77800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77814*/     /*SwitchType*/ 22, MVT::v16i8,// ->77838
/*77816*/       OPC_CheckChild0Type, MVT::v16i8,
/*77818*/       OPC_RecordChild1, // #1 = $Vm
/*77819*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77821*/       OPC_EmitInteger, MVT::i32, 14, 
/*77824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77838*/     /*SwitchType*/ 22, MVT::v8i16,// ->77862
/*77840*/       OPC_CheckChild0Type, MVT::v8i16,
/*77842*/       OPC_RecordChild1, // #1 = $Vm
/*77843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77845*/       OPC_EmitInteger, MVT::i32, 14, 
/*77848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77862*/     /*SwitchType*/ 22, MVT::v4i32,// ->77886
/*77864*/       OPC_CheckChild0Type, MVT::v4i32,
/*77866*/       OPC_RecordChild1, // #1 = $Vm
/*77867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77869*/       OPC_EmitInteger, MVT::i32, 14, 
/*77872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77886*/     0, // EndSwitchType
/*77887*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->78074
/*77891*/     OPC_RecordChild0, // #0 = $Vm
/*77892*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77915
/*77895*/       OPC_CheckChild0Type, MVT::v8i8,
/*77897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77899*/       OPC_EmitInteger, MVT::i32, 14, 
/*77902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77915*/     /*SwitchType*/ 20, MVT::v4i16,// ->77937
/*77917*/       OPC_CheckChild0Type, MVT::v4i16,
/*77919*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77921*/       OPC_EmitInteger, MVT::i32, 14, 
/*77924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*77937*/     /*SwitchType*/ 44, MVT::v2i32,// ->77983
/*77939*/       OPC_Scope, 20, /*->77961*/ // 2 children in Scope
/*77941*/         OPC_CheckChild0Type, MVT::v2i32,
/*77943*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77945*/         OPC_EmitInteger, MVT::i32, 14, 
/*77948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*77961*/       /*Scope*/ 20, /*->77982*/
/*77962*/         OPC_CheckChild0Type, MVT::v2f32,
/*77964*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77966*/         OPC_EmitInteger, MVT::i32, 14, 
/*77969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*77982*/       0, /*End of Scope*/
/*77983*/     /*SwitchType*/ 20, MVT::v16i8,// ->78005
/*77985*/       OPC_CheckChild0Type, MVT::v16i8,
/*77987*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77989*/       OPC_EmitInteger, MVT::i32, 14, 
/*77992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78005*/     /*SwitchType*/ 20, MVT::v8i16,// ->78027
/*78007*/       OPC_CheckChild0Type, MVT::v8i16,
/*78009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78011*/       OPC_EmitInteger, MVT::i32, 14, 
/*78014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78027*/     /*SwitchType*/ 44, MVT::v4i32,// ->78073
/*78029*/       OPC_Scope, 20, /*->78051*/ // 2 children in Scope
/*78031*/         OPC_CheckChild0Type, MVT::v4i32,
/*78033*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78035*/         OPC_EmitInteger, MVT::i32, 14, 
/*78038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78051*/       /*Scope*/ 20, /*->78072*/
/*78052*/         OPC_CheckChild0Type, MVT::v4f32,
/*78054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78056*/         OPC_EmitInteger, MVT::i32, 14, 
/*78059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78072*/       0, /*End of Scope*/
/*78073*/     0, // EndSwitchType
/*78074*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->78261
/*78078*/     OPC_RecordChild0, // #0 = $Vm
/*78079*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78102
/*78082*/       OPC_CheckChild0Type, MVT::v8i8,
/*78084*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78086*/       OPC_EmitInteger, MVT::i32, 14, 
/*78089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78102*/     /*SwitchType*/ 20, MVT::v4i16,// ->78124
/*78104*/       OPC_CheckChild0Type, MVT::v4i16,
/*78106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78108*/       OPC_EmitInteger, MVT::i32, 14, 
/*78111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78124*/     /*SwitchType*/ 44, MVT::v2i32,// ->78170
/*78126*/       OPC_Scope, 20, /*->78148*/ // 2 children in Scope
/*78128*/         OPC_CheckChild0Type, MVT::v2i32,
/*78130*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78132*/         OPC_EmitInteger, MVT::i32, 14, 
/*78135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78148*/       /*Scope*/ 20, /*->78169*/
/*78149*/         OPC_CheckChild0Type, MVT::v2f32,
/*78151*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78153*/         OPC_EmitInteger, MVT::i32, 14, 
/*78156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78169*/       0, /*End of Scope*/
/*78170*/     /*SwitchType*/ 20, MVT::v16i8,// ->78192
/*78172*/       OPC_CheckChild0Type, MVT::v16i8,
/*78174*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78176*/       OPC_EmitInteger, MVT::i32, 14, 
/*78179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78192*/     /*SwitchType*/ 20, MVT::v8i16,// ->78214
/*78194*/       OPC_CheckChild0Type, MVT::v8i16,
/*78196*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78198*/       OPC_EmitInteger, MVT::i32, 14, 
/*78201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78214*/     /*SwitchType*/ 44, MVT::v4i32,// ->78260
/*78216*/       OPC_Scope, 20, /*->78238*/ // 2 children in Scope
/*78218*/         OPC_CheckChild0Type, MVT::v4i32,
/*78220*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78222*/         OPC_EmitInteger, MVT::i32, 14, 
/*78225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78228*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78238*/       /*Scope*/ 20, /*->78259*/
/*78239*/         OPC_CheckChild0Type, MVT::v4f32,
/*78241*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78243*/         OPC_EmitInteger, MVT::i32, 14, 
/*78246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78259*/       0, /*End of Scope*/
/*78260*/     0, // EndSwitchType
/*78261*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->78464
/*78265*/     OPC_RecordChild0, // #0 = $Vn
/*78266*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78291
/*78269*/       OPC_CheckChild0Type, MVT::v8i8,
/*78271*/       OPC_RecordChild1, // #1 = $Vm
/*78272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78274*/       OPC_EmitInteger, MVT::i32, 14, 
/*78277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78291*/     /*SwitchType*/ 22, MVT::v4i16,// ->78315
/*78293*/       OPC_CheckChild0Type, MVT::v4i16,
/*78295*/       OPC_RecordChild1, // #1 = $Vm
/*78296*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78298*/       OPC_EmitInteger, MVT::i32, 14, 
/*78301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78315*/     /*SwitchType*/ 48, MVT::v2i32,// ->78365
/*78317*/       OPC_Scope, 22, /*->78341*/ // 2 children in Scope
/*78319*/         OPC_CheckChild0Type, MVT::v2i32,
/*78321*/         OPC_RecordChild1, // #1 = $Vm
/*78322*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78324*/         OPC_EmitInteger, MVT::i32, 14, 
/*78327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78341*/       /*Scope*/ 22, /*->78364*/
/*78342*/         OPC_CheckChild0Type, MVT::v2f32,
/*78344*/         OPC_RecordChild1, // #1 = $Vm
/*78345*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78347*/         OPC_EmitInteger, MVT::i32, 14, 
/*78350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78364*/       0, /*End of Scope*/
/*78365*/     /*SwitchType*/ 22, MVT::v16i8,// ->78389
/*78367*/       OPC_CheckChild0Type, MVT::v16i8,
/*78369*/       OPC_RecordChild1, // #1 = $Vm
/*78370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78372*/       OPC_EmitInteger, MVT::i32, 14, 
/*78375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78389*/     /*SwitchType*/ 22, MVT::v8i16,// ->78413
/*78391*/       OPC_CheckChild0Type, MVT::v8i16,
/*78393*/       OPC_RecordChild1, // #1 = $Vm
/*78394*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78396*/       OPC_EmitInteger, MVT::i32, 14, 
/*78399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78413*/     /*SwitchType*/ 48, MVT::v4i32,// ->78463
/*78415*/       OPC_Scope, 22, /*->78439*/ // 2 children in Scope
/*78417*/         OPC_CheckChild0Type, MVT::v4i32,
/*78419*/         OPC_RecordChild1, // #1 = $Vm
/*78420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78422*/         OPC_EmitInteger, MVT::i32, 14, 
/*78425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78439*/       /*Scope*/ 22, /*->78462*/
/*78440*/         OPC_CheckChild0Type, MVT::v4f32,
/*78442*/         OPC_RecordChild1, // #1 = $Vm
/*78443*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78445*/         OPC_EmitInteger, MVT::i32, 14, 
/*78448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78462*/       0, /*End of Scope*/
/*78463*/     0, // EndSwitchType
/*78464*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->78615
/*78468*/     OPC_RecordChild0, // #0 = $Vn
/*78469*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78494
/*78472*/       OPC_CheckChild0Type, MVT::v8i8,
/*78474*/       OPC_RecordChild1, // #1 = $Vm
/*78475*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78477*/       OPC_EmitInteger, MVT::i32, 14, 
/*78480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78494*/     /*SwitchType*/ 22, MVT::v4i16,// ->78518
/*78496*/       OPC_CheckChild0Type, MVT::v4i16,
/*78498*/       OPC_RecordChild1, // #1 = $Vm
/*78499*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78501*/       OPC_EmitInteger, MVT::i32, 14, 
/*78504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78518*/     /*SwitchType*/ 22, MVT::v2i32,// ->78542
/*78520*/       OPC_CheckChild0Type, MVT::v2i32,
/*78522*/       OPC_RecordChild1, // #1 = $Vm
/*78523*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78525*/       OPC_EmitInteger, MVT::i32, 14, 
/*78528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78542*/     /*SwitchType*/ 22, MVT::v16i8,// ->78566
/*78544*/       OPC_CheckChild0Type, MVT::v16i8,
/*78546*/       OPC_RecordChild1, // #1 = $Vm
/*78547*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78549*/       OPC_EmitInteger, MVT::i32, 14, 
/*78552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78566*/     /*SwitchType*/ 22, MVT::v8i16,// ->78590
/*78568*/       OPC_CheckChild0Type, MVT::v8i16,
/*78570*/       OPC_RecordChild1, // #1 = $Vm
/*78571*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78573*/       OPC_EmitInteger, MVT::i32, 14, 
/*78576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78590*/     /*SwitchType*/ 22, MVT::v4i32,// ->78614
/*78592*/       OPC_CheckChild0Type, MVT::v4i32,
/*78594*/       OPC_RecordChild1, // #1 = $Vm
/*78595*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78597*/       OPC_EmitInteger, MVT::i32, 14, 
/*78600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78614*/     0, // EndSwitchType
/*78615*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->78802
/*78619*/     OPC_RecordChild0, // #0 = $Vm
/*78620*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78643
/*78623*/       OPC_CheckChild0Type, MVT::v8i8,
/*78625*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78627*/       OPC_EmitInteger, MVT::i32, 14, 
/*78630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78643*/     /*SwitchType*/ 20, MVT::v4i16,// ->78665
/*78645*/       OPC_CheckChild0Type, MVT::v4i16,
/*78647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78649*/       OPC_EmitInteger, MVT::i32, 14, 
/*78652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78665*/     /*SwitchType*/ 44, MVT::v2i32,// ->78711
/*78667*/       OPC_Scope, 20, /*->78689*/ // 2 children in Scope
/*78669*/         OPC_CheckChild0Type, MVT::v2i32,
/*78671*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78673*/         OPC_EmitInteger, MVT::i32, 14, 
/*78676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78689*/       /*Scope*/ 20, /*->78710*/
/*78690*/         OPC_CheckChild0Type, MVT::v2f32,
/*78692*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78694*/         OPC_EmitInteger, MVT::i32, 14, 
/*78697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78710*/       0, /*End of Scope*/
/*78711*/     /*SwitchType*/ 20, MVT::v16i8,// ->78733
/*78713*/       OPC_CheckChild0Type, MVT::v16i8,
/*78715*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78717*/       OPC_EmitInteger, MVT::i32, 14, 
/*78720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78733*/     /*SwitchType*/ 20, MVT::v8i16,// ->78755
/*78735*/       OPC_CheckChild0Type, MVT::v8i16,
/*78737*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78739*/       OPC_EmitInteger, MVT::i32, 14, 
/*78742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78755*/     /*SwitchType*/ 44, MVT::v4i32,// ->78801
/*78757*/       OPC_Scope, 20, /*->78779*/ // 2 children in Scope
/*78759*/         OPC_CheckChild0Type, MVT::v4i32,
/*78761*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78763*/         OPC_EmitInteger, MVT::i32, 14, 
/*78766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78779*/       /*Scope*/ 20, /*->78800*/
/*78780*/         OPC_CheckChild0Type, MVT::v4f32,
/*78782*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78784*/         OPC_EmitInteger, MVT::i32, 14, 
/*78787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78800*/       0, /*End of Scope*/
/*78801*/     0, // EndSwitchType
/*78802*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->78989
/*78806*/     OPC_RecordChild0, // #0 = $Vm
/*78807*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78830
/*78810*/       OPC_CheckChild0Type, MVT::v8i8,
/*78812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78814*/       OPC_EmitInteger, MVT::i32, 14, 
/*78817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78830*/     /*SwitchType*/ 20, MVT::v4i16,// ->78852
/*78832*/       OPC_CheckChild0Type, MVT::v4i16,
/*78834*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78836*/       OPC_EmitInteger, MVT::i32, 14, 
/*78839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78852*/     /*SwitchType*/ 44, MVT::v2i32,// ->78898
/*78854*/       OPC_Scope, 20, /*->78876*/ // 2 children in Scope
/*78856*/         OPC_CheckChild0Type, MVT::v2i32,
/*78858*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78860*/         OPC_EmitInteger, MVT::i32, 14, 
/*78863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78876*/       /*Scope*/ 20, /*->78897*/
/*78877*/         OPC_CheckChild0Type, MVT::v2f32,
/*78879*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78881*/         OPC_EmitInteger, MVT::i32, 14, 
/*78884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78897*/       0, /*End of Scope*/
/*78898*/     /*SwitchType*/ 20, MVT::v16i8,// ->78920
/*78900*/       OPC_CheckChild0Type, MVT::v16i8,
/*78902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78904*/       OPC_EmitInteger, MVT::i32, 14, 
/*78907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78920*/     /*SwitchType*/ 20, MVT::v8i16,// ->78942
/*78922*/       OPC_CheckChild0Type, MVT::v8i16,
/*78924*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78926*/       OPC_EmitInteger, MVT::i32, 14, 
/*78929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78942*/     /*SwitchType*/ 44, MVT::v4i32,// ->78988
/*78944*/       OPC_Scope, 20, /*->78966*/ // 2 children in Scope
/*78946*/         OPC_CheckChild0Type, MVT::v4i32,
/*78948*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78950*/         OPC_EmitInteger, MVT::i32, 14, 
/*78953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78966*/       /*Scope*/ 20, /*->78987*/
/*78967*/         OPC_CheckChild0Type, MVT::v4f32,
/*78969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78971*/         OPC_EmitInteger, MVT::i32, 14, 
/*78974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78987*/       0, /*End of Scope*/
/*78988*/     0, // EndSwitchType
/*78989*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->79140
/*78993*/     OPC_RecordChild0, // #0 = $Vn
/*78994*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->79019
/*78997*/       OPC_CheckChild0Type, MVT::v8i8,
/*78999*/       OPC_RecordChild1, // #1 = $Vm
/*79000*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79002*/       OPC_EmitInteger, MVT::i32, 14, 
/*79005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79019*/     /*SwitchType*/ 22, MVT::v4i16,// ->79043
/*79021*/       OPC_CheckChild0Type, MVT::v4i16,
/*79023*/       OPC_RecordChild1, // #1 = $Vm
/*79024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79026*/       OPC_EmitInteger, MVT::i32, 14, 
/*79029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79043*/     /*SwitchType*/ 22, MVT::v2i32,// ->79067
/*79045*/       OPC_CheckChild0Type, MVT::v2i32,
/*79047*/       OPC_RecordChild1, // #1 = $Vm
/*79048*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79050*/       OPC_EmitInteger, MVT::i32, 14, 
/*79053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79067*/     /*SwitchType*/ 22, MVT::v16i8,// ->79091
/*79069*/       OPC_CheckChild0Type, MVT::v16i8,
/*79071*/       OPC_RecordChild1, // #1 = $Vm
/*79072*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79074*/       OPC_EmitInteger, MVT::i32, 14, 
/*79077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79091*/     /*SwitchType*/ 22, MVT::v8i16,// ->79115
/*79093*/       OPC_CheckChild0Type, MVT::v8i16,
/*79095*/       OPC_RecordChild1, // #1 = $Vm
/*79096*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79098*/       OPC_EmitInteger, MVT::i32, 14, 
/*79101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79115*/     /*SwitchType*/ 22, MVT::v4i32,// ->79139
/*79117*/       OPC_CheckChild0Type, MVT::v4i32,
/*79119*/       OPC_RecordChild1, // #1 = $Vm
/*79120*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79122*/       OPC_EmitInteger, MVT::i32, 14, 
/*79125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79139*/     0, // EndSwitchType
/*79140*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->79192
/*79143*/     OPC_RecordChild0, // #0 = $src1
/*79144*/     OPC_RecordChild1, // #1 = $Vn
/*79145*/     OPC_RecordChild2, // #2 = $Vm
/*79146*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->79169
/*79149*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79151*/       OPC_EmitInteger, MVT::i32, 14, 
/*79154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79169*/     /*SwitchType*/ 20, MVT::v4i32,// ->79191
/*79171*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79173*/       OPC_EmitInteger, MVT::i32, 14, 
/*79176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79191*/     0, // EndSwitchType
/*79192*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SABSDIFF),// ->79326
/*79196*/     OPC_RecordChild0, // #0 = $Vn
/*79197*/     OPC_RecordChild1, // #1 = $Vm
/*79198*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->79220
/*79201*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79203*/       OPC_EmitInteger, MVT::i32, 14, 
/*79206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79220*/     /*SwitchType*/ 19, MVT::v2i32,// ->79241
/*79222*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79224*/       OPC_EmitInteger, MVT::i32, 14, 
/*79227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79241*/     /*SwitchType*/ 19, MVT::v8i16,// ->79262
/*79243*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79245*/       OPC_EmitInteger, MVT::i32, 14, 
/*79248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79262*/     /*SwitchType*/ 19, MVT::v4i32,// ->79283
/*79264*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79266*/       OPC_EmitInteger, MVT::i32, 14, 
/*79269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79283*/     /*SwitchType*/ 19, MVT::v8i8,// ->79304
/*79285*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79287*/       OPC_EmitInteger, MVT::i32, 14, 
/*79290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79304*/     /*SwitchType*/ 19, MVT::v16i8,// ->79325
/*79306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79308*/       OPC_EmitInteger, MVT::i32, 14, 
/*79311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79325*/     0, // EndSwitchType
/*79326*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UABSDIFF),// ->79460
/*79330*/     OPC_RecordChild0, // #0 = $Vn
/*79331*/     OPC_RecordChild1, // #1 = $Vm
/*79332*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->79354
/*79335*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79337*/       OPC_EmitInteger, MVT::i32, 14, 
/*79340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79354*/     /*SwitchType*/ 19, MVT::v2i32,// ->79375
/*79356*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79358*/       OPC_EmitInteger, MVT::i32, 14, 
/*79361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79375*/     /*SwitchType*/ 19, MVT::v8i16,// ->79396
/*79377*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79379*/       OPC_EmitInteger, MVT::i32, 14, 
/*79382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79396*/     /*SwitchType*/ 19, MVT::v4i32,// ->79417
/*79398*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79400*/       OPC_EmitInteger, MVT::i32, 14, 
/*79403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79417*/     /*SwitchType*/ 19, MVT::v8i8,// ->79438
/*79419*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79421*/       OPC_EmitInteger, MVT::i32, 14, 
/*79424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79438*/     /*SwitchType*/ 19, MVT::v16i8,// ->79459
/*79440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79442*/       OPC_EmitInteger, MVT::i32, 14, 
/*79445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79459*/     0, // EndSwitchType
/*79460*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SMAX),// ->79594
/*79464*/     OPC_RecordChild0, // #0 = $Vn
/*79465*/     OPC_RecordChild1, // #1 = $Vm
/*79466*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->79488
/*79469*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79471*/       OPC_EmitInteger, MVT::i32, 14, 
/*79474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79488*/     /*SwitchType*/ 19, MVT::v2i32,// ->79509
/*79490*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79492*/       OPC_EmitInteger, MVT::i32, 14, 
/*79495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79509*/     /*SwitchType*/ 19, MVT::v8i16,// ->79530
/*79511*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79513*/       OPC_EmitInteger, MVT::i32, 14, 
/*79516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79530*/     /*SwitchType*/ 19, MVT::v4i32,// ->79551
/*79532*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79534*/       OPC_EmitInteger, MVT::i32, 14, 
/*79537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79551*/     /*SwitchType*/ 19, MVT::v8i8,// ->79572
/*79553*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79555*/       OPC_EmitInteger, MVT::i32, 14, 
/*79558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79572*/     /*SwitchType*/ 19, MVT::v16i8,// ->79593
/*79574*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79576*/       OPC_EmitInteger, MVT::i32, 14, 
/*79579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79593*/     0, // EndSwitchType
/*79594*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UMAX),// ->79728
/*79598*/     OPC_RecordChild0, // #0 = $Vn
/*79599*/     OPC_RecordChild1, // #1 = $Vm
/*79600*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->79622
/*79603*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79605*/       OPC_EmitInteger, MVT::i32, 14, 
/*79608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79622*/     /*SwitchType*/ 19, MVT::v2i32,// ->79643
/*79624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79626*/       OPC_EmitInteger, MVT::i32, 14, 
/*79629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79643*/     /*SwitchType*/ 19, MVT::v8i16,// ->79664
/*79645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79647*/       OPC_EmitInteger, MVT::i32, 14, 
/*79650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79664*/     /*SwitchType*/ 19, MVT::v4i32,// ->79685
/*79666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79668*/       OPC_EmitInteger, MVT::i32, 14, 
/*79671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79685*/     /*SwitchType*/ 19, MVT::v8i8,// ->79706
/*79687*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79689*/       OPC_EmitInteger, MVT::i32, 14, 
/*79692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79706*/     /*SwitchType*/ 19, MVT::v16i8,// ->79727
/*79708*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79710*/       OPC_EmitInteger, MVT::i32, 14, 
/*79713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79727*/     0, // EndSwitchType
/*79728*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SMIN),// ->79862
/*79732*/     OPC_RecordChild0, // #0 = $Vn
/*79733*/     OPC_RecordChild1, // #1 = $Vm
/*79734*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->79756
/*79737*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79739*/       OPC_EmitInteger, MVT::i32, 14, 
/*79742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79756*/     /*SwitchType*/ 19, MVT::v2i32,// ->79777
/*79758*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79760*/       OPC_EmitInteger, MVT::i32, 14, 
/*79763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79777*/     /*SwitchType*/ 19, MVT::v8i16,// ->79798
/*79779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79781*/       OPC_EmitInteger, MVT::i32, 14, 
/*79784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79798*/     /*SwitchType*/ 19, MVT::v4i32,// ->79819
/*79800*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79802*/       OPC_EmitInteger, MVT::i32, 14, 
/*79805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79819*/     /*SwitchType*/ 19, MVT::v8i8,// ->79840
/*79821*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79823*/       OPC_EmitInteger, MVT::i32, 14, 
/*79826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79840*/     /*SwitchType*/ 19, MVT::v16i8,// ->79861
/*79842*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79844*/       OPC_EmitInteger, MVT::i32, 14, 
/*79847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79861*/     0, // EndSwitchType
/*79862*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UMIN),// ->79996
/*79866*/     OPC_RecordChild0, // #0 = $Vn
/*79867*/     OPC_RecordChild1, // #1 = $Vm
/*79868*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->79890
/*79871*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79873*/       OPC_EmitInteger, MVT::i32, 14, 
/*79876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79890*/     /*SwitchType*/ 19, MVT::v2i32,// ->79911
/*79892*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79894*/       OPC_EmitInteger, MVT::i32, 14, 
/*79897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79911*/     /*SwitchType*/ 19, MVT::v8i16,// ->79932
/*79913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79915*/       OPC_EmitInteger, MVT::i32, 14, 
/*79918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79932*/     /*SwitchType*/ 19, MVT::v4i32,// ->79953
/*79934*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79936*/       OPC_EmitInteger, MVT::i32, 14, 
/*79939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79953*/     /*SwitchType*/ 19, MVT::v8i8,// ->79974
/*79955*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79957*/       OPC_EmitInteger, MVT::i32, 14, 
/*79960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79974*/     /*SwitchType*/ 19, MVT::v16i8,// ->79995
/*79976*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79978*/       OPC_EmitInteger, MVT::i32, 14, 
/*79981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79995*/     0, // EndSwitchType
/*79996*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->80042
/*79999*/     OPC_RecordChild0, // #0 = $Vm
/*80000*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->80021
/*80003*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80005*/       OPC_EmitInteger, MVT::i32, 14, 
/*80008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*80021*/     /*SwitchType*/ 18, MVT::v16i8,// ->80041
/*80023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80025*/       OPC_EmitInteger, MVT::i32, 14, 
/*80028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*80041*/     0, // EndSwitchType
/*80042*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->80114
/*80045*/     OPC_RecordChild0, // #0 = $Vm
/*80046*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->80069
/*80049*/       OPC_CheckChild0Type, MVT::v8i8,
/*80051*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80053*/       OPC_EmitInteger, MVT::i32, 14, 
/*80056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*80069*/     /*SwitchType*/ 20, MVT::v4i32,// ->80091
/*80071*/       OPC_CheckChild0Type, MVT::v4i16,
/*80073*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80075*/       OPC_EmitInteger, MVT::i32, 14, 
/*80078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*80091*/     /*SwitchType*/ 20, MVT::v2i64,// ->80113
/*80093*/       OPC_CheckChild0Type, MVT::v2i32,
/*80095*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80097*/       OPC_EmitInteger, MVT::i32, 14, 
/*80100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*80113*/     0, // EndSwitchType
/*80114*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->80180
/*80117*/     OPC_RecordChild0, // #0 = $Vm
/*80118*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->80139
/*80121*/       OPC_CheckChild0Type, MVT::v8i8,
/*80123*/       OPC_EmitInteger, MVT::i32, 14, 
/*80126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*80139*/     /*SwitchType*/ 18, MVT::v4i32,// ->80159
/*80141*/       OPC_CheckChild0Type, MVT::v4i16,
/*80143*/       OPC_EmitInteger, MVT::i32, 14, 
/*80146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*80159*/     /*SwitchType*/ 18, MVT::v2i64,// ->80179
/*80161*/       OPC_CheckChild0Type, MVT::v2i32,
/*80163*/       OPC_EmitInteger, MVT::i32, 14, 
/*80166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*80179*/     0, // EndSwitchType
/*80180*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->80343
/*80184*/     OPC_RecordChild0, // #0 = $Vm
/*80185*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->80206
/*80188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80190*/       OPC_EmitInteger, MVT::i32, 14, 
/*80193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*80206*/     /*SwitchType*/ 18, MVT::v4i16,// ->80226
/*80208*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80210*/       OPC_EmitInteger, MVT::i32, 14, 
/*80213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80226*/     /*SwitchType*/ 18, MVT::v2i32,// ->80246
/*80228*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80230*/       OPC_EmitInteger, MVT::i32, 14, 
/*80233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*80246*/     /*SwitchType*/ 18, MVT::v16i8,// ->80266
/*80248*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80250*/       OPC_EmitInteger, MVT::i32, 14, 
/*80253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*80266*/     /*SwitchType*/ 18, MVT::v8i16,// ->80286
/*80268*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80270*/       OPC_EmitInteger, MVT::i32, 14, 
/*80273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*80286*/     /*SwitchType*/ 18, MVT::v4i32,// ->80306
/*80288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80290*/       OPC_EmitInteger, MVT::i32, 14, 
/*80293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*80306*/     /*SwitchType*/ 16, MVT::v2f32,// ->80324
/*80308*/       OPC_EmitInteger, MVT::i32, 14, 
/*80311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*80324*/     /*SwitchType*/ 16, MVT::v4f32,// ->80342
/*80326*/       OPC_EmitInteger, MVT::i32, 14, 
/*80329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*80342*/     0, // EndSwitchType
/*80343*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->80429
/*80346*/     OPC_RecordChild0, // #0 = $Vm
/*80347*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->80368
/*80350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80352*/       OPC_EmitInteger, MVT::i32, 14, 
/*80355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*80368*/     /*SwitchType*/ 18, MVT::v4i16,// ->80388
/*80370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80372*/       OPC_EmitInteger, MVT::i32, 14, 
/*80375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*80388*/     /*SwitchType*/ 18, MVT::v16i8,// ->80408
/*80390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80392*/       OPC_EmitInteger, MVT::i32, 14, 
/*80395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*80408*/     /*SwitchType*/ 18, MVT::v8i16,// ->80428
/*80410*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80412*/       OPC_EmitInteger, MVT::i32, 14, 
/*80415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*80428*/     0, // EndSwitchType
/*80429*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->80475
/*80432*/     OPC_RecordChild0, // #0 = $Vm
/*80433*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->80454
/*80436*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80438*/       OPC_EmitInteger, MVT::i32, 14, 
/*80441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*80454*/     /*SwitchType*/ 18, MVT::v16i8,// ->80474
/*80456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80458*/       OPC_EmitInteger, MVT::i32, 14, 
/*80461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*80474*/     0, // EndSwitchType
/*80475*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->80802
/*80479*/     OPC_RecordChild0, // #0 = $src
/*80480*/     OPC_Scope, 116|128,1/*244*/, /*->80727*/ // 3 children in Scope
/*80483*/       OPC_CheckChild0Type, MVT::i32,
/*80485*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->80516
/*80488*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*80495*/         OPC_EmitInteger, MVT::i32, 0, 
/*80498*/         OPC_EmitInteger, MVT::i32, 14, 
/*80501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*80516*/       /*SwitchType*/ 28, MVT::v4i16,// ->80546
/*80518*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*80525*/         OPC_EmitInteger, MVT::i32, 0, 
/*80528*/         OPC_EmitInteger, MVT::i32, 14, 
/*80531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*80546*/       /*SwitchType*/ 28, MVT::v2i32,// ->80576
/*80548*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*80555*/         OPC_EmitInteger, MVT::i32, 0, 
/*80558*/         OPC_EmitInteger, MVT::i32, 14, 
/*80561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*80576*/       /*SwitchType*/ 48, MVT::v16i8,// ->80626
/*80578*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*80585*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*80592*/         OPC_EmitInteger, MVT::i32, 0, 
/*80595*/         OPC_EmitInteger, MVT::i32, 14, 
/*80598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80601*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80613*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80616*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80626*/       /*SwitchType*/ 48, MVT::v8i16,// ->80676
/*80628*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*80635*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*80642*/         OPC_EmitInteger, MVT::i32, 0, 
/*80645*/         OPC_EmitInteger, MVT::i32, 14, 
/*80648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80651*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80663*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80666*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80676*/       /*SwitchType*/ 48, MVT::v4i32,// ->80726
/*80678*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*80685*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*80692*/         OPC_EmitInteger, MVT::i32, 0, 
/*80695*/         OPC_EmitInteger, MVT::i32, 14, 
/*80698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80701*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80713*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80716*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80726*/       0, // EndSwitchType
/*80727*/     /*Scope*/ 48, /*->80776*/
/*80728*/       OPC_CheckChild0Type, MVT::f32,
/*80730*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->80753
/*80733*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*80740*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80743*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*80753*/       /*SwitchType*/ 20, MVT::v4f32,// ->80775
/*80755*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*80762*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80765*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*80775*/       0, // EndSwitchType
/*80776*/     /*Scope*/ 24, /*->80801*/
/*80777*/       OPC_CheckChild0Type, MVT::f64,
/*80779*/       OPC_CheckType, MVT::v2f64,
/*80781*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*80788*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80791*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*80801*/     0, /*End of Scope*/
/*80802*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->80854
/*80805*/     OPC_RecordChild0, // #0 = $SIMM
/*80806*/     OPC_MoveChild, 0,
/*80808*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80811*/     OPC_MoveParent,
/*80812*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->80833
/*80815*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80817*/       OPC_EmitInteger, MVT::i32, 14, 
/*80820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*80833*/     /*SwitchType*/ 18, MVT::v4f32,// ->80853
/*80835*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80837*/       OPC_EmitInteger, MVT::i32, 14, 
/*80840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*80853*/     0, // EndSwitchType
/*80854*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 80856 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 720
  // #OPC_RecordNode                     = 51
  // #OPC_RecordChild                    = 2096
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 15
  // #OPC_MoveChild                      = 1289
  // #OPC_MoveParent                     = 1872
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 155
  // #OPC_CheckPatternPredicate          = 2178
  // #OPC_CheckPredicate                 = 785
  // #OPC_CheckOpcode                    = 1166
  // #OPC_SwitchOpcode                   = 64
  // #OPC_CheckType                      = 1064
  // #OPC_SwitchType                     = 263
  // #OPC_CheckChildType                 = 1233
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 340
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 456
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2434
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2509
  // #OPC_EmitConvertToTarget            = 762
  // #OPC_EmitMergeInputChains           = 435
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 511
  // #OPC_EmitNodeXForm                  = 213
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2363

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 1: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 8: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 13: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 16: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 17: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (MF->getDataLayout().isLittleEndian());
  case 20: return (MF->getDataLayout().isBigEndian());
  case 21: return (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 23: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 24: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 25: return (Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 28: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 29: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 31: return (Subtarget->hasFPARMv8());
  case 32: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 33: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 34: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 35: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 36: return (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 37: return (Subtarget->hasV8Ops()) && (Subtarget->isThumb());
  case 38: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 39: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 40: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 41: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 42: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 43: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 44: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 45: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 46: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 47: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 48: return (Subtarget->hasV5TOps()) && (!Subtarget->isMClass()) && (Subtarget->isThumb());
  case 49: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 50: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 52: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 53: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 54: return (!Subtarget->isSwift()) && (Subtarget->hasVFP2());
  case 55: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 56: return (!Subtarget->isSwift()) && (Subtarget->hasNEON());
  case 57: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 58: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 60: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 61: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 62: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 63: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 65: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 66: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 67: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 68: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 69: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 70: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 71: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 72: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 73: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 74: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 75: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 77: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 79: return (Subtarget->hasVFP4());
  case 80: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 81: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 82: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 83: return (Subtarget->hasVFP3());
  case 84: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 47: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 48: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 49: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 79: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 80: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 82: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 83: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 84: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 85: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 86: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 87: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 88: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 89: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // anonymous_4133
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 21: {  // anonymous_4132
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

