

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1000.0:1000.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1000000000.000000:1000000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000100000000000:0.00000000100000000000:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x56412afb0aec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x56412afb0962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x56412afb07d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 30288
gpu_sim_insn = 19880
gpu_ipc =       0.6564
gpu_tot_sim_cycle = 30288
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6564
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1521 GB/Sec
L2_BW_total  =       0.1521 GB/Sec
gpu_total_sim_rate=9940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:35641	W0_Scoreboard:21984	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 283 
max_icnt2mem_latency = 50 
maxmrqlatency = 31 
max_icnt2sh_latency = 7 
averagemflatency = 243 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 9 
mrq_lat_table:43 	17 	23 	8 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1043         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2519         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5133         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7379         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8081         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29743         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/9 = 12.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        270         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27986 n_nop=27945 n_act=4 n_pre=3 n_ref_event=94837905808976 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00243
n_activity=301 dram_eff=0.2259
bk0: 34a 27853i bk1: 0a 27983i bk2: 0a 27983i bk3: 0a 27983i bk4: 0a 27983i bk5: 0a 27985i bk6: 0a 27985i bk7: 0a 27986i bk8: 0a 27986i bk9: 0a 27986i bk10: 0a 27986i bk11: 0a 27987i bk12: 0a 27987i bk13: 0a 27989i bk14: 0a 27989i bk15: 0a 27989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002430 
total_CMD = 27986 
util_bw = 68 
Wasted_Col = 73 
Wasted_Row = 36 
Idle = 27809 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27986 
n_nop = 27945 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94837905808976 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 34 
Row_Bus_Util =  0.000250 
CoL_Bus_Util = 0.001215 
Either_Row_CoL_Bus_Util = 0.001465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00871865
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27986 n_nop=27977 n_act=1 n_pre=0 n_ref_event=94837906655344 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005717
n_activity=61 dram_eff=0.2623
bk0: 8a 27962i bk1: 0a 27986i bk2: 0a 27986i bk3: 0a 27986i bk4: 0a 27986i bk5: 0a 27986i bk6: 0a 27986i bk7: 0a 27986i bk8: 0a 27986i bk9: 0a 27986i bk10: 0a 27986i bk11: 0a 27986i bk12: 0a 27986i bk13: 0a 27986i bk14: 0a 27986i bk15: 0a 27986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000572 
total_CMD = 27986 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27952 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27986 
n_nop = 27977 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94837906655344 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27986 n_nop=27956 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002001
n_activity=185 dram_eff=0.3027
bk0: 8a 27962i bk1: 20a 27943i bk2: 0a 27985i bk3: 0a 27986i bk4: 0a 27986i bk5: 0a 27986i bk6: 0a 27986i bk7: 0a 27986i bk8: 0a 27986i bk9: 0a 27986i bk10: 0a 27986i bk11: 0a 27986i bk12: 0a 27986i bk13: 0a 27986i bk14: 0a 27986i bk15: 0a 27986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002001 
total_CMD = 27986 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 27885 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27986 
n_nop = 27956 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.001001 
Either_Row_CoL_Bus_Util = 0.001072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00407347
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27986 n_nop=27977 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005717
n_activity=61 dram_eff=0.2623
bk0: 8a 27963i bk1: 0a 27986i bk2: 0a 27986i bk3: 0a 27986i bk4: 0a 27986i bk5: 0a 27986i bk6: 0a 27986i bk7: 0a 27986i bk8: 0a 27986i bk9: 0a 27986i bk10: 0a 27986i bk11: 0a 27986i bk12: 0a 27986i bk13: 0a 27986i bk14: 0a 27986i bk15: 0a 27986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000572 
total_CMD = 27986 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27952 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27986 
n_nop = 27977 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27986 n_nop=27955 n_act=2 n_pre=1 n_ref_event=227392 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002001
n_activity=197 dram_eff=0.2843
bk0: 28a 27909i bk1: 0a 27985i bk2: 0a 27985i bk3: 0a 27985i bk4: 0a 27985i bk5: 0a 27986i bk6: 0a 27986i bk7: 0a 27986i bk8: 0a 27986i bk9: 0a 27986i bk10: 0a 27986i bk11: 0a 27986i bk12: 0a 27986i bk13: 0a 27987i bk14: 0a 27987i bk15: 0a 27987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002001 
total_CMD = 27986 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 12 
Idle = 27873 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27986 
n_nop = 27955 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 227392 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.001001 
Either_Row_CoL_Bus_Util = 0.001108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00525263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27986 n_nop=27977 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005717
n_activity=61 dram_eff=0.2623
bk0: 8a 27962i bk1: 0a 27986i bk2: 0a 27986i bk3: 0a 27986i bk4: 0a 27986i bk5: 0a 27986i bk6: 0a 27986i bk7: 0a 27986i bk8: 0a 27986i bk9: 0a 27986i bk10: 0a 27986i bk11: 0a 27986i bk12: 0a 27986i bk13: 0a 27986i bk14: 0a 27986i bk15: 0a 27986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000572 
total_CMD = 27986 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27952 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27986 
n_nop = 27977 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167941

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229892
	minimum = 0 (at node 1)
	maximum = 0.00145272 (at node 0)
Accepted packet rate average = 0.000229892
	minimum = 0 (at node 1)
	maximum = 0.00475436 (at node 0)
Injected flit rate average = 0.000248234
	minimum = 0 (at node 1)
	maximum = 0.00194797 (at node 0)
Accepted flit rate average= 0.000248234
	minimum = 0 (at node 1)
	maximum = 0.00475436 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000229892 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00145272 (1 samples)
Accepted packet rate average = 0.000229892 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00475436 (1 samples)
Injected flit rate average = 0.000248234 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00194797 (1 samples)
Accepted flit rate average = 0.000248234 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00475436 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 9940 (inst/sec)
gpgpu_simulation_rate = 15144 (cycle/sec)
gpgpu_silicon_slowdown = 66032x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 34949
gpu_sim_insn = 610080
gpu_ipc =      17.4563
gpu_tot_sim_cycle = 65237
gpu_tot_sim_insn = 629960
gpu_tot_ipc =       9.6565
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3053% 
gpu_tot_occupancy = 4.1839% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0961
partiton_level_parallism_total  =       0.0522
partiton_level_parallism_util =       1.1348
partiton_level_parallism_util_total  =       1.1328
L2_BW  =      10.5205 GB/Sec
L2_BW_total  =       5.7067 GB/Sec
gpu_total_sim_rate=89994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2312
	L1I_total_cache_miss_rate = 0.1123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 239
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1504
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20582

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9055	W0_Idle:557833	W0_Scoreboard:500933	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 327 
max_icnt2mem_latency = 130 
maxmrqlatency = 76 
max_icnt2sh_latency = 16 
averagemflatency = 193 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:990 	387 	508 	70 	541 	112 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5458 	1452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1107 	65 	23 	1937 	270 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6359 	541 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        92        88         8         0        29         0        32         0        32         0        32         0         4         0        12         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0         8         0        32         0        32         0        32         0        32         0         4         0        12 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48         8         0        32         0        32         0        32         0        32         0         4         0        16         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     14123     12748     19078         0     23156         0     34371         0     23583         0     34704         0     10766         0     13517         0 
dram[1]:      9517     13520         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     10132     17004         0     18751         0     34324         0     34396         0     34334         0     34726         0     10779         0     13861 
dram[3]:     10776     12448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     11238     11711     18355         0     34348         0     34331         0     34375         0     34747         0     11120         0     14210         0 
dram[5]:     29743      7375         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.880000 40.000000  6.272727      -nan  4.727273      -nan 10.250000      -nan  9.500000      -nan 37.000000      -nan  4.000000      -nan  7.333333      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  7.541667      -nan  6.090909      -nan  4.888889      -nan 10.000000      -nan  9.000000      -nan 37.000000      -nan  4.000000      -nan  7.333333 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.954545 20.799999  5.307693      -nan  7.166667      -nan 19.500000      -nan 18.500000      -nan 36.000000      -nan  4.000000      -nan 10.000000      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2612/250 = 10.448000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        11         0         5         0        12         0         9         0         2         0         5         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        13         0         3         0        12         0         8         0         4         0         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        13         0         5         0        11         0         7         0         5         0         4         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11156    none        5635    none        2024    none        2556    none       11794    none        3820    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        8447    none        9435    none        1922    none        2884    none        5775    none        3819    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8783    none        5674    none        2091    none        3288    none        4606    none        4572    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       288       285         0       295         0       270         0       287         0       270         0       286         0       284         0
dram[1]:        284       286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        288       294         0       288         0       277         0       270         0       271         0       270         0       296         0       289
dram[3]:        284       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        299       285       288         0       270         0       270         0       270         0       273         0       288         0       283         0
dram[5]:        284       283         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 65315 -   mf: uid= 35117, sid4294967295:w4294967295, part=0, addr=0xc0007800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65215), 
Ready @ 65325 -   mf: uid= 35122, sid4294967295:w4294967295, part=0, addr=0xc007f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65225), 
Ready @ 65328 -   mf: uid= 35123, sid4294967295:w4294967295, part=0, addr=0xc001f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65228), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60278 n_nop=59457 n_act=85 n_pre=76 n_ref_event=94837905808976 n_req=662 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02196
n_activity=4696 dram_eff=0.2819
bk0: 186a 59252i bk1: 120a 60005i bk2: 64a 59861i bk3: 0a 60237i bk4: 40a 59884i bk5: 0a 60257i bk6: 32a 60090i bk7: 0a 60267i bk8: 36a 60145i bk9: 0a 60289i bk10: 32a 60214i bk11: 0a 60302i bk12: 64a 59817i bk13: 0a 60285i bk14: 44a 60074i bk15: 0a 60297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877644
Row_Buffer_Locality_read = 0.904531
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.199104
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.019637
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021965 
total_CMD = 60278 
util_bw = 1324 
Wasted_Col = 1258 
Wasted_Row = 674 
Idle = 57022 

BW Util Bottlenecks: 
RCDc_limit = 680 
RCDWRc_limit = 128 
WTRc_limit = 5 
RTWc_limit = 74 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 5 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 60278 
n_nop = 59457 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 85 
n_pre = 76 
n_ref = 94837905808976 
n_req = 662 
total_req = 662 

Dual Bus Interface Util: 
issued_total_row = 161 
issued_total_col = 662 
Row_Bus_Util =  0.002671 
CoL_Bus_Util = 0.010982 
Either_Row_CoL_Bus_Util = 0.013620 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002436 
queue_avg = 0.098892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0988918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60278 n_nop=60028 n_act=6 n_pre=4 n_ref_event=94837906655344 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007963
n_activity=1235 dram_eff=0.3887
bk0: 120a 60024i bk1: 120a 60020i bk2: 0a 60274i bk3: 0a 60275i bk4: 0a 60275i bk5: 0a 60275i bk6: 0a 60275i bk7: 0a 60275i bk8: 0a 60276i bk9: 0a 60278i bk10: 0a 60279i bk11: 0a 60281i bk12: 0a 60281i bk13: 0a 60281i bk14: 0a 60281i bk15: 0a 60281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107353
Bank_Level_Parallism_Col = 1.093897
Bank_Level_Parallism_Ready = 1.004167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093897 

BW Util details:
bwutil = 0.007963 
total_CMD = 60278 
util_bw = 480 
Wasted_Col = 218 
Wasted_Row = 36 
Idle = 59544 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60278 
n_nop = 60028 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 94837906655344 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.003982 
Either_Row_CoL_Bus_Util = 0.004147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0138857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 65311 -   mf: uid= 35116, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65211), 
Ready @ 65317 -   mf: uid= 35118, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65217), 
Ready @ 65320 -   mf: uid= 35119, sid4294967295:w4294967295, part=2, addr=0xc0027800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65220), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60278 n_nop=59487 n_act=85 n_pre=76 n_ref_event=0 n_req=633 n_rd=588 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.021
n_activity=4506 dram_eff=0.281
bk0: 120a 60037i bk1: 168a 59299i bk2: 0a 60241i bk3: 64a 59851i bk4: 0a 60245i bk5: 32a 59937i bk6: 0a 60268i bk7: 32a 60101i bk8: 0a 60274i bk9: 32a 60125i bk10: 0a 60284i bk11: 32a 60206i bk12: 0a 60303i bk13: 64a 59785i bk14: 0a 60281i bk15: 44a 60061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876777
Row_Buffer_Locality_read = 0.914966
Row_Buffer_Locality_write = 0.377778
Bank_Level_Parallism = 1.234312
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.036278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021003 
total_CMD = 60278 
util_bw = 1266 
Wasted_Col = 1221 
Wasted_Row = 637 
Idle = 57154 

BW Util Bottlenecks: 
RCDc_limit = 639 
RCDWRc_limit = 160 
WTRc_limit = 12 
RTWc_limit = 70 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 12 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 60278 
n_nop = 59487 
Read = 588 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 85 
n_pre = 76 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 161 
issued_total_col = 633 
Row_Bus_Util =  0.002671 
CoL_Bus_Util = 0.010501 
Either_Row_CoL_Bus_Util = 0.013123 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003793 
queue_avg = 0.087793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0877932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60278 n_nop=60038 n_act=9 n_pre=7 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007432
n_activity=1202 dram_eff=0.3727
bk0: 120a 60033i bk1: 104a 59963i bk2: 0a 60269i bk3: 0a 60271i bk4: 0a 60271i bk5: 0a 60271i bk6: 0a 60273i bk7: 0a 60273i bk8: 0a 60274i bk9: 0a 60278i bk10: 0a 60281i bk11: 0a 60283i bk12: 0a 60283i bk13: 0a 60283i bk14: 0a 60285i bk15: 0a 60285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108604
Bank_Level_Parallism_Col = 1.096672
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096672 

BW Util details:
bwutil = 0.007432 
total_CMD = 60278 
util_bw = 448 
Wasted_Col = 243 
Wasted_Row = 69 
Idle = 59518 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60278 
n_nop = 60038 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.003716 
Either_Row_CoL_Bus_Util = 0.003982 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0193105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 65321 -   mf: uid= 35120, sid4294967295:w4294967295, part=4, addr=0xc002f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65221), 
Ready @ 65324 -   mf: uid= 35121, sid4294967295:w4294967295, part=4, addr=0xc00a7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65224), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60278 n_nop=59503 n_act=79 n_pre=70 n_ref_event=227392 n_req=629 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02087
n_activity=4452 dram_eff=0.2826
bk0: 184a 59333i bk1: 104a 59952i bk2: 64a 59812i bk3: 0a 60234i bk4: 32a 60011i bk5: 0a 60260i bk6: 32a 60157i bk7: 0a 60271i bk8: 32a 60166i bk9: 0a 60287i bk10: 32a 60221i bk11: 0a 60311i bk12: 64a 59815i bk13: 0a 60284i bk14: 40a 60123i bk15: 0a 60292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887122
Row_Buffer_Locality_read = 0.910959
Row_Buffer_Locality_write = 0.577778
Bank_Level_Parallism = 1.167228
Bank_Level_Parallism_Col = 1.091314
Bank_Level_Parallism_Ready = 1.014308
write_to_read_ratio_blp_rw_average = 0.104677
GrpLevelPara = 1.031626 

BW Util details:
bwutil = 0.020870 
total_CMD = 60278 
util_bw = 1258 
Wasted_Col = 1206 
Wasted_Row = 641 
Idle = 57173 

BW Util Bottlenecks: 
RCDc_limit = 665 
RCDWRc_limit = 111 
WTRc_limit = 8 
RTWc_limit = 67 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 8 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 60278 
n_nop = 59503 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 79 
n_pre = 70 
n_ref = 227392 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 149 
issued_total_col = 629 
Row_Bus_Util =  0.002472 
CoL_Bus_Util = 0.010435 
Either_Row_CoL_Bus_Util = 0.012857 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003871 
queue_avg = 0.093832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0938319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60278 n_nop=60042 n_act=7 n_pre=5 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007432
n_activity=1193 dram_eff=0.3755
bk0: 120a 60026i bk1: 104a 60026i bk2: 0a 60271i bk3: 0a 60271i bk4: 0a 60271i bk5: 0a 60271i bk6: 0a 60273i bk7: 0a 60273i bk8: 0a 60274i bk9: 0a 60277i bk10: 0a 60282i bk11: 0a 60283i bk12: 0a 60283i bk13: 0a 60283i bk14: 0a 60285i bk15: 0a 60285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073529
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007432 
total_CMD = 60278 
util_bw = 448 
Wasted_Col = 229 
Wasted_Row = 52 
Idle = 59549 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60278 
n_nop = 60042 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000199 
CoL_Bus_Util = 0.003716 
Either_Row_CoL_Bus_Util = 0.003915 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 756, Miss_rate = 0.371, Pending_hits = 104, Reservation_fails = 450
L2_cache_bank[1]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 160, Reservation_fails = 665
L2_cache_bank[2]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 425
L2_cache_bank[3]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 164, Reservation_fails = 875
L2_cache_bank[4]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 430
L2_cache_bank[5]: Access = 1876, Miss = 724, Miss_rate = 0.386, Pending_hits = 108, Reservation_fails = 453
L2_cache_bank[6]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 120, Reservation_fails = 426
L2_cache_bank[7]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 448
L2_cache_bank[8]: Access = 1894, Miss = 746, Miss_rate = 0.394, Pending_hits = 108, Reservation_fails = 450
L2_cache_bank[9]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 456
L2_cache_bank[10]: Access = 680, Miss = 120, Miss_rate = 0.176, Pending_hits = 160, Reservation_fails = 547
L2_cache_bank[11]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 124, Reservation_fails = 426
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3258
L2_total_cache_miss_rate = 0.2800
L2_total_cache_pending_hits = 1576
L2_total_cache_reservation_fails = 6051
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1593
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3692
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 680
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6051
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1952
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6051
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.06364
	minimum = 5
	maximum = 92
Network latency average = 6.04168
	minimum = 5
	maximum = 91
Slowest packet = 14275
Flit latency average = 6.68958
	minimum = 5
	maximum = 90
Slowest flit = 15111
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157372
	minimum = 0.00626627 (at node 0)
	maximum = 0.0571118 (at node 15)
Accepted packet rate average = 0.0157372
	minimum = 0.00486423 (at node 22)
	maximum = 0.025294 (at node 1)
Injected flit rate average = 0.0167556
	minimum = 0.00804029 (at node 0)
	maximum = 0.0571118 (at node 15)
Accepted flit rate average= 0.0167556
	minimum = 0.00600876 (at node 22)
	maximum = 0.025294 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.68075 (2 samples)
	minimum = 5 (2 samples)
	maximum = 52 (2 samples)
Network latency average = 5.56074 (2 samples)
	minimum = 5 (2 samples)
	maximum = 48.5 (2 samples)
Flit latency average = 5.84479 (2 samples)
	minimum = 5 (2 samples)
	maximum = 47.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00798355 (2 samples)
	minimum = 0.00313314 (2 samples)
	maximum = 0.0292823 (2 samples)
Accepted packet rate average = 0.00798355 (2 samples)
	minimum = 0.00243212 (2 samples)
	maximum = 0.0150242 (2 samples)
Injected flit rate average = 0.00850193 (2 samples)
	minimum = 0.00402014 (2 samples)
	maximum = 0.0295299 (2 samples)
Accepted flit rate average = 0.00850193 (2 samples)
	minimum = 0.00300438 (2 samples)
	maximum = 0.0150242 (2 samples)
Injected packet size average = 1.06493 (2 samples)
Accepted packet size average = 1.06493 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 89994 (inst/sec)
gpgpu_simulation_rate = 9319 (cycle/sec)
gpgpu_silicon_slowdown = 107307x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 36453
gpu_sim_insn = 22879488
gpu_ipc =     627.6435
gpu_tot_sim_cycle = 101690
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     231.1874
gpu_tot_issued_cta = 993
gpu_occupancy = 78.8000% 
gpu_tot_occupancy = 41.0442% 
max_total_param_size = 0
gpu_stall_dramfull = 8796
gpu_stall_icnt2sh    = 24555
partiton_level_parallism =       1.3869
partiton_level_parallism_total  =       0.5306
partiton_level_parallism_util =       1.9058
partiton_level_parallism_util_total  =       1.8271
L2_BW  =     150.5219 GB/Sec
L2_BW_total  =      57.6189 GB/Sec
gpu_total_sim_rate=559748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4254
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2620
L1D_cache:
	L1D_cache_core[0]: Access = 4221, Miss = 2533, Miss_rate = 0.600, Pending_hits = 290, Reservation_fails = 1437
	L1D_cache_core[1]: Access = 4269, Miss = 2443, Miss_rate = 0.572, Pending_hits = 296, Reservation_fails = 820
	L1D_cache_core[2]: Access = 4318, Miss = 2458, Miss_rate = 0.569, Pending_hits = 249, Reservation_fails = 843
	L1D_cache_core[3]: Access = 4254, Miss = 2562, Miss_rate = 0.602, Pending_hits = 216, Reservation_fails = 1317
	L1D_cache_core[4]: Access = 4254, Miss = 2458, Miss_rate = 0.578, Pending_hits = 281, Reservation_fails = 646
	L1D_cache_core[5]: Access = 4190, Miss = 2480, Miss_rate = 0.592, Pending_hits = 251, Reservation_fails = 826
	L1D_cache_core[6]: Access = 4318, Miss = 2525, Miss_rate = 0.585, Pending_hits = 293, Reservation_fails = 1392
	L1D_cache_core[7]: Access = 4254, Miss = 2333, Miss_rate = 0.548, Pending_hits = 419, Reservation_fails = 371
	L1D_cache_core[8]: Access = 4318, Miss = 2478, Miss_rate = 0.574, Pending_hits = 275, Reservation_fails = 852
	L1D_cache_core[9]: Access = 4062, Miss = 2419, Miss_rate = 0.596, Pending_hits = 342, Reservation_fails = 842
	L1D_cache_core[10]: Access = 4318, Miss = 2468, Miss_rate = 0.572, Pending_hits = 238, Reservation_fails = 896
	L1D_cache_core[11]: Access = 4254, Miss = 2444, Miss_rate = 0.575, Pending_hits = 270, Reservation_fails = 1533
	L1D_cache_core[12]: Access = 4318, Miss = 2580, Miss_rate = 0.597, Pending_hits = 292, Reservation_fails = 1929
	L1D_cache_core[13]: Access = 4318, Miss = 2443, Miss_rate = 0.566, Pending_hits = 388, Reservation_fails = 608
	L1D_cache_core[14]: Access = 4318, Miss = 2541, Miss_rate = 0.588, Pending_hits = 250, Reservation_fails = 1711
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 37165
	L1D_total_cache_miss_rate = 0.5808
	L1D_total_cache_pending_hits = 4350
	L1D_total_cache_reservation_fails = 16023
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 377664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4254
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2620
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 381918

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2620
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5364, 2415, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 39716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36336
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1516
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149840	W0_Idle:568575	W0_Scoreboard:716296	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290688 {8:36336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5813760 {40:145344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 1031 
max_icnt2mem_latency = 996 
maxmrqlatency = 427 
max_icnt2sh_latency = 278 
averagemflatency = 255 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 58 
mrq_lat_table:7004 	3496 	5550 	4373 	5683 	4300 	3142 	2607 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102233 	68868 	6970 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1166 	77 	27 	48660 	2018 	1605 	353 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19567 	27342 	25037 	31693 	58493 	15922 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	35 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       122       128       119       128       129       128        96       128       128       128       116       128       136       128       116       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       121       128       119       128       130       128        96       128       128       128       119       128       136       128       116 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       116       128       116       128       129       128       119       128       129       128       123       128       136       128       120       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     17989     13178     19289     15660     23156     18055     34371     18966     23583     21018     34704     22097     12800     24341     13517     25342 
dram[1]:     13286     13520     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     19263     18103     34324     18964     34396     20990     34334     22095     34726     24336     12800     25339     13861 
dram[3]:     13212     13299     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     18355     15629     34348     18055     34331     19013     34375     20989     34747     22099     12867     24336     14210     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.300000 30.428572 15.096774 21.894737 16.000000 52.000000 12.861111 37.818180 18.833334 41.599998 21.250000 34.000000 18.555555 139.000000 41.714287 256.000000 
dram[1]: 28.400000 30.428572 20.799999 27.733334 41.599998 52.000000 32.000000 46.222221 32.000000 41.599998 28.727272 34.000000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 32.769230 12.523809 26.000000 13.676471 52.000000 18.153847 29.714285 13.794118 41.599998 16.000000 45.142857 23.071428 139.000000 18.444445 256.000000 41.714287 
dram[3]: 32.769230 23.777779 27.733334 21.894737 41.599998 37.818180 37.818180 37.818180 41.599998 32.000000 39.500000 34.000000 139.000000 138.000000 256.000000 256.000000 
dram[4]: 14.472222 23.555555 15.000000 19.809525 18.879999 52.000000 16.172413 27.733334 20.363636 41.599998 21.600000 38.250000 18.555555 138.000000 57.599998 256.000000 
dram[5]: 28.400000 30.000000 24.470589 27.733334 59.428570 52.000000 32.000000 37.818180 34.666668 41.599998 27.818182 34.000000 139.000000 138.000000 256.000000 256.000000 
average row locality = 36397/1269 = 28.681639
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        42        20        75        64        80        64        77        64        80        64        35        20        52        44         8         0 
dram[1]:        20        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        20        46        64        75        64        80        64        79        64        80        24        31        44        48         0         8 
dram[3]:        20        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        40        24        74        64        80        64        79        64        80        64        30        20        52        40         8         0 
dram[5]:        20        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4411
min_bank_accesses = 0!
chip skew: 791/680 = 1.16
average mf latency per bank:
dram[0]:      48342     55430     13275      5182     12172      4275     11136      3907     10699      3867     20657      9403     12380      3856     80243    none  
dram[1]:      56445     51345      4754      4864      4215      3711      4037      4489      4207      3953      8540      8497      3626      3599    none      none  
dram[2]:      56403     37307      5197     12297      4531     10886      3927      9931      3866     10413      8229     22289      4043     11174    none       66442
dram[3]:      52392     42318      4806      5002      3886      4011      4253      4020      4011      3795      7455      9962      3526      4013    none      none  
dram[4]:      45519     41527     12832      5072     11788      4224     10963      3887      9608      3853     18566      9264      8522      3963     55359    none  
dram[5]:      55248     39450      4520      4971      4015      3757      4434      4288      4024      3886      9564      8604      3597      3818    none      none  
maximum mf latency per bank:
dram[0]:        639       530       926       828       957       607       686       485       758       416       698       416       621       541       688       409
dram[1]:        474       472       534       644       573       519       503       687       524       426       404       359       343       404       431       399
dram[2]:        540       709       777       961       628      1031       490       742       415       811       417       750       539       606       392       606
dram[3]:        446       451       619       634       572       532       713       489       407       399       450       409       356       370       420       374
dram[4]:        700       537       957       834      1003       589       804       445       839       405       727       417       476       437       652       419
dram[5]:        457       483       523       686       473       593       495       698       483       442       399       486       364       369       402       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93960 n_nop=86810 n_act=287 n_pre=271 n_ref_event=94837905808976 n_req=6291 n_rd=5822 n_rd_L2_A=0 n_write=0 n_wr_bk=789 bw_util=0.1407
n_activity=24828 dram_eff=0.5325
bk0: 498a 91408i bk1: 416a 92451i bk2: 422a 91375i bk3: 384a 91886i bk4: 424a 91065i bk5: 384a 92121i bk6: 410a 91304i bk7: 384a 92345i bk8: 404a 91659i bk9: 384a 92186i bk10: 316a 92546i bk11: 296a 92808i bk12: 304a 92127i bk13: 256a 92929i bk14: 284a 93066i bk15: 256a 93393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956128
Row_Buffer_Locality_read = 0.974236
Row_Buffer_Locality_write = 0.731343
Bank_Level_Parallism = 1.729287
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.143869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.140719 
total_CMD = 93960 
util_bw = 13222 
Wasted_Col = 5876 
Wasted_Row = 1409 
Idle = 73453 

BW Util Bottlenecks: 
RCDc_limit = 1396 
RCDWRc_limit = 535 
WTRc_limit = 654 
RTWc_limit = 2020 
CCDLc_limit = 3957 
rwq = 0 
CCDLc_limit_alone = 3362 
WTRc_limit_alone = 542 
RTWc_limit_alone = 1537 

Commands details: 
total_CMD = 93960 
n_nop = 86810 
Read = 5822 
Write = 0 
L2_Alloc = 0 
L2_WB = 789 
n_act = 287 
n_pre = 271 
n_ref = 94837905808976 
n_req = 6291 
total_req = 6611 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 6611 
Row_Bus_Util =  0.005939 
CoL_Bus_Util = 0.070360 
Either_Row_CoL_Bus_Util = 0.076096 
Issued_on_Two_Bus_Simul_Util = 0.000202 
issued_two_Eff = 0.002657 
queue_avg = 1.828193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93960 n_nop=87439 n_act=167 n_pre=151 n_ref_event=94837906655344 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1322
n_activity=21165 dram_eff=0.587
bk0: 416a 92565i bk1: 416a 92491i bk2: 384a 91952i bk3: 384a 92069i bk4: 384a 91875i bk5: 384a 92026i bk6: 384a 92383i bk7: 384a 92267i bk8: 384a 92056i bk9: 384a 92145i bk10: 304a 92852i bk11: 296a 92883i bk12: 256a 92913i bk13: 256a 92927i bk14: 256a 93461i bk15: 256a 93391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973935
Row_Buffer_Locality_read = 0.984262
Row_Buffer_Locality_write = 0.807018
Bank_Level_Parallism = 1.659555
Bank_Level_Parallism_Col = 1.585032
Bank_Level_Parallism_Ready = 1.124459
write_to_read_ratio_blp_rw_average = 0.180732
GrpLevelPara = 1.482048 

BW Util details:
bwutil = 0.132226 
total_CMD = 93960 
util_bw = 12424 
Wasted_Col = 4600 
Wasted_Row = 759 
Idle = 76177 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 238 
WTRc_limit = 307 
RTWc_limit = 1199 
CCDLc_limit = 3683 
rwq = 0 
CCDLc_limit_alone = 3345 
WTRc_limit_alone = 251 
RTWc_limit_alone = 917 

Commands details: 
total_CMD = 93960 
n_nop = 87439 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 167 
n_pre = 151 
n_ref = 94837906655344 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 6212 
Row_Bus_Util =  0.003384 
CoL_Bus_Util = 0.066113 
Either_Row_CoL_Bus_Util = 0.069402 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001380 
queue_avg = 1.964293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93960 n_nop=86826 n_act=288 n_pre=272 n_ref_event=0 n_req=6267 n_rd=5798 n_rd_L2_A=0 n_write=0 n_wr_bk=791 bw_util=0.1403
n_activity=24976 dram_eff=0.5276
bk0: 416a 92446i bk1: 490a 91383i bk2: 384a 91860i bk3: 420a 91188i bk4: 384a 91942i bk5: 416a 91028i bk6: 384a 92307i bk7: 414a 91429i bk8: 384a 92270i bk9: 400a 91575i bk10: 304a 92767i bk11: 302a 92368i bk12: 256a 92901i bk13: 304a 92203i bk14: 256a 93367i bk15: 284a 93060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956279
Row_Buffer_Locality_read = 0.975164
Row_Buffer_Locality_write = 0.722815
Bank_Level_Parallism = 1.754037
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.170119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.140251 
total_CMD = 93960 
util_bw = 13178 
Wasted_Col = 5859 
Wasted_Row = 1533 
Idle = 73390 

BW Util Bottlenecks: 
RCDc_limit = 1352 
RCDWRc_limit = 591 
WTRc_limit = 558 
RTWc_limit = 2064 
CCDLc_limit = 3882 
rwq = 0 
CCDLc_limit_alone = 3290 
WTRc_limit_alone = 466 
RTWc_limit_alone = 1564 

Commands details: 
total_CMD = 93960 
n_nop = 86826 
Read = 5798 
Write = 0 
L2_Alloc = 0 
L2_WB = 791 
n_act = 288 
n_pre = 272 
n_ref = 0 
n_req = 6267 
total_req = 6589 

Dual Bus Interface Util: 
issued_total_row = 560 
issued_total_col = 6589 
Row_Bus_Util =  0.005960 
CoL_Bus_Util = 0.070126 
Either_Row_CoL_Bus_Util = 0.075926 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.002103 
queue_avg = 1.877384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93960 n_nop=87429 n_act=169 n_pre=153 n_ref_event=0 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1322
n_activity=21153 dram_eff=0.5873
bk0: 416a 92582i bk1: 416a 92371i bk2: 384a 92130i bk3: 384a 91805i bk4: 384a 91925i bk5: 384a 91821i bk6: 384a 92338i bk7: 384a 92487i bk8: 384a 92240i bk9: 384a 92020i bk10: 304a 92839i bk11: 296a 92819i bk12: 256a 92982i bk13: 256a 92951i bk14: 256a 93402i bk15: 256a 93474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973765
Row_Buffer_Locality_read = 0.983900
Row_Buffer_Locality_write = 0.809942
Bank_Level_Parallism = 1.657167
Bank_Level_Parallism_Col = 1.580631
Bank_Level_Parallism_Ready = 1.131718
write_to_read_ratio_blp_rw_average = 0.168794
GrpLevelPara = 1.477982 

BW Util details:
bwutil = 0.132226 
total_CMD = 93960 
util_bw = 12424 
Wasted_Col = 4645 
Wasted_Row = 762 
Idle = 76129 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 248 
WTRc_limit = 351 
RTWc_limit = 1127 
CCDLc_limit = 3657 
rwq = 0 
CCDLc_limit_alone = 3348 
WTRc_limit_alone = 307 
RTWc_limit_alone = 862 

Commands details: 
total_CMD = 93960 
n_nop = 87429 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 169 
n_pre = 153 
n_ref = 0 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 322 
issued_total_col = 6212 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.066113 
Either_Row_CoL_Bus_Util = 0.069508 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000459 
queue_avg = 1.961697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93960 n_nop=86863 n_act=279 n_pre=263 n_ref_event=227392 n_req=6247 n_rd=5782 n_rd_L2_A=0 n_write=0 n_wr_bk=783 bw_util=0.1397
n_activity=24842 dram_eff=0.5285
bk0: 488a 91389i bk1: 412a 92394i bk2: 420a 91465i bk3: 384a 91786i bk4: 416a 91337i bk5: 384a 92255i bk6: 414a 91328i bk7: 384a 92293i bk8: 400a 91640i bk9: 384a 92205i bk10: 304a 92539i bk11: 296a 92746i bk12: 304a 92213i bk13: 256a 92938i bk14: 280a 93135i bk15: 256a 93435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957740
Row_Buffer_Locality_read = 0.974576
Row_Buffer_Locality_write = 0.748387
Bank_Level_Parallism = 1.701981
Bank_Level_Parallism_Col = 1.610920
Bank_Level_Parallism_Ready = 1.133141
write_to_read_ratio_blp_rw_average = 0.218406
GrpLevelPara = 1.467518 

BW Util details:
bwutil = 0.139740 
total_CMD = 93960 
util_bw = 13130 
Wasted_Col = 5931 
Wasted_Row = 1524 
Idle = 73375 

BW Util Bottlenecks: 
RCDc_limit = 1455 
RCDWRc_limit = 496 
WTRc_limit = 595 
RTWc_limit = 2002 
CCDLc_limit = 3898 
rwq = 0 
CCDLc_limit_alone = 3311 
WTRc_limit_alone = 543 
RTWc_limit_alone = 1467 

Commands details: 
total_CMD = 93960 
n_nop = 86863 
Read = 5782 
Write = 0 
L2_Alloc = 0 
L2_WB = 783 
n_act = 279 
n_pre = 263 
n_ref = 227392 
n_req = 6247 
total_req = 6565 

Dual Bus Interface Util: 
issued_total_row = 542 
issued_total_col = 6565 
Row_Bus_Util =  0.005768 
CoL_Bus_Util = 0.069870 
Either_Row_CoL_Bus_Util = 0.075532 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.001409 
queue_avg = 1.834898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93960 n_nop=87464 n_act=163 n_pre=147 n_ref_event=0 n_req=5852 n_rd=5512 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.1318
n_activity=21025 dram_eff=0.589
bk0: 416a 92516i bk1: 408a 92431i bk2: 384a 91975i bk3: 384a 92084i bk4: 384a 92056i bk5: 384a 92046i bk6: 384a 92386i bk7: 384a 92196i bk8: 384a 92195i bk9: 384a 92017i bk10: 296a 92923i bk11: 296a 92768i bk12: 256a 92915i bk13: 256a 93016i bk14: 256a 93414i bk15: 256a 93361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974710
Row_Buffer_Locality_read = 0.984761
Row_Buffer_Locality_write = 0.811765
Bank_Level_Parallism = 1.662766
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.130939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131801 
total_CMD = 93960 
util_bw = 12384 
Wasted_Col = 4565 
Wasted_Row = 741 
Idle = 76270 

BW Util Bottlenecks: 
RCDc_limit = 806 
RCDWRc_limit = 211 
WTRc_limit = 340 
RTWc_limit = 1253 
CCDLc_limit = 3657 
rwq = 0 
CCDLc_limit_alone = 3328 
WTRc_limit_alone = 272 
RTWc_limit_alone = 992 

Commands details: 
total_CMD = 93960 
n_nop = 87464 
Read = 5512 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 5852 
total_req = 6192 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 6192 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.065900 
Either_Row_CoL_Bus_Util = 0.069136 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000924 
queue_avg = 2.087463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22538, Miss = 3320, Miss_rate = 0.147, Pending_hits = 1709, Reservation_fails = 924
L2_cache_bank[1]: Access = 13096, Miss = 2760, Miss_rate = 0.211, Pending_hits = 1231, Reservation_fails = 672
L2_cache_bank[2]: Access = 13200, Miss = 2768, Miss_rate = 0.210, Pending_hits = 1198, Reservation_fails = 427
L2_cache_bank[3]: Access = 12756, Miss = 2760, Miss_rate = 0.216, Pending_hits = 1186, Reservation_fails = 877
L2_cache_bank[4]: Access = 13004, Miss = 2768, Miss_rate = 0.213, Pending_hits = 1197, Reservation_fails = 436
L2_cache_bank[5]: Access = 22300, Miss = 3286, Miss_rate = 0.147, Pending_hits = 1732, Reservation_fails = 1441
L2_cache_bank[6]: Access = 12696, Miss = 2768, Miss_rate = 0.218, Pending_hits = 1087, Reservation_fails = 430
L2_cache_bank[7]: Access = 12864, Miss = 2760, Miss_rate = 0.215, Pending_hits = 1299, Reservation_fails = 599
L2_cache_bank[8]: Access = 22528, Miss = 3292, Miss_rate = 0.146, Pending_hits = 1567, Reservation_fails = 1149
L2_cache_bank[9]: Access = 12624, Miss = 2756, Miss_rate = 0.218, Pending_hits = 1138, Reservation_fails = 566
L2_cache_bank[10]: Access = 13204, Miss = 2760, Miss_rate = 0.209, Pending_hits = 1283, Reservation_fails = 559
L2_cache_bank[11]: Access = 12292, Miss = 2752, Miss_rate = 0.224, Pending_hits = 1124, Reservation_fails = 433
L2_total_cache_accesses = 183102
L2_total_cache_misses = 34750
L2_total_cache_miss_rate = 0.1898
L2_total_cache_pending_hits = 15751
L2_total_cache_reservation_fails = 8513
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25260
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 740
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6549
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 279
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145344
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 72
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1892
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6549
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=183102
icnt_total_pkts_simt_to_mem=70311
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.0692
	minimum = 5
	maximum = 842
Network latency average = 44.4634
	minimum = 5
	maximum = 842
Slowest packet = 20099
Flit latency average = 41.9067
	minimum = 5
	maximum = 842
Slowest flit = 21075
Fragmentation average = 0.00181963
	minimum = 0
	maximum = 157
Injected packet rate average = 0.22558
	minimum = 0.0881958 (at node 7)
	maximum = 0.566044 (at node 23)
Accepted packet rate average = 0.22558
	minimum = 0.0983458 (at node 26)
	maximum = 0.323704 (at node 12)
Injected flit rate average = 0.241203
	minimum = 0.115519 (at node 9)
	maximum = 0.566044 (at node 23)
Accepted flit rate average= 0.241203
	minimum = 0.134667 (at node 26)
	maximum = 0.323704 (at node 12)
Injected packet length average = 1.06925
Accepted packet length average = 1.06925
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4769 (3 samples)
	minimum = 5 (3 samples)
	maximum = 315.333 (3 samples)
Network latency average = 18.5283 (3 samples)
	minimum = 5 (3 samples)
	maximum = 313 (3 samples)
Flit latency average = 17.8654 (3 samples)
	minimum = 5 (3 samples)
	maximum = 312.333 (3 samples)
Fragmentation average = 0.000606544 (3 samples)
	minimum = 0 (3 samples)
	maximum = 52.3333 (3 samples)
Injected packet rate average = 0.0805158 (3 samples)
	minimum = 0.0314873 (3 samples)
	maximum = 0.208203 (3 samples)
Accepted packet rate average = 0.0805158 (3 samples)
	minimum = 0.0344033 (3 samples)
	maximum = 0.117918 (3 samples)
Injected flit rate average = 0.0860688 (3 samples)
	minimum = 0.0411863 (3 samples)
	maximum = 0.208368 (3 samples)
Accepted flit rate average = 0.0860688 (3 samples)
	minimum = 0.0468918 (3 samples)
	maximum = 0.117918 (3 samples)
Injected packet size average = 1.06897 (3 samples)
Accepted packet size average = 1.06897 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 559748 (inst/sec)
gpgpu_simulation_rate = 2421 (cycle/sec)
gpgpu_silicon_slowdown = 413052x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 30217
gpu_sim_insn = 19880
gpu_ipc =       0.6579
gpu_tot_sim_cycle = 131907
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     178.3782
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.9980% 
max_total_param_size = 0
gpu_stall_dramfull = 8796
gpu_stall_icnt2sh    = 24555
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4094
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8259
L2_BW  =       0.1504 GB/Sec
L2_BW_total  =      44.4541 GB/Sec
gpu_total_sim_rate=534757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4266
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2620
L1D_cache:
	L1D_cache_core[0]: Access = 4221, Miss = 2533, Miss_rate = 0.600, Pending_hits = 290, Reservation_fails = 1437
	L1D_cache_core[1]: Access = 4269, Miss = 2443, Miss_rate = 0.572, Pending_hits = 296, Reservation_fails = 820
	L1D_cache_core[2]: Access = 4349, Miss = 2474, Miss_rate = 0.569, Pending_hits = 249, Reservation_fails = 843
	L1D_cache_core[3]: Access = 4254, Miss = 2562, Miss_rate = 0.602, Pending_hits = 216, Reservation_fails = 1317
	L1D_cache_core[4]: Access = 4254, Miss = 2458, Miss_rate = 0.578, Pending_hits = 281, Reservation_fails = 646
	L1D_cache_core[5]: Access = 4190, Miss = 2480, Miss_rate = 0.592, Pending_hits = 251, Reservation_fails = 826
	L1D_cache_core[6]: Access = 4318, Miss = 2525, Miss_rate = 0.585, Pending_hits = 293, Reservation_fails = 1392
	L1D_cache_core[7]: Access = 4254, Miss = 2333, Miss_rate = 0.548, Pending_hits = 419, Reservation_fails = 371
	L1D_cache_core[8]: Access = 4318, Miss = 2478, Miss_rate = 0.574, Pending_hits = 275, Reservation_fails = 852
	L1D_cache_core[9]: Access = 4062, Miss = 2419, Miss_rate = 0.596, Pending_hits = 342, Reservation_fails = 842
	L1D_cache_core[10]: Access = 4318, Miss = 2468, Miss_rate = 0.572, Pending_hits = 238, Reservation_fails = 896
	L1D_cache_core[11]: Access = 4254, Miss = 2444, Miss_rate = 0.575, Pending_hits = 270, Reservation_fails = 1533
	L1D_cache_core[12]: Access = 4318, Miss = 2580, Miss_rate = 0.597, Pending_hits = 292, Reservation_fails = 1929
	L1D_cache_core[13]: Access = 4318, Miss = 2443, Miss_rate = 0.566, Pending_hits = 388, Reservation_fails = 608
	L1D_cache_core[14]: Access = 4318, Miss = 2541, Miss_rate = 0.588, Pending_hits = 250, Reservation_fails = 1711
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 37181
	L1D_total_cache_miss_rate = 0.5808
	L1D_total_cache_pending_hits = 4350
	L1D_total_cache_reservation_fails = 16023
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 379324
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4266
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2620
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16367
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 383590

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2620
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5364, 2415, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 40220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36352
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1516
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149840	W0_Idle:604336	W0_Scoreboard:738018	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290816 {8:36352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5816320 {40:145408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 1031 
max_icnt2mem_latency = 996 
maxmrqlatency = 427 
max_icnt2sh_latency = 278 
averagemflatency = 255 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 58 
mrq_lat_table:7062 	3507 	5561 	4373 	5731 	4312 	3142 	2607 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102299 	68896 	6970 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1178 	77 	27 	48691 	2018 	1605 	353 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19661 	27342 	25037 	31693 	58493 	15922 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       122       128       119       128       129       128        96       128       128       128       116       128       136       128       136       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       121       128       119       128       130       128        96       128       128       128       119       128       136       128       136 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       116       128       116       128       129       128       119       128       129       128       123       128       136       128       136       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     17989     13178     19289     15660     23156     18055     34371     18966     23583     21018     34704     22097     12800     24341     13517     25342 
dram[1]:     13286     13520     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     19263     18103     34324     18964     34396     20990     34334     22095     34726     24336     12800     25339     13861 
dram[3]:     13212     13299     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     18355     15629     34348     18055     34331     19013     34375     20989     34747     22099     12867     24336     14210     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 12.222222 30.428572 15.483871 21.894737 16.000000 52.000000 12.861111 37.818180 18.833334 41.599998 21.250000 34.000000 18.666666 139.000000 36.875000 256.000000 
dram[1]: 22.947369 30.428572 20.799999 27.733334 41.599998 52.000000 32.000000 46.222221 32.000000 41.599998 28.727272 34.000000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 25.647058 12.511628 26.000000 13.628572 52.000000 18.153847 29.714285 13.794118 41.599998 16.000000 45.142857 23.071428 139.000000 18.611111 256.000000 36.875000 
dram[3]: 25.647058 23.777779 27.733334 21.894737 41.599998 37.818180 37.818180 37.818180 41.599998 32.000000 39.500000 34.000000 139.000000 138.000000 256.000000 256.000000 
dram[4]: 13.243902 23.555555 15.258064 19.809525 18.879999 52.000000 16.172413 27.733334 20.363636 41.599998 21.600000 38.250000 18.722221 138.000000 48.333332 256.000000 
dram[5]: 22.947369 30.000000 24.470589 27.733334 59.428570 52.000000 32.000000 37.818180 34.666668 41.599998 27.818182 34.000000 139.000000 138.000000 256.000000 256.000000 
average row locality = 36537/1300 = 28.105385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        46        20        75        64        80        64        77        64        80        64        35        20        56        44        14         0 
dram[1]:        24        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        24        46        64        75        64        80        64        79        64        80        24        31        44        54         0        14 
dram[3]:        24        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        44        24        74        64        80        64        79        64        80        64        30        20        58        40        12         0 
dram[5]:        24        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4467
min_bank_accesses = 0!
chip skew: 807/684 = 1.18
average mf latency per bank:
dram[0]:      44195     55430     13326      5182     12172      4275     11136      3907     10699      3867     20657      9403     11496      3856     45853    none  
dram[1]:      47037     51345      4754      4864      4215      3711      4037      4489      4207      3953      8540      8497      3626      3599    none      none  
dram[2]:      47003     37387      5197     12349      4531     10886      3927      9931      3866     10413      8229     22289      4043      9932    none       37967
dram[3]:      43660     42318      4806      5002      3886      4011      4253      4020      4011      3795      7455      9962      3526      4013    none      none  
dram[4]:      41470     41527     12866      5072     11788      4224     10963      3887      9608      3853     18566      9264      7640      3963     36906    none  
dram[5]:      46040     39450      4520      4971      4015      3757      4434      4288      4024      3886      9564      8604      3597      3818    none      none  
maximum mf latency per bank:
dram[0]:        639       530       926       828       957       607       686       485       758       416       698       416       621       541       688       409
dram[1]:        474       472       534       644       573       519       503       687       524       426       404       359       343       404       431       399
dram[2]:        540       709       777       961       628      1031       490       742       415       811       417       750       539       606       392       606
dram[3]:        446       451       619       634       572       532       713       489       407       399       450       409       356       370       420       374
dram[4]:        700       537       957       834      1003       589       804       445       839       405       727       417       476       437       652       419
dram[5]:        457       483       523       686       473       593       495       698       483       442       399       486       364       369       402       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121880 n_nop=114676 n_act=293 n_pre=277 n_ref_event=94837905808976 n_req=6326 n_rd=5850 n_rd_L2_A=0 n_write=0 n_wr_bk=803 bw_util=0.1092
n_activity=25223 dram_eff=0.5275
bk0: 514a 119175i bk1: 416a 120364i bk2: 434a 119279i bk3: 384a 119804i bk4: 424a 118983i bk5: 384a 120041i bk6: 410a 119224i bk7: 384a 120265i bk8: 404a 119579i bk9: 384a 120106i bk10: 316a 120466i bk11: 296a 120728i bk12: 304a 120022i bk13: 256a 120853i bk14: 284a 120919i bk15: 256a 121313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955422
Row_Buffer_Locality_read = 0.973846
Row_Buffer_Locality_write = 0.728992
Bank_Level_Parallism = 1.721669
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.142964
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109173 
total_CMD = 121880 
util_bw = 13306 
Wasted_Col = 5991 
Wasted_Row = 1477 
Idle = 101106 

BW Util Bottlenecks: 
RCDc_limit = 1432 
RCDWRc_limit = 556 
WTRc_limit = 657 
RTWc_limit = 2066 
CCDLc_limit = 3996 
rwq = 0 
CCDLc_limit_alone = 3389 
WTRc_limit_alone = 545 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 121880 
n_nop = 114676 
Read = 5850 
Write = 0 
L2_Alloc = 0 
L2_WB = 803 
n_act = 293 
n_pre = 277 
n_ref = 94837905808976 
n_req = 6326 
total_req = 6653 

Dual Bus Interface Util: 
issued_total_row = 570 
issued_total_col = 6653 
Row_Bus_Util =  0.004677 
CoL_Bus_Util = 0.054586 
Either_Row_CoL_Bus_Util = 0.059107 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.002637 
queue_avg = 1.411807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121880 n_nop=115339 n_act=171 n_pre=155 n_ref_event=94837906655344 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.1021
n_activity=21349 dram_eff=0.5831
bk0: 424a 120369i bk1: 416a 120408i bk2: 384a 119870i bk3: 384a 119987i bk4: 384a 119793i bk5: 384a 119946i bk6: 384a 120303i bk7: 384a 120187i bk8: 384a 119976i bk9: 384a 120065i bk10: 304a 120772i bk11: 296a 120803i bk12: 256a 120833i bk13: 256a 120849i bk14: 256a 121383i bk15: 256a 121313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973299
Row_Buffer_Locality_read = 0.983923
Row_Buffer_Locality_write = 0.802326
Bank_Level_Parallism = 1.654797
Bank_Level_Parallism_Col = 1.582840
Bank_Level_Parallism_Ready = 1.124220
write_to_read_ratio_blp_rw_average = 0.181264
GrpLevelPara = 1.480242 

BW Util details:
bwutil = 0.102133 
total_CMD = 121880 
util_bw = 12448 
Wasted_Col = 4646 
Wasted_Row = 817 
Idle = 103969 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 252 
WTRc_limit = 307 
RTWc_limit = 1199 
CCDLc_limit = 3691 
rwq = 0 
CCDLc_limit_alone = 3353 
WTRc_limit_alone = 251 
RTWc_limit_alone = 917 

Commands details: 
total_CMD = 121880 
n_nop = 115339 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 171 
n_pre = 155 
n_ref = 94837906655344 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 6224 
Row_Bus_Util =  0.002675 
CoL_Bus_Util = 0.051067 
Either_Row_CoL_Bus_Util = 0.053668 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001376 
queue_avg = 1.516065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121880 n_nop=114684 n_act=295 n_pre=279 n_ref_event=0 n_req=6307 n_rd=5830 n_rd_L2_A=0 n_write=0 n_wr_bk=807 bw_util=0.1089
n_activity=25411 dram_eff=0.5224
bk0: 424a 120250i bk1: 502a 119259i bk2: 384a 119775i bk3: 432a 119065i bk4: 384a 119856i bk5: 416a 118945i bk6: 384a 120224i bk7: 414a 119347i bk8: 384a 120190i bk9: 400a 119495i bk10: 304a 120687i bk11: 302a 120290i bk12: 256a 120824i bk13: 304a 120079i bk14: 256a 121293i bk15: 284a 120891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955446
Row_Buffer_Locality_read = 0.974614
Row_Buffer_Locality_write = 0.721174
Bank_Level_Parallism = 1.745938
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.168894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108910 
total_CMD = 121880 
util_bw = 13274 
Wasted_Col = 6003 
Wasted_Row = 1610 
Idle = 100993 

BW Util Bottlenecks: 
RCDc_limit = 1400 
RCDWRc_limit = 611 
WTRc_limit = 561 
RTWc_limit = 2129 
CCDLc_limit = 3933 
rwq = 0 
CCDLc_limit_alone = 3321 
WTRc_limit_alone = 469 
RTWc_limit_alone = 1609 

Commands details: 
total_CMD = 121880 
n_nop = 114684 
Read = 5830 
Write = 0 
L2_Alloc = 0 
L2_WB = 807 
n_act = 295 
n_pre = 279 
n_ref = 0 
n_req = 6307 
total_req = 6637 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 6637 
Row_Bus_Util =  0.004710 
CoL_Bus_Util = 0.054455 
Either_Row_CoL_Bus_Util = 0.059042 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.002084 
queue_avg = 1.450418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121880 n_nop=115329 n_act=173 n_pre=157 n_ref_event=0 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.1021
n_activity=21337 dram_eff=0.5834
bk0: 424a 120386i bk1: 416a 120287i bk2: 384a 120047i bk3: 384a 119722i bk4: 384a 119842i bk5: 384a 119740i bk6: 384a 120258i bk7: 384a 120407i bk8: 384a 120160i bk9: 384a 119940i bk10: 304a 120759i bk11: 296a 120739i bk12: 256a 120903i bk13: 256a 120874i bk14: 256a 121325i bk15: 256a 121397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973129
Row_Buffer_Locality_read = 0.983562
Row_Buffer_Locality_write = 0.805233
Bank_Level_Parallism = 1.652444
Bank_Level_Parallism_Col = 1.578462
Bank_Level_Parallism_Ready = 1.131465
write_to_read_ratio_blp_rw_average = 0.169368
GrpLevelPara = 1.476196 

BW Util details:
bwutil = 0.102133 
total_CMD = 121880 
util_bw = 12448 
Wasted_Col = 4691 
Wasted_Row = 820 
Idle = 103921 

BW Util Bottlenecks: 
RCDc_limit = 834 
RCDWRc_limit = 262 
WTRc_limit = 351 
RTWc_limit = 1127 
CCDLc_limit = 3665 
rwq = 0 
CCDLc_limit_alone = 3356 
WTRc_limit_alone = 307 
RTWc_limit_alone = 862 

Commands details: 
total_CMD = 121880 
n_nop = 115329 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 6224 
Row_Bus_Util =  0.002708 
CoL_Bus_Util = 0.051067 
Either_Row_CoL_Bus_Util = 0.053750 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000458 
queue_avg = 1.514047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121880 n_nop=114729 n_act=285 n_pre=269 n_ref_event=227392 n_req=6282 n_rd=5810 n_rd_L2_A=0 n_write=0 n_wr_bk=797 bw_util=0.1084
n_activity=25237 dram_eff=0.5236
bk0: 508a 119151i bk1: 412a 120308i bk2: 428a 119371i bk3: 384a 119702i bk4: 416a 119253i bk5: 384a 120174i bk6: 414a 119247i bk7: 384a 120212i bk8: 400a 119560i bk9: 384a 120125i bk10: 304a 120460i bk11: 296a 120667i bk12: 304a 120085i bk13: 256a 120864i bk14: 280a 121013i bk15: 256a 121357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957020
Row_Buffer_Locality_read = 0.974182
Row_Buffer_Locality_write = 0.745763
Bank_Level_Parallism = 1.694780
Bank_Level_Parallism_Col = 1.606244
Bank_Level_Parallism_Ready = 1.132298
write_to_read_ratio_blp_rw_average = 0.221348
GrpLevelPara = 1.462947 

BW Util details:
bwutil = 0.108418 
total_CMD = 121880 
util_bw = 13214 
Wasted_Col = 6046 
Wasted_Row = 1592 
Idle = 101028 

BW Util Bottlenecks: 
RCDc_limit = 1491 
RCDWRc_limit = 517 
WTRc_limit = 599 
RTWc_limit = 2048 
CCDLc_limit = 3938 
rwq = 0 
CCDLc_limit_alone = 3339 
WTRc_limit_alone = 547 
RTWc_limit_alone = 1501 

Commands details: 
total_CMD = 121880 
n_nop = 114729 
Read = 5810 
Write = 0 
L2_Alloc = 0 
L2_WB = 797 
n_act = 285 
n_pre = 269 
n_ref = 227392 
n_req = 6282 
total_req = 6607 

Dual Bus Interface Util: 
issued_total_row = 554 
issued_total_col = 6607 
Row_Bus_Util =  0.004545 
CoL_Bus_Util = 0.054209 
Either_Row_CoL_Bus_Util = 0.058672 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001398 
queue_avg = 1.417058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41706
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121880 n_nop=115364 n_act=167 n_pre=151 n_ref_event=0 n_req=5862 n_rd=5520 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1018
n_activity=21209 dram_eff=0.585
bk0: 424a 120320i bk1: 408a 120347i bk2: 384a 119893i bk3: 384a 120002i bk4: 384a 119974i bk5: 384a 119966i bk6: 384a 120306i bk7: 384a 120116i bk8: 384a 120115i bk9: 384a 119937i bk10: 296a 120843i bk11: 296a 120688i bk12: 256a 120835i bk13: 256a 120938i bk14: 256a 121336i bk15: 256a 121283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974070
Row_Buffer_Locality_read = 0.984420
Row_Buffer_Locality_write = 0.807018
Bank_Level_Parallism = 1.657964
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.130686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101805 
total_CMD = 121880 
util_bw = 12408 
Wasted_Col = 4611 
Wasted_Row = 799 
Idle = 104062 

BW Util Bottlenecks: 
RCDc_limit = 830 
RCDWRc_limit = 225 
WTRc_limit = 340 
RTWc_limit = 1253 
CCDLc_limit = 3665 
rwq = 0 
CCDLc_limit_alone = 3336 
WTRc_limit_alone = 272 
RTWc_limit_alone = 992 

Commands details: 
total_CMD = 121880 
n_nop = 115364 
Read = 5520 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 167 
n_pre = 151 
n_ref = 0 
n_req = 5862 
total_req = 6204 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 6204 
Row_Bus_Util =  0.002609 
CoL_Bus_Util = 0.050903 
Either_Row_CoL_Bus_Util = 0.053462 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000921 
queue_avg = 1.611011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22576, Miss = 3348, Miss_rate = 0.148, Pending_hits = 1709, Reservation_fails = 924
L2_cache_bank[1]: Access = 13096, Miss = 2760, Miss_rate = 0.211, Pending_hits = 1231, Reservation_fails = 672
L2_cache_bank[2]: Access = 13208, Miss = 2776, Miss_rate = 0.210, Pending_hits = 1198, Reservation_fails = 427
L2_cache_bank[3]: Access = 12756, Miss = 2760, Miss_rate = 0.216, Pending_hits = 1186, Reservation_fails = 877
L2_cache_bank[4]: Access = 13012, Miss = 2776, Miss_rate = 0.213, Pending_hits = 1197, Reservation_fails = 436
L2_cache_bank[5]: Access = 22334, Miss = 3310, Miss_rate = 0.148, Pending_hits = 1732, Reservation_fails = 1441
L2_cache_bank[6]: Access = 12704, Miss = 2776, Miss_rate = 0.219, Pending_hits = 1087, Reservation_fails = 430
L2_cache_bank[7]: Access = 12864, Miss = 2760, Miss_rate = 0.215, Pending_hits = 1299, Reservation_fails = 599
L2_cache_bank[8]: Access = 22566, Miss = 3320, Miss_rate = 0.147, Pending_hits = 1567, Reservation_fails = 1149
L2_cache_bank[9]: Access = 12624, Miss = 2756, Miss_rate = 0.218, Pending_hits = 1138, Reservation_fails = 566
L2_cache_bank[10]: Access = 13212, Miss = 2768, Miss_rate = 0.210, Pending_hits = 1283, Reservation_fails = 559
L2_cache_bank[11]: Access = 12292, Miss = 2752, Miss_rate = 0.224, Pending_hits = 1124, Reservation_fails = 433
L2_total_cache_accesses = 183244
L2_total_cache_misses = 34862
L2_total_cache_miss_rate = 0.1902
L2_total_cache_pending_hits = 15751
L2_total_cache_reservation_fails = 8513
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25308
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 390
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 740
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6549
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 315
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145408
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32734
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 72
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1892
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6549
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=183244
icnt_total_pkts_simt_to_mem=70369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 237197
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 253413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000226755
	minimum = 0 (at node 0)
	maximum = 0.00142304 (at node 2)
Accepted packet rate average = 0.000226755
	minimum = 0 (at node 0)
	maximum = 0.00469934 (at node 2)
Injected flit rate average = 0.00024514
	minimum = 0 (at node 0)
	maximum = 0.00191945 (at node 2)
Accepted flit rate average= 0.00024514
	minimum = 0 (at node 0)
	maximum = 0.00469934 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9334 (4 samples)
	minimum = 5 (4 samples)
	maximum = 239.5 (4 samples)
Network latency average = 15.1665 (4 samples)
	minimum = 5 (4 samples)
	maximum = 236.25 (4 samples)
Flit latency average = 14.6491 (4 samples)
	minimum = 5 (4 samples)
	maximum = 235.5 (4 samples)
Fragmentation average = 0.000454908 (4 samples)
	minimum = 0 (4 samples)
	maximum = 39.25 (4 samples)
Injected packet rate average = 0.0604435 (4 samples)
	minimum = 0.0236155 (4 samples)
	maximum = 0.156508 (4 samples)
Accepted packet rate average = 0.0604435 (4 samples)
	minimum = 0.0258025 (4 samples)
	maximum = 0.089613 (4 samples)
Injected flit rate average = 0.0646129 (4 samples)
	minimum = 0.0308897 (4 samples)
	maximum = 0.156756 (4 samples)
Accepted flit rate average = 0.0646129 (4 samples)
	minimum = 0.0351688 (4 samples)
	maximum = 0.089613 (4 samples)
Injected packet size average = 1.06898 (4 samples)
Accepted packet size average = 1.06898 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 534757 (inst/sec)
gpgpu_simulation_rate = 2997 (cycle/sec)
gpgpu_silicon_slowdown = 333667x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 39057
gpu_sim_insn = 590400
gpu_ipc =      15.1164
gpu_tot_sim_cycle = 170964
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     141.0807
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1665% 
gpu_tot_occupancy = 27.7353% 
max_total_param_size = 0
gpu_stall_dramfull = 8796
gpu_stall_icnt2sh    = 24555
partiton_level_parallism =       0.0845
partiton_level_parallism_total  =       0.3352
partiton_level_parallism_util =       1.1645
partiton_level_parallism_util_total  =       1.7681
L2_BW  =       9.2878 GB/Sec
L2_BW_total  =      36.4203 GB/Sec
gpu_total_sim_rate=482394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6542
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2620
L1D_cache:
	L1D_cache_core[0]: Access = 4379, Miss = 2613, Miss_rate = 0.597, Pending_hits = 306, Reservation_fails = 1437
	L1D_cache_core[1]: Access = 4427, Miss = 2523, Miss_rate = 0.570, Pending_hits = 312, Reservation_fails = 820
	L1D_cache_core[2]: Access = 4507, Miss = 2554, Miss_rate = 0.567, Pending_hits = 265, Reservation_fails = 843
	L1D_cache_core[3]: Access = 4412, Miss = 2650, Miss_rate = 0.601, Pending_hits = 232, Reservation_fails = 1317
	L1D_cache_core[4]: Access = 4412, Miss = 2546, Miss_rate = 0.577, Pending_hits = 297, Reservation_fails = 646
	L1D_cache_core[5]: Access = 4348, Miss = 2567, Miss_rate = 0.590, Pending_hits = 267, Reservation_fails = 826
	L1D_cache_core[6]: Access = 4476, Miss = 2605, Miss_rate = 0.582, Pending_hits = 309, Reservation_fails = 1392
	L1D_cache_core[7]: Access = 4412, Miss = 2413, Miss_rate = 0.547, Pending_hits = 435, Reservation_fails = 371
	L1D_cache_core[8]: Access = 4476, Miss = 2558, Miss_rate = 0.571, Pending_hits = 291, Reservation_fails = 852
	L1D_cache_core[9]: Access = 4220, Miss = 2499, Miss_rate = 0.592, Pending_hits = 358, Reservation_fails = 842
	L1D_cache_core[10]: Access = 4476, Miss = 2548, Miss_rate = 0.569, Pending_hits = 254, Reservation_fails = 896
	L1D_cache_core[11]: Access = 4412, Miss = 2524, Miss_rate = 0.572, Pending_hits = 286, Reservation_fails = 1533
	L1D_cache_core[12]: Access = 4476, Miss = 2660, Miss_rate = 0.594, Pending_hits = 308, Reservation_fails = 1929
	L1D_cache_core[13]: Access = 4476, Miss = 2523, Miss_rate = 0.564, Pending_hits = 404, Reservation_fails = 608
	L1D_cache_core[14]: Access = 4476, Miss = 2621, Miss_rate = 0.586, Pending_hits = 266, Reservation_fails = 1711
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38404
	L1D_total_cache_miss_rate = 0.5785
	L1D_total_cache_pending_hits = 4590
	L1D_total_cache_reservation_fails = 16023
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395348
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6542
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2620
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17297
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 401890

Total_core_cache_fail_stats:
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2620
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6570, 3621, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 46940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37552
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1516
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:158847	W0_Idle:1253417	W0_Scoreboard:1214646	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300416 {8:37552,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6008320 {40:150208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 
maxmflatency = 1031 
max_icnt2mem_latency = 996 
maxmrqlatency = 427 
max_icnt2sh_latency = 278 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 56 
mrq_lat_table:8213 	3838 	5868 	4450 	6468 	4633 	3211 	2607 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107362 	70493 	6970 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2275 	127 	48 	50579 	2261 	1605 	353 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26037 	27626 	25037 	31693 	58493 	15922 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       122       128       119       128       129       128        96       128       128       128       116       128       136       128       136       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       121       128       119       128       130       128        96       128       128       128       119       128       136       128       136 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       116       128       116       128       129       128       119       128       129       128       123       128       136       128       136       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     17989     15266     21702     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16021     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     21372     18103     34324     18964     34396     20990     34334     22095     34726     24336     22118     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     21264     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]:  9.471429 16.322580 11.096154 24.000000 11.933333 52.000000  9.033334 37.818180 11.104167 41.599998 10.694445 34.000000 12.147058 144.000000 21.437500 133.000000 
dram[1]: 15.812500 16.322580 22.095238 30.400000 41.599998 52.000000 32.000000 46.222221 32.000000 41.599998 28.727272 34.000000 144.000000 144.000000 134.000000 133.000000 
dram[2]: 16.866667  9.169014 27.294117 10.425926 52.000000 12.902439 29.714285  9.714286 41.599998 10.173077 45.142857 10.794118 144.000000 13.633333 134.000000 28.250000 
dram[3]: 16.866667 16.322580 30.933332 24.000000 41.599998 37.818180 37.818180 37.818180 41.599998 32.000000 39.500000 34.000000 144.000000 144.000000 134.000000 133.000000 
dram[4]:  9.183099 16.193548 11.380000 21.714285 13.589744 52.000000 10.725491 27.733334 12.000000 41.599998 10.909091 38.250000 14.607142 144.000000 23.785715 133.000000 
dram[5]: 15.812500 18.444445 26.823530 30.400000 59.428570 52.000000 32.000000 37.818180 34.666668 41.599998 27.818182 34.000000 144.000000 144.000000 133.000000 133.000000 
average row locality = 39530/1876 = 21.071428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        79        36       101        64        93        64        99        64        97        64        61        20        85        64        52        20 
dram[1]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[2]:        36        79        64        98        64        93        64        99        64        97        24        56        64        85        24        46 
dram[3]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[4]:        83        36        96        64        94        64        98        64        96        64        56        20        85        64        48        20 
dram[5]:        36        36        64        64        64        64        64        64        64        64        20        20        64        64        20        20 
total dram writes = 5564
bank skew: 101/20 = 5.05
chip skew: 1063/792 = 1.34
average mf latency per bank:
dram[0]:      26399     31512     10593      5581     10757      4275      8952      3907      9138      3867     12165      9403      7825      2651     12654      8699
dram[1]:      32049     29246      5237      5263      4215      3711      4037      4489      4207      3953      8540      8497      2492      2474      7462      8609
dram[2]:      32029     22575      5679     10105      4531      9644      3927      8203      3866      8890      8229     12672      2780      6544      7318     11900
dram[3]:      29788     29044      5278      5399      3886      4011      4253      4020      4011      3795      7455      9962      2424      2508      7103      8497
dram[4]:      22723     28514     10557      5466     10308      4224      9132      3887      8306      3853     10247      9264      5447      2477      9552      8604
dram[5]:      31417     27149      4980      5368      4015      3757      4434      4288      4024      3886      9564      8604      2473      2386      8848      8671
maximum mf latency per bank:
dram[0]:        639       530       926       828       957       607       686       485       758       416       698       416       621       541       688       409
dram[1]:        474       472       534       644       573       519       503       687       524       426       404       359       343       404       431       399
dram[2]:        540       709       777       961       628      1031       490       742       415       811       417       750       539       606       392       606
dram[3]:        446       451       619       634       572       532       713       489       407       399       450       409       356       370       420       374
dram[4]:        700       537       957       834      1003       589       804       445       839       405       727       417       476       437       652       419
dram[5]:        457       483       523       686       473       593       495       698       483       442       399       486       364       369       402       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 171020 -   mf: uid=693795, sid4294967295:w4294967295, part=0, addr=0xc007f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170920), 
Ready @ 171048 -   mf: uid=693801, sid4294967295:w4294967295, part=0, addr=0xc0067800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170948), 
Ready @ 171051 -   mf: uid=693802, sid4294967295:w4294967295, part=0, addr=0xc00df800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170951), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157968 n_nop=149623 n_act=464 n_pre=448 n_ref_event=94837905808976 n_req=7063 n_rd=6398 n_rd_L2_A=0 n_write=0 n_wr_bk=1063 bw_util=0.09446
n_activity=31331 dram_eff=0.4763
bk0: 602a 154350i bk1: 488a 155896i bk2: 510a 154543i bk3: 424a 155783i bk4: 468a 154466i bk5: 384a 156112i bk6: 470a 154485i bk7: 384a 156336i bk8: 468a 154755i bk9: 384a 156154i bk10: 340a 155779i bk11: 296a 156779i bk12: 360a 155152i bk13: 256a 156740i bk14: 308a 156458i bk15: 256a 157204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935863
Row_Buffer_Locality_read = 0.967334
Row_Buffer_Locality_write = 0.633083
Bank_Level_Parallism = 1.716669
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.139426
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094462 
total_CMD = 157968 
util_bw = 14922 
Wasted_Col = 8107 
Wasted_Row = 2586 
Idle = 132353 

BW Util Bottlenecks: 
RCDc_limit = 2031 
RCDWRc_limit = 1212 
WTRc_limit = 909 
RTWc_limit = 3063 
CCDLc_limit = 4924 
rwq = 0 
CCDLc_limit_alone = 4013 
WTRc_limit_alone = 761 
RTWc_limit_alone = 2300 

Commands details: 
total_CMD = 157968 
n_nop = 149623 
Read = 6398 
Write = 0 
L2_Alloc = 0 
L2_WB = 1063 
n_act = 464 
n_pre = 448 
n_ref = 94837905808976 
n_req = 7063 
total_req = 7461 

Dual Bus Interface Util: 
issued_total_row = 912 
issued_total_col = 7461 
Row_Bus_Util =  0.005773 
CoL_Bus_Util = 0.047231 
Either_Row_CoL_Bus_Util = 0.052827 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.003355 
queue_avg = 1.157507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157968 n_nop=151025 n_act=204 n_pre=188 n_ref_event=94837906655344 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.08305
n_activity=23697 dram_eff=0.5537
bk0: 488a 156020i bk1: 488a 155907i bk2: 432a 155830i bk3: 424a 155984i bk4: 384a 155862i bk5: 384a 156022i bk6: 384a 156388i bk7: 384a 156273i bk8: 384a 156062i bk9: 384a 156151i bk10: 304a 156863i bk11: 296a 156895i bk12: 256a 156737i bk13: 256a 156764i bk14: 256a 157177i bk15: 256a 157186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969156
Row_Buffer_Locality_read = 0.981597
Row_Buffer_Locality_write = 0.790000
Bank_Level_Parallism = 1.627646
Bank_Level_Parallism_Col = 1.573936
Bank_Level_Parallism_Ready = 1.119095
write_to_read_ratio_blp_rw_average = 0.207597
GrpLevelPara = 1.458588 

BW Util details:
bwutil = 0.083055 
total_CMD = 157968 
util_bw = 13120 
Wasted_Col = 5337 
Wasted_Row = 1249 
Idle = 138262 

BW Util Bottlenecks: 
RCDc_limit = 1004 
RCDWRc_limit = 356 
WTRc_limit = 350 
RTWc_limit = 1524 
CCDLc_limit = 3994 
rwq = 0 
CCDLc_limit_alone = 3541 
WTRc_limit_alone = 287 
RTWc_limit_alone = 1134 

Commands details: 
total_CMD = 157968 
n_nop = 151025 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 204 
n_pre = 188 
n_ref = 94837906655344 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 392 
issued_total_col = 6560 
Row_Bus_Util =  0.002482 
CoL_Bus_Util = 0.041527 
Either_Row_CoL_Bus_Util = 0.043952 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001296 
queue_avg = 1.187519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18752
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 171014 -   mf: uid=693793, sid4294967295:w4294967295, part=2, addr=0xc00ff800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170914), 
Ready @ 171032 -   mf: uid=693797, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170932), 
Ready @ 171035 -   mf: uid=693798, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170935), 
Ready @ 171052 -   mf: uid=693803, sid4294967295:w4294967295, part=2, addr=0xc0057800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170952), 
Ready @ 171055 -   mf: uid=693804, sid4294967295:w4294967295, part=2, addr=0xc00cf800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170955), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157968 n_nop=149676 n_act=454 n_pre=438 n_ref_event=0 n_req=7021 n_rd=6362 n_rd_L2_A=0 n_write=0 n_wr_bk=1057 bw_util=0.09393
n_activity=31323 dram_eff=0.4737
bk0: 488a 155900i bk1: 590a 154322i bk2: 432a 155732i bk3: 500a 154451i bk4: 384a 155917i bk5: 460a 154475i bk6: 384a 156314i bk7: 470a 154675i bk8: 384a 156273i bk9: 464a 154724i bk10: 304a 156743i bk11: 326a 155686i bk12: 256a 156707i bk13: 356a 155486i bk14: 256a 157068i bk15: 308a 156579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937331
Row_Buffer_Locality_read = 0.967777
Row_Buffer_Locality_write = 0.643399
Bank_Level_Parallism = 1.716978
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.157626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093930 
total_CMD = 157968 
util_bw = 14838 
Wasted_Col = 8060 
Wasted_Row = 2691 
Idle = 132379 

BW Util Bottlenecks: 
RCDc_limit = 2040 
RCDWRc_limit = 1204 
WTRc_limit = 774 
RTWc_limit = 3103 
CCDLc_limit = 4731 
rwq = 0 
CCDLc_limit_alone = 3849 
WTRc_limit_alone = 657 
RTWc_limit_alone = 2338 

Commands details: 
total_CMD = 157968 
n_nop = 149676 
Read = 6362 
Write = 0 
L2_Alloc = 0 
L2_WB = 1057 
n_act = 454 
n_pre = 438 
n_ref = 0 
n_req = 7021 
total_req = 7419 

Dual Bus Interface Util: 
issued_total_row = 892 
issued_total_col = 7419 
Row_Bus_Util =  0.005647 
CoL_Bus_Util = 0.046965 
Either_Row_CoL_Bus_Util = 0.052492 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002291 
queue_avg = 1.175896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157968 n_nop=151025 n_act=201 n_pre=185 n_ref_event=0 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.08305
n_activity=23500 dram_eff=0.5583
bk0: 488a 156038i bk1: 488a 155911i bk2: 432a 156048i bk3: 424a 155731i bk4: 384a 155914i bk5: 384a 155821i bk6: 384a 156345i bk7: 384a 156495i bk8: 384a 156248i bk9: 384a 156029i bk10: 304a 156848i bk11: 296a 156830i bk12: 256a 156766i bk13: 256a 156739i bk14: 256a 157132i bk15: 256a 157238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969805
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.797500
Bank_Level_Parallism = 1.632678
Bank_Level_Parallism_Col = 1.574169
Bank_Level_Parallism_Ready = 1.125665
write_to_read_ratio_blp_rw_average = 0.200363
GrpLevelPara = 1.458415 

BW Util details:
bwutil = 0.083055 
total_CMD = 157968 
util_bw = 13120 
Wasted_Col = 5330 
Wasted_Row = 1173 
Idle = 138345 

BW Util Bottlenecks: 
RCDc_limit = 993 
RCDWRc_limit = 349 
WTRc_limit = 364 
RTWc_limit = 1513 
CCDLc_limit = 3981 
rwq = 0 
CCDLc_limit_alone = 3546 
WTRc_limit_alone = 320 
RTWc_limit_alone = 1122 

Commands details: 
total_CMD = 157968 
n_nop = 151025 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 6560 
Row_Bus_Util =  0.002444 
CoL_Bus_Util = 0.041527 
Either_Row_CoL_Bus_Util = 0.043952 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000432 
queue_avg = 1.183436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 171017 -   mf: uid=693794, sid4294967295:w4294967295, part=4, addr=0xc00d7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170917), 
Ready @ 171020 -   mf: uid=693796, sid4294967295:w4294967295, part=4, addr=0xc005f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170920), 
Ready @ 171040 -   mf: uid=693799, sid4294967295:w4294967295, part=4, addr=0xc008f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170940), 
Ready @ 171043 -   mf: uid=693800, sid4294967295:w4294967295, part=4, addr=0xc0017800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (170943), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157968 n_nop=149723 n_act=442 n_pre=426 n_ref_event=227392 n_req=6994 n_rd=6338 n_rd_L2_A=0 n_write=0 n_wr_bk=1052 bw_util=0.09356
n_activity=31291 dram_eff=0.4723
bk0: 588a 154122i bk1: 484a 155941i bk2: 508a 154734i bk3: 424a 155699i bk4: 460a 154750i bk5: 384a 156254i bk6: 474a 154497i bk7: 384a 156285i bk8: 464a 154845i bk9: 384a 156178i bk10: 320a 155926i bk11: 296a 156719i bk12: 356a 155611i bk13: 256a 156723i bk14: 300a 156511i bk15: 256a 157254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938948
Row_Buffer_Locality_read = 0.967813
Row_Buffer_Locality_write = 0.660061
Bank_Level_Parallism = 1.669109
Bank_Level_Parallism_Col = 1.574075
Bank_Level_Parallism_Ready = 1.129063
write_to_read_ratio_blp_rw_average = 0.268260
GrpLevelPara = 1.399325 

BW Util details:
bwutil = 0.093563 
total_CMD = 157968 
util_bw = 14780 
Wasted_Col = 8152 
Wasted_Row = 2767 
Idle = 132269 

BW Util Bottlenecks: 
RCDc_limit = 2091 
RCDWRc_limit = 1097 
WTRc_limit = 833 
RTWc_limit = 3017 
CCDLc_limit = 4828 
rwq = 0 
CCDLc_limit_alone = 3901 
WTRc_limit_alone = 745 
RTWc_limit_alone = 2178 

Commands details: 
total_CMD = 157968 
n_nop = 149723 
Read = 6338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1052 
n_act = 442 
n_pre = 426 
n_ref = 227392 
n_req = 6994 
total_req = 7390 

Dual Bus Interface Util: 
issued_total_row = 868 
issued_total_col = 7390 
Row_Bus_Util =  0.005495 
CoL_Bus_Util = 0.046782 
Either_Row_CoL_Bus_Util = 0.052194 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001577 
queue_avg = 1.146821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157968 n_nop=151072 n_act=195 n_pre=179 n_ref_event=0 n_req=6132 n_rd=5736 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.08265
n_activity=23344 dram_eff=0.5593
bk0: 488a 155961i bk1: 480a 155919i bk2: 424a 155899i bk3: 424a 156009i bk4: 384a 156048i bk5: 384a 156046i bk6: 384a 156393i bk7: 384a 156203i bk8: 384a 156203i bk9: 384a 156025i bk10: 296a 156933i bk11: 296a 156780i bk12: 256a 156734i bk13: 256a 156853i bk14: 256a 157195i bk15: 256a 157154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970646
Row_Buffer_Locality_read = 0.982566
Row_Buffer_Locality_write = 0.797980
Bank_Level_Parallism = 1.633793
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.125267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082650 
total_CMD = 157968 
util_bw = 13056 
Wasted_Col = 5236 
Wasted_Row = 1160 
Idle = 138516 

BW Util Bottlenecks: 
RCDc_limit = 990 
RCDWRc_limit = 315 
WTRc_limit = 391 
RTWc_limit = 1571 
CCDLc_limit = 3968 
rwq = 0 
CCDLc_limit_alone = 3523 
WTRc_limit_alone = 315 
RTWc_limit_alone = 1202 

Commands details: 
total_CMD = 157968 
n_nop = 151072 
Read = 5736 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 195 
n_pre = 179 
n_ref = 0 
n_req = 6132 
total_req = 6528 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 6528 
Row_Bus_Util =  0.002368 
CoL_Bus_Util = 0.041325 
Either_Row_CoL_Bus_Util = 0.043654 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000870 
queue_avg = 1.259894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25989

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24452, Miss = 3994, Miss_rate = 0.163, Pending_hits = 1849, Reservation_fails = 1711
L2_cache_bank[1]: Access = 13816, Miss = 2872, Miss_rate = 0.208, Pending_hits = 1403, Reservation_fails = 1604
L2_cache_bank[2]: Access = 13824, Miss = 2888, Miss_rate = 0.209, Pending_hits = 1358, Reservation_fails = 1221
L2_cache_bank[3]: Access = 13476, Miss = 2872, Miss_rate = 0.213, Pending_hits = 1362, Reservation_fails = 1940
L2_cache_bank[4]: Access = 13628, Miss = 2888, Miss_rate = 0.212, Pending_hits = 1357, Reservation_fails = 1225
L2_cache_bank[5]: Access = 24202, Miss = 3938, Miss_rate = 0.163, Pending_hits = 1868, Reservation_fails = 2213
L2_cache_bank[6]: Access = 13320, Miss = 2888, Miss_rate = 0.217, Pending_hits = 1247, Reservation_fails = 1219
L2_cache_bank[7]: Access = 13480, Miss = 2872, Miss_rate = 0.213, Pending_hits = 1459, Reservation_fails = 1395
L2_cache_bank[8]: Access = 24366, Miss = 3952, Miss_rate = 0.162, Pending_hits = 1699, Reservation_fails = 1947
L2_cache_bank[9]: Access = 13240, Miss = 2868, Miss_rate = 0.217, Pending_hits = 1298, Reservation_fails = 1363
L2_cache_bank[10]: Access = 13868, Miss = 2872, Miss_rate = 0.207, Pending_hits = 1435, Reservation_fails = 1349
L2_cache_bank[11]: Access = 12908, Miss = 2864, Miss_rate = 0.222, Pending_hits = 1284, Reservation_fails = 1221
L2_total_cache_accesses = 194580
L2_total_cache_misses = 37768
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 17619
L2_total_cache_reservation_fails = 18408
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26784
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 707
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7376
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1648
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 181
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16442
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 543
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34594
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 74
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1892
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16442
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=194580
icnt_total_pkts_simt_to_mem=74598
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.87147
	minimum = 5
	maximum = 70
Network latency average = 5.84906
	minimum = 5
	maximum = 69
Slowest packet = 251222
Flit latency average = 6.41028
	minimum = 5
	maximum = 68
Slowest flit = 268460
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0138781
	minimum = 0.00560719 (at node 2)
	maximum = 0.0480324 (at node 15)
Accepted packet rate average = 0.0138781
	minimum = 0.00445503 (at node 17)
	maximum = 0.0193563 (at node 0)
Injected flit rate average = 0.01476
	minimum = 0.00719461 (at node 2)
	maximum = 0.0480324 (at node 15)
Accepted flit rate average= 0.01476
	minimum = 0.00547917 (at node 17)
	maximum = 0.0193563 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.921 (5 samples)
	minimum = 5 (5 samples)
	maximum = 205.6 (5 samples)
Network latency average = 13.303 (5 samples)
	minimum = 5 (5 samples)
	maximum = 202.8 (5 samples)
Flit latency average = 13.0013 (5 samples)
	minimum = 5 (5 samples)
	maximum = 202 (5 samples)
Fragmentation average = 0.000363926 (5 samples)
	minimum = 0 (5 samples)
	maximum = 31.4 (5 samples)
Injected packet rate average = 0.0511304 (5 samples)
	minimum = 0.0200138 (5 samples)
	maximum = 0.134813 (5 samples)
Accepted packet rate average = 0.0511304 (5 samples)
	minimum = 0.021533 (5 samples)
	maximum = 0.0755617 (5 samples)
Injected flit rate average = 0.0546423 (5 samples)
	minimum = 0.0261507 (5 samples)
	maximum = 0.135011 (5 samples)
Accepted flit rate average = 0.0546423 (5 samples)
	minimum = 0.0292309 (5 samples)
	maximum = 0.0755617 (5 samples)
Injected packet size average = 1.06868 (5 samples)
Accepted packet size average = 1.06868 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 482394 (inst/sec)
gpgpu_simulation_rate = 3419 (cycle/sec)
gpgpu_silicon_slowdown = 292483x
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 35422
gpu_sim_insn = 21427200
gpu_ipc =     604.9122
gpu_tot_sim_cycle = 206386
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     220.6881
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.4722% 
gpu_tot_occupancy = 39.7019% 
max_total_param_size = 0
gpu_stall_dramfull = 21172
gpu_stall_icnt2sh    = 50167
partiton_level_parallism =       1.3500
partiton_level_parallism_total  =       0.5093
partiton_level_parallism_util =       1.8902
partiton_level_parallism_util_total  =       1.8217
L2_BW  =     146.7870 GB/Sec
L2_BW_total  =      55.3625 GB/Sec
gpu_total_sim_rate=548758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8522
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6318
L1D_cache:
	L1D_cache_core[0]: Access = 8219, Miss = 4855, Miss_rate = 0.591, Pending_hits = 617, Reservation_fails = 2881
	L1D_cache_core[1]: Access = 8267, Miss = 4902, Miss_rate = 0.593, Pending_hits = 566, Reservation_fails = 2923
	L1D_cache_core[2]: Access = 8411, Miss = 4836, Miss_rate = 0.575, Pending_hits = 635, Reservation_fails = 3061
	L1D_cache_core[3]: Access = 8124, Miss = 4939, Miss_rate = 0.608, Pending_hits = 588, Reservation_fails = 3665
	L1D_cache_core[4]: Access = 8252, Miss = 4870, Miss_rate = 0.590, Pending_hits = 591, Reservation_fails = 2426
	L1D_cache_core[5]: Access = 8124, Miss = 4873, Miss_rate = 0.600, Pending_hits = 470, Reservation_fails = 2159
	L1D_cache_core[6]: Access = 8380, Miss = 4938, Miss_rate = 0.589, Pending_hits = 553, Reservation_fails = 2062
	L1D_cache_core[7]: Access = 8252, Miss = 4693, Miss_rate = 0.569, Pending_hits = 700, Reservation_fails = 1750
	L1D_cache_core[8]: Access = 8316, Miss = 4904, Miss_rate = 0.590, Pending_hits = 577, Reservation_fails = 3265
	L1D_cache_core[9]: Access = 8124, Miss = 4766, Miss_rate = 0.587, Pending_hits = 614, Reservation_fails = 1854
	L1D_cache_core[10]: Access = 8316, Miss = 4847, Miss_rate = 0.583, Pending_hits = 467, Reservation_fails = 2222
	L1D_cache_core[11]: Access = 8316, Miss = 4850, Miss_rate = 0.583, Pending_hits = 485, Reservation_fails = 3292
	L1D_cache_core[12]: Access = 8316, Miss = 4965, Miss_rate = 0.597, Pending_hits = 601, Reservation_fails = 2731
	L1D_cache_core[13]: Access = 8252, Miss = 4802, Miss_rate = 0.582, Pending_hits = 708, Reservation_fails = 2408
	L1D_cache_core[14]: Access = 8316, Miss = 4941, Miss_rate = 0.594, Pending_hits = 551, Reservation_fails = 3719
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72981
	L1D_total_cache_miss_rate = 0.5886
	L1D_total_cache_pending_hits = 8723
	L1D_total_cache_reservation_fails = 40418
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 731768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8522
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6318
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31697
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 740290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 40145
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6318
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7686, 4737, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 79698
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70898
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5474
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:293158	W0_Idle:1265718	W0_Scoreboard:1454448	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 567184 {8:70898,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11343680 {40:283592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 1369 
max_icnt2mem_latency = 1103 
maxmrqlatency = 763 
max_icnt2sh_latency = 278 
averagemflatency = 263 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 58 
mrq_lat_table:14346 	6259 	8960 	7800 	11568 	10843 	9866 	6376 	1161 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	195033 	134225 	16570 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2334 	138 	53 	93363 	3931 	4135 	1057 	84 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41746 	54077 	49722 	61225 	106515 	33707 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	76 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       122       128       152       160       129       128       154       160       146       152       157       160       136       152       152       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       121       160       152       128       130       160       153       152       146       160       157       152       139       160       152 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       116       128       144       160       129       128       154       160       146       153       157       160       139       153       153       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     17989     15266     21702     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16021     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     21372     18103     34324     18964     34396     20990     34334     22095     34726     24336     22118     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     21264     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 11.855422 19.952381 14.861539 31.642857 14.852942 34.461540 13.105263 40.727272 13.942857 32.000000 16.555555 52.000000 15.250000 58.599998 27.208334 146.500000 
dram[1]: 20.439024 20.950001 34.000000 38.521740 26.352942 29.866667 38.956520 49.777779 26.352942 34.461540 46.400002 52.000000 73.250000 73.250000 147.000000 146.500000 
dram[2]: 20.439024 11.348837 34.000000 14.176471 32.000000 15.640625 32.000000 13.671233 37.333332 13.500000 63.272728 16.318182 48.833332 17.225000 147.000000 29.590910 
dram[3]: 20.439024 18.434782 40.181820 34.076923 29.866667 26.352942 42.666668 40.727272 32.000000 28.000000 53.538460 52.000000 73.250000 73.500000 147.000000 146.500000 
dram[4]: 11.829268 19.090910 14.772727 29.533333 15.656250 32.000000 14.314285 32.000000 15.365079 32.000000 18.384615 52.000000 17.174999 58.799999 29.272728 146.500000 
dram[5]: 19.488373 21.894737 40.272728 44.299999 32.000000 37.333332 38.956520 44.799999 28.000000 29.866667 45.066666 52.000000 73.250000 73.500000 146.500000 146.500000 
average row locality = 77347/2953 = 26.192686
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       201       188       237       236       254       256       261       256       256       256       186       168       151       148       154       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       148       148       152       148 
dram[2]:       188       203       232       240       256       253       256       261       256       256       176       178       148       154       152       150 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       148       152       152       148 
dram[4]:       202       192       238       236       254       256       261       256       256       256       177       168       150       152       152       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       148       152       148       148 
total dram writes = 20037
bank skew: 261/148 = 1.76
chip skew: 3359/3320 = 1.01
average mf latency per bank:
dram[0]:      15983      8738     10098      4160      7824      2693      7044      2087      7049      1992      7714      2276      8551      2249      8351      2387
dram[1]:       8802      8108      4358      3967      2732      2587      2129      2260      2158      1991      2296      2153      2271      2188      2318      2213
dram[2]:       8906     14473      4583      8954      2687      7233      2133      6721      2034      6721      2244      7506      2269      7033      2320      7655
dram[3]:       8295      8336      4310      4054      2641      2510      2219      2157      2027      1992      2100      2459      2170      2205      2135      2297
dram[4]:      14149      8387      9342      4253      7776      2665      7135      2160      6440      2015      6349      2319      6546      2137      6547      2397
dram[5]:       8561      7912      3840      4008      2593      2543      2183      2343      2045      1999      2388      2188      2200      2211      2360      2254
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369       996      1186       758       416       698       426       963       541       805       461
dram[1]:        474       472       534       644      1245      1188      1173      1239       715       488       435       427       542       444       433       399
dram[2]:        540       779       777       961      1081      1058      1111      1103       561       811       418       750       539       622       447       802
dram[3]:        666       511       634       634      1317      1232      1257      1160       461       539       450       505       466       495       420       426
dram[4]:        710       537       971       834      1102      1345      1114      1172       839       475       727       550       664       472       722       483
dram[5]:        457       483       551       706      1246      1301      1132      1293       597       473       499       486       436       549       442       417
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190698 n_nop=174672 n_act=659 n_pre=643 n_ref_event=94837905808976 n_req=13261 n_rd=11406 n_rd_L2_A=0 n_write=0 n_wr_bk=3356 bw_util=0.1548
n_activity=54291 dram_eff=0.5438
bk0: 858a 183444i bk1: 744a 185261i bk2: 826a 184300i bk3: 768a 185524i bk4: 852a 183328i bk5: 768a 184874i bk6: 834a 183416i bk7: 768a 185370i bk8: 824a 183724i bk9: 768a 185126i bk10: 632a 185200i bk11: 592a 186129i bk12: 584a 185836i bk13: 512a 187273i bk14: 564a 186520i bk15: 512a 187287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951135
Row_Buffer_Locality_read = 0.974662
Row_Buffer_Locality_write = 0.806469
Bank_Level_Parallism = 2.161058
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.202686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154821 
total_CMD = 190698 
util_bw = 29524 
Wasted_Col = 14424 
Wasted_Row = 3490 
Idle = 143260 

BW Util Bottlenecks: 
RCDc_limit = 2597 
RCDWRc_limit = 1636 
WTRc_limit = 3088 
RTWc_limit = 9083 
CCDLc_limit = 10329 
rwq = 0 
CCDLc_limit_alone = 7192 
WTRc_limit_alone = 2561 
RTWc_limit_alone = 6473 

Commands details: 
total_CMD = 190698 
n_nop = 174672 
Read = 11406 
Write = 0 
L2_Alloc = 0 
L2_WB = 3356 
n_act = 659 
n_pre = 643 
n_ref = 94837905808976 
n_req = 13261 
total_req = 14762 

Dual Bus Interface Util: 
issued_total_row = 1302 
issued_total_col = 14762 
Row_Bus_Util =  0.006828 
CoL_Bus_Util = 0.077410 
Either_Row_CoL_Bus_Util = 0.084039 
Issued_on_Two_Bus_Simul_Util = 0.000199 
issued_two_Eff = 0.002371 
queue_avg = 2.480073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190698 n_nop=175808 n_act=361 n_pre=345 n_ref_event=94837906655344 n_req=12540 n_rd=10880 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.1489
n_activity=46682 dram_eff=0.6084
bk0: 744a 185491i bk1: 744a 185138i bk2: 768a 185775i bk3: 768a 185573i bk4: 768a 184470i bk5: 768a 184488i bk6: 768a 185244i bk7: 768a 185433i bk8: 768a 184352i bk9: 768a 184792i bk10: 608a 186345i bk11: 592a 186202i bk12: 512a 187094i bk13: 512a 187555i bk14: 512a 187499i bk15: 512a 187273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972329
Row_Buffer_Locality_read = 0.984467
Row_Buffer_Locality_write = 0.892771
Bank_Level_Parallism = 2.198222
Bank_Level_Parallism_Col = 2.161350
Bank_Level_Parallism_Ready = 1.176892
write_to_read_ratio_blp_rw_average = 0.401956
GrpLevelPara = 1.676354 

BW Util details:
bwutil = 0.148927 
total_CMD = 190698 
util_bw = 28400 
Wasted_Col = 11521 
Wasted_Row = 1855 
Idle = 148922 

BW Util Bottlenecks: 
RCDc_limit = 1477 
RCDWRc_limit = 637 
WTRc_limit = 2194 
RTWc_limit = 7875 
CCDLc_limit = 9345 
rwq = 0 
CCDLc_limit_alone = 6697 
WTRc_limit_alone = 1810 
RTWc_limit_alone = 5611 

Commands details: 
total_CMD = 190698 
n_nop = 175808 
Read = 10880 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 361 
n_pre = 345 
n_ref = 94837906655344 
n_req = 12540 
total_req = 14200 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 14200 
Row_Bus_Util =  0.003702 
CoL_Bus_Util = 0.074463 
Either_Row_CoL_Bus_Util = 0.078082 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001075 
queue_avg = 2.817297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8173
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190698 n_nop=174677 n_act=657 n_pre=641 n_ref_event=0 n_req=13249 n_rd=11394 n_rd_L2_A=0 n_write=0 n_wr_bk=3359 bw_util=0.1547
n_activity=54411 dram_eff=0.5423
bk0: 744a 185060i bk1: 850a 183299i bk2: 768a 185211i bk3: 824a 183655i bk4: 768a 184638i bk5: 844a 182785i bk6: 768a 185517i bk7: 834a 183539i bk8: 768a 185077i bk9: 820a 183671i bk10: 608a 186326i bk11: 610a 185354i bk12: 512a 187343i bk13: 600a 186338i bk14: 512a 187133i bk15: 564a 186687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951468
Row_Buffer_Locality_read = 0.974811
Row_Buffer_Locality_write = 0.808086
Bank_Level_Parallism = 2.180463
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.205700
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154726 
total_CMD = 190698 
util_bw = 29506 
Wasted_Col = 14288 
Wasted_Row = 3684 
Idle = 143220 

BW Util Bottlenecks: 
RCDc_limit = 2671 
RCDWRc_limit = 1613 
WTRc_limit = 2487 
RTWc_limit = 9487 
CCDLc_limit = 9959 
rwq = 0 
CCDLc_limit_alone = 6955 
WTRc_limit_alone = 2069 
RTWc_limit_alone = 6901 

Commands details: 
total_CMD = 190698 
n_nop = 174677 
Read = 11394 
Write = 0 
L2_Alloc = 0 
L2_WB = 3359 
n_act = 657 
n_pre = 641 
n_ref = 0 
n_req = 13249 
total_req = 14753 

Dual Bus Interface Util: 
issued_total_row = 1298 
issued_total_col = 14753 
Row_Bus_Util =  0.006807 
CoL_Bus_Util = 0.077363 
Either_Row_CoL_Bus_Util = 0.084012 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.001873 
queue_avg = 2.583519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58352
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190698 n_nop=175775 n_act=367 n_pre=351 n_ref_event=0 n_req=12552 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3328 bw_util=0.1491
n_activity=46738 dram_eff=0.6083
bk0: 744a 185125i bk1: 752a 185101i bk2: 768a 185528i bk3: 768a 186062i bk4: 768a 184454i bk5: 768a 184166i bk6: 768a 185390i bk7: 768a 185139i bk8: 768a 184916i bk9: 768a 184681i bk10: 608a 185886i bk11: 592a 185383i bk12: 512a 187305i bk13: 512a 187297i bk14: 512a 187594i bk15: 512a 187472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971957
Row_Buffer_Locality_read = 0.984203
Row_Buffer_Locality_write = 0.891827
Bank_Level_Parallism = 2.223420
Bank_Level_Parallism_Col = 2.186311
Bank_Level_Parallism_Ready = 1.207211
write_to_read_ratio_blp_rw_average = 0.395685
GrpLevelPara = 1.696182 

BW Util details:
bwutil = 0.149094 
total_CMD = 190698 
util_bw = 28432 
Wasted_Col = 11548 
Wasted_Row = 1883 
Idle = 148835 

BW Util Bottlenecks: 
RCDc_limit = 1520 
RCDWRc_limit = 659 
WTRc_limit = 2302 
RTWc_limit = 7798 
CCDLc_limit = 9392 
rwq = 0 
CCDLc_limit_alone = 6651 
WTRc_limit_alone = 1875 
RTWc_limit_alone = 5484 

Commands details: 
total_CMD = 190698 
n_nop = 175775 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3328 
n_act = 367 
n_pre = 351 
n_ref = 0 
n_req = 12552 
total_req = 14216 

Dual Bus Interface Util: 
issued_total_row = 718 
issued_total_col = 14216 
Row_Bus_Util =  0.003765 
CoL_Bus_Util = 0.074547 
Either_Row_CoL_Bus_Util = 0.078255 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000737 
queue_avg = 2.769169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190698 n_nop=174709 n_act=646 n_pre=630 n_ref_event=227392 n_req=13229 n_rd=11378 n_rd_L2_A=0 n_write=0 n_wr_bk=3354 bw_util=0.1545
n_activity=54199 dram_eff=0.5436
bk0: 844a 183404i bk1: 744a 185134i bk2: 836a 184501i bk3: 768a 185395i bk4: 844a 183375i bk5: 768a 184917i bk6: 838a 182646i bk7: 768a 185140i bk8: 816a 183835i bk9: 768a 184974i bk10: 612a 184969i bk11: 592a 185859i bk12: 600a 186350i bk13: 512a 187093i bk14: 556a 186532i bk15: 512a 187567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952302
Row_Buffer_Locality_read = 0.974952
Row_Buffer_Locality_write = 0.813074
Bank_Level_Parallism = 2.180317
Bank_Level_Parallism_Col = 2.143224
Bank_Level_Parallism_Ready = 1.220042
write_to_read_ratio_blp_rw_average = 0.402009
GrpLevelPara = 1.655936 

BW Util details:
bwutil = 0.154506 
total_CMD = 190698 
util_bw = 29464 
Wasted_Col = 14222 
Wasted_Row = 3777 
Idle = 143235 

BW Util Bottlenecks: 
RCDc_limit = 2735 
RCDWRc_limit = 1511 
WTRc_limit = 2630 
RTWc_limit = 9023 
CCDLc_limit = 9740 
rwq = 0 
CCDLc_limit_alone = 6836 
WTRc_limit_alone = 2260 
RTWc_limit_alone = 6489 

Commands details: 
total_CMD = 190698 
n_nop = 174709 
Read = 11378 
Write = 0 
L2_Alloc = 0 
L2_WB = 3354 
n_act = 646 
n_pre = 630 
n_ref = 227392 
n_req = 13229 
total_req = 14732 

Dual Bus Interface Util: 
issued_total_row = 1276 
issued_total_col = 14732 
Row_Bus_Util =  0.006691 
CoL_Bus_Util = 0.077253 
Either_Row_CoL_Bus_Util = 0.083845 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.001188 
queue_avg = 2.432569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190698 n_nop=175856 n_act=347 n_pre=331 n_ref_event=0 n_req=12516 n_rd=10856 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.1487
n_activity=46307 dram_eff=0.6123
bk0: 744a 185064i bk1: 736a 185047i bk2: 768a 186126i bk3: 768a 185563i bk4: 768a 184527i bk5: 768a 184905i bk6: 768a 185416i bk7: 768a 185101i bk8: 768a 184895i bk9: 768a 184691i bk10: 592a 186657i bk11: 592a 185885i bk12: 512a 187304i bk13: 512a 187012i bk14: 512a 187508i bk15: 512a 187179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973474
Row_Buffer_Locality_read = 0.985262
Row_Buffer_Locality_write = 0.896386
Bank_Level_Parallism = 2.207446
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.197849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.148675 
total_CMD = 190698 
util_bw = 28352 
Wasted_Col = 11500 
Wasted_Row = 1660 
Idle = 149186 

BW Util Bottlenecks: 
RCDc_limit = 1461 
RCDWRc_limit = 577 
WTRc_limit = 2293 
RTWc_limit = 7528 
CCDLc_limit = 9350 
rwq = 0 
CCDLc_limit_alone = 6709 
WTRc_limit_alone = 1852 
RTWc_limit_alone = 5328 

Commands details: 
total_CMD = 190698 
n_nop = 175856 
Read = 10856 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 347 
n_pre = 331 
n_ref = 0 
n_req = 12516 
total_req = 14176 

Dual Bus Interface Util: 
issued_total_row = 678 
issued_total_col = 14176 
Row_Bus_Util =  0.003555 
CoL_Bus_Util = 0.074337 
Either_Row_CoL_Bus_Util = 0.077830 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.000809 
queue_avg = 2.871608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87161

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43564, Miss = 6442, Miss_rate = 0.148, Pending_hits = 3311, Reservation_fails = 2521
L2_cache_bank[1]: Access = 25376, Miss = 5432, Miss_rate = 0.214, Pending_hits = 2462, Reservation_fails = 1628
L2_cache_bank[2]: Access = 25436, Miss = 5448, Miss_rate = 0.214, Pending_hits = 2516, Reservation_fails = 1266
L2_cache_bank[3]: Access = 24988, Miss = 5432, Miss_rate = 0.217, Pending_hits = 2498, Reservation_fails = 1974
L2_cache_bank[4]: Access = 25612, Miss = 5448, Miss_rate = 0.213, Pending_hits = 2405, Reservation_fails = 1254
L2_cache_bank[5]: Access = 43330, Miss = 6410, Miss_rate = 0.148, Pending_hits = 3381, Reservation_fails = 3350
L2_cache_bank[6]: Access = 25236, Miss = 5448, Miss_rate = 0.216, Pending_hits = 2406, Reservation_fails = 1252
L2_cache_bank[7]: Access = 25232, Miss = 5440, Miss_rate = 0.216, Pending_hits = 2646, Reservation_fails = 1561
L2_cache_bank[8]: Access = 43118, Miss = 6428, Miss_rate = 0.149, Pending_hits = 3150, Reservation_fails = 2997
L2_cache_bank[9]: Access = 25248, Miss = 5432, Miss_rate = 0.215, Pending_hits = 2349, Reservation_fails = 1520
L2_cache_bank[10]: Access = 25124, Miss = 5432, Miss_rate = 0.216, Pending_hits = 2562, Reservation_fails = 1404
L2_cache_bank[11]: Access = 24800, Miss = 5424, Miss_rate = 0.219, Pending_hits = 2404, Reservation_fails = 1260
L2_total_cache_accesses = 357064
L2_total_cache_misses = 68216
L2_total_cache_miss_rate = 0.1910
L2_total_cache_pending_hits = 32090
L2_total_cache_reservation_fails = 21987
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49753
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 707
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7596
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1708
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16934
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 490
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4563
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16934
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=357064
icnt_total_pkts_simt_to_mem=136819
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.2898
	minimum = 5
	maximum = 1013
Network latency average = 43.5593
	minimum = 5
	maximum = 1013
Slowest packet = 255123
Flit latency average = 41.0879
	minimum = 5
	maximum = 1013
Slowest flit = 272420
Fragmentation average = 0.00100806
	minimum = 0
	maximum = 122
Injected packet rate average = 0.219894
	minimum = 0.0871775 (at node 3)
	maximum = 0.540003 (at node 20)
Accepted packet rate average = 0.219894
	minimum = 0.09751 (at node 25)
	maximum = 0.315397 (at node 1)
Injected flit rate average = 0.23495
	minimum = 0.113376 (at node 3)
	maximum = 0.540003 (at node 20)
Accepted flit rate average= 0.23495
	minimum = 0.133646 (at node 25)
	maximum = 0.315397 (at node 1)
Injected packet length average = 1.06847
Accepted packet length average = 1.06847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.3158 (6 samples)
	minimum = 5 (6 samples)
	maximum = 340.167 (6 samples)
Network latency average = 18.3457 (6 samples)
	minimum = 5 (6 samples)
	maximum = 337.833 (6 samples)
Flit latency average = 17.6824 (6 samples)
	minimum = 5 (6 samples)
	maximum = 337.167 (6 samples)
Fragmentation average = 0.000471282 (6 samples)
	minimum = 0 (6 samples)
	maximum = 46.5 (6 samples)
Injected packet rate average = 0.0792576 (6 samples)
	minimum = 0.0312078 (6 samples)
	maximum = 0.202345 (6 samples)
Accepted packet rate average = 0.0792576 (6 samples)
	minimum = 0.0341958 (6 samples)
	maximum = 0.115534 (6 samples)
Injected flit rate average = 0.0846936 (6 samples)
	minimum = 0.0406882 (6 samples)
	maximum = 0.20251 (6 samples)
Accepted flit rate average = 0.0846936 (6 samples)
	minimum = 0.0466334 (6 samples)
	maximum = 0.115534 (6 samples)
Injected packet size average = 1.06859 (6 samples)
Accepted packet size average = 1.06859 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 23 sec (83 sec)
gpgpu_simulation_rate = 548758 (inst/sec)
gpgpu_simulation_rate = 2486 (cycle/sec)
gpgpu_silicon_slowdown = 402252x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 30037
gpu_sim_insn = 19880
gpu_ipc =       0.6619
gpu_tot_sim_cycle = 236423
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     192.7342
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.2038% 
max_total_param_size = 0
gpu_stall_dramfull = 21172
gpu_stall_icnt2sh    = 50167
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4448
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8210
L2_BW  =       0.1513 GB/Sec
L2_BW_total  =      48.3481 GB/Sec
gpu_total_sim_rate=529846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8534
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6318
L1D_cache:
	L1D_cache_core[0]: Access = 8219, Miss = 4855, Miss_rate = 0.591, Pending_hits = 617, Reservation_fails = 2881
	L1D_cache_core[1]: Access = 8267, Miss = 4902, Miss_rate = 0.593, Pending_hits = 566, Reservation_fails = 2923
	L1D_cache_core[2]: Access = 8411, Miss = 4836, Miss_rate = 0.575, Pending_hits = 635, Reservation_fails = 3061
	L1D_cache_core[3]: Access = 8124, Miss = 4939, Miss_rate = 0.608, Pending_hits = 588, Reservation_fails = 3665
	L1D_cache_core[4]: Access = 8252, Miss = 4870, Miss_rate = 0.590, Pending_hits = 591, Reservation_fails = 2426
	L1D_cache_core[5]: Access = 8124, Miss = 4873, Miss_rate = 0.600, Pending_hits = 470, Reservation_fails = 2159
	L1D_cache_core[6]: Access = 8380, Miss = 4938, Miss_rate = 0.589, Pending_hits = 553, Reservation_fails = 2062
	L1D_cache_core[7]: Access = 8252, Miss = 4693, Miss_rate = 0.569, Pending_hits = 700, Reservation_fails = 1750
	L1D_cache_core[8]: Access = 8316, Miss = 4904, Miss_rate = 0.590, Pending_hits = 577, Reservation_fails = 3265
	L1D_cache_core[9]: Access = 8155, Miss = 4782, Miss_rate = 0.586, Pending_hits = 614, Reservation_fails = 1854
	L1D_cache_core[10]: Access = 8316, Miss = 4847, Miss_rate = 0.583, Pending_hits = 467, Reservation_fails = 2222
	L1D_cache_core[11]: Access = 8316, Miss = 4850, Miss_rate = 0.583, Pending_hits = 485, Reservation_fails = 3292
	L1D_cache_core[12]: Access = 8316, Miss = 4965, Miss_rate = 0.597, Pending_hits = 601, Reservation_fails = 2731
	L1D_cache_core[13]: Access = 8252, Miss = 4802, Miss_rate = 0.582, Pending_hits = 708, Reservation_fails = 2408
	L1D_cache_core[14]: Access = 8316, Miss = 4941, Miss_rate = 0.594, Pending_hits = 551, Reservation_fails = 3719
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72997
	L1D_total_cache_miss_rate = 0.5886
	L1D_total_cache_pending_hits = 8723
	L1D_total_cache_reservation_fails = 40418
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 733428
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8534
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6318
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 741962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 40145
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6318
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7686, 4737, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 80202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70914
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5474
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:293158	W0_Idle:1301147	W0_Scoreboard:1476142	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 567312 {8:70914,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11346240 {40:283656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 1369 
max_icnt2mem_latency = 1103 
maxmrqlatency = 763 
max_icnt2sh_latency = 278 
averagemflatency = 263 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 58 
mrq_lat_table:14421 	6280 	8979 	7800 	11592 	10843 	9866 	6376 	1161 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	195105 	134247 	16570 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2346 	138 	53 	93394 	3931 	4135 	1057 	84 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41840 	54077 	49722 	61225 	106515 	33707 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	175 	78 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       129       128       154       160       146       152       157       160       136       152       152       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       121       160       152       128       130       160       153       152       146       160       157       152       139       160       152 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       144       160       129       128       154       160       146       153       157       160       139       153       153       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     17989     15266     21702     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16021     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     21372     18103     34324     18964     34396     20990     34334     22095     34726     24336     22118     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     21264     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 11.809524 19.952381 14.939394 31.642857 14.852942 34.461540 13.105263 40.727272 13.942857 32.000000 16.304348 52.000000 15.272727 58.599998 27.208334 146.500000 
dram[1]: 20.142857 20.950001 34.000000 38.521740 26.352942 29.866667 38.956520 49.777779 26.352942 34.461540 46.400002 52.000000 73.500000 73.250000 147.000000 146.500000 
dram[2]: 20.142857 11.348837 34.000000 14.470589 32.000000 15.640625 32.000000 13.671233 37.333332 13.500000 63.272728 16.066668 49.000000 17.225000 147.000000 29.590910 
dram[3]: 20.142857 18.434782 40.181820 34.076923 29.866667 26.352942 42.666668 40.727272 32.000000 28.000000 53.538460 52.000000 73.500000 73.500000 147.000000 146.500000 
dram[4]: 11.783133 19.090910 14.910448 29.533333 15.656250 32.000000 14.314285 32.000000 15.365079 32.000000 18.075001 52.000000 17.225000 58.799999 29.272728 146.500000 
dram[5]: 19.227272 21.894737 40.272728 44.299999 32.000000 37.333332 38.956520 44.799999 28.000000 29.866667 45.066666 52.000000 73.500000 73.500000 146.500000 146.500000 
average row locality = 77486/2964 = 26.142376
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       201       188       237       236       254       256       261       256       256       256       196       168       153       148       154       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       152       148       152       148 
dram[2]:       188       203       232       240       256       253       256       261       256       256       176       188       152       154       152       150 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       152       152       152       148 
dram[4]:       202       192       238       236       254       256       261       256       256       256       189       168       154       152       152       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       152       152       148       148 
total dram writes = 20091
bank skew: 261/148 = 1.76
chip skew: 3373/3324 = 1.01
average mf latency per bank:
dram[0]:      15983      8738     10126      4160      7824      2693      7044      2087      7049      1992      7321      2276      8440      2249      8351      2387
dram[1]:       8802      8108      4358      3967      2732      2587      2129      2260      2158      1991      2296      2153      2211      2188      2318      2213
dram[2]:       8906     14473      4583      8980      2687      7233      2133      6721      2034      6721      2244      7107      2209      7033      2320      7655
dram[3]:       8295      8336      4310      4054      2641      2510      2219      2157      2027      1992      2100      2459      2113      2205      2135      2297
dram[4]:      14149      8387      9373      4253      7776      2665      7135      2160      6440      2015      5946      2319      6376      2137      6547      2397
dram[5]:       8561      7912      3840      4008      2593      2543      2183      2343      2045      1999      2388      2188      2142      2211      2360      2254
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369       996      1186       758       416       698       426       963       541       805       461
dram[1]:        474       472       534       644      1245      1188      1173      1239       715       488       435       427       542       444       433       399
dram[2]:        540       779       777       961      1081      1058      1111      1103       561       811       418       750       539       622       447       802
dram[3]:        666       511       634       634      1317      1232      1257      1160       461       539       450       505       466       495       420       426
dram[4]:        710       537       971       834      1102      1345      1114      1172       839       475       727       550       664       472       722       483
dram[5]:        457       483       551       706      1246      1301      1132      1293       597       473       499       486       436       549       442       417
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218452 n_nop=202380 n_act=662 n_pre=646 n_ref_event=94837905808976 n_req=13295 n_rd=11434 n_rd_L2_A=0 n_write=0 n_wr_bk=3368 bw_util=0.1355
n_activity=54577 dram_eff=0.5424
bk0: 866a 211164i bk1: 744a 213014i bk2: 846a 212003i bk3: 768a 213277i bk4: 852a 211082i bk5: 768a 212628i bk6: 834a 211170i bk7: 768a 213124i bk8: 824a 211478i bk9: 768a 212880i bk10: 632a 212816i bk11: 592a 213882i bk12: 584a 213568i bk13: 512a 215027i bk14: 564a 214274i bk15: 512a 215042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951034
Row_Buffer_Locality_read = 0.974550
Row_Buffer_Locality_write = 0.806556
Bank_Level_Parallism = 2.157452
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.202141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.135517 
total_CMD = 218452 
util_bw = 29604 
Wasted_Col = 14535 
Wasted_Row = 3514 
Idle = 170799 

BW Util Bottlenecks: 
RCDc_limit = 2621 
RCDWRc_limit = 1642 
WTRc_limit = 3088 
RTWc_limit = 9161 
CCDLc_limit = 10379 
rwq = 0 
CCDLc_limit_alone = 7218 
WTRc_limit_alone = 2561 
RTWc_limit_alone = 6527 

Commands details: 
total_CMD = 218452 
n_nop = 202380 
Read = 11434 
Write = 0 
L2_Alloc = 0 
L2_WB = 3368 
n_act = 662 
n_pre = 646 
n_ref = 94837905808976 
n_req = 13295 
total_req = 14802 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 14802 
Row_Bus_Util =  0.005988 
CoL_Bus_Util = 0.067759 
Either_Row_CoL_Bus_Util = 0.073572 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.002364 
queue_avg = 2.165739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218452 n_nop=203548 n_act=362 n_pre=346 n_ref_event=94837906655344 n_req=12550 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.1301
n_activity=46769 dram_eff=0.6078
bk0: 752a 213210i bk1: 744a 212890i bk2: 768a 213528i bk3: 768a 213326i bk4: 768a 212223i bk5: 768a 212242i bk6: 768a 212998i bk7: 768a 213187i bk8: 768a 212106i bk9: 768a 212546i bk10: 608a 214099i bk11: 592a 213956i bk12: 512a 214822i bk13: 512a 215310i bk14: 512a 215254i bk15: 512a 215028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972271
Row_Buffer_Locality_read = 0.984387
Row_Buffer_Locality_write = 0.892900
Bank_Level_Parallism = 2.196799
Bank_Level_Parallism_Col = 2.160070
Bank_Level_Parallism_Ready = 1.176743
write_to_read_ratio_blp_rw_average = 0.402056
GrpLevelPara = 1.675490 

BW Util details:
bwutil = 0.130116 
total_CMD = 218452 
util_bw = 28424 
Wasted_Col = 11551 
Wasted_Row = 1862 
Idle = 176615 

BW Util Bottlenecks: 
RCDc_limit = 1489 
RCDWRc_limit = 637 
WTRc_limit = 2198 
RTWc_limit = 7888 
CCDLc_limit = 9357 
rwq = 0 
CCDLc_limit_alone = 6705 
WTRc_limit_alone = 1814 
RTWc_limit_alone = 5620 

Commands details: 
total_CMD = 218452 
n_nop = 203548 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 362 
n_pre = 346 
n_ref = 94837906655344 
n_req = 12550 
total_req = 14212 

Dual Bus Interface Util: 
issued_total_row = 708 
issued_total_col = 14212 
Row_Bus_Util =  0.003241 
CoL_Bus_Util = 0.065058 
Either_Row_CoL_Bus_Util = 0.068226 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.001074 
queue_avg = 2.459712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218452 n_nop=202385 n_act=659 n_pre=643 n_ref_event=0 n_req=13284 n_rd=11422 n_rd_L2_A=0 n_write=0 n_wr_bk=3373 bw_util=0.1355
n_activity=54692 dram_eff=0.541
bk0: 752a 212779i bk1: 850a 211051i bk2: 768a 212964i bk3: 844a 211385i bk4: 768a 212391i bk5: 844a 210538i bk6: 768a 213270i bk7: 834a 211293i bk8: 768a 212831i bk9: 820a 211425i bk10: 608a 214082i bk11: 610a 212994i bk12: 512a 215070i bk13: 600a 214091i bk14: 512a 214888i bk15: 564a 214442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951445
Row_Buffer_Locality_read = 0.974786
Row_Buffer_Locality_write = 0.808271
Bank_Level_Parallism = 2.176900
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.205118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.135453 
total_CMD = 218452 
util_bw = 29590 
Wasted_Col = 14385 
Wasted_Row = 3694 
Idle = 170783 

BW Util Bottlenecks: 
RCDc_limit = 2683 
RCDWRc_limit = 1620 
WTRc_limit = 2490 
RTWc_limit = 9559 
CCDLc_limit = 10005 
rwq = 0 
CCDLc_limit_alone = 6981 
WTRc_limit_alone = 2072 
RTWc_limit_alone = 6953 

Commands details: 
total_CMD = 218452 
n_nop = 202385 
Read = 11422 
Write = 0 
L2_Alloc = 0 
L2_WB = 3373 
n_act = 659 
n_pre = 643 
n_ref = 0 
n_req = 13284 
total_req = 14795 

Dual Bus Interface Util: 
issued_total_row = 1302 
issued_total_col = 14795 
Row_Bus_Util =  0.005960 
CoL_Bus_Util = 0.067727 
Either_Row_CoL_Bus_Util = 0.073549 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.001867 
queue_avg = 2.255718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218452 n_nop=203515 n_act=368 n_pre=352 n_ref_event=0 n_req=12562 n_rd=10896 n_rd_L2_A=0 n_write=0 n_wr_bk=3332 bw_util=0.1303
n_activity=46825 dram_eff=0.6077
bk0: 752a 212845i bk1: 752a 212853i bk2: 768a 213281i bk3: 768a 213815i bk4: 768a 212207i bk5: 768a 211919i bk6: 768a 213143i bk7: 768a 212893i bk8: 768a 212670i bk9: 768a 212435i bk10: 608a 213640i bk11: 592a 213138i bk12: 512a 215034i bk13: 512a 215052i bk14: 512a 215349i bk15: 512a 215227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971899
Row_Buffer_Locality_read = 0.984123
Row_Buffer_Locality_write = 0.891957
Bank_Level_Parallism = 2.221940
Bank_Level_Parallism_Col = 2.184976
Bank_Level_Parallism_Ready = 1.207037
write_to_read_ratio_blp_rw_average = 0.395806
GrpLevelPara = 1.695294 

BW Util details:
bwutil = 0.130262 
total_CMD = 218452 
util_bw = 28456 
Wasted_Col = 11578 
Wasted_Row = 1890 
Idle = 176528 

BW Util Bottlenecks: 
RCDc_limit = 1532 
RCDWRc_limit = 659 
WTRc_limit = 2305 
RTWc_limit = 7811 
CCDLc_limit = 9403 
rwq = 0 
CCDLc_limit_alone = 6658 
WTRc_limit_alone = 1878 
RTWc_limit_alone = 5493 

Commands details: 
total_CMD = 218452 
n_nop = 203515 
Read = 10896 
Write = 0 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 368 
n_pre = 352 
n_ref = 0 
n_req = 12562 
total_req = 14228 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 14228 
Row_Bus_Util =  0.003296 
CoL_Bus_Util = 0.065131 
Either_Row_CoL_Bus_Util = 0.068377 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000736 
queue_avg = 2.417703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218452 n_nop=202409 n_act=649 n_pre=633 n_ref_event=227392 n_req=13269 n_rd=11410 n_rd_L2_A=0 n_write=0 n_wr_bk=3370 bw_util=0.1353
n_activity=54520 dram_eff=0.5422
bk0: 852a 211123i bk1: 744a 212886i bk2: 860a 212200i bk3: 768a 213147i bk4: 844a 211128i bk5: 768a 212670i bk6: 838a 210399i bk7: 768a 212893i bk8: 816a 211589i bk9: 768a 212728i bk10: 612a 212562i bk11: 592a 213613i bk12: 600a 214079i bk13: 512a 214848i bk14: 556a 214287i bk15: 512a 215322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952219
Row_Buffer_Locality_read = 0.974847
Row_Buffer_Locality_write = 0.813340
Bank_Level_Parallism = 2.176251
Bank_Level_Parallism_Col = 2.139019
Bank_Level_Parallism_Ready = 1.219330
write_to_read_ratio_blp_rw_average = 0.403468
GrpLevelPara = 1.652688 

BW Util details:
bwutil = 0.135316 
total_CMD = 218452 
util_bw = 29560 
Wasted_Col = 14348 
Wasted_Row = 3796 
Idle = 170748 

BW Util Bottlenecks: 
RCDc_limit = 2759 
RCDWRc_limit = 1517 
WTRc_limit = 2633 
RTWc_limit = 9114 
CCDLc_limit = 9799 
rwq = 0 
CCDLc_limit_alone = 6867 
WTRc_limit_alone = 2263 
RTWc_limit_alone = 6552 

Commands details: 
total_CMD = 218452 
n_nop = 202409 
Read = 11410 
Write = 0 
L2_Alloc = 0 
L2_WB = 3370 
n_act = 649 
n_pre = 633 
n_ref = 227392 
n_req = 13269 
total_req = 14780 

Dual Bus Interface Util: 
issued_total_row = 1282 
issued_total_col = 14780 
Row_Bus_Util =  0.005869 
CoL_Bus_Util = 0.067658 
Either_Row_CoL_Bus_Util = 0.073439 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.001184 
queue_avg = 2.124293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218452 n_nop=203596 n_act=348 n_pre=332 n_ref_event=0 n_req=12526 n_rd=10864 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.1299
n_activity=46394 dram_eff=0.6116
bk0: 752a 212783i bk1: 736a 212799i bk2: 768a 213880i bk3: 768a 213317i bk4: 768a 212281i bk5: 768a 212659i bk6: 768a 213170i bk7: 768a 212855i bk8: 768a 212649i bk9: 768a 212445i bk10: 592a 214411i bk11: 592a 213639i bk12: 512a 215032i bk13: 512a 214766i bk14: 512a 215262i bk15: 512a 214933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973415
Row_Buffer_Locality_read = 0.985180
Row_Buffer_Locality_write = 0.896510
Bank_Level_Parallism = 2.206001
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.197682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.129896 
total_CMD = 218452 
util_bw = 28376 
Wasted_Col = 11530 
Wasted_Row = 1667 
Idle = 176879 

BW Util Bottlenecks: 
RCDc_limit = 1473 
RCDWRc_limit = 577 
WTRc_limit = 2296 
RTWc_limit = 7541 
CCDLc_limit = 9362 
rwq = 0 
CCDLc_limit_alone = 6717 
WTRc_limit_alone = 1855 
RTWc_limit_alone = 5337 

Commands details: 
total_CMD = 218452 
n_nop = 203596 
Read = 10864 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 12526 
total_req = 14188 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 14188 
Row_Bus_Util =  0.003113 
CoL_Bus_Util = 0.064948 
Either_Row_CoL_Bus_Util = 0.068006 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000808 
queue_avg = 2.507132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43602, Miss = 6470, Miss_rate = 0.148, Pending_hits = 3311, Reservation_fails = 2521
L2_cache_bank[1]: Access = 25376, Miss = 5432, Miss_rate = 0.214, Pending_hits = 2462, Reservation_fails = 1628
L2_cache_bank[2]: Access = 25444, Miss = 5456, Miss_rate = 0.214, Pending_hits = 2516, Reservation_fails = 1266
L2_cache_bank[3]: Access = 24988, Miss = 5432, Miss_rate = 0.217, Pending_hits = 2498, Reservation_fails = 1974
L2_cache_bank[4]: Access = 25620, Miss = 5456, Miss_rate = 0.213, Pending_hits = 2405, Reservation_fails = 1254
L2_cache_bank[5]: Access = 43360, Miss = 6430, Miss_rate = 0.148, Pending_hits = 3381, Reservation_fails = 3350
L2_cache_bank[6]: Access = 25244, Miss = 5456, Miss_rate = 0.216, Pending_hits = 2406, Reservation_fails = 1252
L2_cache_bank[7]: Access = 25232, Miss = 5440, Miss_rate = 0.216, Pending_hits = 2646, Reservation_fails = 1561
L2_cache_bank[8]: Access = 43160, Miss = 6460, Miss_rate = 0.150, Pending_hits = 3150, Reservation_fails = 2997
L2_cache_bank[9]: Access = 25248, Miss = 5432, Miss_rate = 0.215, Pending_hits = 2349, Reservation_fails = 1520
L2_cache_bank[10]: Access = 25132, Miss = 5440, Miss_rate = 0.216, Pending_hits = 2562, Reservation_fails = 1404
L2_cache_bank[11]: Access = 24800, Miss = 5424, Miss_rate = 0.219, Pending_hits = 2404, Reservation_fails = 1260
L2_total_cache_accesses = 357206
L2_total_cache_misses = 68328
L2_total_cache_miss_rate = 0.1913
L2_total_cache_pending_hits = 32090
L2_total_cache_reservation_fails = 21987
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49801
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 707
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7596
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1708
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 198
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16934
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 594
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283656
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 490
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4563
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16934
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=357206
icnt_total_pkts_simt_to_mem=136877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 462322
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 493883
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228114
	minimum = 0 (at node 0)
	maximum = 0.00143157 (at node 9)
Accepted packet rate average = 0.000228114
	minimum = 0 (at node 0)
	maximum = 0.0047275 (at node 9)
Injected flit rate average = 0.000246609
	minimum = 0 (at node 0)
	maximum = 0.00193095 (at node 9)
Accepted flit rate average= 0.000246609
	minimum = 0 (at node 0)
	maximum = 0.0047275 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3139 (7 samples)
	minimum = 5 (7 samples)
	maximum = 293.286 (7 samples)
Network latency average = 16.4508 (7 samples)
	minimum = 5 (7 samples)
	maximum = 290.429 (7 samples)
Flit latency average = 15.8706 (7 samples)
	minimum = 5 (7 samples)
	maximum = 289.714 (7 samples)
Fragmentation average = 0.000403956 (7 samples)
	minimum = 0 (7 samples)
	maximum = 39.8571 (7 samples)
Injected packet rate average = 0.0679677 (7 samples)
	minimum = 0.0267495 (7 samples)
	maximum = 0.173643 (7 samples)
Accepted packet rate average = 0.0679677 (7 samples)
	minimum = 0.0293107 (7 samples)
	maximum = 0.0997047 (7 samples)
Injected flit rate average = 0.0726298 (7 samples)
	minimum = 0.0348756 (7 samples)
	maximum = 0.173856 (7 samples)
Accepted flit rate average = 0.0726298 (7 samples)
	minimum = 0.0399715 (7 samples)
	maximum = 0.0997047 (7 samples)
Injected packet size average = 1.06859 (7 samples)
Accepted packet size average = 1.06859 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 529846 (inst/sec)
gpgpu_simulation_rate = 2749 (cycle/sec)
gpgpu_silicon_slowdown = 363768x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 34548
gpu_sim_insn = 570720
gpu_ipc =      16.5196
gpu_tot_sim_cycle = 270971
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     170.2674
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0276% 
gpu_tot_occupancy = 32.6686% 
max_total_param_size = 0
gpu_stall_dramfull = 21172
gpu_stall_icnt2sh    = 50167
partiton_level_parallism =       0.0932
partiton_level_parallism_total  =       0.4000
partiton_level_parallism_util =       1.1612
partiton_level_parallism_util_total  =       1.7908
L2_BW  =      10.2647 GB/Sec
L2_BW_total  =      43.4925 GB/Sec
gpu_total_sim_rate=507005

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10618
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6318
L1D_cache:
	L1D_cache_core[0]: Access = 8377, Miss = 4935, Miss_rate = 0.589, Pending_hits = 633, Reservation_fails = 2881
	L1D_cache_core[1]: Access = 8425, Miss = 4982, Miss_rate = 0.591, Pending_hits = 582, Reservation_fails = 2923
	L1D_cache_core[2]: Access = 8569, Miss = 4916, Miss_rate = 0.574, Pending_hits = 651, Reservation_fails = 3061
	L1D_cache_core[3]: Access = 8282, Miss = 5019, Miss_rate = 0.606, Pending_hits = 604, Reservation_fails = 3665
	L1D_cache_core[4]: Access = 8410, Miss = 4950, Miss_rate = 0.589, Pending_hits = 607, Reservation_fails = 2426
	L1D_cache_core[5]: Access = 8282, Miss = 4953, Miss_rate = 0.598, Pending_hits = 486, Reservation_fails = 2159
	L1D_cache_core[6]: Access = 8538, Miss = 5018, Miss_rate = 0.588, Pending_hits = 569, Reservation_fails = 2062
	L1D_cache_core[7]: Access = 8410, Miss = 4773, Miss_rate = 0.568, Pending_hits = 716, Reservation_fails = 1750
	L1D_cache_core[8]: Access = 8474, Miss = 4984, Miss_rate = 0.588, Pending_hits = 593, Reservation_fails = 3265
	L1D_cache_core[9]: Access = 8234, Miss = 4830, Miss_rate = 0.587, Pending_hits = 614, Reservation_fails = 1854
	L1D_cache_core[10]: Access = 8474, Miss = 4911, Miss_rate = 0.580, Pending_hits = 475, Reservation_fails = 2222
	L1D_cache_core[11]: Access = 8474, Miss = 4930, Miss_rate = 0.582, Pending_hits = 500, Reservation_fails = 3292
	L1D_cache_core[12]: Access = 8474, Miss = 5045, Miss_rate = 0.595, Pending_hits = 617, Reservation_fails = 2731
	L1D_cache_core[13]: Access = 8410, Miss = 4882, Miss_rate = 0.580, Pending_hits = 724, Reservation_fails = 2408
	L1D_cache_core[14]: Access = 8474, Miss = 5021, Miss_rate = 0.593, Pending_hits = 567, Reservation_fails = 3719
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 74149
	L1D_total_cache_miss_rate = 0.5871
	L1D_total_cache_pending_hits = 8938
	L1D_total_cache_reservation_fails = 40418
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45402
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 749034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10618
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6318
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32611
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 759652

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 40145
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6318
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8892, 5943, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 86698
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72066
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5474
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300849	W0_Idle:1830503	W0_Scoreboard:1939475	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 576528 {8:72066,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11530560 {40:288264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 1369 
max_icnt2mem_latency = 1103 
maxmrqlatency = 763 
max_icnt2sh_latency = 278 
averagemflatency = 262 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 42 
avg_icnt2sh_latency = 57 
mrq_lat_table:15796 	6693 	9315 	7842 	12140 	11073 	9952 	6376 	1161 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	200079 	135679 	16570 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3450 	188 	68 	95219 	4157 	4135 	1057 	84 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	47962 	54361 	49722 	61225 	106515 	33707 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	83 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       129       128       154       160       146       152       157       160       136       152       152       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       128       160       152       128       130       160       153       152       146       160       157       152       139       160       152 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       144       160       129       128       154       160       146       153       157       160       139       153       153       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     17989     15266     21702     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16021     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     21372     18103     34324     18964     34396     20990     34334     22095     34726     24336     22118     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     21264     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 11.125000 20.232557 10.852942 34.785713 10.714286 34.461540 11.114583 40.727272 10.978724 32.000000 11.926471 49.857143 13.641509 59.400002 24.034483 146.500000 
dram[1]: 20.714285 21.219513 37.076923 40.583332 26.352942 29.866667 38.956520 49.777779 26.352942 34.461540 44.750000 49.857143 74.250000 74.250000 147.000000 146.500000 
dram[2]: 20.714285 10.968750 37.076923 10.901960 32.000000 11.180000 32.000000 11.252631 37.333332 10.608248 59.666668 11.686567 49.500000 15.723404 147.000000 25.740740 
dram[3]: 20.714285 18.553192 43.818180 37.461540 29.866667 26.352942 42.666668 40.727272 32.000000 28.000000 51.142857 49.857143 74.250000 74.250000 147.000000 146.500000 
dram[4]: 10.968750 19.200001 11.108911 32.466667 11.180000 32.000000 12.654762 32.000000 11.613636 32.000000 13.000000 49.857143 15.081633 59.400002 25.518518 146.500000 
dram[5]: 19.772728 21.948717 44.272728 48.700001 32.000000 37.333332 38.956520 44.799999 28.000000 29.866667 43.625000 49.857143 74.250000 74.250000 146.500000 146.500000 
average row locality = 80516/3461 = 23.263796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       233       188       285       236       289       256       288       256       291       256       246       212       188       164       178       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[2]:       188       237       232       286       256       290       256       289       256       293       216       238       164       187       152       174 
dram[3]:       188       192       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[4]:       240       192       283       236       290       256       285       256       294       256       233       212       187       164       178       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       212       212       164       164       148       148 
total dram writes = 21450
bank skew: 294/148 = 1.99
chip skew: 3714/3436 = 1.08
average mf latency per bank:
dram[0]:      13868      8738      8728      4391      6999      2693      6481      2087      6289      1992      5916      1803      6959      2030      7324      2387
dram[1]:       8802      8108      4577      4200      2732      2587      2129      2260      2158      1991      1871      1706      2049      1974      2318      2213
dram[2]:       8906     12474      4802      7851      2687      6429      2133      6168      2034      5959      1829      5700      2047      5885      2320      6702
dram[3]:       8295      8336      4528      4281      2641      2510      2219      2157      2027      1992      1711      1948      1958      2043      2135      2297
dram[4]:      11983      8387      8231      4486      6931      2665      6628      2160      5691      2015      4907      1838      5344      1981      5690      2397
dram[5]:       8561      7912      4072      4243      2593      2543      2183      2343      2045      1999      1893      1733      1986      2050      2360      2254
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369       996      1186       758       416       698       426       963       541       805       461
dram[1]:        474       472       534       644      1245      1188      1173      1239       715       488       435       427       542       444       433       399
dram[2]:        540       779       777       961      1081      1058      1111      1103       561       811       418       750       539       622       447       802
dram[3]:        666       511       634       634      1317      1232      1257      1160       461       539       450       505       466       495       420       426
dram[4]:        710       537       971       834      1102      1345      1114      1172       839       475       727       550       664       472       722       483
dram[5]:        457       483       551       706      1246      1301      1132      1293       597       473       499       486       436       549       442       417
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 271011 -   mf: uid=1322833, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270911), 
Ready @ 271016 -   mf: uid=1322834, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270916), 
Ready @ 271021 -   mf: uid=1322835, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270921), 
Ready @ 271059 -   mf: uid=1322840, sid4294967295:w4294967295, part=0, addr=0xc0037880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270959), 
Ready @ 271062 -   mf: uid=1322841, sid4294967295:w4294967295, part=0, addr=0xc001f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270962), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250374 n_nop=233076 n_act=829 n_pre=813 n_ref_event=94837905808976 n_req=14040 n_rd=11990 n_rd_L2_A=0 n_write=0 n_wr_bk=3714 bw_util=0.1254
n_activity=60539 dram_eff=0.5188
bk0: 926a 242463i bk1: 776a 244927i bk2: 938a 242544i bk3: 856a 245103i bk4: 948a 241739i bk5: 768a 244500i bk6: 890a 242239i bk7: 768a 244999i bk8: 860a 242391i bk9: 768a 244727i bk10: 664a 243612i bk11: 592a 245257i bk12: 616a 245016i bk13: 512a 246779i bk14: 596a 245799i bk15: 512a 247001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941738
Row_Buffer_Locality_read = 0.970142
Row_Buffer_Locality_write = 0.775610
Bank_Level_Parallism = 2.124691
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.194698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.125444 
total_CMD = 250374 
util_bw = 31408 
Wasted_Col = 16795 
Wasted_Row = 4332 
Idle = 197839 

BW Util Bottlenecks: 
RCDc_limit = 3298 
RCDWRc_limit = 2173 
WTRc_limit = 3363 
RTWc_limit = 10466 
CCDLc_limit = 11424 
rwq = 0 
CCDLc_limit_alone = 7853 
WTRc_limit_alone = 2800 
RTWc_limit_alone = 7458 

Commands details: 
total_CMD = 250374 
n_nop = 233076 
Read = 11990 
Write = 0 
L2_Alloc = 0 
L2_WB = 3714 
n_act = 829 
n_pre = 813 
n_ref = 94837905808976 
n_req = 14040 
total_req = 15704 

Dual Bus Interface Util: 
issued_total_row = 1642 
issued_total_col = 15704 
Row_Bus_Util =  0.006558 
CoL_Bus_Util = 0.062722 
Either_Row_CoL_Bus_Util = 0.069089 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.002775 
queue_avg = 1.929274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92927
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250374 n_nop=235126 n_act=366 n_pre=350 n_ref_event=94837906655344 n_req=12830 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.1162
n_activity=48473 dram_eff=0.6003
bk0: 776a 245105i bk1: 776a 244747i bk2: 848a 245332i bk3: 856a 245106i bk4: 768a 244143i bk5: 768a 244163i bk6: 768a 244919i bk7: 768a 245110i bk8: 768a 244029i bk9: 768a 244469i bk10: 608a 245534i bk11: 592a 245348i bk12: 512a 246605i bk13: 512a 247067i bk14: 512a 247175i bk15: 512a 246951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972564
Row_Buffer_Locality_read = 0.984521
Row_Buffer_Locality_write = 0.895227
Bank_Level_Parallism = 2.173772
Bank_Level_Parallism_Col = 2.136997
Bank_Level_Parallism_Ready = 1.173016
write_to_read_ratio_blp_rw_average = 0.413685
GrpLevelPara = 1.656901 

BW Util details:
bwutil = 0.116210 
total_CMD = 250374 
util_bw = 29096 
Wasted_Col = 12229 
Wasted_Row = 1882 
Idle = 207167 

BW Util Bottlenecks: 
RCDc_limit = 1513 
RCDWRc_limit = 646 
WTRc_limit = 2210 
RTWc_limit = 8526 
CCDLc_limit = 9787 
rwq = 0 
CCDLc_limit_alone = 6926 
WTRc_limit_alone = 1825 
RTWc_limit_alone = 6050 

Commands details: 
total_CMD = 250374 
n_nop = 235126 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 366 
n_pre = 350 
n_ref = 94837906655344 
n_req = 12830 
total_req = 14548 

Dual Bus Interface Util: 
issued_total_row = 716 
issued_total_col = 14548 
Row_Bus_Util =  0.002860 
CoL_Bus_Util = 0.058105 
Either_Row_CoL_Bus_Util = 0.060901 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001049 
queue_avg = 2.149848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14985
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 271011 -   mf: uid=1322832, sid4294967295:w4294967295, part=2, addr=0xc00ff880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270911), 
Ready @ 271053 -   mf: uid=1322838, sid4294967295:w4294967295, part=2, addr=0xc0057880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270953), 
Ready @ 271056 -   mf: uid=1322839, sid4294967295:w4294967295, part=2, addr=0xc0027880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270956), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250374 n_nop=233099 n_act=821 n_pre=805 n_ref_event=0 n_req=14018 n_rd=11970 n_rd_L2_A=0 n_write=0 n_wr_bk=3714 bw_util=0.1253
n_activity=60495 dram_eff=0.5185
bk0: 776a 244696i bk1: 910a 242454i bk2: 848a 244841i bk3: 944a 242065i bk4: 768a 244332i bk5: 940a 241203i bk6: 768a 245149i bk7: 890a 242302i bk8: 768a 244715i bk9: 856a 242314i bk10: 608a 245502i bk11: 642a 243758i bk12: 512a 246779i bk13: 632a 245538i bk14: 512a 246792i bk15: 596a 246000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942431
Row_Buffer_Locality_read = 0.970426
Row_Buffer_Locality_write = 0.778809
Bank_Level_Parallism = 2.142655
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.197764
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.125285 
total_CMD = 250374 
util_bw = 31368 
Wasted_Col = 16580 
Wasted_Row = 4462 
Idle = 197964 

BW Util Bottlenecks: 
RCDc_limit = 3339 
RCDWRc_limit = 2145 
WTRc_limit = 2748 
RTWc_limit = 10802 
CCDLc_limit = 10985 
rwq = 0 
CCDLc_limit_alone = 7588 
WTRc_limit_alone = 2300 
RTWc_limit_alone = 7853 

Commands details: 
total_CMD = 250374 
n_nop = 233099 
Read = 11970 
Write = 0 
L2_Alloc = 0 
L2_WB = 3714 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 14018 
total_req = 15684 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 15684 
Row_Bus_Util =  0.006494 
CoL_Bus_Util = 0.062642 
Either_Row_CoL_Bus_Util = 0.068997 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.002026 
queue_avg = 2.001294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250374 n_nop=235107 n_act=371 n_pre=355 n_ref_event=0 n_req=12832 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3440 bw_util=0.1162
n_activity=48427 dram_eff=0.601
bk0: 776a 244739i bk1: 776a 244720i bk2: 848a 245083i bk3: 856a 245623i bk4: 768a 244128i bk5: 768a 243841i bk6: 768a 245066i bk7: 768a 244817i bk8: 768a 244595i bk9: 768a 244360i bk10: 608a 245121i bk11: 592a 244488i bk12: 512a 246817i bk13: 512a 246822i bk14: 512a 247269i bk15: 512a 247148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972257
Row_Buffer_Locality_read = 0.984341
Row_Buffer_Locality_write = 0.894186
Bank_Level_Parallism = 2.201052
Bank_Level_Parallism_Col = 2.163963
Bank_Level_Parallism_Ready = 1.202851
write_to_read_ratio_blp_rw_average = 0.406937
GrpLevelPara = 1.678925 

BW Util details:
bwutil = 0.116242 
total_CMD = 250374 
util_bw = 29104 
Wasted_Col = 12206 
Wasted_Row = 1899 
Idle = 207165 

BW Util Bottlenecks: 
RCDc_limit = 1544 
RCDWRc_limit = 665 
WTRc_limit = 2319 
RTWc_limit = 8443 
CCDLc_limit = 9805 
rwq = 0 
CCDLc_limit_alone = 6865 
WTRc_limit_alone = 1890 
RTWc_limit_alone = 5932 

Commands details: 
total_CMD = 250374 
n_nop = 235107 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3440 
n_act = 371 
n_pre = 355 
n_ref = 0 
n_req = 12832 
total_req = 14552 

Dual Bus Interface Util: 
issued_total_row = 726 
issued_total_col = 14552 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.058121 
Either_Row_CoL_Bus_Util = 0.060977 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000721 
queue_avg = 2.112292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 270996 -   mf: uid=1322830, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270896), 
Ready @ 271005 -   mf: uid=1322831, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270905), 
Ready @ 271049 -   mf: uid=1322836, sid4294967295:w4294967295, part=4, addr=0xc0017880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270949), 
Ready @ 271052 -   mf: uid=1322837, sid4294967295:w4294967295, part=4, addr=0xc00a7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (270952), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250374 n_nop=233145 n_act=806 n_pre=791 n_ref_event=227392 n_req=13990 n_rd=11946 n_rd_L2_A=0 n_write=0 n_wr_bk=3709 bw_util=0.1251
n_activity=60607 dram_eff=0.5166
bk0: 908a 242469i bk1: 768a 244801i bk2: 956a 242862i bk3: 856a 244932i bk4: 940a 241713i bk5: 768a 244537i bk6: 886a 241687i bk7: 768a 244779i bk8: 848a 242457i bk9: 768a 244599i bk10: 644a 243444i bk11: 592a 245028i bk12: 632a 245511i bk13: 512a 246640i bk14: 588a 245866i bk15: 512a 247278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943388
Row_Buffer_Locality_read = 0.970618
Row_Buffer_Locality_write = 0.784247
Bank_Level_Parallism = 2.129953
Bank_Level_Parallism_Col = 2.084707
Bank_Level_Parallism_Ready = 1.210670
write_to_read_ratio_blp_rw_average = 0.417206
GrpLevelPara = 1.608352 

BW Util details:
bwutil = 0.125053 
total_CMD = 250374 
util_bw = 31310 
Wasted_Col = 16527 
Wasted_Row = 4811 
Idle = 197726 

BW Util Bottlenecks: 
RCDc_limit = 3453 
RCDWRc_limit = 2031 
WTRc_limit = 2836 
RTWc_limit = 10260 
CCDLc_limit = 10728 
rwq = 0 
CCDLc_limit_alone = 7449 
WTRc_limit_alone = 2448 
RTWc_limit_alone = 7369 

Commands details: 
total_CMD = 250374 
n_nop = 233145 
Read = 11946 
Write = 0 
L2_Alloc = 0 
L2_WB = 3709 
n_act = 806 
n_pre = 791 
n_ref = 227392 
n_req = 13990 
total_req = 15655 

Dual Bus Interface Util: 
issued_total_row = 1597 
issued_total_col = 15655 
Row_Bus_Util =  0.006378 
CoL_Bus_Util = 0.062526 
Either_Row_CoL_Bus_Util = 0.068813 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001335 
queue_avg = 1.887460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88746
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250374 n_nop=235176 n_act=351 n_pre=335 n_ref_event=0 n_req=12806 n_rd=11088 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.116
n_activity=48057 dram_eff=0.6044
bk0: 776a 244678i bk1: 760a 244665i bk2: 856a 245689i bk3: 856a 245042i bk4: 768a 244202i bk5: 768a 244580i bk6: 768a 245092i bk7: 768a 244778i bk8: 768a 244573i bk9: 768a 244369i bk10: 592a 245787i bk11: 592a 245110i bk12: 512a 246815i bk13: 512a 246557i bk14: 512a 247183i bk15: 512a 246855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973762
Row_Buffer_Locality_read = 0.985390
Row_Buffer_Locality_write = 0.898719
Bank_Level_Parallism = 2.183359
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.193672
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116018 
total_CMD = 250374 
util_bw = 29048 
Wasted_Col = 12208 
Wasted_Row = 1667 
Idle = 207451 

BW Util Bottlenecks: 
RCDc_limit = 1480 
RCDWRc_limit = 583 
WTRc_limit = 2358 
RTWc_limit = 8156 
CCDLc_limit = 9786 
rwq = 0 
CCDLc_limit_alone = 6933 
WTRc_limit_alone = 1905 
RTWc_limit_alone = 5756 

Commands details: 
total_CMD = 250374 
n_nop = 235176 
Read = 11088 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 351 
n_pre = 335 
n_ref = 0 
n_req = 12806 
total_req = 14524 

Dual Bus Interface Util: 
issued_total_row = 686 
issued_total_col = 14524 
Row_Bus_Util =  0.002740 
CoL_Bus_Util = 0.058009 
Either_Row_CoL_Bus_Util = 0.060701 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000790 
queue_avg = 2.191753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45382, Miss = 7130, Miss_rate = 0.157, Pending_hits = 3395, Reservation_fails = 2973
L2_cache_bank[1]: Access = 26112, Miss = 5552, Miss_rate = 0.213, Pending_hits = 2642, Reservation_fails = 2265
L2_cache_bank[2]: Access = 26044, Miss = 5560, Miss_rate = 0.213, Pending_hits = 2644, Reservation_fails = 1691
L2_cache_bank[3]: Access = 25724, Miss = 5552, Miss_rate = 0.216, Pending_hits = 2682, Reservation_fails = 2853
L2_cache_bank[4]: Access = 26220, Miss = 5560, Miss_rate = 0.212, Pending_hits = 2533, Reservation_fails = 1653
L2_cache_bank[5]: Access = 45096, Miss = 7094, Miss_rate = 0.157, Pending_hits = 3465, Reservation_fails = 3805
L2_cache_bank[6]: Access = 25844, Miss = 5560, Miss_rate = 0.215, Pending_hits = 2534, Reservation_fails = 1660
L2_cache_bank[7]: Access = 25848, Miss = 5552, Miss_rate = 0.215, Pending_hits = 2778, Reservation_fails = 1984
L2_cache_bank[8]: Access = 44934, Miss = 7108, Miss_rate = 0.158, Pending_hits = 3242, Reservation_fails = 3432
L2_cache_bank[9]: Access = 25864, Miss = 5544, Miss_rate = 0.214, Pending_hits = 2485, Reservation_fails = 1948
L2_cache_bank[10]: Access = 25804, Miss = 5552, Miss_rate = 0.215, Pending_hits = 2694, Reservation_fails = 1814
L2_cache_bank[11]: Access = 25416, Miss = 5536, Miss_rate = 0.218, Pending_hits = 2540, Reservation_fails = 1686
L2_total_cache_accesses = 368288
L2_total_cache_misses = 71300
L2_total_cache_miss_rate = 0.1936
L2_total_cache_pending_hits = 33634
L2_total_cache_reservation_fails = 27764
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51301
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1041
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11284
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2392
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 274
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22711
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 822
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 288264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65222
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 490
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4563
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22711
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=368288
icnt_total_pkts_simt_to_mem=140996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.83415
	minimum = 5
	maximum = 68
Network latency average = 5.81212
	minimum = 5
	maximum = 67
Slowest packet = 476013
Flit latency average = 6.33248
	minimum = 5
	maximum = 66
Slowest flit = 508546
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153324
	minimum = 0.00451546 (at node 9)
	maximum = 0.0515225 (at node 15)
Accepted packet rate average = 0.0153324
	minimum = 0.00492069 (at node 17)
	maximum = 0.0218826 (at node 0)
Injected flit rate average = 0.0162962
	minimum = 0.00541276 (at node 9)
	maximum = 0.0515225 (at node 15)
Accepted flit rate average= 0.0162962
	minimum = 0.0060785 (at node 17)
	maximum = 0.0218826 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8789 (8 samples)
	minimum = 5 (8 samples)
	maximum = 265.125 (8 samples)
Network latency average = 15.1209 (8 samples)
	minimum = 5 (8 samples)
	maximum = 262.5 (8 samples)
Flit latency average = 14.6784 (8 samples)
	minimum = 5 (8 samples)
	maximum = 261.75 (8 samples)
Fragmentation average = 0.000353461 (8 samples)
	minimum = 0 (8 samples)
	maximum = 34.875 (8 samples)
Injected packet rate average = 0.0613883 (8 samples)
	minimum = 0.0239703 (8 samples)
	maximum = 0.158378 (8 samples)
Accepted packet rate average = 0.0613883 (8 samples)
	minimum = 0.026262 (8 samples)
	maximum = 0.089977 (8 samples)
Injected flit rate average = 0.0655881 (8 samples)
	minimum = 0.0311928 (8 samples)
	maximum = 0.158564 (8 samples)
Accepted flit rate average = 0.0655881 (8 samples)
	minimum = 0.0357348 (8 samples)
	maximum = 0.089977 (8 samples)
Injected packet size average = 1.06841 (8 samples)
Accepted packet size average = 1.06841 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 31 sec (91 sec)
gpgpu_simulation_rate = 507005 (inst/sec)
gpgpu_simulation_rate = 2977 (cycle/sec)
gpgpu_silicon_slowdown = 335908x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 31685
gpu_sim_insn = 20022528
gpu_ipc =     631.9245
gpu_tot_sim_cycle = 302656
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     218.5982
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.4750% 
gpu_tot_occupancy = 39.2644% 
max_total_param_size = 0
gpu_stall_dramfull = 25441
gpu_stall_icnt2sh    = 68765
partiton_level_parallism =       1.4080
partiton_level_parallism_total  =       0.5055
partiton_level_parallism_util =       1.9273
partiton_level_parallism_util_total  =       1.8286
L2_BW  =     153.0466 GB/Sec
L2_BW_total  =      54.9617 GB/Sec
gpu_total_sim_rate=537886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12531
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9646
L1D_cache:
	L1D_cache_core[0]: Access = 12089, Miss = 7072, Miss_rate = 0.585, Pending_hits = 912, Reservation_fails = 3303
	L1D_cache_core[1]: Access = 11945, Miss = 7024, Miss_rate = 0.588, Pending_hits = 711, Reservation_fails = 4045
	L1D_cache_core[2]: Access = 12089, Miss = 7020, Miss_rate = 0.581, Pending_hits = 839, Reservation_fails = 3994
	L1D_cache_core[3]: Access = 11866, Miss = 7150, Miss_rate = 0.603, Pending_hits = 754, Reservation_fails = 3923
	L1D_cache_core[4]: Access = 11866, Miss = 7022, Miss_rate = 0.592, Pending_hits = 811, Reservation_fails = 3722
	L1D_cache_core[5]: Access = 11866, Miss = 7172, Miss_rate = 0.604, Pending_hits = 731, Reservation_fails = 3198
	L1D_cache_core[6]: Access = 12314, Miss = 7165, Miss_rate = 0.582, Pending_hits = 731, Reservation_fails = 2574
	L1D_cache_core[7]: Access = 12058, Miss = 6968, Miss_rate = 0.578, Pending_hits = 854, Reservation_fails = 2457
	L1D_cache_core[8]: Access = 12122, Miss = 7118, Miss_rate = 0.587, Pending_hits = 849, Reservation_fails = 3984
	L1D_cache_core[9]: Access = 11818, Miss = 6892, Miss_rate = 0.583, Pending_hits = 857, Reservation_fails = 2593
	L1D_cache_core[10]: Access = 12058, Miss = 7055, Miss_rate = 0.585, Pending_hits = 646, Reservation_fails = 3095
	L1D_cache_core[11]: Access = 11930, Miss = 7012, Miss_rate = 0.588, Pending_hits = 781, Reservation_fails = 4407
	L1D_cache_core[12]: Access = 11994, Miss = 7233, Miss_rate = 0.603, Pending_hits = 867, Reservation_fails = 3747
	L1D_cache_core[13]: Access = 11994, Miss = 6944, Miss_rate = 0.579, Pending_hits = 1002, Reservation_fails = 3120
	L1D_cache_core[14]: Access = 12122, Miss = 7245, Miss_rate = 0.598, Pending_hits = 806, Reservation_fails = 4698
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 106092
	L1D_total_cache_miss_rate = 0.5890
	L1D_total_cache_pending_hits = 12151
	L1D_total_cache_reservation_fails = 52860
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65586
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1063337
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12531
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9646
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46067
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1075868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 52469
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9646
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 115270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103148
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7134
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:423076	W0_Idle:1841569	W0_Scoreboard:2117914	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 825184 {8:103148,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16503680 {40:412592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 1428 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 56 
mrq_lat_table:21815 	9086 	12338 	11053 	16661 	16239 	15818 	9570 	1787 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	290196 	192430 	20717 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3509 	200 	72 	137165 	5632 	5038 	1221 	134 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60494 	79576 	74589 	93181 	149850 	47042 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	256 	98 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15266     21702     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16021     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     21372     18103     34324     18964     34396     20990     34334     22095     34726     24336     22118     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     21264     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 12.880000 25.531916 12.379630 40.750000 11.645162 29.913044 13.009259 43.000000 11.846154 32.761906 13.243902 44.500000 16.192982 81.454544 26.171429 179.199997 
dram[1]: 26.043478 26.666666 43.200001 46.571430 28.666666 28.081633 43.000000 45.866665 28.081633 34.400002 47.652172 46.434784 99.555557 99.555557 179.199997 179.199997 
dram[2]: 26.043478 12.417476 43.200001 12.311927 29.913044 12.640351 36.210526 13.027778 33.560974 11.829060 49.818180 12.817073 68.923080 17.849056 179.199997 26.171429 
dram[3]: 26.043478 23.725491 49.846153 43.466667 27.520000 28.666666 40.470589 45.866665 33.560974 29.913044 49.818180 50.857143 99.555557 99.555557 179.199997 179.199997 
dram[4]: 12.441176 24.448980 12.719626 38.352940 12.379311 29.913044 14.030000 36.210526 13.038095 29.913044 14.283784 44.500000 17.849056 81.454544 27.424242 179.199997 
dram[5]: 25.000000 27.581396 50.153847 54.333332 32.000000 31.272728 43.000000 43.000000 29.913044 29.913044 44.500000 42.720001 99.555557 99.555557 179.199997 179.199997 
average row locality = 114773/4280 = 26.816122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       315       336       369       384       406       448       413       448       416       448       341       360       239       256       242       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[2]:       332       320       384       367       448       406       448       413       448       416       368       333       256       242       256       242 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[4]:       318       340       368       384       406       448       413       448       416       448       330       360       242       256       241       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       256       256       256       256 
total dram writes = 34662
bank skew: 448/239 = 1.87
chip skew: 5880/5674 = 1.04
average mf latency per bank:
dram[0]:      11509      5374      9488      5170      6827      2225      6690      1914      5977      1719      5766      1606      7367      1969      7030      2110
dram[1]:       5472      5037      5066      4958      2353      2164      2018      2006      1801      1741      1636      1525      1957      1913      2136      1931
dram[2]:       5545     10498      5092      9264      2212      6530      1860      6493      1739      5590      1591      5481      1983      6369      2049      6483
dram[3]:       5185      5181      4858      5151      2217      2188      1981      1987      1774      1707      1529      1703      1950      1979      1914      2095
dram[4]:      10102      5226      9001      5281      6789      2221      6632      1924      5491      1743      4871      1615      5700      1941      5661      2102
dram[5]:       5309      4947      5064      5061      2258      2146      2069      2040      1740      1737      1691      1552      1954      1973      2156      1971
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369      1012      1186       758       479       812       517       963       541       805       524
dram[1]:        474       472       534       644      1245      1188      1351      1239       715       515       493       482       542       452       525       402
dram[2]:        540       779       777       961      1081      1058      1111      1117       561       811       420       793       539       622       479       802
dram[3]:        666       511       634       634      1317      1280      1257      1241       538       539       450       505       497       495       421       519
dram[4]:        710       537       971       834      1102      1345      1114      1172       839       555       727       550       664       472       722       501
dram[5]:        457       483       551       706      1428      1301      1389      1293       597       473       499       486       436       549       564       436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279651 n_nop=255882 n_act=981 n_pre=965 n_ref_event=94837905808976 n_req=19277 n_rd=16200 n_rd_L2_A=0 n_write=0 n_wr_bk=5677 bw_util=0.1565
n_activity=80084 dram_eff=0.5464
bk0: 1102a 269144i bk1: 1032a 270652i bk2: 1122a 269417i bk3: 1112a 271241i bk4: 1202a 267781i bk5: 1152a 269438i bk6: 1160a 268140i bk7: 1152a 269881i bk8: 1140a 267950i bk9: 1152a 270215i bk10: 884a 270066i bk11: 888a 271435i bk12: 788a 271962i bk13: 768a 273788i bk14: 778a 273203i bk15: 768a 274212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949681
Row_Buffer_Locality_read = 0.974321
Row_Buffer_Locality_write = 0.819955
Bank_Level_Parallism = 2.342976
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.227246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156459 
total_CMD = 279651 
util_bw = 43754 
Wasted_Col = 22271 
Wasted_Row = 4900 
Idle = 208726 

BW Util Bottlenecks: 
RCDc_limit = 3740 
RCDWRc_limit = 2470 
WTRc_limit = 4859 
RTWc_limit = 16528 
CCDLc_limit = 16459 
rwq = 0 
CCDLc_limit_alone = 10672 
WTRc_limit_alone = 4008 
RTWc_limit_alone = 11592 

Commands details: 
total_CMD = 279651 
n_nop = 255882 
Read = 16200 
Write = 0 
L2_Alloc = 0 
L2_WB = 5677 
n_act = 981 
n_pre = 965 
n_ref = 94837905808976 
n_req = 19277 
total_req = 21877 

Dual Bus Interface Util: 
issued_total_row = 1946 
issued_total_col = 21877 
Row_Bus_Util =  0.006959 
CoL_Bus_Util = 0.078230 
Either_Row_CoL_Bus_Util = 0.084995 
Issued_on_Two_Bus_Simul_Util = 0.000193 
issued_two_Eff = 0.002272 
queue_avg = 2.585197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279651 n_nop=256780 n_act=485 n_pre=469 n_ref_event=94837906655344 n_req=19002 n_rd=16064 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.1569
n_activity=70046 dram_eff=0.6264
bk0: 1032a 270515i bk1: 1032a 269953i bk2: 1104a 271183i bk3: 1112a 271062i bk4: 1152a 269116i bk5: 1152a 268979i bk6: 1152a 270325i bk7: 1152a 270495i bk8: 1152a 269776i bk9: 1152a 269592i bk10: 912a 271803i bk11: 888a 271515i bk12: 768a 272794i bk13: 768a 273377i bk14: 768a 273939i bk15: 768a 273940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975213
Row_Buffer_Locality_read = 0.986429
Row_Buffer_Locality_write = 0.913887
Bank_Level_Parallism = 2.441983
Bank_Level_Parallism_Col = 2.405252
Bank_Level_Parallism_Ready = 1.205199
write_to_read_ratio_blp_rw_average = 0.473999
GrpLevelPara = 1.722932 

BW Util details:
bwutil = 0.156910 
total_CMD = 279651 
util_bw = 43880 
Wasted_Col = 17920 
Wasted_Row = 2163 
Idle = 215688 

BW Util Bottlenecks: 
RCDc_limit = 1790 
RCDWRc_limit = 827 
WTRc_limit = 3864 
RTWc_limit = 14819 
CCDLc_limit = 15614 
rwq = 0 
CCDLc_limit_alone = 10083 
WTRc_limit_alone = 3041 
RTWc_limit_alone = 10111 

Commands details: 
total_CMD = 279651 
n_nop = 256780 
Read = 16064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 485 
n_pre = 469 
n_ref = 94837906655344 
n_req = 19002 
total_req = 21940 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 21940 
Row_Bus_Util =  0.003411 
CoL_Bus_Util = 0.078455 
Either_Row_CoL_Bus_Util = 0.081784 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001006 
queue_avg = 3.049007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04901
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279651 n_nop=255882 n_act=976 n_pre=960 n_ref_event=0 n_req=19276 n_rd=16198 n_rd_L2_A=0 n_write=0 n_wr_bk=5679 bw_util=0.1565
n_activity=80208 dram_eff=0.5455
bk0: 1032a 270521i bk1: 1092a 269034i bk2: 1104a 270921i bk3: 1130a 268801i bk4: 1152a 269130i bk5: 1198a 267658i bk6: 1152a 270543i bk7: 1160a 267996i bk8: 1152a 269876i bk9: 1138a 267854i bk10: 912a 271924i bk11: 854a 269574i bk12: 768a 273494i bk13: 808a 272522i bk14: 768a 274051i bk15: 778a 273214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950093
Row_Buffer_Locality_read = 0.974626
Row_Buffer_Locality_write = 0.820988
Bank_Level_Parallism = 2.365785
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.239534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156459 
total_CMD = 279651 
util_bw = 43754 
Wasted_Col = 22007 
Wasted_Row = 5110 
Idle = 208780 

BW Util Bottlenecks: 
RCDc_limit = 3743 
RCDWRc_limit = 2477 
WTRc_limit = 4456 
RTWc_limit = 16746 
CCDLc_limit = 15966 
rwq = 0 
CCDLc_limit_alone = 10303 
WTRc_limit_alone = 3722 
RTWc_limit_alone = 11817 

Commands details: 
total_CMD = 279651 
n_nop = 255882 
Read = 16198 
Write = 0 
L2_Alloc = 0 
L2_WB = 5679 
n_act = 976 
n_pre = 960 
n_ref = 0 
n_req = 19276 
total_req = 21877 

Dual Bus Interface Util: 
issued_total_row = 1936 
issued_total_col = 21877 
Row_Bus_Util =  0.006923 
CoL_Bus_Util = 0.078230 
Either_Row_CoL_Bus_Util = 0.084995 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.001851 
queue_avg = 2.642991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279651 n_nop=256760 n_act=488 n_pre=472 n_ref_event=0 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.157
n_activity=70085 dram_eff=0.6264
bk0: 1032a 270378i bk1: 1040a 270209i bk2: 1104a 271000i bk3: 1112a 271356i bk4: 1152a 269302i bk5: 1152a 268668i bk6: 1152a 270268i bk7: 1152a 269926i bk8: 1152a 269751i bk9: 1152a 269952i bk10: 912a 271287i bk11: 888a 270826i bk12: 768a 272777i bk13: 768a 273008i bk14: 768a 274219i bk15: 768a 273801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975121
Row_Buffer_Locality_read = 0.986374
Row_Buffer_Locality_write = 0.913605
Bank_Level_Parallism = 2.464027
Bank_Level_Parallism_Col = 2.430699
Bank_Level_Parallism_Ready = 1.227541
write_to_read_ratio_blp_rw_average = 0.457689
GrpLevelPara = 1.749310 

BW Util details:
bwutil = 0.156996 
total_CMD = 279651 
util_bw = 43904 
Wasted_Col = 17949 
Wasted_Row = 2218 
Idle = 215580 

BW Util Bottlenecks: 
RCDc_limit = 1829 
RCDWRc_limit = 874 
WTRc_limit = 4367 
RTWc_limit = 14457 
CCDLc_limit = 15578 
rwq = 0 
CCDLc_limit_alone = 9986 
WTRc_limit_alone = 3392 
RTWc_limit_alone = 9840 

Commands details: 
total_CMD = 279651 
n_nop = 256760 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 21952 
Row_Bus_Util =  0.003433 
CoL_Bus_Util = 0.078498 
Either_Row_CoL_Bus_Util = 0.081856 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.000917 
queue_avg = 3.072287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279651 n_nop=255942 n_act=958 n_pre=942 n_ref_event=227392 n_req=19236 n_rd=16164 n_rd_L2_A=0 n_write=0 n_wr_bk=5674 bw_util=0.1562
n_activity=80034 dram_eff=0.5457
bk0: 1082a 269070i bk1: 1028a 270656i bk2: 1148a 269649i bk3: 1112a 271250i bk4: 1194a 268049i bk5: 1152a 269690i bk6: 1156a 267202i bk7: 1152a 270137i bk8: 1124a 267904i bk9: 1152a 269982i bk10: 864a 270088i bk11: 888a 271406i bk12: 808a 272483i bk13: 768a 273178i bk14: 768a 273153i bk15: 768a 274398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950977
Row_Buffer_Locality_read = 0.974821
Row_Buffer_Locality_write = 0.825521
Bank_Level_Parallism = 2.344995
Bank_Level_Parallism_Col = 2.316149
Bank_Level_Parallism_Ready = 1.243897
write_to_read_ratio_blp_rw_average = 0.459587
GrpLevelPara = 1.686031 

BW Util details:
bwutil = 0.156180 
total_CMD = 279651 
util_bw = 43676 
Wasted_Col = 21854 
Wasted_Row = 5441 
Idle = 208680 

BW Util Bottlenecks: 
RCDc_limit = 3877 
RCDWRc_limit = 2323 
WTRc_limit = 4158 
RTWc_limit = 16070 
CCDLc_limit = 15591 
rwq = 0 
CCDLc_limit_alone = 10201 
WTRc_limit_alone = 3541 
RTWc_limit_alone = 11297 

Commands details: 
total_CMD = 279651 
n_nop = 255942 
Read = 16164 
Write = 0 
L2_Alloc = 0 
L2_WB = 5674 
n_act = 958 
n_pre = 942 
n_ref = 227392 
n_req = 19236 
total_req = 21838 

Dual Bus Interface Util: 
issued_total_row = 1900 
issued_total_col = 21838 
Row_Bus_Util =  0.006794 
CoL_Bus_Util = 0.078090 
Either_Row_CoL_Bus_Util = 0.084781 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.001223 
queue_avg = 2.533783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53378
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279651 n_nop=256821 n_act=476 n_pre=460 n_ref_event=0 n_req=18970 n_rd=16032 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.1567
n_activity=69826 dram_eff=0.6275
bk0: 1032a 269967i bk1: 1016a 270078i bk2: 1112a 271923i bk3: 1112a 271131i bk4: 1152a 269050i bk5: 1152a 269699i bk6: 1152a 270244i bk7: 1152a 269778i bk8: 1152a 270558i bk9: 1152a 269625i bk10: 888a 271936i bk11: 888a 271355i bk12: 768a 273100i bk13: 768a 272824i bk14: 768a 273926i bk15: 768a 273773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975698
Row_Buffer_Locality_read = 0.986839
Row_Buffer_Locality_write = 0.914908
Bank_Level_Parallism = 2.432535
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.219153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156681 
total_CMD = 279651 
util_bw = 43816 
Wasted_Col = 18117 
Wasted_Row = 1995 
Idle = 215723 

BW Util Bottlenecks: 
RCDc_limit = 1815 
RCDWRc_limit = 793 
WTRc_limit = 4450 
RTWc_limit = 14128 
CCDLc_limit = 15510 
rwq = 0 
CCDLc_limit_alone = 10055 
WTRc_limit_alone = 3447 
RTWc_limit_alone = 9676 

Commands details: 
total_CMD = 279651 
n_nop = 256821 
Read = 16032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 476 
n_pre = 460 
n_ref = 0 
n_req = 18970 
total_req = 21908 

Dual Bus Interface Util: 
issued_total_row = 936 
issued_total_col = 21908 
Row_Bus_Util =  0.003347 
CoL_Bus_Util = 0.078341 
Either_Row_CoL_Bus_Util = 0.081637 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000613 
queue_avg = 3.098201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61404, Miss = 8868, Miss_rate = 0.144, Pending_hits = 4553, Reservation_fails = 3392
L2_cache_bank[1]: Access = 37748, Miss = 8024, Miss_rate = 0.213, Pending_hits = 3640, Reservation_fails = 2299
L2_cache_bank[2]: Access = 37280, Miss = 8040, Miss_rate = 0.216, Pending_hits = 3811, Reservation_fails = 1726
L2_cache_bank[3]: Access = 37044, Miss = 8024, Miss_rate = 0.217, Pending_hits = 3758, Reservation_fails = 2884
L2_cache_bank[4]: Access = 37504, Miss = 8040, Miss_rate = 0.214, Pending_hits = 3510, Reservation_fails = 1684
L2_cache_bank[5]: Access = 61574, Miss = 8842, Miss_rate = 0.144, Pending_hits = 4579, Reservation_fails = 4638
L2_cache_bank[6]: Access = 36844, Miss = 8040, Miss_rate = 0.218, Pending_hits = 3620, Reservation_fails = 1692
L2_cache_bank[7]: Access = 37584, Miss = 8032, Miss_rate = 0.214, Pending_hits = 3973, Reservation_fails = 2128
L2_cache_bank[8]: Access = 61062, Miss = 8850, Miss_rate = 0.145, Pending_hits = 4377, Reservation_fails = 3955
L2_cache_bank[9]: Access = 37608, Miss = 8020, Miss_rate = 0.213, Pending_hits = 3450, Reservation_fails = 2085
L2_cache_bank[10]: Access = 37392, Miss = 8024, Miss_rate = 0.215, Pending_hits = 3838, Reservation_fails = 1854
L2_cache_bank[11]: Access = 36784, Miss = 8008, Miss_rate = 0.218, Pending_hits = 3593, Reservation_fails = 1713
L2_total_cache_accesses = 519828
L2_total_cache_misses = 98812
L2_total_cache_miss_rate = 0.1901
L2_total_cache_pending_hits = 46702
L2_total_cache_reservation_fails = 30050
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71970
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1041
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11504
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2452
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23155
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 837
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92134
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 829
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6066
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23155
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=519828
icnt_total_pkts_simt_to_mem=199065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.3688
	minimum = 5
	maximum = 881
Network latency average = 41.1942
	minimum = 5
	maximum = 881
Slowest packet = 481737
Flit latency average = 38.8344
	minimum = 5
	maximum = 881
Slowest flit = 514348
Fragmentation average = 0.000790199
	minimum = 0
	maximum = 128
Injected packet rate average = 0.229286
	minimum = 0.090232 (at node 11)
	maximum = 0.520057 (at node 20)
Accepted packet rate average = 0.229286
	minimum = 0.106359 (at node 21)
	maximum = 0.331892 (at node 14)
Injected flit rate average = 0.245015
	minimum = 0.1175 (at node 11)
	maximum = 0.520057 (at node 20)
Accepted flit rate average= 0.245015
	minimum = 0.145495 (at node 21)
	maximum = 0.331892 (at node 14)
Injected packet length average = 1.0686
Accepted packet length average = 1.0686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9334 (9 samples)
	minimum = 5 (9 samples)
	maximum = 333.556 (9 samples)
Network latency average = 18.018 (9 samples)
	minimum = 5 (9 samples)
	maximum = 331.222 (9 samples)
Flit latency average = 17.3624 (9 samples)
	minimum = 5 (9 samples)
	maximum = 330.556 (9 samples)
Fragmentation average = 0.000401988 (9 samples)
	minimum = 0 (9 samples)
	maximum = 45.2222 (9 samples)
Injected packet rate average = 0.0800436 (9 samples)
	minimum = 0.0313327 (9 samples)
	maximum = 0.198564 (9 samples)
Accepted packet rate average = 0.0800436 (9 samples)
	minimum = 0.0351617 (9 samples)
	maximum = 0.116856 (9 samples)
Injected flit rate average = 0.0855244 (9 samples)
	minimum = 0.0407825 (9 samples)
	maximum = 0.19873 (9 samples)
Accepted flit rate average = 0.0855244 (9 samples)
	minimum = 0.0479304 (9 samples)
	maximum = 0.116856 (9 samples)
Injected packet size average = 1.06847 (9 samples)
Accepted packet size average = 1.06847 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 537886 (inst/sec)
gpgpu_simulation_rate = 2460 (cycle/sec)
gpgpu_silicon_slowdown = 406504x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 29913
gpu_sim_insn = 19880
gpu_ipc =       0.6646
gpu_tot_sim_cycle = 332569
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     198.9961
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.9258% 
max_total_param_size = 0
gpu_stall_dramfull = 25441
gpu_stall_icnt2sh    = 68765
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4602
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8281
L2_BW  =       0.1519 GB/Sec
L2_BW_total  =      50.0318 GB/Sec
gpu_total_sim_rate=529439

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12543
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9646
L1D_cache:
	L1D_cache_core[0]: Access = 12089, Miss = 7072, Miss_rate = 0.585, Pending_hits = 912, Reservation_fails = 3303
	L1D_cache_core[1]: Access = 11976, Miss = 7040, Miss_rate = 0.588, Pending_hits = 711, Reservation_fails = 4045
	L1D_cache_core[2]: Access = 12089, Miss = 7020, Miss_rate = 0.581, Pending_hits = 839, Reservation_fails = 3994
	L1D_cache_core[3]: Access = 11866, Miss = 7150, Miss_rate = 0.603, Pending_hits = 754, Reservation_fails = 3923
	L1D_cache_core[4]: Access = 11866, Miss = 7022, Miss_rate = 0.592, Pending_hits = 811, Reservation_fails = 3722
	L1D_cache_core[5]: Access = 11866, Miss = 7172, Miss_rate = 0.604, Pending_hits = 731, Reservation_fails = 3198
	L1D_cache_core[6]: Access = 12314, Miss = 7165, Miss_rate = 0.582, Pending_hits = 731, Reservation_fails = 2574
	L1D_cache_core[7]: Access = 12058, Miss = 6968, Miss_rate = 0.578, Pending_hits = 854, Reservation_fails = 2457
	L1D_cache_core[8]: Access = 12122, Miss = 7118, Miss_rate = 0.587, Pending_hits = 849, Reservation_fails = 3984
	L1D_cache_core[9]: Access = 11818, Miss = 6892, Miss_rate = 0.583, Pending_hits = 857, Reservation_fails = 2593
	L1D_cache_core[10]: Access = 12058, Miss = 7055, Miss_rate = 0.585, Pending_hits = 646, Reservation_fails = 3095
	L1D_cache_core[11]: Access = 11930, Miss = 7012, Miss_rate = 0.588, Pending_hits = 781, Reservation_fails = 4407
	L1D_cache_core[12]: Access = 11994, Miss = 7233, Miss_rate = 0.603, Pending_hits = 867, Reservation_fails = 3747
	L1D_cache_core[13]: Access = 11994, Miss = 6944, Miss_rate = 0.579, Pending_hits = 1002, Reservation_fails = 3120
	L1D_cache_core[14]: Access = 12122, Miss = 7245, Miss_rate = 0.598, Pending_hits = 806, Reservation_fails = 4698
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 106108
	L1D_total_cache_miss_rate = 0.5890
	L1D_total_cache_pending_hits = 12151
	L1D_total_cache_reservation_fails = 52860
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1064997
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12543
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9646
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46082
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1077540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 52469
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9646
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 115774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103164
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7134
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:423076	W0_Idle:1876746	W0_Scoreboard:2139612	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 825312 {8:103164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16506240 {40:412656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 1428 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 56 
mrq_lat_table:21887 	9107 	12355 	11053 	16685 	16240 	15818 	9570 	1787 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	290268 	192452 	20717 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3521 	200 	72 	137196 	5632 	5038 	1221 	134 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60588 	79576 	74589 	93181 	149850 	47042 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	100 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15266     21702     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16021     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     21372     18103     34324     18964     34396     20990     34334     22095     34726     24336     22118     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     11238     13121     21264     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 12.676471 25.531916 12.379630 40.750000 11.838710 29.913044 13.009259 43.000000 11.846154 32.761906 13.243902 44.500000 16.017241 81.454544 26.171429 179.199997 
dram[1]: 25.659575 26.666666 43.200001 46.571430 28.666666 28.081633 43.000000 45.866665 28.081633 34.400002 47.652172 46.434784 89.800003 99.555557 179.199997 179.199997 
dram[2]: 25.659575 12.417476 43.200001 12.311927 29.913044 12.704348 36.210526 13.027778 33.560974 11.829060 49.818180 12.817073 64.142860 17.611111 179.199997 26.171429 
dram[3]: 25.659575 23.725491 49.846153 43.466667 27.520000 28.666666 40.470589 45.866665 33.560974 29.913044 49.818180 50.857143 89.800003 99.555557 179.199997 179.199997 
dram[4]: 12.398058 24.448980 12.719626 38.352940 12.444445 29.913044 14.030000 36.210526 13.038095 29.913044 14.283784 44.500000 17.648148 81.454544 27.424242 179.199997 
dram[5]: 24.653061 27.581396 50.153847 54.333332 32.000000 31.272728 43.000000 43.000000 29.913044 29.913044 44.500000 42.720001 89.800003 99.555557 179.199997 179.199997 
average row locality = 114908/4296 = 26.747673
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       317       336       369       384       406       448       413       448       416       448       341       360       251       256       242       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[2]:       332       320       384       367       448       406       448       413       448       416       368       333       260       252       256       242 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[4]:       318       340       368       384       406       448       413       448       416       448       330       360       256       256       241       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       260       256       256       256 
total dram writes = 34716
bank skew: 448/241 = 1.86
chip skew: 5884/5688 = 1.03
average mf latency per bank:
dram[0]:      11436      5374      9488      5170      6845      2225      6690      1914      5977      1719      5766      1606      7015      1969      7030      2110
dram[1]:       5472      5037      5066      4958      2353      2164      2018      2006      1801      1741      1636      1525      1927      1913      2136      1931
dram[2]:       5545     10498      5092      9264      2212      6546      1860      6493      1739      5590      1591      5481      1952      6116      2049      6483
dram[3]:       5185      5181      4858      5151      2217      2188      1981      1987      1774      1707      1529      1703      1920      1979      1914      2095
dram[4]:      10102      5226      9001      5281      6805      2221      6632      1924      5491      1743      4871      1615      5388      1941      5661      2102
dram[5]:       5309      4947      5064      5061      2258      2146      2069      2040      1740      1737      1691      1552      1924      1973      2156      1971
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369      1012      1186       758       479       812       517       963       541       805       524
dram[1]:        474       472       534       644      1245      1188      1351      1239       715       515       493       482       542       452       525       402
dram[2]:        540       779       777       961      1081      1058      1111      1117       561       811       420       793       539       622       479       802
dram[3]:        666       511       634       634      1317      1280      1257      1241       538       539       450       505       497       495       421       519
dram[4]:        710       537       971       834      1102      1345      1114      1172       839       555       727       550       664       472       722       501
dram[5]:        457       483       551       706      1428      1301      1389      1293       597       473       499       486       436       549       564       436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307290 n_nop=283473 n_act=984 n_pre=968 n_ref_event=94837905808976 n_req=19312 n_rd=16228 n_rd_L2_A=0 n_write=0 n_wr_bk=5691 bw_util=0.1427
n_activity=80405 dram_eff=0.5452
bk0: 1106a 296725i bk1: 1032a 298289i bk2: 1122a 297054i bk3: 1112a 298878i bk4: 1226a 295391i bk5: 1152a 297077i bk6: 1160a 295779i bk7: 1152a 297520i bk8: 1140a 295589i bk9: 1152a 297854i bk10: 884a 297706i bk11: 888a 299076i bk12: 788a 299465i bk13: 768a 301426i bk14: 778a 300842i bk15: 768a 301852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949617
Row_Buffer_Locality_read = 0.974304
Row_Buffer_Locality_write = 0.819715
Bank_Level_Parallism = 2.339595
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.226812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142660 
total_CMD = 307290 
util_bw = 43838 
Wasted_Col = 22375 
Wasted_Row = 4932 
Idle = 236145 

BW Util Bottlenecks: 
RCDc_limit = 3752 
RCDWRc_limit = 2484 
WTRc_limit = 4859 
RTWc_limit = 16600 
CCDLc_limit = 16505 
rwq = 0 
CCDLc_limit_alone = 10698 
WTRc_limit_alone = 4008 
RTWc_limit_alone = 11644 

Commands details: 
total_CMD = 307290 
n_nop = 283473 
Read = 16228 
Write = 0 
L2_Alloc = 0 
L2_WB = 5691 
n_act = 984 
n_pre = 968 
n_ref = 94837905808976 
n_req = 19312 
total_req = 21919 

Dual Bus Interface Util: 
issued_total_row = 1952 
issued_total_col = 21919 
Row_Bus_Util =  0.006352 
CoL_Bus_Util = 0.071330 
Either_Row_CoL_Bus_Util = 0.077507 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.002267 
queue_avg = 2.353090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307290 n_nop=284403 n_act=487 n_pre=471 n_ref_event=94837906655344 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.1429
n_activity=70140 dram_eff=0.6259
bk0: 1040a 298119i bk1: 1032a 297589i bk2: 1104a 298821i bk3: 1112a 298700i bk4: 1152a 296754i bk5: 1152a 296618i bk6: 1152a 297964i bk7: 1152a 298134i bk8: 1152a 297416i bk9: 1152a 297233i bk10: 912a 299444i bk11: 888a 299156i bk12: 768a 300363i bk13: 768a 301015i bk14: 768a 301577i bk15: 768a 301578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975121
Row_Buffer_Locality_read = 0.986374
Row_Buffer_Locality_write = 0.913605
Bank_Level_Parallism = 2.440945
Bank_Level_Parallism_Col = 2.404221
Bank_Level_Parallism_Ready = 1.205087
write_to_read_ratio_blp_rw_average = 0.474222
GrpLevelPara = 1.722207 

BW Util details:
bwutil = 0.142875 
total_CMD = 307290 
util_bw = 43904 
Wasted_Col = 17960 
Wasted_Row = 2175 
Idle = 243251 

BW Util Bottlenecks: 
RCDc_limit = 1802 
RCDWRc_limit = 833 
WTRc_limit = 3864 
RTWc_limit = 14845 
CCDLc_limit = 15630 
rwq = 0 
CCDLc_limit_alone = 10091 
WTRc_limit_alone = 3041 
RTWc_limit_alone = 10129 

Commands details: 
total_CMD = 307290 
n_nop = 284403 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 487 
n_pre = 471 
n_ref = 94837906655344 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 958 
issued_total_col = 21952 
Row_Bus_Util =  0.003118 
CoL_Bus_Util = 0.071437 
Either_Row_CoL_Bus_Util = 0.074480 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001005 
queue_avg = 2.775024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307290 n_nop=283471 n_act=980 n_pre=964 n_ref_event=0 n_req=19311 n_rd=16226 n_rd_L2_A=0 n_write=0 n_wr_bk=5693 bw_util=0.1427
n_activity=80501 dram_eff=0.5446
bk0: 1040a 298125i bk1: 1092a 296671i bk2: 1104a 298559i bk3: 1130a 296439i bk4: 1152a 296768i bk5: 1218a 295247i bk6: 1152a 298181i bk7: 1160a 295635i bk8: 1152a 297516i bk9: 1138a 295495i bk10: 912a 299565i bk11: 854a 297215i bk12: 768a 301063i bk13: 808a 300021i bk14: 768a 301688i bk15: 778a 300852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949977
Row_Buffer_Locality_read = 0.974547
Row_Buffer_Locality_write = 0.820746
Bank_Level_Parallism = 2.362953
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.239076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142660 
total_CMD = 307290 
util_bw = 43838 
Wasted_Col = 22129 
Wasted_Row = 5134 
Idle = 236189 

BW Util Bottlenecks: 
RCDc_limit = 3767 
RCDWRc_limit = 2489 
WTRc_limit = 4456 
RTWc_limit = 16837 
CCDLc_limit = 16022 
rwq = 0 
CCDLc_limit_alone = 10331 
WTRc_limit_alone = 3722 
RTWc_limit_alone = 11880 

Commands details: 
total_CMD = 307290 
n_nop = 283471 
Read = 16226 
Write = 0 
L2_Alloc = 0 
L2_WB = 5693 
n_act = 980 
n_pre = 964 
n_ref = 0 
n_req = 19311 
total_req = 21919 

Dual Bus Interface Util: 
issued_total_row = 1944 
issued_total_col = 21919 
Row_Bus_Util =  0.006326 
CoL_Bus_Util = 0.071330 
Either_Row_CoL_Bus_Util = 0.077513 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.001847 
queue_avg = 2.405806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307290 n_nop=284383 n_act=490 n_pre=474 n_ref_event=0 n_req=19022 n_rd=16080 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.143
n_activity=70179 dram_eff=0.6259
bk0: 1040a 297982i bk1: 1040a 297845i bk2: 1104a 298637i bk3: 1112a 298993i bk4: 1152a 296940i bk5: 1152a 296307i bk6: 1152a 297907i bk7: 1152a 297565i bk8: 1152a 297391i bk9: 1152a 297593i bk10: 912a 298928i bk11: 888a 298467i bk12: 768a 300346i bk13: 768a 300646i bk14: 768a 301858i bk15: 768a 301440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975029
Row_Buffer_Locality_read = 0.986318
Row_Buffer_Locality_write = 0.913324
Bank_Level_Parallism = 2.462965
Bank_Level_Parallism_Col = 2.429643
Bank_Level_Parallism_Ready = 1.227417
write_to_read_ratio_blp_rw_average = 0.457929
GrpLevelPara = 1.748559 

BW Util details:
bwutil = 0.142953 
total_CMD = 307290 
util_bw = 43928 
Wasted_Col = 17989 
Wasted_Row = 2230 
Idle = 243143 

BW Util Bottlenecks: 
RCDc_limit = 1841 
RCDWRc_limit = 880 
WTRc_limit = 4367 
RTWc_limit = 14483 
CCDLc_limit = 15594 
rwq = 0 
CCDLc_limit_alone = 9994 
WTRc_limit_alone = 3392 
RTWc_limit_alone = 9858 

Commands details: 
total_CMD = 307290 
n_nop = 284383 
Read = 16080 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 490 
n_pre = 474 
n_ref = 0 
n_req = 19022 
total_req = 21964 

Dual Bus Interface Util: 
issued_total_row = 964 
issued_total_col = 21964 
Row_Bus_Util =  0.003137 
CoL_Bus_Util = 0.071476 
Either_Row_CoL_Bus_Util = 0.074545 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000917 
queue_avg = 2.796206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307290 n_nop=283533 n_act=961 n_pre=945 n_ref_event=227392 n_req=19271 n_rd=16192 n_rd_L2_A=0 n_write=0 n_wr_bk=5688 bw_util=0.1424
n_activity=80320 dram_eff=0.5448
bk0: 1090a 296674i bk1: 1028a 298293i bk2: 1148a 297287i bk3: 1112a 298888i bk4: 1214a 295638i bk5: 1152a 297328i bk6: 1156a 294841i bk7: 1152a 297776i bk8: 1124a 295543i bk9: 1152a 297621i bk10: 864a 297727i bk11: 888a 299046i bk12: 808a 299959i bk13: 768a 300817i bk14: 768a 300792i bk15: 768a 302038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950911
Row_Buffer_Locality_read = 0.974741
Row_Buffer_Locality_write = 0.825593
Bank_Level_Parallism = 2.342098
Bank_Level_Parallism_Col = 2.313186
Bank_Level_Parallism_Ready = 1.243430
write_to_read_ratio_blp_rw_average = 0.460228
GrpLevelPara = 1.684046 

BW Util details:
bwutil = 0.142406 
total_CMD = 307290 
util_bw = 43760 
Wasted_Col = 21966 
Wasted_Row = 5460 
Idle = 236104 

BW Util Bottlenecks: 
RCDc_limit = 3901 
RCDWRc_limit = 2329 
WTRc_limit = 4161 
RTWc_limit = 16148 
CCDLc_limit = 15642 
rwq = 0 
CCDLc_limit_alone = 10228 
WTRc_limit_alone = 3544 
RTWc_limit_alone = 11351 

Commands details: 
total_CMD = 307290 
n_nop = 283533 
Read = 16192 
Write = 0 
L2_Alloc = 0 
L2_WB = 5688 
n_act = 961 
n_pre = 945 
n_ref = 227392 
n_req = 19271 
total_req = 21880 

Dual Bus Interface Util: 
issued_total_row = 1906 
issued_total_col = 21880 
Row_Bus_Util =  0.006203 
CoL_Bus_Util = 0.071203 
Either_Row_CoL_Bus_Util = 0.077311 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.001221 
queue_avg = 2.306411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30641
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307290 n_nop=284444 n_act=478 n_pre=462 n_ref_event=0 n_req=18980 n_rd=16040 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.1427
n_activity=69920 dram_eff=0.627
bk0: 1040a 297572i bk1: 1016a 297714i bk2: 1112a 299560i bk3: 1112a 298768i bk4: 1152a 296687i bk5: 1152a 297337i bk6: 1152a 297883i bk7: 1152a 297417i bk8: 1152a 298198i bk9: 1152a 297266i bk10: 888a 299577i bk11: 888a 298996i bk12: 768a 300670i bk13: 768a 300463i bk14: 768a 301565i bk15: 768a 301412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975606
Row_Buffer_Locality_read = 0.986783
Row_Buffer_Locality_write = 0.914626
Bank_Level_Parallism = 2.431492
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.219033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142667 
total_CMD = 307290 
util_bw = 43840 
Wasted_Col = 18157 
Wasted_Row = 2007 
Idle = 243286 

BW Util Bottlenecks: 
RCDc_limit = 1827 
RCDWRc_limit = 799 
WTRc_limit = 4450 
RTWc_limit = 14154 
CCDLc_limit = 15525 
rwq = 0 
CCDLc_limit_alone = 10062 
WTRc_limit_alone = 3447 
RTWc_limit_alone = 9694 

Commands details: 
total_CMD = 307290 
n_nop = 284444 
Read = 16040 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 478 
n_pre = 462 
n_ref = 0 
n_req = 18980 
total_req = 21920 

Dual Bus Interface Util: 
issued_total_row = 940 
issued_total_col = 21920 
Row_Bus_Util =  0.003059 
CoL_Bus_Util = 0.071333 
Either_Row_CoL_Bus_Util = 0.074347 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000613 
queue_avg = 2.819786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61446, Miss = 8896, Miss_rate = 0.145, Pending_hits = 4553, Reservation_fails = 3392
L2_cache_bank[1]: Access = 37748, Miss = 8024, Miss_rate = 0.213, Pending_hits = 3640, Reservation_fails = 2299
L2_cache_bank[2]: Access = 37288, Miss = 8048, Miss_rate = 0.216, Pending_hits = 3811, Reservation_fails = 1726
L2_cache_bank[3]: Access = 37044, Miss = 8024, Miss_rate = 0.217, Pending_hits = 3758, Reservation_fails = 2884
L2_cache_bank[4]: Access = 37512, Miss = 8048, Miss_rate = 0.215, Pending_hits = 3510, Reservation_fails = 1684
L2_cache_bank[5]: Access = 61604, Miss = 8862, Miss_rate = 0.144, Pending_hits = 4579, Reservation_fails = 4638
L2_cache_bank[6]: Access = 36852, Miss = 8048, Miss_rate = 0.218, Pending_hits = 3620, Reservation_fails = 1692
L2_cache_bank[7]: Access = 37584, Miss = 8032, Miss_rate = 0.214, Pending_hits = 3973, Reservation_fails = 2128
L2_cache_bank[8]: Access = 61100, Miss = 8878, Miss_rate = 0.145, Pending_hits = 4377, Reservation_fails = 3955
L2_cache_bank[9]: Access = 37608, Miss = 8020, Miss_rate = 0.213, Pending_hits = 3450, Reservation_fails = 2085
L2_cache_bank[10]: Access = 37400, Miss = 8032, Miss_rate = 0.215, Pending_hits = 3838, Reservation_fails = 1854
L2_cache_bank[11]: Access = 36784, Miss = 8008, Miss_rate = 0.218, Pending_hits = 3593, Reservation_fails = 1713
L2_total_cache_accesses = 519970
L2_total_cache_misses = 98920
L2_total_cache_miss_rate = 0.1902
L2_total_cache_pending_hits = 46702
L2_total_cache_reservation_fails = 30050
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 72018
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1041
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11508
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2452
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 290
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23155
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 870
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412656
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 829
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6066
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23155
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=519970
icnt_total_pkts_simt_to_mem=199123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 672962
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 718893
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229059
	minimum = 0 (at node 0)
	maximum = 0.0014375 (at node 1)
Accepted packet rate average = 0.000229059
	minimum = 0 (at node 0)
	maximum = 0.0047471 (at node 1)
Injected flit rate average = 0.000247632
	minimum = 0 (at node 0)
	maximum = 0.00193896 (at node 1)
Accepted flit rate average= 0.000247632
	minimum = 0 (at node 0)
	maximum = 0.0047471 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5703 (10 samples)
	minimum = 5 (10 samples)
	maximum = 301.4 (10 samples)
Network latency average = 16.7243 (10 samples)
	minimum = 5 (10 samples)
	maximum = 298.7 (10 samples)
Flit latency average = 16.1261 (10 samples)
	minimum = 5 (10 samples)
	maximum = 298 (10 samples)
Fragmentation average = 0.000361789 (10 samples)
	minimum = 0 (10 samples)
	maximum = 40.7 (10 samples)
Injected packet rate average = 0.0720621 (10 samples)
	minimum = 0.0281994 (10 samples)
	maximum = 0.178852 (10 samples)
Accepted packet rate average = 0.0720621 (10 samples)
	minimum = 0.0316455 (10 samples)
	maximum = 0.105645 (10 samples)
Injected flit rate average = 0.0769967 (10 samples)
	minimum = 0.0367043 (10 samples)
	maximum = 0.179051 (10 samples)
Accepted flit rate average = 0.0769967 (10 samples)
	minimum = 0.0431373 (10 samples)
	maximum = 0.105645 (10 samples)
Injected packet size average = 1.06848 (10 samples)
Accepted packet size average = 1.06848 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 529439 (inst/sec)
gpgpu_simulation_rate = 2660 (cycle/sec)
gpgpu_silicon_slowdown = 375939x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38252
gpu_sim_insn = 551040
gpu_ipc =      14.4055
gpu_tot_sim_cycle = 370821
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     179.9547
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 33.7193% 
max_total_param_size = 0
gpu_stall_dramfull = 25441
gpu_stall_icnt2sh    = 68765
partiton_level_parallism =       0.0829
partiton_level_parallism_total  =       0.4213
partiton_level_parallism_util =       1.1208
partiton_level_parallism_util_total  =       1.8050
L2_BW  =       9.1653 GB/Sec
L2_BW_total  =      45.8163 GB/Sec
gpu_total_sim_rate=513315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14632
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9646
L1D_cache:
	L1D_cache_core[0]: Access = 12168, Miss = 7120, Miss_rate = 0.585, Pending_hits = 912, Reservation_fails = 3303
	L1D_cache_core[1]: Access = 12055, Miss = 7088, Miss_rate = 0.588, Pending_hits = 711, Reservation_fails = 4045
	L1D_cache_core[2]: Access = 12247, Miss = 7107, Miss_rate = 0.580, Pending_hits = 855, Reservation_fails = 3994
	L1D_cache_core[3]: Access = 12024, Miss = 7230, Miss_rate = 0.601, Pending_hits = 770, Reservation_fails = 3923
	L1D_cache_core[4]: Access = 12024, Miss = 7102, Miss_rate = 0.591, Pending_hits = 827, Reservation_fails = 3722
	L1D_cache_core[5]: Access = 12024, Miss = 7252, Miss_rate = 0.603, Pending_hits = 747, Reservation_fails = 3198
	L1D_cache_core[6]: Access = 12472, Miss = 7245, Miss_rate = 0.581, Pending_hits = 747, Reservation_fails = 2574
	L1D_cache_core[7]: Access = 12216, Miss = 7048, Miss_rate = 0.577, Pending_hits = 870, Reservation_fails = 2457
	L1D_cache_core[8]: Access = 12280, Miss = 7198, Miss_rate = 0.586, Pending_hits = 865, Reservation_fails = 3984
	L1D_cache_core[9]: Access = 11976, Miss = 6972, Miss_rate = 0.582, Pending_hits = 873, Reservation_fails = 2593
	L1D_cache_core[10]: Access = 12216, Miss = 7135, Miss_rate = 0.584, Pending_hits = 662, Reservation_fails = 3095
	L1D_cache_core[11]: Access = 12088, Miss = 7092, Miss_rate = 0.587, Pending_hits = 797, Reservation_fails = 4407
	L1D_cache_core[12]: Access = 12152, Miss = 7313, Miss_rate = 0.602, Pending_hits = 883, Reservation_fails = 3747
	L1D_cache_core[13]: Access = 12152, Miss = 7024, Miss_rate = 0.578, Pending_hits = 1018, Reservation_fails = 3120
	L1D_cache_core[14]: Access = 12280, Miss = 7325, Miss_rate = 0.596, Pending_hits = 822, Reservation_fails = 4698
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 107251
	L1D_total_cache_miss_rate = 0.5881
	L1D_total_cache_pending_hits = 12359
	L1D_total_cache_reservation_fails = 52860
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1079988
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14632
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9646
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46950
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1094620

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 52469
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9646
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11214, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 122046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 104300
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7134
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:430758	W0_Idle:2534299	W0_Scoreboard:2587331	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 834400 {8:104300,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16688000 {40:417200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 1428 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 257 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 56 
mrq_lat_table:23001 	9413 	12654 	11130 	17319 	16513 	15926 	9574 	1787 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	295165 	193835 	20717 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4619 	251 	92 	138985 	5847 	5038 	1221 	134 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	66447 	79997 	74589 	93181 	149850 	47042 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	106 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 11.859649 20.327869 12.454545 40.750000 10.262820 31.826086 11.333333 43.000000 10.791045 32.761906 11.773196 44.500000 14.231884 76.500000 19.833334 179.199997 
dram[1]: 20.633333 21.016949 43.200001 46.571430 30.500000 29.280001 43.000000 45.866665 28.081633 34.400002 47.652172 46.434784 91.800003 91.800003 179.199997 179.199997 
dram[2]: 20.633333 11.796460 43.200001 12.378378 31.826086 10.513158 36.210526 11.186567 33.560974 10.371428 49.818180 11.402061 65.571426 15.014925 179.199997 20.673914 
dram[3]: 20.633333 19.682539 49.846153 43.466667 29.280001 30.333334 40.470589 45.866665 33.560974 29.913044 49.818180 50.857143 91.800003 91.599998 179.199997 179.199997 
dram[4]: 12.090909 20.131147 12.779817 38.352940 10.396104 31.652174 12.016129 36.210526 11.456000 29.913044 12.579545 44.500000 15.059702 76.333336 21.250000 179.199997 
dram[5]: 20.000000 22.109091 50.153847 54.333332 33.272728 33.090908 43.000000 43.000000 29.913044 29.913044 44.500000 42.720001 91.800003 91.599998 179.199997 179.199997 
average row locality = 117723/4810 = 24.474636
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       340       352       387       384       435       448       432       448       432       448       353       360       282       300       260       256 
dram[1]:       348       352       384       384       448       448       448       448       448       448       368       360       300       300       256       256 
dram[2]:       348       341       384       384       448       434       448       433       448       436       368       344       300       285       256       259 
dram[3]:       348       352       384       384       448       448       448       448       448       448       368       360       300       296       256       256 
dram[4]:       344       352       385       384       435       448       432       448       435       448       340       360       290       296       257       256 
dram[5]:       352       352       384       384       448       448       448       448       448       448       360       360       300       296       256       256 
total dram writes = 35719
bank skew: 448/256 = 1.75
chip skew: 5996/5910 = 1.01
average mf latency per bank:
dram[0]:      10711      5130      9086      5170      6618      2347      6467      1914      5817      1719      5633      1606      6306      1680      6604      2110
dram[1]:       5220      4808      5066      4958      2475      2288      2018      2006      1801      1741      1636      1525      1670      1632      2136      1931
dram[2]:       5290      9899      5092      8894      2334      6345      1860      6263      1739      5395      1591      5369      1692      5470      2049      6116
dram[3]:       4946      5004      4858      5151      2340      2301      1981      1987      1774      1707      1529      1703      1664      1711      1914      2095
dram[4]:       9384      5047      8644      5281      6573      2334      6410      1924      5310      1743      4788      1615      4816      1679      5369      2102
dram[5]:       5067      4778      5064      5061      2389      2260      2069      2040      1740      1737      1691      1552      1667      1707      2156      1971
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369      1012      1186       758       479       812       517       963       541       805       524
dram[1]:        474       472       534       644      1245      1188      1351      1239       715       515       493       482       542       452       525       402
dram[2]:        540       779       777       961      1081      1058      1111      1117       561       811       420       793       539       622       479       802
dram[3]:        666       511       634       634      1317      1280      1257      1241       538       539       450       505       497       495       421       519
dram[4]:        710       537       971       834      1102      1345      1114      1172       839       555       727       550       664       472       722       501
dram[5]:        457       483       551       706      1428      1301      1389      1293       597       473       499       486       436       549       564       436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 370870 -   mf: uid=1909349, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370770), 
Ready @ 370873 -   mf: uid=1909350, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370773), 
Ready @ 370899 -   mf: uid=1909352, sid4294967295:w4294967295, part=0, addr=0xc0037880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370799), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342634 n_nop=317804 n_act=1125 n_pre=1109 n_ref_event=94837905808976 n_req=19983 n_rd=16740 n_rd_L2_A=0 n_write=0 n_wr_bk=5917 bw_util=0.1323
n_activity=86042 dram_eff=0.5266
bk0: 1150a 331600i bk1: 1064a 333215i bk2: 1142a 332171i bk3: 1112a 334246i bk4: 1338a 329416i bk5: 1240a 332269i bk6: 1236a 330255i bk7: 1152a 332827i bk8: 1184a 330184i bk9: 1152a 333165i bk10: 928a 332485i bk11: 888a 334387i bk12: 820a 334079i bk13: 768a 336284i bk14: 798a 335607i bk15: 768a 337198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944253
Row_Buffer_Locality_read = 0.971804
Row_Buffer_Locality_write = 0.802035
Bank_Level_Parallism = 2.297796
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.222291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132252 
total_CMD = 342634 
util_bw = 45314 
Wasted_Col = 24418 
Wasted_Row = 5888 
Idle = 267014 

BW Util Bottlenecks: 
RCDc_limit = 4349 
RCDWRc_limit = 2979 
WTRc_limit = 5153 
RTWc_limit = 17721 
CCDLc_limit = 17421 
rwq = 0 
CCDLc_limit_alone = 11240 
WTRc_limit_alone = 4260 
RTWc_limit_alone = 12433 

Commands details: 
total_CMD = 342634 
n_nop = 317804 
Read = 16740 
Write = 0 
L2_Alloc = 0 
L2_WB = 5917 
n_act = 1125 
n_pre = 1109 
n_ref = 94837905808976 
n_req = 19983 
total_req = 22657 

Dual Bus Interface Util: 
issued_total_row = 2234 
issued_total_col = 22657 
Row_Bus_Util =  0.006520 
CoL_Bus_Util = 0.066126 
Either_Row_CoL_Bus_Util = 0.072468 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.002457 
queue_avg = 2.138448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342634 n_nop=319342 n_act=516 n_pre=500 n_ref_event=94837906655344 n_req=19302 n_rd=16304 n_rd_L2_A=0 n_write=0 n_wr_bk=5996 bw_util=0.1302
n_activity=72447 dram_eff=0.6156
bk0: 1064a 333082i bk1: 1064a 332472i bk2: 1104a 334141i bk3: 1112a 334027i bk4: 1240a 331958i bk5: 1240a 331801i bk6: 1152a 333304i bk7: 1152a 333476i bk8: 1152a 332758i bk9: 1152a 332578i bk10: 912a 334791i bk11: 888a 334503i bk12: 768a 335227i bk13: 768a 335878i bk14: 768a 336937i bk15: 768a 336941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973992
Row_Buffer_Locality_read = 0.985709
Row_Buffer_Locality_write = 0.910273
Bank_Level_Parallism = 2.411456
Bank_Level_Parallism_Col = 2.382745
Bank_Level_Parallism_Ready = 1.202030
write_to_read_ratio_blp_rw_average = 0.477651
GrpLevelPara = 1.708756 

BW Util details:
bwutil = 0.130168 
total_CMD = 342634 
util_bw = 44600 
Wasted_Col = 18688 
Wasted_Row = 2542 
Idle = 276804 

BW Util Bottlenecks: 
RCDc_limit = 1970 
RCDWRc_limit = 932 
WTRc_limit = 3866 
RTWc_limit = 15269 
CCDLc_limit = 16050 
rwq = 0 
CCDLc_limit_alone = 10335 
WTRc_limit_alone = 3043 
RTWc_limit_alone = 10377 

Commands details: 
total_CMD = 342634 
n_nop = 319342 
Read = 16304 
Write = 0 
L2_Alloc = 0 
L2_WB = 5996 
n_act = 516 
n_pre = 500 
n_ref = 94837906655344 
n_req = 19302 
total_req = 22300 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 22300 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.065084 
Either_Row_CoL_Bus_Util = 0.067979 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001030 
queue_avg = 2.496168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 370865 -   mf: uid=1909348, sid4294967295:w4294967295, part=2, addr=0xc00cf880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370765), 
Ready @ 370909 -   mf: uid=1909354, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370809), 
Ready @ 370912 -   mf: uid=1909355, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370812), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342634 n_nop=317785 n_act=1130 n_pre=1114 n_ref_event=0 n_req=19979 n_rd=16734 n_rd_L2_A=0 n_write=0 n_wr_bk=5916 bw_util=0.1322
n_activity=86219 dram_eff=0.5254
bk0: 1064a 333065i bk1: 1132a 331533i bk2: 1104a 333903i bk3: 1150a 331598i bk4: 1240a 332031i bk5: 1334a 329077i bk6: 1152a 333514i bk7: 1236a 330149i bk8: 1152a 332824i bk9: 1186a 329982i bk10: 912a 334860i bk11: 898a 331974i bk12: 768a 335967i bk13: 840a 334551i bk14: 768a 337026i bk15: 798a 335750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944141
Row_Buffer_Locality_read = 0.971794
Row_Buffer_Locality_write = 0.801541
Bank_Level_Parallism = 2.319361
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.234567
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132211 
total_CMD = 342634 
util_bw = 45300 
Wasted_Col = 24171 
Wasted_Row = 6142 
Idle = 267021 

BW Util Bottlenecks: 
RCDc_limit = 4409 
RCDWRc_limit = 3002 
WTRc_limit = 4734 
RTWc_limit = 17808 
CCDLc_limit = 16899 
rwq = 0 
CCDLc_limit_alone = 10877 
WTRc_limit_alone = 3954 
RTWc_limit_alone = 12566 

Commands details: 
total_CMD = 342634 
n_nop = 317785 
Read = 16734 
Write = 0 
L2_Alloc = 0 
L2_WB = 5916 
n_act = 1130 
n_pre = 1114 
n_ref = 0 
n_req = 19979 
total_req = 22650 

Dual Bus Interface Util: 
issued_total_row = 2244 
issued_total_col = 22650 
Row_Bus_Util =  0.006549 
CoL_Bus_Util = 0.066106 
Either_Row_CoL_Bus_Util = 0.072523 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.001811 
queue_avg = 2.188449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342634 n_nop=319351 n_act=516 n_pre=500 n_ref_event=0 n_req=19292 n_rd=16296 n_rd_L2_A=0 n_write=0 n_wr_bk=5992 bw_util=0.1301
n_activity=72348 dram_eff=0.6161
bk0: 1064a 332944i bk1: 1064a 332825i bk2: 1104a 333959i bk3: 1112a 334319i bk4: 1240a 332143i bk5: 1232a 331536i bk6: 1152a 333249i bk7: 1152a 332909i bk8: 1152a 332735i bk9: 1152a 332938i bk10: 912a 334274i bk11: 888a 333815i bk12: 768a 335288i bk13: 768a 335547i bk14: 768a 337217i bk15: 768a 336801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974031
Row_Buffer_Locality_read = 0.985763
Row_Buffer_Locality_write = 0.910214
Bank_Level_Parallism = 2.433652
Bank_Level_Parallism_Col = 2.408437
Bank_Level_Parallism_Ready = 1.224210
write_to_read_ratio_blp_rw_average = 0.461246
GrpLevelPara = 1.735193 

BW Util details:
bwutil = 0.130098 
total_CMD = 342634 
util_bw = 44576 
Wasted_Col = 18651 
Wasted_Row = 2580 
Idle = 276827 

BW Util Bottlenecks: 
RCDc_limit = 1985 
RCDWRc_limit = 970 
WTRc_limit = 4367 
RTWc_limit = 14845 
CCDLc_limit = 15974 
rwq = 0 
CCDLc_limit_alone = 10218 
WTRc_limit_alone = 3392 
RTWc_limit_alone = 10064 

Commands details: 
total_CMD = 342634 
n_nop = 319351 
Read = 16296 
Write = 0 
L2_Alloc = 0 
L2_WB = 5992 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 19292 
total_req = 22288 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 22288 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.065049 
Either_Row_CoL_Bus_Util = 0.067953 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000902 
queue_avg = 2.513813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 370878 -   mf: uid=1909351, sid4294967295:w4294967295, part=4, addr=0xc00d7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370778), 
Ready @ 370903 -   mf: uid=1909353, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (370803), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342634 n_nop=317888 n_act=1102 n_pre=1086 n_ref_event=227392 n_req=19917 n_rd=16680 n_rd_L2_A=0 n_write=0 n_wr_bk=5910 bw_util=0.1319
n_activity=85882 dram_eff=0.5261
bk0: 1126a 331617i bk1: 1052a 333304i bk2: 1168a 332451i bk3: 1112a 334267i bk4: 1338a 329559i bk5: 1232a 332546i bk6: 1228a 329304i bk7: 1152a 333094i bk8: 1168a 330103i bk9: 1152a 332922i bk10: 904a 332529i bk11: 888a 334348i bk12: 840a 334571i bk13: 768a 335740i bk14: 784a 335653i bk15: 768a 337376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945423
Row_Buffer_Locality_read = 0.972122
Row_Buffer_Locality_write = 0.807847
Bank_Level_Parallism = 2.297133
Bank_Level_Parallism_Col = 2.270159
Bank_Level_Parallism_Ready = 1.239215
write_to_read_ratio_blp_rw_average = 0.462815
GrpLevelPara = 1.653185 

BW Util details:
bwutil = 0.131861 
total_CMD = 342634 
util_bw = 45180 
Wasted_Col = 23955 
Wasted_Row = 6497 
Idle = 267002 

BW Util Bottlenecks: 
RCDc_limit = 4527 
RCDWRc_limit = 2832 
WTRc_limit = 4469 
RTWc_limit = 17052 
CCDLc_limit = 16490 
rwq = 0 
CCDLc_limit_alone = 10763 
WTRc_limit_alone = 3813 
RTWc_limit_alone = 11981 

Commands details: 
total_CMD = 342634 
n_nop = 317888 
Read = 16680 
Write = 0 
L2_Alloc = 0 
L2_WB = 5910 
n_act = 1102 
n_pre = 1086 
n_ref = 227392 
n_req = 19917 
total_req = 22590 

Dual Bus Interface Util: 
issued_total_row = 2188 
issued_total_col = 22590 
Row_Bus_Util =  0.006386 
CoL_Bus_Util = 0.065930 
Either_Row_CoL_Bus_Util = 0.072223 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.001293 
queue_avg = 2.094524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=342634 n_nop=319410 n_act=505 n_pre=489 n_ref_event=0 n_req=19250 n_rd=16256 n_rd_L2_A=0 n_write=0 n_wr_bk=5988 bw_util=0.1298
n_activity=72105 dram_eff=0.617
bk0: 1064a 332510i bk1: 1040a 332696i bk2: 1112a 334884i bk3: 1112a 334098i bk4: 1240a 331870i bk5: 1232a 332539i bk6: 1152a 333226i bk7: 1152a 332760i bk8: 1152a 333541i bk9: 1152a 332610i bk10: 888a 334922i bk11: 888a 334341i bk12: 768a 335566i bk13: 768a 335435i bk14: 768a 336921i bk15: 768a 336771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974545
Row_Buffer_Locality_read = 0.986159
Row_Buffer_Locality_write = 0.911490
Bank_Level_Parallism = 2.402528
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.215941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.129841 
total_CMD = 342634 
util_bw = 44488 
Wasted_Col = 18834 
Wasted_Row = 2367 
Idle = 276945 

BW Util Bottlenecks: 
RCDc_limit = 1983 
RCDWRc_limit = 892 
WTRc_limit = 4465 
RTWc_limit = 14503 
CCDLc_limit = 15905 
rwq = 0 
CCDLc_limit_alone = 10287 
WTRc_limit_alone = 3459 
RTWc_limit_alone = 9891 

Commands details: 
total_CMD = 342634 
n_nop = 319410 
Read = 16256 
Write = 0 
L2_Alloc = 0 
L2_WB = 5988 
n_act = 505 
n_pre = 489 
n_ref = 0 
n_req = 19250 
total_req = 22244 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 22244 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.064921 
Either_Row_CoL_Bus_Util = 0.067781 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000603 
queue_avg = 2.536009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63240, Miss = 9426, Miss_rate = 0.149, Pending_hits = 4653, Reservation_fails = 4139
L2_cache_bank[1]: Access = 38484, Miss = 8144, Miss_rate = 0.212, Pending_hits = 3820, Reservation_fails = 3204
L2_cache_bank[2]: Access = 37904, Miss = 8160, Miss_rate = 0.215, Pending_hits = 3971, Reservation_fails = 2524
L2_cache_bank[3]: Access = 37780, Miss = 8144, Miss_rate = 0.216, Pending_hits = 3942, Reservation_fails = 3922
L2_cache_bank[4]: Access = 38128, Miss = 8160, Miss_rate = 0.214, Pending_hits = 3670, Reservation_fails = 2454
L2_cache_bank[5]: Access = 63284, Miss = 9406, Miss_rate = 0.149, Pending_hits = 4667, Reservation_fails = 5169
L2_cache_bank[6]: Access = 37468, Miss = 8160, Miss_rate = 0.218, Pending_hits = 3780, Reservation_fails = 2478
L2_cache_bank[7]: Access = 38184, Miss = 8136, Miss_rate = 0.213, Pending_hits = 4125, Reservation_fails = 2926
L2_cache_bank[8]: Access = 62790, Miss = 9412, Miss_rate = 0.150, Pending_hits = 4473, Reservation_fails = 4527
L2_cache_bank[9]: Access = 38208, Miss = 8124, Miss_rate = 0.213, Pending_hits = 3602, Reservation_fails = 2876
L2_cache_bank[10]: Access = 38072, Miss = 8144, Miss_rate = 0.214, Pending_hits = 3998, Reservation_fails = 2637
L2_cache_bank[11]: Access = 37384, Miss = 8112, Miss_rate = 0.217, Pending_hits = 3745, Reservation_fails = 2504
L2_total_cache_accesses = 530926
L2_total_cache_misses = 101528
L2_total_cache_miss_rate = 0.1912
L2_total_cache_pending_hits = 48446
L2_total_cache_reservation_fails = 39360
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 73434
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1259
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15052
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 361
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32464
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1083
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417200
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 93900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 830
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6066
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32464
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=530926
icnt_total_pkts_simt_to_mem=203164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.76948
	minimum = 5
	maximum = 65
Network latency average = 5.75037
	minimum = 5
	maximum = 64
Slowest packet = 686479
Flit latency average = 6.22051
	minimum = 5
	maximum = 63
Slowest flit = 733378
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136802
	minimum = 0.00407822 (at node 1)
	maximum = 0.0468995 (at node 15)
Accepted packet rate average = 0.0136802
	minimum = 0.00444421 (at node 22)
	maximum = 0.0197637 (at node 2)
Injected flit rate average = 0.0145207
	minimum = 0.00488863 (at node 1)
	maximum = 0.0468995 (at node 15)
Accepted flit rate average= 0.0145207
	minimum = 0.00548991 (at node 22)
	maximum = 0.0197637 (at node 2)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4975 (11 samples)
	minimum = 5 (11 samples)
	maximum = 279.909 (11 samples)
Network latency average = 15.7266 (11 samples)
	minimum = 5 (11 samples)
	maximum = 277.364 (11 samples)
Flit latency average = 15.2256 (11 samples)
	minimum = 5 (11 samples)
	maximum = 276.636 (11 samples)
Fragmentation average = 0.000328899 (11 samples)
	minimum = 0 (11 samples)
	maximum = 37 (11 samples)
Injected packet rate average = 0.0667547 (11 samples)
	minimum = 0.0260066 (11 samples)
	maximum = 0.166856 (11 samples)
Accepted packet rate average = 0.0667547 (11 samples)
	minimum = 0.0291727 (11 samples)
	maximum = 0.0978381 (11 samples)
Injected flit rate average = 0.0713171 (11 samples)
	minimum = 0.0338119 (11 samples)
	maximum = 0.167037 (11 samples)
Accepted flit rate average = 0.0713171 (11 samples)
	minimum = 0.0397149 (11 samples)
	maximum = 0.0978381 (11 samples)
Injected packet size average = 1.06835 (11 samples)
Accepted packet size average = 1.06835 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 513315 (inst/sec)
gpgpu_simulation_rate = 2852 (cycle/sec)
gpgpu_silicon_slowdown = 350631x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 29477
gpu_sim_insn = 18665472
gpu_ipc =     633.2216
gpu_tot_sim_cycle = 400298
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     213.3322
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.2314% 
gpu_tot_occupancy = 38.2682% 
max_total_param_size = 0
gpu_stall_dramfull = 30537
gpu_stall_icnt2sh    = 85402
partiton_level_parallism =       1.4425
partiton_level_parallism_total  =       0.4965
partiton_level_parallism_util =       1.9456
partiton_level_parallism_util_total  =       1.8333
L2_BW  =     157.4022 GB/Sec
L2_BW_total  =      54.0332 GB/Sec
gpu_total_sim_rate=530412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 16337
	L1I_total_cache_miss_rate = 0.0118
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11970
L1D_cache:
	L1D_cache_core[0]: Access = 15496, Miss = 9033, Miss_rate = 0.583, Pending_hits = 1108, Reservation_fails = 3881
	L1D_cache_core[1]: Access = 15319, Miss = 9138, Miss_rate = 0.597, Pending_hits = 880, Reservation_fails = 4730
	L1D_cache_core[2]: Access = 15575, Miss = 9115, Miss_rate = 0.585, Pending_hits = 1028, Reservation_fails = 4406
	L1D_cache_core[3]: Access = 15416, Miss = 9363, Miss_rate = 0.607, Pending_hits = 887, Reservation_fails = 4797
	L1D_cache_core[4]: Access = 15416, Miss = 9097, Miss_rate = 0.590, Pending_hits = 992, Reservation_fails = 4295
	L1D_cache_core[5]: Access = 15416, Miss = 9341, Miss_rate = 0.606, Pending_hits = 861, Reservation_fails = 4300
	L1D_cache_core[6]: Access = 15736, Miss = 9362, Miss_rate = 0.595, Pending_hits = 885, Reservation_fails = 4753
	L1D_cache_core[7]: Access = 15544, Miss = 9078, Miss_rate = 0.584, Pending_hits = 1055, Reservation_fails = 3411
	L1D_cache_core[8]: Access = 15608, Miss = 9322, Miss_rate = 0.597, Pending_hits = 981, Reservation_fails = 5473
	L1D_cache_core[9]: Access = 15432, Miss = 9072, Miss_rate = 0.588, Pending_hits = 973, Reservation_fails = 3704
	L1D_cache_core[10]: Access = 15544, Miss = 9104, Miss_rate = 0.586, Pending_hits = 946, Reservation_fails = 4766
	L1D_cache_core[11]: Access = 15416, Miss = 9128, Miss_rate = 0.592, Pending_hits = 943, Reservation_fails = 5122
	L1D_cache_core[12]: Access = 15544, Miss = 9291, Miss_rate = 0.598, Pending_hits = 1009, Reservation_fails = 4983
	L1D_cache_core[13]: Access = 15544, Miss = 9082, Miss_rate = 0.584, Pending_hits = 1135, Reservation_fails = 4080
	L1D_cache_core[14]: Access = 15544, Miss = 9402, Miss_rate = 0.605, Pending_hits = 937, Reservation_fails = 6401
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 137928
	L1D_total_cache_miss_rate = 0.5931
	L1D_total_cache_pending_hits = 14620
	L1D_total_cache_reservation_fails = 69102
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1373067
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11970
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173056
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1389404

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67242
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1806
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11970
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12144, 7989, 4371, 4371, 4371, 4371, 4371, 4371, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 148450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134201
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8450
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541080	W0_Idle:2544087	W0_Scoreboard:2762305	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1073608 {8:134201,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21472160 {40:536804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 1428 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 256 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 56 
mrq_lat_table:28680 	11780 	15726 	14400 	21819 	21593 	21122 	12344 	2343 	660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381184 	246910 	25710 	2018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4677 	266 	94 	178586 	7273 	6011 	1481 	319 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78007 	103406 	98073 	123175 	194188 	58949 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	349 	116 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.144068 25.032259 13.457627 40.097561 10.886905 32.175438 12.297297 35.018867 12.054054 35.692307 13.307693 41.647060 16.583334 88.428574 22.823530 173.714279 
dram[1]: 25.409836 25.866667 41.948719 45.666668 31.620689 31.620689 38.666668 41.244446 30.426229 36.392159 48.533333 47.200001 103.166664 103.166664 173.714279 173.714279 
dram[2]: 25.409836 12.883333 41.948719 13.394958 32.175438 11.233129 29.935484 11.837663 35.018867 11.913333 45.500000 13.107843 77.375000 17.457144 173.714279 22.823530 
dram[3]: 25.409836 22.970589 48.117645 44.432434 31.620689 32.210526 36.392159 44.190475 34.370369 32.561405 44.121212 45.677418 103.166664 103.000000 173.714279 173.714279 
dram[4]: 13.447369 24.156250 13.743589 38.232559 11.012048 33.381817 12.753521 33.745453 12.840580 33.142857 14.462365 41.647060 17.500000 88.285713 24.404255 173.714279 
dram[5]: 24.634920 27.321428 49.818180 51.375000 34.603775 35.307693 39.489361 39.489361 32.561405 32.000000 41.647060 39.333332 103.166664 103.000000 173.714279 173.714279 
average row locality = 150467/5560 = 27.062410
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       399       464       475       552       517       596       544       640       542       640       415       464       354       428       332       384 
dram[1]:       460       464       552       552       596       596       640       640       640       640       480       464       428       428       384       384 
dram[2]:       460       404       552       474       596       517       640       545       640       543       480       399       428       357       384       332 
dram[3]:       460       468       552       552       596       600       640       640       640       640       480       464       428       424       384       384 
dram[4]:       403       468       474       552       514       600       545       640       543       640       402       464       362       424       329       384 
dram[5]:       464       468       552       552       596       600       640       640       640       640       464       464       428       424       384       384 
total dram writes = 48281
bank skew: 640/329 = 1.95
chip skew: 8352/7744 = 1.08
average mf latency per bank:
dram[0]:      10119      4261      8197      3911      7317      3518      6371      1849      5957      1615      5918      1674      5913      1616      6277      1873
dram[1]:       4332      4083      3846      3796      3764      3445      2015      1979      1887      1673      1691      1639      1590      1527      1880      1711
dram[2]:       4395      9242      3876      8008      3476      7056      1794      6196      1641      5546      1647      5840      1611      5185      1817      5820
dram[3]:       4205      4123      3707      3893      3562      3424      1960      2007      1740      1797      1608      1761      1558      1606      1707      1834
dram[4]:       9111      4169      7970      3985      7854      3256      6402      1848      5527      1628      5257      1697      4863      1593      5506      1839
dram[5]:       4215      4000      3829      3847      3675      3255      2020      2018      1829      1688      1744      1648      1579      1581      1892      1766
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369      1012      1186       967       818       812       517       963       541       805       524
dram[1]:        483       593       534       644      1245      1188      1351      1239      1274       915       493       482       542       452       525       441
dram[2]:        540       779       777       961      1081      1058      1111      1117       783       966       420       793       539       622       479       802
dram[3]:        666       511       634       634      1317      1280      1257      1265       987      1279       450       505       497       495       421       519
dram[4]:        710       537       971       834      1102      1345      1114      1172       981       821       727       550       664       472       722       501
dram[5]:        457       483       551       706      1428      1301      1389      1293      1240      1013       499       486       436       549       564       495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369870 n_nop=338960 n_act=1258 n_pre=1242 n_ref_event=94837905808976 n_req=24926 n_rd=20736 n_rd_L2_A=0 n_write=0 n_wr_bk=7746 bw_util=0.154
n_activity=104099 dram_eff=0.5472
bk0: 1318a 357081i bk1: 1320a 358275i bk2: 1314a 357164i bk3: 1368a 358150i bk4: 1522a 353843i bk5: 1536a 356167i bk6: 1496a 354763i bk7: 1536a 356271i bk8: 1460a 353695i bk9: 1536a 356169i bk10: 1136a 357707i bk11: 1184a 359018i bk12: 992a 359003i bk13: 1024a 360433i bk14: 970a 360516i bk15: 1024a 361924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949972
Row_Buffer_Locality_read = 0.974875
Row_Buffer_Locality_write = 0.826730
Bank_Level_Parallism = 2.414091
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.240864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154011 
total_CMD = 369870 
util_bw = 56964 
Wasted_Col = 29437 
Wasted_Row = 6344 
Idle = 277125 

BW Util Bottlenecks: 
RCDc_limit = 4683 
RCDWRc_limit = 3277 
WTRc_limit = 6889 
RTWc_limit = 23166 
CCDLc_limit = 22258 
rwq = 0 
CCDLc_limit_alone = 13915 
WTRc_limit_alone = 5604 
RTWc_limit_alone = 16108 

Commands details: 
total_CMD = 369870 
n_nop = 338960 
Read = 20736 
Write = 0 
L2_Alloc = 0 
L2_WB = 7746 
n_act = 1258 
n_pre = 1242 
n_ref = 94837905808976 
n_req = 24926 
total_req = 28482 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 28482 
Row_Bus_Util =  0.006759 
CoL_Bus_Util = 0.077005 
Either_Row_CoL_Bus_Util = 0.083570 
Issued_on_Two_Bus_Simul_Util = 0.000195 
issued_two_Eff = 0.002329 
queue_avg = 2.573161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369870 n_nop=339229 n_act=629 n_pre=613 n_ref_event=94837906655344 n_req=25254 n_rd=21080 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.1591
n_activity=93388 dram_eff=0.6302
bk0: 1320a 357331i bk1: 1320a 356932i bk2: 1360a 358209i bk3: 1368a 358636i bk4: 1536a 354867i bk5: 1536a 355115i bk6: 1536a 356625i bk7: 1536a 356550i bk8: 1536a 355619i bk9: 1536a 355463i bk10: 1216a 359418i bk11: 1184a 359406i bk12: 1024a 359080i bk13: 1024a 359873i bk14: 1024a 361263i bk15: 1024a 361329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975647
Row_Buffer_Locality_read = 0.987049
Row_Buffer_Locality_write = 0.918064
Bank_Level_Parallism = 2.541172
Bank_Level_Parallism_Col = 2.507655
Bank_Level_Parallism_Ready = 1.219225
write_to_read_ratio_blp_rw_average = 0.501605
GrpLevelPara = 1.753200 

BW Util details:
bwutil = 0.159126 
total_CMD = 369870 
util_bw = 58856 
Wasted_Col = 24485 
Wasted_Row = 2768 
Idle = 283761 

BW Util Bottlenecks: 
RCDc_limit = 2208 
RCDWRc_limit = 1129 
WTRc_limit = 5871 
RTWc_limit = 21558 
CCDLc_limit = 21923 
rwq = 0 
CCDLc_limit_alone = 13522 
WTRc_limit_alone = 4602 
RTWc_limit_alone = 14426 

Commands details: 
total_CMD = 369870 
n_nop = 339229 
Read = 21080 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 629 
n_pre = 613 
n_ref = 94837906655344 
n_req = 25254 
total_req = 29428 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 29428 
Row_Bus_Util =  0.003358 
CoL_Bus_Util = 0.079563 
Either_Row_CoL_Bus_Util = 0.082843 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000946 
queue_avg = 3.107392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369870 n_nop=338895 n_act=1270 n_pre=1254 n_ref_event=0 n_req=24946 n_rd=20750 n_rd_L2_A=0 n_write=0 n_wr_bk=7751 bw_util=0.1541
n_activity=104480 dram_eff=0.5456
bk0: 1320a 357693i bk1: 1312a 356703i bk2: 1360a 357917i bk3: 1322a 356368i bk4: 1536a 356331i bk5: 1522a 353621i bk6: 1536a 357021i bk7: 1496a 354080i bk8: 1536a 356010i bk9: 1462a 353814i bk10: 1216a 359578i bk11: 1098a 357202i bk12: 1024a 360091i bk13: 1016a 359354i bk14: 1024a 361756i bk15: 970a 360674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949651
Row_Buffer_Locality_read = 0.974747
Row_Buffer_Locality_write = 0.825548
Bank_Level_Parallism = 2.430671
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.252028
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154114 
total_CMD = 369870 
util_bw = 57002 
Wasted_Col = 29253 
Wasted_Row = 6678 
Idle = 276937 

BW Util Bottlenecks: 
RCDc_limit = 4801 
RCDWRc_limit = 3295 
WTRc_limit = 6297 
RTWc_limit = 23306 
CCDLc_limit = 21515 
rwq = 0 
CCDLc_limit_alone = 13433 
WTRc_limit_alone = 5237 
RTWc_limit_alone = 16284 

Commands details: 
total_CMD = 369870 
n_nop = 338895 
Read = 20750 
Write = 0 
L2_Alloc = 0 
L2_WB = 7751 
n_act = 1270 
n_pre = 1254 
n_ref = 0 
n_req = 24946 
total_req = 28501 

Dual Bus Interface Util: 
issued_total_row = 2524 
issued_total_col = 28501 
Row_Bus_Util =  0.006824 
CoL_Bus_Util = 0.077057 
Either_Row_CoL_Bus_Util = 0.083746 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.001614 
queue_avg = 2.609260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369870 n_nop=339205 n_act=636 n_pre=620 n_ref_event=0 n_req=25264 n_rd=21088 n_rd_L2_A=0 n_write=0 n_wr_bk=8352 bw_util=0.1592
n_activity=93230 dram_eff=0.6316
bk0: 1320a 357436i bk1: 1328a 357185i bk2: 1360a 358488i bk3: 1368a 358411i bk4: 1536a 355387i bk5: 1536a 354654i bk6: 1536a 356637i bk7: 1536a 356185i bk8: 1536a 355531i bk9: 1536a 355905i bk10: 1216a 358871i bk11: 1184a 358487i bk12: 1024a 359507i bk13: 1024a 359520i bk14: 1024a 361991i bk15: 1024a 361052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975420
Row_Buffer_Locality_read = 0.986865
Row_Buffer_Locality_write = 0.917625
Bank_Level_Parallism = 2.550865
Bank_Level_Parallism_Col = 2.520768
Bank_Level_Parallism_Ready = 1.232694
write_to_read_ratio_blp_rw_average = 0.482765
GrpLevelPara = 1.776803 

BW Util details:
bwutil = 0.159191 
total_CMD = 369870 
util_bw = 58880 
Wasted_Col = 24204 
Wasted_Row = 2899 
Idle = 283887 

BW Util Bottlenecks: 
RCDc_limit = 2276 
RCDWRc_limit = 1166 
WTRc_limit = 6324 
RTWc_limit = 20667 
CCDLc_limit = 21487 
rwq = 0 
CCDLc_limit_alone = 13230 
WTRc_limit_alone = 4921 
RTWc_limit_alone = 13813 

Commands details: 
total_CMD = 369870 
n_nop = 339205 
Read = 21088 
Write = 0 
L2_Alloc = 0 
L2_WB = 8352 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 25264 
total_req = 29440 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 29440 
Row_Bus_Util =  0.003396 
CoL_Bus_Util = 0.079596 
Either_Row_CoL_Bus_Util = 0.082908 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001011 
queue_avg = 3.105421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369870 n_nop=339030 n_act=1230 n_pre=1214 n_ref_event=227392 n_req=24875 n_rd=20688 n_rd_L2_A=0 n_write=0 n_wr_bk=7744 bw_util=0.1537
n_activity=103841 dram_eff=0.5476
bk0: 1298a 356818i bk1: 1312a 357938i bk2: 1336a 357098i bk3: 1368a 358431i bk4: 1522a 354244i bk5: 1536a 356500i bk6: 1484a 353644i bk7: 1536a 356558i bk8: 1448a 353782i bk9: 1536a 356106i bk10: 1108a 358050i bk11: 1184a 358898i bk12: 1016a 359166i bk13: 1024a 359669i bk14: 956a 360575i bk15: 1024a 361904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951156
Row_Buffer_Locality_read = 0.975203
Row_Buffer_Locality_write = 0.832338
Bank_Level_Parallism = 2.423936
Bank_Level_Parallism_Col = 2.402532
Bank_Level_Parallism_Ready = 1.256878
write_to_read_ratio_blp_rw_average = 0.481189
GrpLevelPara = 1.720391 

BW Util details:
bwutil = 0.153741 
total_CMD = 369870 
util_bw = 56864 
Wasted_Col = 28902 
Wasted_Row = 6940 
Idle = 277164 

BW Util Bottlenecks: 
RCDc_limit = 4883 
RCDWRc_limit = 3078 
WTRc_limit = 6031 
RTWc_limit = 22932 
CCDLc_limit = 21189 
rwq = 0 
CCDLc_limit_alone = 13319 
WTRc_limit_alone = 5101 
RTWc_limit_alone = 15992 

Commands details: 
total_CMD = 369870 
n_nop = 339030 
Read = 20688 
Write = 0 
L2_Alloc = 0 
L2_WB = 7744 
n_act = 1230 
n_pre = 1214 
n_ref = 227392 
n_req = 24875 
total_req = 28432 

Dual Bus Interface Util: 
issued_total_row = 2444 
issued_total_col = 28432 
Row_Bus_Util =  0.006608 
CoL_Bus_Util = 0.076870 
Either_Row_CoL_Bus_Util = 0.083381 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.001167 
queue_avg = 2.536272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369870 n_nop=339292 n_act=621 n_pre=605 n_ref_event=0 n_req=25202 n_rd=21032 n_rd_L2_A=0 n_write=0 n_wr_bk=8340 bw_util=0.1588
n_activity=92885 dram_eff=0.6324
bk0: 1320a 357286i bk1: 1296a 357271i bk2: 1368a 359097i bk3: 1368a 358728i bk4: 1536a 355141i bk5: 1536a 356161i bk6: 1536a 356501i bk7: 1536a 355946i bk8: 1536a 356598i bk9: 1536a 355334i bk10: 1184a 359554i bk11: 1184a 358860i bk12: 1024a 359244i bk13: 1024a 359176i bk14: 1024a 361228i bk15: 1024a 360774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975954
Row_Buffer_Locality_read = 0.987305
Row_Buffer_Locality_write = 0.918705
Bank_Level_Parallism = 2.534950
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.229148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158823 
total_CMD = 369870 
util_bw = 58744 
Wasted_Col = 24415 
Wasted_Row = 2655 
Idle = 284056 

BW Util Bottlenecks: 
RCDc_limit = 2288 
RCDWRc_limit = 1069 
WTRc_limit = 6322 
RTWc_limit = 20648 
CCDLc_limit = 21637 
rwq = 0 
CCDLc_limit_alone = 13407 
WTRc_limit_alone = 4922 
RTWc_limit_alone = 13818 

Commands details: 
total_CMD = 369870 
n_nop = 339292 
Read = 21032 
Write = 0 
L2_Alloc = 0 
L2_WB = 8340 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 25202 
total_req = 29372 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 29372 
Row_Bus_Util =  0.003315 
CoL_Bus_Util = 0.079412 
Either_Row_CoL_Bus_Util = 0.082672 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.000654 
queue_avg = 3.132182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78020, Miss = 11038, Miss_rate = 0.141, Pending_hits = 5804, Reservation_fails = 4563
L2_cache_bank[1]: Access = 49800, Miss = 10528, Miss_rate = 0.211, Pending_hits = 5005, Reservation_fails = 3232
L2_cache_bank[2]: Access = 49076, Miss = 10552, Miss_rate = 0.215, Pending_hits = 5041, Reservation_fails = 2568
L2_cache_bank[3]: Access = 48912, Miss = 10528, Miss_rate = 0.215, Pending_hits = 5051, Reservation_fails = 3945
L2_cache_bank[4]: Access = 49448, Miss = 10552, Miss_rate = 0.213, Pending_hits = 4819, Reservation_fails = 2486
L2_cache_bank[5]: Access = 78232, Miss = 11030, Miss_rate = 0.141, Pending_hits = 5816, Reservation_fails = 5759
L2_cache_bank[6]: Access = 48652, Miss = 10552, Miss_rate = 0.217, Pending_hits = 4845, Reservation_fails = 2506
L2_cache_bank[7]: Access = 49152, Miss = 10536, Miss_rate = 0.214, Pending_hits = 5204, Reservation_fails = 3094
L2_cache_bank[8]: Access = 77930, Miss = 11024, Miss_rate = 0.141, Pending_hits = 5603, Reservation_fails = 5204
L2_cache_bank[9]: Access = 49216, Miss = 10520, Miss_rate = 0.214, Pending_hits = 4776, Reservation_fails = 3040
L2_cache_bank[10]: Access = 49280, Miss = 10528, Miss_rate = 0.214, Pending_hits = 5041, Reservation_fails = 2677
L2_cache_bank[11]: Access = 48200, Miss = 10504, Miss_rate = 0.218, Pending_hits = 4803, Reservation_fails = 2527
L2_total_cache_accesses = 675918
L2_total_cache_misses = 127892
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 61808
L2_total_cache_reservation_fails = 41601
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93293
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1259
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3360
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32988
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1098
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 536804
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118988
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1158
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7455
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32988
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=675918
icnt_total_pkts_simt_to_mem=258228
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.4256
	minimum = 5
	maximum = 683
Network latency average = 42.3716
	minimum = 5
	maximum = 683
Slowest packet = 693904
Flit latency average = 40.0173
	minimum = 5
	maximum = 683
Slowest flit = 740854
Fragmentation average = 0.00282649
	minimum = 0
	maximum = 214
Injected packet rate average = 0.235604
	minimum = 0.0907826 (at node 10)
	maximum = 0.513621 (at node 23)
Accepted packet rate average = 0.235604
	minimum = 0.11202 (at node 26)
	maximum = 0.341419 (at node 3)
Injected flit rate average = 0.251365
	minimum = 0.119008 (at node 10)
	maximum = 0.513621 (at node 23)
Accepted flit rate average= 0.251365
	minimum = 0.152594 (at node 26)
	maximum = 0.341419 (at node 3)
Injected packet length average = 1.0669
Accepted packet length average = 1.0669
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8248 (12 samples)
	minimum = 5 (12 samples)
	maximum = 313.5 (12 samples)
Network latency average = 17.9471 (12 samples)
	minimum = 5 (12 samples)
	maximum = 311.167 (12 samples)
Flit latency average = 17.2916 (12 samples)
	minimum = 5 (12 samples)
	maximum = 310.5 (12 samples)
Fragmentation average = 0.000537031 (12 samples)
	minimum = 0 (12 samples)
	maximum = 51.75 (12 samples)
Injected packet rate average = 0.0808254 (12 samples)
	minimum = 0.0314046 (12 samples)
	maximum = 0.195753 (12 samples)
Accepted packet rate average = 0.0808254 (12 samples)
	minimum = 0.0360766 (12 samples)
	maximum = 0.118136 (12 samples)
Injected flit rate average = 0.086321 (12 samples)
	minimum = 0.0409116 (12 samples)
	maximum = 0.195919 (12 samples)
Accepted flit rate average = 0.086321 (12 samples)
	minimum = 0.0491214 (12 samples)
	maximum = 0.118136 (12 samples)
Injected packet size average = 1.06799 (12 samples)
Accepted packet size average = 1.06799 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 530412 (inst/sec)
gpgpu_simulation_rate = 2486 (cycle/sec)
gpgpu_silicon_slowdown = 402252x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 30017
gpu_sim_insn = 19880
gpu_ipc =       0.6623
gpu_tot_sim_cycle = 430315
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     198.4972
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.0172% 
max_total_param_size = 0
gpu_stall_dramfull = 30537
gpu_stall_icnt2sh    = 85402
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4619
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8330
L2_BW  =       0.1514 GB/Sec
L2_BW_total  =      50.2746 GB/Sec
gpu_total_sim_rate=524026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 16349
	L1I_total_cache_miss_rate = 0.0118
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11970
L1D_cache:
	L1D_cache_core[0]: Access = 15496, Miss = 9033, Miss_rate = 0.583, Pending_hits = 1108, Reservation_fails = 3881
	L1D_cache_core[1]: Access = 15319, Miss = 9138, Miss_rate = 0.597, Pending_hits = 880, Reservation_fails = 4730
	L1D_cache_core[2]: Access = 15575, Miss = 9115, Miss_rate = 0.585, Pending_hits = 1028, Reservation_fails = 4406
	L1D_cache_core[3]: Access = 15416, Miss = 9363, Miss_rate = 0.607, Pending_hits = 887, Reservation_fails = 4797
	L1D_cache_core[4]: Access = 15416, Miss = 9097, Miss_rate = 0.590, Pending_hits = 992, Reservation_fails = 4295
	L1D_cache_core[5]: Access = 15416, Miss = 9341, Miss_rate = 0.606, Pending_hits = 861, Reservation_fails = 4300
	L1D_cache_core[6]: Access = 15736, Miss = 9362, Miss_rate = 0.595, Pending_hits = 885, Reservation_fails = 4753
	L1D_cache_core[7]: Access = 15544, Miss = 9078, Miss_rate = 0.584, Pending_hits = 1055, Reservation_fails = 3411
	L1D_cache_core[8]: Access = 15608, Miss = 9322, Miss_rate = 0.597, Pending_hits = 981, Reservation_fails = 5473
	L1D_cache_core[9]: Access = 15432, Miss = 9072, Miss_rate = 0.588, Pending_hits = 973, Reservation_fails = 3704
	L1D_cache_core[10]: Access = 15544, Miss = 9104, Miss_rate = 0.586, Pending_hits = 946, Reservation_fails = 4766
	L1D_cache_core[11]: Access = 15416, Miss = 9128, Miss_rate = 0.592, Pending_hits = 943, Reservation_fails = 5122
	L1D_cache_core[12]: Access = 15544, Miss = 9291, Miss_rate = 0.598, Pending_hits = 1009, Reservation_fails = 4983
	L1D_cache_core[13]: Access = 15544, Miss = 9082, Miss_rate = 0.584, Pending_hits = 1135, Reservation_fails = 4080
	L1D_cache_core[14]: Access = 15575, Miss = 9418, Miss_rate = 0.605, Pending_hits = 937, Reservation_fails = 6401
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 137944
	L1D_total_cache_miss_rate = 0.5931
	L1D_total_cache_pending_hits = 14620
	L1D_total_cache_reservation_fails = 69102
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84666
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1374727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16349
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11970
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59509
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1391076

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67242
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1806
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11970
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12144, 7989, 4371, 4371, 4371, 4371, 4371, 4371, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 148954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134217
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8450
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541080	W0_Idle:2579497	W0_Scoreboard:2783978	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1073736 {8:134217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21474720 {40:536868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 1428 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 256 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 56 
mrq_lat_table:28739 	11797 	15736 	14400 	21858 	21603 	21122 	12344 	2343 	660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381256 	246932 	25710 	2018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4689 	266 	94 	178617 	7273 	6011 	1481 	319 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78101 	103406 	98073 	123175 	194188 	58949 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	361 	118 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     15518     15547     17725     17819     18819     19067     20958     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     15524     17792     17651     19050     18823     21176     20965     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     15531     15548     17650     17792     18834     19049     20955     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.067227 25.032259 13.457627 40.097561 10.886905 32.175438 12.297297 35.018867 12.054054 35.692307 13.307693 41.647060 16.597221 88.428574 22.823530 173.714279 
dram[1]: 24.000000 25.866667 41.948719 45.666668 31.220339 31.620689 38.916668 41.244446 30.426229 36.392159 48.533333 47.200001 103.333336 103.166664 152.375000 173.714279 
dram[2]: 24.000000 12.883333 41.948719 13.394958 32.175438 11.233129 29.935484 11.837663 35.018867 11.913333 45.500000 13.107843 77.375000 17.457144 173.714279 22.823530 
dram[3]: 24.000000 22.970589 48.117645 44.432434 31.620689 32.421051 36.392159 44.476189 34.370369 32.561405 44.121212 45.677418 103.166664 103.250000 173.714279 152.375000 
dram[4]: 13.076271 24.156250 13.743589 38.232559 11.012048 33.381817 12.753521 33.745453 12.840580 33.142857 14.462365 41.647060 17.500000 88.285713 24.404255 173.714279 
dram[5]: 23.313433 27.321428 49.818180 51.375000 34.830189 35.307693 38.833332 39.489361 32.561405 32.000000 41.647060 39.333332 103.416664 103.000000 152.250000 173.714279 
average row locality = 150602/5586 = 26.960615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       399       464       475       552       517       596       544       640       542       640       415       464       355       428       332       384 
dram[1]:       464       464       552       552       596       596       640       640       640       640       480       464       432       428       390       384 
dram[2]:       464       404       552       474       596       517       640       545       640       543       480       399       428       357       384       332 
dram[3]:       464       468       552       552       596       600       640       640       640       640       480       464       428       430       384       390 
dram[4]:       407       468       474       552       514       600       545       640       543       640       402       464       362       424       329       384 
dram[5]:       468       468       552       552       596       600       640       640       640       640       464       464       434       424       388       384 
total dram writes = 48334
bank skew: 640/329 = 1.95
chip skew: 8368/7747 = 1.08
average mf latency per bank:
dram[0]:      10119      4261      8197      3911      7317      3518      6371      1849      5957      1615      5918      1674      5897      1616      6277      1873
dram[1]:       4294      4083      3846      3796      3769      3445      2021      1979      1887      1673      1691      1639      1576      1527      1851      1711
dram[2]:       4357      9242      3876      8008      3476      7056      1794      6196      1641      5546      1647      5840      1611      5185      1817      5820
dram[3]:       4169      4123      3707      3893      3562      3430      1960      2013      1740      1797      1608      1761      1558      1583      1707      1805
dram[4]:       9021      4169      7970      3985      7854      3256      6402      1848      5527      1628      5257      1697      4863      1593      5506      1839
dram[5]:       4179      4000      3829      3847      3681      3255      2024      2018      1829      1688      1744      1648      1557      1581      1873      1766
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369      1012      1186       967       818       812       517       963       541       805       524
dram[1]:        483       593       534       644      1245      1188      1351      1239      1274       915       493       482       542       452       525       441
dram[2]:        540       779       777       961      1081      1058      1111      1117       783       966       420       793       539       622       479       802
dram[3]:        666       511       634       634      1317      1280      1257      1265       987      1279       450       505       497       495       421       519
dram[4]:        710       537       971       834      1102      1345      1114      1172       981       821       727       550       664       472       722       501
dram[5]:        457       483       551       706      1428      1301      1389      1293      1240      1013       499       486       436       549       564       495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397605 n_nop=366688 n_act=1259 n_pre=1243 n_ref_event=94837905808976 n_req=24931 n_rd=20740 n_rd_L2_A=0 n_write=0 n_wr_bk=7747 bw_util=0.1433
n_activity=104151 dram_eff=0.547
bk0: 1322a 384786i bk1: 1320a 386008i bk2: 1314a 384898i bk3: 1368a 385884i bk4: 1522a 381578i bk5: 1536a 383902i bk6: 1496a 382498i bk7: 1536a 384006i bk8: 1460a 381430i bk9: 1536a 383904i bk10: 1136a 385442i bk11: 1184a 386753i bk12: 992a 386738i bk13: 1024a 388168i bk14: 970a 388252i bk15: 1024a 389660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949942
Row_Buffer_Locality_read = 0.974831
Row_Buffer_Locality_write = 0.826772
Bank_Level_Parallism = 2.413577
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.240822
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143293 
total_CMD = 397605 
util_bw = 56974 
Wasted_Col = 29452 
Wasted_Row = 6354 
Idle = 304825 

BW Util Bottlenecks: 
RCDc_limit = 4695 
RCDWRc_limit = 3277 
WTRc_limit = 6889 
RTWc_limit = 23166 
CCDLc_limit = 22261 
rwq = 0 
CCDLc_limit_alone = 13918 
WTRc_limit_alone = 5604 
RTWc_limit_alone = 16108 

Commands details: 
total_CMD = 397605 
n_nop = 366688 
Read = 20740 
Write = 0 
L2_Alloc = 0 
L2_WB = 7747 
n_act = 1259 
n_pre = 1243 
n_ref = 94837905808976 
n_req = 24931 
total_req = 28487 

Dual Bus Interface Util: 
issued_total_row = 2502 
issued_total_col = 28487 
Row_Bus_Util =  0.006293 
CoL_Bus_Util = 0.071646 
Either_Row_CoL_Bus_Util = 0.077758 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.002329 
queue_avg = 2.393858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397605 n_nop=366910 n_act=635 n_pre=619 n_ref_event=94837906655344 n_req=25289 n_rd=21108 n_rd_L2_A=0 n_write=0 n_wr_bk=8362 bw_util=0.1482
n_activity=93783 dram_eff=0.6285
bk0: 1328a 384949i bk1: 1320a 384663i bk2: 1360a 385940i bk3: 1368a 386367i bk4: 1544a 382563i bk5: 1536a 382846i bk6: 1548a 384343i bk7: 1536a 384283i bk8: 1536a 383352i bk9: 1536a 383198i bk10: 1216a 387155i bk11: 1184a 387144i bk12: 1024a 386792i bk13: 1024a 387614i bk14: 1024a 388933i bk15: 1024a 389066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975444
Row_Buffer_Locality_read = 0.986924
Row_Buffer_Locality_write = 0.917484
Bank_Level_Parallism = 2.536896
Bank_Level_Parallism_Col = 2.504618
Bank_Level_Parallism_Ready = 1.218914
write_to_read_ratio_blp_rw_average = 0.501650
GrpLevelPara = 1.751543 

BW Util details:
bwutil = 0.148238 
total_CMD = 397605 
util_bw = 58940 
Wasted_Col = 24600 
Wasted_Row = 2836 
Idle = 311229 

BW Util Bottlenecks: 
RCDc_limit = 2244 
RCDWRc_limit = 1150 
WTRc_limit = 5874 
RTWc_limit = 21604 
CCDLc_limit = 21962 
rwq = 0 
CCDLc_limit_alone = 13549 
WTRc_limit_alone = 4605 
RTWc_limit_alone = 14460 

Commands details: 
total_CMD = 397605 
n_nop = 366910 
Read = 21108 
Write = 0 
L2_Alloc = 0 
L2_WB = 8362 
n_act = 635 
n_pre = 619 
n_ref = 94837906655344 
n_req = 25289 
total_req = 29470 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 29470 
Row_Bus_Util =  0.003154 
CoL_Bus_Util = 0.074119 
Either_Row_CoL_Bus_Util = 0.077200 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000945 
queue_avg = 2.891400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397605 n_nop=366610 n_act=1274 n_pre=1258 n_ref_event=0 n_req=24956 n_rd=20758 n_rd_L2_A=0 n_write=0 n_wr_bk=7755 bw_util=0.1434
n_activity=104664 dram_eff=0.5448
bk0: 1328a 385312i bk1: 1312a 384434i bk2: 1360a 385649i bk3: 1322a 384100i bk4: 1536a 384063i bk5: 1522a 381355i bk6: 1536a 384756i bk7: 1496a 381815i bk8: 1536a 383745i bk9: 1462a 381549i bk10: 1216a 387313i bk11: 1098a 384937i bk12: 1024a 387827i bk13: 1016a 387092i bk14: 1024a 389494i bk15: 970a 388412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949511
Row_Buffer_Locality_read = 0.974660
Row_Buffer_Locality_write = 0.825155
Bank_Level_Parallism = 2.428710
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.251922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143424 
total_CMD = 397605 
util_bw = 57026 
Wasted_Col = 29299 
Wasted_Row = 6736 
Idle = 304544 

BW Util Bottlenecks: 
RCDc_limit = 4825 
RCDWRc_limit = 3309 
WTRc_limit = 6297 
RTWc_limit = 23306 
CCDLc_limit = 21523 
rwq = 0 
CCDLc_limit_alone = 13441 
WTRc_limit_alone = 5237 
RTWc_limit_alone = 16284 

Commands details: 
total_CMD = 397605 
n_nop = 366610 
Read = 20758 
Write = 0 
L2_Alloc = 0 
L2_WB = 7755 
n_act = 1274 
n_pre = 1258 
n_ref = 0 
n_req = 24956 
total_req = 28513 

Dual Bus Interface Util: 
issued_total_row = 2532 
issued_total_col = 28513 
Row_Bus_Util =  0.006368 
CoL_Bus_Util = 0.071712 
Either_Row_CoL_Bus_Util = 0.077954 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.001613 
queue_avg = 2.427786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397605 n_nop=366882 n_act=641 n_pre=625 n_ref_event=0 n_req=25304 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.1483
n_activity=93643 dram_eff=0.6298
bk0: 1328a 385053i bk1: 1328a 384914i bk2: 1360a 386219i bk3: 1368a 386143i bk4: 1536a 383119i bk5: 1548a 382373i bk6: 1536a 384371i bk7: 1548a 383905i bk8: 1536a 383266i bk9: 1536a 383640i bk10: 1216a 386606i bk11: 1184a 386223i bk12: 1024a 387243i bk13: 1024a 387190i bk14: 1024a 389731i bk15: 1024a 388721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975261
Row_Buffer_Locality_read = 0.986790
Row_Buffer_Locality_write = 0.917065
Bank_Level_Parallism = 2.546417
Bank_Level_Parallism_Col = 2.517438
Bank_Level_Parallism_Ready = 1.232317
write_to_read_ratio_blp_rw_average = 0.483138
GrpLevelPara = 1.774853 

BW Util details:
bwutil = 0.148328 
total_CMD = 397605 
util_bw = 58976 
Wasted_Col = 24331 
Wasted_Row = 2960 
Idle = 311338 

BW Util Bottlenecks: 
RCDc_limit = 2300 
RCDWRc_limit = 1187 
WTRc_limit = 6324 
RTWc_limit = 20739 
CCDLc_limit = 21539 
rwq = 0 
CCDLc_limit_alone = 13262 
WTRc_limit_alone = 4921 
RTWc_limit_alone = 13865 

Commands details: 
total_CMD = 397605 
n_nop = 366882 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 641 
n_pre = 625 
n_ref = 0 
n_req = 25304 
total_req = 29488 

Dual Bus Interface Util: 
issued_total_row = 1266 
issued_total_col = 29488 
Row_Bus_Util =  0.003184 
CoL_Bus_Util = 0.074164 
Either_Row_CoL_Bus_Util = 0.077270 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001009 
queue_avg = 2.889400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397605 n_nop=366745 n_act=1234 n_pre=1218 n_ref_event=227392 n_req=24885 n_rd=20696 n_rd_L2_A=0 n_write=0 n_wr_bk=7748 bw_util=0.1431
n_activity=104025 dram_eff=0.5469
bk0: 1306a 384437i bk1: 1312a 385669i bk2: 1336a 384830i bk3: 1368a 386163i bk4: 1522a 381977i bk5: 1536a 384235i bk6: 1484a 381379i bk7: 1536a 384293i bk8: 1448a 381517i bk9: 1536a 383841i bk10: 1108a 385785i bk11: 1184a 386633i bk12: 1016a 386901i bk13: 1024a 387406i bk14: 956a 388313i bk15: 1024a 389642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951015
Row_Buffer_Locality_read = 0.975116
Row_Buffer_Locality_write = 0.831941
Bank_Level_Parallism = 2.421980
Bank_Level_Parallism_Col = 2.401493
Bank_Level_Parallism_Ready = 1.256770
write_to_read_ratio_blp_rw_average = 0.481071
GrpLevelPara = 1.719857 

BW Util details:
bwutil = 0.143077 
total_CMD = 397605 
util_bw = 56888 
Wasted_Col = 28948 
Wasted_Row = 6998 
Idle = 304771 

BW Util Bottlenecks: 
RCDc_limit = 4907 
RCDWRc_limit = 3092 
WTRc_limit = 6031 
RTWc_limit = 22932 
CCDLc_limit = 21197 
rwq = 0 
CCDLc_limit_alone = 13327 
WTRc_limit_alone = 5101 
RTWc_limit_alone = 15992 

Commands details: 
total_CMD = 397605 
n_nop = 366745 
Read = 20696 
Write = 0 
L2_Alloc = 0 
L2_WB = 7748 
n_act = 1234 
n_pre = 1218 
n_ref = 227392 
n_req = 24885 
total_req = 28444 

Dual Bus Interface Util: 
issued_total_row = 2452 
issued_total_col = 28444 
Row_Bus_Util =  0.006167 
CoL_Bus_Util = 0.071538 
Either_Row_CoL_Bus_Util = 0.077615 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001167 
queue_avg = 2.359890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397605 n_nop=366973 n_act=627 n_pre=611 n_ref_event=0 n_req=25237 n_rd=21060 n_rd_L2_A=0 n_write=0 n_wr_bk=8354 bw_util=0.148
n_activity=93268 dram_eff=0.6307
bk0: 1328a 384904i bk1: 1296a 385001i bk2: 1368a 386829i bk3: 1368a 386460i bk4: 1548a 382858i bk5: 1536a 383895i bk6: 1544a 384200i bk7: 1536a 383679i bk8: 1536a 384333i bk9: 1536a 383069i bk10: 1184a 387290i bk11: 1184a 386596i bk12: 1024a 386912i bk13: 1024a 386915i bk14: 1024a 388896i bk15: 1024a 388511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975750
Row_Buffer_Locality_read = 0.987179
Row_Buffer_Locality_write = 0.918123
Bank_Level_Parallism = 2.530761
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.228821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.147956 
total_CMD = 397605 
util_bw = 58828 
Wasted_Col = 24543 
Wasted_Row = 2725 
Idle = 311509 

BW Util Bottlenecks: 
RCDc_limit = 2324 
RCDWRc_limit = 1089 
WTRc_limit = 6322 
RTWc_limit = 20713 
CCDLc_limit = 21685 
rwq = 0 
CCDLc_limit_alone = 13435 
WTRc_limit_alone = 4922 
RTWc_limit_alone = 13863 

Commands details: 
total_CMD = 397605 
n_nop = 366973 
Read = 21060 
Write = 0 
L2_Alloc = 0 
L2_WB = 8354 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 25237 
total_req = 29414 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 29414 
Row_Bus_Util =  0.003114 
CoL_Bus_Util = 0.073978 
Either_Row_CoL_Bus_Util = 0.077041 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000653 
queue_avg = 2.914448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78028, Miss = 11042, Miss_rate = 0.142, Pending_hits = 5804, Reservation_fails = 4563
L2_cache_bank[1]: Access = 49800, Miss = 10528, Miss_rate = 0.211, Pending_hits = 5005, Reservation_fails = 3232
L2_cache_bank[2]: Access = 49114, Miss = 10580, Miss_rate = 0.215, Pending_hits = 5041, Reservation_fails = 2568
L2_cache_bank[3]: Access = 48912, Miss = 10528, Miss_rate = 0.215, Pending_hits = 5051, Reservation_fails = 3945
L2_cache_bank[4]: Access = 49456, Miss = 10560, Miss_rate = 0.214, Pending_hits = 4819, Reservation_fails = 2486
L2_cache_bank[5]: Access = 78232, Miss = 11030, Miss_rate = 0.141, Pending_hits = 5816, Reservation_fails = 5759
L2_cache_bank[6]: Access = 48660, Miss = 10560, Miss_rate = 0.217, Pending_hits = 4845, Reservation_fails = 2506
L2_cache_bank[7]: Access = 49186, Miss = 10560, Miss_rate = 0.215, Pending_hits = 5204, Reservation_fails = 3094
L2_cache_bank[8]: Access = 77938, Miss = 11032, Miss_rate = 0.142, Pending_hits = 5603, Reservation_fails = 5204
L2_cache_bank[9]: Access = 49216, Miss = 10520, Miss_rate = 0.214, Pending_hits = 4776, Reservation_fails = 3040
L2_cache_bank[10]: Access = 49318, Miss = 10556, Miss_rate = 0.214, Pending_hits = 5041, Reservation_fails = 2677
L2_cache_bank[11]: Access = 48200, Miss = 10504, Miss_rate = 0.218, Pending_hits = 4803, Reservation_fails = 2527
L2_total_cache_accesses = 676060
L2_total_cache_misses = 128000
L2_total_cache_miss_rate = 0.1893
L2_total_cache_pending_hits = 61808
L2_total_cache_reservation_fails = 41601
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93341
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1259
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3360
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32988
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1131
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 536868
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 119018
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1158
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7455
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32988
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=676060
icnt_total_pkts_simt_to_mem=258286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 874788
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 934146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228266
	minimum = 0 (at node 0)
	maximum = 0.00143252 (at node 14)
Accepted packet rate average = 0.000228266
	minimum = 0 (at node 0)
	maximum = 0.00473065 (at node 14)
Injected flit rate average = 0.000246774
	minimum = 0 (at node 0)
	maximum = 0.00193224 (at node 14)
Accepted flit rate average= 0.000246774
	minimum = 0 (at node 0)
	maximum = 0.00473065 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7847 (13 samples)
	minimum = 5 (13 samples)
	maximum = 290.308 (13 samples)
Network latency average = 16.9574 (13 samples)
	minimum = 5 (13 samples)
	maximum = 287.692 (13 samples)
Flit latency average = 16.3461 (13 samples)
	minimum = 5 (13 samples)
	maximum = 287 (13 samples)
Fragmentation average = 0.000495721 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47.7692 (13 samples)
Injected packet rate average = 0.0746257 (13 samples)
	minimum = 0.0289888 (13 samples)
	maximum = 0.180805 (13 samples)
Accepted packet rate average = 0.0746257 (13 samples)
	minimum = 0.0333015 (13 samples)
	maximum = 0.109413 (13 samples)
Injected flit rate average = 0.0796999 (13 samples)
	minimum = 0.0377646 (13 samples)
	maximum = 0.180997 (13 samples)
Accepted flit rate average = 0.0796999 (13 samples)
	minimum = 0.0453428 (13 samples)
	maximum = 0.109413 (13 samples)
Injected packet size average = 1.068 (13 samples)
Accepted packet size average = 1.068 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 524026 (inst/sec)
gpgpu_simulation_rate = 2639 (cycle/sec)
gpgpu_silicon_slowdown = 378931x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 35796
gpu_sim_insn = 531360
gpu_ipc =      14.8441
gpu_tot_sim_cycle = 466111
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     184.3932
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7500% 
gpu_tot_occupancy = 34.2375% 
max_total_param_size = 0
gpu_stall_dramfull = 30537
gpu_stall_icnt2sh    = 85402
partiton_level_parallism =       0.0864
partiton_level_parallism_total  =       0.4331
partiton_level_parallism_util =       1.1050
partiton_level_parallism_util_total  =       1.8147
L2_BW  =       9.5671 GB/Sec
L2_BW_total  =      47.1484 GB/Sec
gpu_total_sim_rate=511593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 18313
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11970
L1D_cache:
	L1D_cache_core[0]: Access = 15654, Miss = 9097, Miss_rate = 0.581, Pending_hits = 1116, Reservation_fails = 3881
	L1D_cache_core[1]: Access = 15477, Miss = 9226, Miss_rate = 0.596, Pending_hits = 895, Reservation_fails = 4730
	L1D_cache_core[2]: Access = 15733, Miss = 9203, Miss_rate = 0.585, Pending_hits = 1044, Reservation_fails = 4406
	L1D_cache_core[3]: Access = 15574, Miss = 9443, Miss_rate = 0.606, Pending_hits = 903, Reservation_fails = 4797
	L1D_cache_core[4]: Access = 15574, Miss = 9177, Miss_rate = 0.589, Pending_hits = 1008, Reservation_fails = 4295
	L1D_cache_core[5]: Access = 15574, Miss = 9421, Miss_rate = 0.605, Pending_hits = 877, Reservation_fails = 4300
	L1D_cache_core[6]: Access = 15894, Miss = 9442, Miss_rate = 0.594, Pending_hits = 901, Reservation_fails = 4753
	L1D_cache_core[7]: Access = 15702, Miss = 9158, Miss_rate = 0.583, Pending_hits = 1071, Reservation_fails = 3411
	L1D_cache_core[8]: Access = 15766, Miss = 9402, Miss_rate = 0.596, Pending_hits = 997, Reservation_fails = 5473
	L1D_cache_core[9]: Access = 15590, Miss = 9152, Miss_rate = 0.587, Pending_hits = 989, Reservation_fails = 3704
	L1D_cache_core[10]: Access = 15702, Miss = 9184, Miss_rate = 0.585, Pending_hits = 962, Reservation_fails = 4766
	L1D_cache_core[11]: Access = 15574, Miss = 9208, Miss_rate = 0.591, Pending_hits = 959, Reservation_fails = 5122
	L1D_cache_core[12]: Access = 15623, Miss = 9339, Miss_rate = 0.598, Pending_hits = 1009, Reservation_fails = 4983
	L1D_cache_core[13]: Access = 15623, Miss = 9130, Miss_rate = 0.584, Pending_hits = 1135, Reservation_fails = 4080
	L1D_cache_core[14]: Access = 15654, Miss = 9466, Miss_rate = 0.605, Pending_hits = 937, Reservation_fails = 6401
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 139048
	L1D_total_cache_miss_rate = 0.5924
	L1D_total_cache_pending_hits = 14803
	L1D_total_cache_reservation_fails = 69102
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 135305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1389233
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18313
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11970
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 174368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1407546

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67242
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1806
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11970
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13350, 9195, 4371, 4371, 4371, 4371, 4371, 4371, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 155002
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 135305
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8450
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:547824	W0_Idle:3182825	W0_Scoreboard:3214380	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1082440 {8:135305,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21648800 {40:541220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 1428 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 256 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 55 
mrq_lat_table:30007 	12169 	16055 	14461 	22341 	21800 	21255 	12344 	2343 	660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	386067 	248147 	25710 	2018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5804 	305 	109 	180349 	7466 	6011 	1481 	319 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83914 	103619 	98073 	123175 	194188 	58949 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	394 	125 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     22425     15547     18311     17819     19271     19067     21914     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     22138     17792     19091     19050     18919     21176     21582     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     22948     15548     18654     17792     19592     19049     21207     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 12.433071 20.410257 13.457627 40.097561 11.029762 32.877193 12.459459 35.111111 12.054054 35.692307 13.307693 41.647060 16.694445 89.142860 22.500000 153.250000 
dram[1]: 21.168831 20.947369 41.073170 45.666668 22.056179 31.762712 29.338236 41.217392 25.586666 36.392159 39.894737 47.200001 47.777779 104.000000 98.076920 153.250000 
dram[2]: 20.649351 12.512000 41.948719 13.394958 32.877193 11.310976 30.709677 11.941559 35.018867 11.913333 45.500000 13.107843 78.000000 17.571428 153.500000 22.461538 
dram[3]: 20.649351 20.172840 48.117645 43.384617 31.762712 22.678162 36.615383 31.031250 34.370369 26.722221 44.121212 36.875000 104.000000 51.599998 153.500000 97.923080 
dram[4]: 12.691057 20.736841 13.743589 38.232559 11.108434 34.254547 12.922535 33.857143 12.840580 33.142857 14.462365 41.647060 17.585714 89.142860 24.020834 153.250000 
dram[5]: 20.172840 22.941177 48.314285 51.375000 23.392857 35.547169 29.176470 39.500000 26.611111 32.000000 36.799999 39.333332 47.814816 104.000000 97.846153 153.250000 
average row locality = 153435/6025 = 25.466391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       407       480       475       552       517       596       544       640       542       640       415       464       368       448       344       404 
dram[1]:       492       480       584       552       642       596       683       640       669       640       512       464       466       448       436       404 
dram[2]:       476       408       552       474       596       517       640       545       640       543       480       399       448       371       408       340 
dram[3]:       476       500       552       584       596       646       640       682       640       671       480       494       448       466       408       432 
dram[4]:       411       480       474       552       514       600       545       640       543       640       402       464       372       448       341       404 
dram[5]:       500       480       582       552       644       600       679       640       672       640       496       464       467       448       431       404 
total dram writes = 49625
bank skew: 683/340 = 2.01
chip skew: 8715/7830 = 1.11
average mf latency per bank:
dram[0]:       9921      4119      8197      3911      7344      3561      6399      1889      5957      1615      5918      1674      5688      1544      6058      1780
dram[1]:       4086      3947      3666      3796      3592      3488      1999      2020      1845      1673      1627      1639      1499      1458      1696      1626
dram[2]:       4247      9151      3876      8008      3516      7086      1841      6215      1641      5546      1647      5840      1539      4990      1710      5683
dram[3]:       4063      3894      3707      3709      3604      3297      2009      1988      1740      1754      1608      1697      1488      1499      1606      1670
dram[4]:       8934      4065      7970      3985      7874      3305      6430      1888      5527      1628      5257      1697      4732      1508      5312      1748
dram[5]:       3946      3900      3661      3847      3511      3305      2006      2058      1780      1688      1672      1648      1485      1496      1726      1678
maximum mf latency per bank:
dram[0]:        649       530       926       828      1015      1369      1012      1186       967       818       812       517       963       541       805       524
dram[1]:        483       593       534       644      1245      1188      1351      1239      1274       915       493       482       542       452       525       441
dram[2]:        540       779       777       961      1081      1058      1111      1117       783       966       420       793       539       622       479       802
dram[3]:        666       511       634       634      1317      1280      1257      1265       987      1279       450       505       497       495       421       519
dram[4]:        710       537       971       834      1102      1345      1114      1172       981       821       727       550       664       472       722       501
dram[5]:        457       483       551       706      1428      1301      1389      1293      1240      1013       499       486       436       549       564       495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430680 n_nop=399440 n_act=1286 n_pre=1270 n_ref_event=94837905808976 n_req=25156 n_rd=20920 n_rd_L2_A=0 n_write=0 n_wr_bk=7836 bw_util=0.1335
n_activity=106307 dram_eff=0.541
bk0: 1342a 417593i bk1: 1352a 418609i bk2: 1314a 417952i bk3: 1368a 418944i bk4: 1546a 414595i bk5: 1576a 416918i bk6: 1520a 415542i bk7: 1576a 417004i bk8: 1460a 414504i bk9: 1536a 416979i bk10: 1136a 418517i bk11: 1184a 419829i bk12: 992a 419677i bk13: 1024a 421035i bk14: 970a 421202i bk15: 1024a 422508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949316
Row_Buffer_Locality_read = 0.974426
Row_Buffer_Locality_write = 0.825307
Bank_Level_Parallism = 2.392472
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.238579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133538 
total_CMD = 430680 
util_bw = 57512 
Wasted_Col = 30144 
Wasted_Row = 6761 
Idle = 336263 

BW Util Bottlenecks: 
RCDc_limit = 4851 
RCDWRc_limit = 3374 
WTRc_limit = 6900 
RTWc_limit = 23517 
CCDLc_limit = 22570 
rwq = 0 
CCDLc_limit_alone = 14101 
WTRc_limit_alone = 5613 
RTWc_limit_alone = 16335 

Commands details: 
total_CMD = 430680 
n_nop = 399440 
Read = 20920 
Write = 0 
L2_Alloc = 0 
L2_WB = 7836 
n_act = 1286 
n_pre = 1270 
n_ref = 94837905808976 
n_req = 25156 
total_req = 28756 

Dual Bus Interface Util: 
issued_total_row = 2556 
issued_total_col = 28756 
Row_Bus_Util =  0.005935 
CoL_Bus_Util = 0.066769 
Either_Row_CoL_Bus_Util = 0.072536 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.002305 
queue_avg = 2.214686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21469
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 466174 -   mf: uid=2460242, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466074), 
Ready @ 466200 -   mf: uid=2460247, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466100), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430680 n_nop=398843 n_act=760 n_pre=744 n_ref_event=94837906655344 n_req=26024 n_rd=21660 n_rd_L2_A=0 n_write=0 n_wr_bk=8708 bw_util=0.141
n_activity=99770 dram_eff=0.6088
bk0: 1384a 417379i bk1: 1352a 417248i bk2: 1392a 418637i bk3: 1368a 419466i bk4: 1640a 414430i bk5: 1576a 415805i bk6: 1648a 416391i bk7: 1576a 417234i bk8: 1584a 415873i bk9: 1536a 416238i bk10: 1260a 419699i bk11: 1184a 420205i bk12: 1056a 419128i bk13: 1024a 420490i bk14: 1056a 421409i bk15: 1024a 421893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971334
Row_Buffer_Locality_read = 0.985042
Row_Buffer_Locality_write = 0.903300
Bank_Level_Parallism = 2.490417
Bank_Level_Parallism_Col = 2.462581
Bank_Level_Parallism_Ready = 1.215400
write_to_read_ratio_blp_rw_average = 0.504599
GrpLevelPara = 1.726897 

BW Util details:
bwutil = 0.141024 
total_CMD = 430680 
util_bw = 60736 
Wasted_Col = 26565 
Wasted_Row = 3763 
Idle = 339616 

BW Util Bottlenecks: 
RCDc_limit = 2722 
RCDWRc_limit = 1558 
WTRc_limit = 6129 
RTWc_limit = 22786 
CCDLc_limit = 22872 
rwq = 0 
CCDLc_limit_alone = 14147 
WTRc_limit_alone = 4826 
RTWc_limit_alone = 15364 

Commands details: 
total_CMD = 430680 
n_nop = 398843 
Read = 21660 
Write = 0 
L2_Alloc = 0 
L2_WB = 8708 
n_act = 760 
n_pre = 744 
n_ref = 94837906655344 
n_req = 26024 
total_req = 30368 

Dual Bus Interface Util: 
issued_total_row = 1504 
issued_total_col = 30368 
Row_Bus_Util =  0.003492 
CoL_Bus_Util = 0.070512 
Either_Row_CoL_Bus_Util = 0.073923 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.001099 
queue_avg = 2.690480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430680 n_nop=399395 n_act=1294 n_pre=1278 n_ref_event=0 n_req=25166 n_rd=20926 n_rd_L2_A=0 n_write=0 n_wr_bk=7837 bw_util=0.1336
n_activity=106487 dram_eff=0.5402
bk0: 1352a 418038i bk1: 1328a 417324i bk2: 1360a 418708i bk3: 1322a 417164i bk4: 1576a 417078i bk5: 1546a 414373i bk6: 1584a 417766i bk7: 1512a 414870i bk8: 1536a 416819i bk9: 1462a 414623i bk10: 1216a 420389i bk11: 1098a 418015i bk12: 1024a 420693i bk13: 1016a 420041i bk14: 1024a 422322i bk15: 970a 421404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949138
Row_Buffer_Locality_read = 0.974386
Row_Buffer_Locality_write = 0.824528
Bank_Level_Parallism = 2.410991
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.249740
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133570 
total_CMD = 430680 
util_bw = 57526 
Wasted_Col = 29902 
Wasted_Row = 7011 
Idle = 336241 

BW Util Bottlenecks: 
RCDc_limit = 4945 
RCDWRc_limit = 3375 
WTRc_limit = 6300 
RTWc_limit = 23650 
CCDLc_limit = 21813 
rwq = 0 
CCDLc_limit_alone = 13611 
WTRc_limit_alone = 5240 
RTWc_limit_alone = 16508 

Commands details: 
total_CMD = 430680 
n_nop = 399395 
Read = 20926 
Write = 0 
L2_Alloc = 0 
L2_WB = 7837 
n_act = 1294 
n_pre = 1278 
n_ref = 0 
n_req = 25166 
total_req = 28763 

Dual Bus Interface Util: 
issued_total_row = 2572 
issued_total_col = 28763 
Row_Bus_Util =  0.005972 
CoL_Bus_Util = 0.066785 
Either_Row_CoL_Bus_Util = 0.072641 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.001598 
queue_avg = 2.244636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 466153 -   mf: uid=2460239, sid4294967295:w4294967295, part=3, addr=0xc009f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466053), 
Ready @ 466190 -   mf: uid=2460245, sid4294967295:w4294967295, part=3, addr=0xc0027900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466090), 
Ready @ 466193 -   mf: uid=2460246, sid4294967295:w4294967295, part=3, addr=0xc0057900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466093), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430680 n_nop=398818 n_act=765 n_pre=749 n_ref_event=0 n_req=26039 n_rd=21672 n_rd_L2_A=0 n_write=0 n_wr_bk=8715 bw_util=0.1411
n_activity=99637 dram_eff=0.61
bk0: 1352a 417759i bk1: 1384a 417324i bk2: 1360a 419293i bk3: 1400a 418937i bk4: 1576a 416136i bk5: 1648a 414220i bk6: 1584a 417286i bk7: 1640a 415922i bk8: 1536a 416303i bk9: 1588a 416116i bk10: 1216a 419642i bk11: 1228a 418832i bk12: 1024a 420140i bk13: 1056a 419536i bk14: 1024a 422527i bk15: 1056a 421273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971197
Row_Buffer_Locality_read = 0.985096
Row_Buffer_Locality_write = 0.902221
Bank_Level_Parallism = 2.495981
Bank_Level_Parallism_Col = 2.470500
Bank_Level_Parallism_Ready = 1.227501
write_to_read_ratio_blp_rw_average = 0.487056
GrpLevelPara = 1.747356 

BW Util details:
bwutil = 0.141112 
total_CMD = 430680 
util_bw = 60774 
Wasted_Col = 26378 
Wasted_Row = 3840 
Idle = 339688 

BW Util Bottlenecks: 
RCDc_limit = 2755 
RCDWRc_limit = 1607 
WTRc_limit = 6581 
RTWc_limit = 21927 
CCDLc_limit = 22445 
rwq = 0 
CCDLc_limit_alone = 13847 
WTRc_limit_alone = 5143 
RTWc_limit_alone = 14767 

Commands details: 
total_CMD = 430680 
n_nop = 398818 
Read = 21672 
Write = 0 
L2_Alloc = 0 
L2_WB = 8715 
n_act = 765 
n_pre = 749 
n_ref = 0 
n_req = 26039 
total_req = 30387 

Dual Bus Interface Util: 
issued_total_row = 1514 
issued_total_col = 30387 
Row_Bus_Util =  0.003515 
CoL_Bus_Util = 0.070556 
Either_Row_CoL_Bus_Util = 0.073981 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001224 
queue_avg = 2.686147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430680 n_nop=399530 n_act=1254 n_pre=1238 n_ref_event=227392 n_req=25095 n_rd=20864 n_rd_L2_A=0 n_write=0 n_wr_bk=7830 bw_util=0.1332
n_activity=105832 dram_eff=0.5423
bk0: 1322a 417348i bk1: 1336a 418388i bk2: 1336a 417888i bk3: 1368a 419225i bk4: 1538a 415007i bk5: 1584a 417246i bk6: 1508a 414424i bk7: 1576a 417243i bk8: 1448a 414590i bk9: 1536a 416916i bk10: 1108a 418861i bk11: 1184a 419710i bk12: 1016a 419887i bk13: 1024a 420228i bk14: 956a 421260i bk15: 1024a 422537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950628
Row_Buffer_Locality_read = 0.974837
Row_Buffer_Locality_write = 0.831246
Bank_Level_Parallism = 2.404066
Bank_Level_Parallism_Col = 2.386965
Bank_Level_Parallism_Ready = 1.254540
write_to_read_ratio_blp_rw_average = 0.482518
GrpLevelPara = 1.710866 

BW Util details:
bwutil = 0.133250 
total_CMD = 430680 
util_bw = 57388 
Wasted_Col = 29572 
Wasted_Row = 7277 
Idle = 336443 

BW Util Bottlenecks: 
RCDc_limit = 5027 
RCDWRc_limit = 3161 
WTRc_limit = 6070 
RTWc_limit = 23256 
CCDLc_limit = 21486 
rwq = 0 
CCDLc_limit_alone = 13495 
WTRc_limit_alone = 5131 
RTWc_limit_alone = 16204 

Commands details: 
total_CMD = 430680 
n_nop = 399530 
Read = 20864 
Write = 0 
L2_Alloc = 0 
L2_WB = 7830 
n_act = 1254 
n_pre = 1238 
n_ref = 227392 
n_req = 25095 
total_req = 28694 

Dual Bus Interface Util: 
issued_total_row = 2492 
issued_total_col = 28694 
Row_Bus_Util =  0.005786 
CoL_Bus_Util = 0.066625 
Either_Row_CoL_Bus_Util = 0.072327 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001156 
queue_avg = 2.182822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 466162 -   mf: uid=2460240, sid4294967295:w4294967295, part=5, addr=0xc00bf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466062), 
Ready @ 466172 -   mf: uid=2460241, sid4294967295:w4294967295, part=5, addr=0xc00d7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466072), 
Ready @ 466180 -   mf: uid=2460243, sid4294967295:w4294967295, part=5, addr=0xc00ef900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466080), 
Ready @ 466188 -   mf: uid=2460244, sid4294967295:w4294967295, part=5, addr=0xc008f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (466088), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430680 n_nop=398925 n_act=750 n_pre=734 n_ref_event=0 n_req=25955 n_rd=21596 n_rd_L2_A=0 n_write=0 n_wr_bk=8699 bw_util=0.1407
n_activity=99130 dram_eff=0.6112
bk0: 1384a 417368i bk1: 1320a 417720i bk2: 1400a 419634i bk3: 1368a 419561i bk4: 1640a 414546i bk5: 1584a 416850i bk6: 1640a 416264i bk7: 1576a 416622i bk8: 1580a 416786i bk9: 1536a 416113i bk10: 1224a 419916i bk11: 1184a 419665i bk12: 1056a 419311i bk13: 1024a 419764i bk14: 1056a 421389i bk15: 1024a 421325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971682
Row_Buffer_Locality_read = 0.985321
Row_Buffer_Locality_write = 0.904106
Bank_Level_Parallism = 2.484356
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.224347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.140685 
total_CMD = 430680 
util_bw = 60590 
Wasted_Col = 26513 
Wasted_Row = 3610 
Idle = 339967 

BW Util Bottlenecks: 
RCDc_limit = 2801 
RCDWRc_limit = 1496 
WTRc_limit = 6582 
RTWc_limit = 21892 
CCDLc_limit = 22557 
rwq = 0 
CCDLc_limit_alone = 13985 
WTRc_limit_alone = 5157 
RTWc_limit_alone = 14745 

Commands details: 
total_CMD = 430680 
n_nop = 398925 
Read = 21596 
Write = 0 
L2_Alloc = 0 
L2_WB = 8699 
n_act = 750 
n_pre = 734 
n_ref = 0 
n_req = 25955 
total_req = 30295 

Dual Bus Interface Util: 
issued_total_row = 1484 
issued_total_col = 30295 
Row_Bus_Util =  0.003446 
CoL_Bus_Util = 0.070342 
Either_Row_CoL_Bus_Util = 0.073732 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000756 
queue_avg = 2.708726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78584, Miss = 11110, Miss_rate = 0.141, Pending_hits = 5888, Reservation_fails = 5017
L2_cache_bank[1]: Access = 50520, Miss = 10640, Miss_rate = 0.211, Pending_hits = 5177, Reservation_fails = 4143
L2_cache_bank[2]: Access = 50844, Miss = 11180, Miss_rate = 0.220, Pending_hits = 5139, Reservation_fails = 3226
L2_cache_bank[3]: Access = 49632, Miss = 10640, Miss_rate = 0.214, Pending_hits = 5227, Reservation_fails = 5036
L2_cache_bank[4]: Access = 50072, Miss = 10672, Miss_rate = 0.213, Pending_hits = 4955, Reservation_fails = 3002
L2_cache_bank[5]: Access = 78712, Miss = 11086, Miss_rate = 0.141, Pending_hits = 5892, Reservation_fails = 6216
L2_cache_bank[6]: Access = 49276, Miss = 10672, Miss_rate = 0.217, Pending_hits = 4981, Reservation_fails = 3028
L2_cache_bank[7]: Access = 50968, Miss = 11174, Miss_rate = 0.219, Pending_hits = 5304, Reservation_fails = 3623
L2_cache_bank[8]: Access = 78418, Miss = 11088, Miss_rate = 0.141, Pending_hits = 5683, Reservation_fails = 5654
L2_cache_bank[9]: Access = 49832, Miss = 10632, Miss_rate = 0.213, Pending_hits = 4908, Reservation_fails = 3575
L2_cache_bank[10]: Access = 51088, Miss = 11154, Miss_rate = 0.218, Pending_hits = 5165, Reservation_fails = 3197
L2_cache_bank[11]: Access = 48816, Miss = 10616, Miss_rate = 0.217, Pending_hits = 4939, Reservation_fails = 3057
L2_total_cache_accesses = 686762
L2_total_cache_misses = 130664
L2_total_cache_miss_rate = 0.1903
L2_total_cache_pending_hits = 63258
L2_total_cache_reservation_fails = 48774
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 356134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94745
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1513
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19012
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4016
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40160
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1344
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 541220
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120692
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1159
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7455
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40160
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=686762
icnt_total_pkts_simt_to_mem=262217
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.68223
	minimum = 5
	maximum = 63
Network latency average = 5.66345
	minimum = 5
	maximum = 62
Slowest packet = 888013
Flit latency average = 6.08536
	minimum = 5
	maximum = 61
Slowest flit = 948285
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0142743
	minimum = 0.00435803 (at node 14)
	maximum = 0.0497821 (at node 22)
Accepted packet rate average = 0.0142743
	minimum = 0.00363169 (at node 20)
	maximum = 0.0211197 (at node 1)
Injected flit rate average = 0.0151403
	minimum = 0.00522405 (at node 14)
	maximum = 0.0497821 (at node 22)
Accepted flit rate average= 0.0151403
	minimum = 0.00419041 (at node 20)
	maximum = 0.0211197 (at node 1)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9202 (14 samples)
	minimum = 5 (14 samples)
	maximum = 274.071 (14 samples)
Network latency average = 16.1507 (14 samples)
	minimum = 5 (14 samples)
	maximum = 271.571 (14 samples)
Flit latency average = 15.6132 (14 samples)
	minimum = 5 (14 samples)
	maximum = 270.857 (14 samples)
Fragmentation average = 0.000460313 (14 samples)
	minimum = 0 (14 samples)
	maximum = 44.3571 (14 samples)
Injected packet rate average = 0.0703148 (14 samples)
	minimum = 0.0272295 (14 samples)
	maximum = 0.171446 (14 samples)
Accepted packet rate average = 0.0703148 (14 samples)
	minimum = 0.0311822 (14 samples)
	maximum = 0.103106 (14 samples)
Injected flit rate average = 0.0750885 (14 samples)
	minimum = 0.0354402 (14 samples)
	maximum = 0.171624 (14 samples)
Accepted flit rate average = 0.0750885 (14 samples)
	minimum = 0.0424034 (14 samples)
	maximum = 0.103106 (14 samples)
Injected packet size average = 1.06789 (14 samples)
Accepted packet size average = 1.06789 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 511593 (inst/sec)
gpgpu_simulation_rate = 2774 (cycle/sec)
gpgpu_silicon_slowdown = 360490x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 30912
gpu_sim_insn = 17356032
gpu_ipc =     561.4658
gpu_tot_sim_cycle = 497023
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     207.8450
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.5130% 
gpu_tot_occupancy = 38.0303% 
max_total_param_size = 0
gpu_stall_dramfull = 51537
gpu_stall_icnt2sh    = 109285
partiton_level_parallism =       1.2598
partiton_level_parallism_total  =       0.4845
partiton_level_parallism_util =       1.8710
partiton_level_parallism_util_total  =       1.8236
L2_BW  =     137.1014 GB/Sec
L2_BW_total  =      52.7430 GB/Sec
gpu_total_sim_rate=524384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20531
	L1I_total_cache_miss_rate = 0.0122
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16968
L1D_cache:
	L1D_cache_core[0]: Access = 18790, Miss = 10964, Miss_rate = 0.584, Pending_hits = 1330, Reservation_fails = 4811
	L1D_cache_core[1]: Access = 18549, Miss = 11040, Miss_rate = 0.595, Pending_hits = 1046, Reservation_fails = 5696
	L1D_cache_core[2]: Access = 18869, Miss = 11092, Miss_rate = 0.588, Pending_hits = 1245, Reservation_fails = 6397
	L1D_cache_core[3]: Access = 18774, Miss = 11329, Miss_rate = 0.603, Pending_hits = 1190, Reservation_fails = 6717
	L1D_cache_core[4]: Access = 18774, Miss = 11060, Miss_rate = 0.589, Pending_hits = 1202, Reservation_fails = 5684
	L1D_cache_core[5]: Access = 18518, Miss = 11237, Miss_rate = 0.607, Pending_hits = 1089, Reservation_fails = 7070
	L1D_cache_core[6]: Access = 18966, Miss = 11331, Miss_rate = 0.597, Pending_hits = 1142, Reservation_fails = 6888
	L1D_cache_core[7]: Access = 18838, Miss = 10997, Miss_rate = 0.584, Pending_hits = 1287, Reservation_fails = 4112
	L1D_cache_core[8]: Access = 18838, Miss = 11253, Miss_rate = 0.597, Pending_hits = 1239, Reservation_fails = 7450
	L1D_cache_core[9]: Access = 18854, Miss = 11126, Miss_rate = 0.590, Pending_hits = 1170, Reservation_fails = 5585
	L1D_cache_core[10]: Access = 18902, Miss = 11079, Miss_rate = 0.586, Pending_hits = 1152, Reservation_fails = 5853
	L1D_cache_core[11]: Access = 18646, Miss = 11096, Miss_rate = 0.595, Pending_hits = 1148, Reservation_fails = 6538
	L1D_cache_core[12]: Access = 18695, Miss = 11096, Miss_rate = 0.594, Pending_hits = 1273, Reservation_fails = 6959
	L1D_cache_core[13]: Access = 18567, Miss = 10930, Miss_rate = 0.589, Pending_hits = 1395, Reservation_fails = 5716
	L1D_cache_core[14]: Access = 18790, Miss = 11411, Miss_rate = 0.607, Pending_hits = 1135, Reservation_fails = 7857
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 167041
	L1D_total_cache_miss_rate = 0.5937
	L1D_total_cache_pending_hits = 18043
	L1D_total_cache_reservation_fails = 93333
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102405
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1661119
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20531
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16968
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72010
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1681650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 87338
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5936
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 27
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16968
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14280, 10125, 5301, 5301, 5301, 5301, 5301, 5301, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 181977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162508
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:660104	W0_Idle:3197601	W0_Scoreboard:3456380	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1300064 {8:162508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26001280 {40:650032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
maxmflatency = 1465 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 264 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 57 
mrq_lat_table:35423 	14437 	18889 	17502 	26176 	26167 	25658 	14844 	2949 	857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	449962 	300765 	39962 	3393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5843 	331 	109 	212632 	10029 	8788 	2517 	537 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95514 	123210 	115814 	144043 	244522 	70955 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	411 	165 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     22425     15547     18311     17819     19271     19067     21914     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     22138     17792     19091     19050     18919     21176     21582     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     22948     15548     18654     17792     19592     19049     21207     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.449613 24.101265 14.566667 45.674419 11.494318 33.044777 13.424836 36.920635 12.729560 37.079365 14.574074 47.000000 18.270269 96.625000 24.629629 154.600006 
dram[1]: 24.177216 24.727272 45.813953 51.684212 23.371134 33.044777 30.316456 41.535713 25.858696 39.593220 41.555557 52.529411 51.333332 110.428574 97.875000 154.600006 
dram[2]: 24.384615 13.206107 47.707317 14.495868 34.061539 11.773255 32.732395 12.868750 37.079365 12.829114 51.000000 14.311320 85.888885 19.166666 154.800003 24.592592 
dram[3]: 24.384615 22.418604 54.333332 48.243904 33.044777 24.063158 35.753845 31.933332 35.938461 26.797752 48.315788 38.617020 110.428574 55.250000 154.800003 87.166664 
dram[4]: 13.736000 23.974684 14.857142 43.644444 11.574713 34.215385 14.006849 36.343750 13.503356 34.865673 15.824742 47.000000 19.152779 96.750000 26.260000 154.600006 
dram[5]: 23.108435 27.159420 53.405407 57.764706 24.782608 36.459015 29.170732 38.131149 26.131868 34.865673 38.510639 44.650002 51.599998 110.571426 97.562500 154.600006 
average row locality = 182902/6546 = 27.941032
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       463       592       539       680       601       764       628       812       638       832       491       612       412       532       408       532 
dram[1]:       590       592       688       680       775       764       827       812       843       832       642       612       534       532       544       532 
dram[2]:       588       468       680       538       764       601       808       633       832       639       632       471       532       415       536       404 
dram[3]:       588       600       680       688       764       780       808       831       832       843       632       622       532       538       536       540 
dram[4]:       467       596       538       680       598       768       629       812       639       832       478       612       412       536       405       532 
dram[5]:       596       596       688       680       778       768       830       812       843       832       621       612       535       536       540       532 
total dram writes = 61023
bank skew: 843/404 = 2.09
chip skew: 10814/9534 = 1.13
average mf latency per bank:
dram[0]:       8878      3643      7370      3420      6734      3466      6031      2305      5289      1748      5246      1685      5273      1707      5297      1686
dram[1]:       4670      3499      4196      3327      4802      3385      3732      2360      2806      1764      2573      1640      2533      1527      2598      1574
dram[2]:       3742      8148      3401      7210      3462      6500      2387      5761      1774      4929      1685      5168      1693      4649      1627      4969
dram[3]:       3584      4337      3265      4185      3487      4538      2466      3404      1783      2568      1581      2471      1575      2356      1547      2501
dram[4]:       8018      3588      7170      3486      7078      3402      6066      2346      4908      1777      4667      1730      4464      1655      4656      1648
dram[5]:       4247      3435      3934      3369      4328      3357      3272      2425      2625      1777      2421      1655      2333      1567      2435      1601
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1218       963       541       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1289       911       452       830       503
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1178       934       589       622       497       802
dram[3]:        666       756       634       904      1317      1280      1257      1265      1180      1332      1189      1465       497       853       421       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       884      1266       664       496       722       501
dram[5]:        741       483       835       706      1428      1301      1389      1293      1353      1291      1448      1311       658       549       820       495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=459242 n_nop=422699 n_act=1363 n_pre=1347 n_ref_event=94837905808976 n_req=29462 n_rd=24376 n_rd_L2_A=0 n_write=0 n_wr_bk=9536 bw_util=0.1477
n_activity=122361 dram_eff=0.5543
bk0: 1470a 444518i bk1: 1608a 444362i bk2: 1442a 445236i bk3: 1624a 445276i bk4: 1674a 440917i bk5: 1832a 441944i bk6: 1688a 442397i bk7: 1920a 442648i bk8: 1652a 440606i bk9: 1920a 441755i bk10: 1288a 444717i bk11: 1480a 445168i bk12: 1120a 447105i bk13: 1280a 447850i bk14: 1098a 448577i bk15: 1280a 448667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954110
Row_Buffer_Locality_read = 0.977314
Row_Buffer_Locality_write = 0.842902
Bank_Level_Parallism = 2.434359
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.239974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.147687 
total_CMD = 459242 
util_bw = 67824 
Wasted_Col = 34798 
Wasted_Row = 7075 
Idle = 349545 

BW Util Bottlenecks: 
RCDc_limit = 4982 
RCDWRc_limit = 3531 
WTRc_limit = 8014 
RTWc_limit = 28462 
CCDLc_limit = 27288 
rwq = 0 
CCDLc_limit_alone = 16651 
WTRc_limit_alone = 6379 
RTWc_limit_alone = 19460 

Commands details: 
total_CMD = 459242 
n_nop = 422699 
Read = 24376 
Write = 0 
L2_Alloc = 0 
L2_WB = 9536 
n_act = 1363 
n_pre = 1347 
n_ref = 94837905808976 
n_req = 29462 
total_req = 33912 

Dual Bus Interface Util: 
issued_total_row = 2710 
issued_total_col = 33912 
Row_Bus_Util =  0.005901 
CoL_Bus_Util = 0.073843 
Either_Row_CoL_Bus_Util = 0.079572 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.002162 
queue_avg = 2.488035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=459242 n_nop=420723 n_act=850 n_pre=834 n_ref_event=94837906655344 n_req=31519 n_rd=26078 n_rd_L2_A=0 n_write=0 n_wr_bk=10799 bw_util=0.1606
n_activity=119232 dram_eff=0.6186
bk0: 1614a 443091i bk1: 1608a 443186i bk2: 1622a 444783i bk3: 1624a 445742i bk4: 1874a 439470i bk5: 1832a 440848i bk6: 1972a 442147i bk7: 1920a 442762i bk8: 1950a 439937i bk9: 1920a 439975i bk10: 1542a 443975i bk11: 1480a 444798i bk12: 1272a 445631i bk13: 1280a 446700i bk14: 1288a 447392i bk15: 1280a 447904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973476
Row_Buffer_Locality_read = 0.986732
Row_Buffer_Locality_write = 0.909943
Bank_Level_Parallism = 2.579044
Bank_Level_Parallism_Col = 2.553528
Bank_Level_Parallism_Ready = 1.239858
write_to_read_ratio_blp_rw_average = 0.516914
GrpLevelPara = 1.767524 

BW Util details:
bwutil = 0.160599 
total_CMD = 459242 
util_bw = 73754 
Wasted_Col = 31812 
Wasted_Row = 4060 
Idle = 349616 

BW Util Bottlenecks: 
RCDc_limit = 2890 
RCDWRc_limit = 1745 
WTRc_limit = 7891 
RTWc_limit = 28693 
CCDLc_limit = 28115 
rwq = 0 
CCDLc_limit_alone = 16968 
WTRc_limit_alone = 6192 
RTWc_limit_alone = 19245 

Commands details: 
total_CMD = 459242 
n_nop = 420723 
Read = 26078 
Write = 0 
L2_Alloc = 0 
L2_WB = 10799 
n_act = 850 
n_pre = 834 
n_ref = 94837906655344 
n_req = 31519 
total_req = 36877 

Dual Bus Interface Util: 
issued_total_row = 1684 
issued_total_col = 36877 
Row_Bus_Util =  0.003667 
CoL_Bus_Util = 0.080300 
Either_Row_CoL_Bus_Util = 0.083875 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001090 
queue_avg = 3.089127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=459242 n_nop=422640 n_act=1370 n_pre=1354 n_ref_event=0 n_req=29482 n_rd=24390 n_rd_L2_A=0 n_write=0 n_wr_bk=9541 bw_util=0.1478
n_activity=122643 dram_eff=0.5533
bk0: 1608a 443860i bk1: 1464a 444061i bk2: 1616a 444847i bk3: 1450a 444352i bk4: 1832a 442071i bk5: 1674a 440714i bk6: 1920a 443414i bk7: 1688a 441487i bk8: 1920a 441782i bk9: 1654a 440846i bk10: 1520a 445949i bk11: 1242a 444333i bk12: 1280a 447085i bk13: 1144a 447423i bk14: 1280a 448605i bk15: 1098a 448665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954006
Row_Buffer_Locality_read = 0.977286
Row_Buffer_Locality_write = 0.842498
Bank_Level_Parallism = 2.452645
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.255604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.147770 
total_CMD = 459242 
util_bw = 67862 
Wasted_Col = 34628 
Wasted_Row = 7313 
Idle = 349439 

BW Util Bottlenecks: 
RCDc_limit = 5104 
RCDWRc_limit = 3562 
WTRc_limit = 7673 
RTWc_limit = 28478 
CCDLc_limit = 26523 
rwq = 0 
CCDLc_limit_alone = 16151 
WTRc_limit_alone = 6300 
RTWc_limit_alone = 19479 

Commands details: 
total_CMD = 459242 
n_nop = 422640 
Read = 24390 
Write = 0 
L2_Alloc = 0 
L2_WB = 9541 
n_act = 1370 
n_pre = 1354 
n_ref = 0 
n_req = 29482 
total_req = 33931 

Dual Bus Interface Util: 
issued_total_row = 2724 
issued_total_col = 33931 
Row_Bus_Util =  0.005932 
CoL_Bus_Util = 0.073885 
Either_Row_CoL_Bus_Util = 0.079701 
Issued_on_Two_Bus_Simul_Util = 0.000115 
issued_two_Eff = 0.001448 
queue_avg = 2.534052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53405
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=459242 n_nop=420643 n_act=867 n_pre=851 n_ref_event=0 n_req=31565 n_rd=26114 n_rd_L2_A=0 n_write=0 n_wr_bk=10814 bw_util=0.1608
n_activity=119275 dram_eff=0.6192
bk0: 1608a 443547i bk1: 1626a 442990i bk2: 1616a 444891i bk3: 1630a 444600i bk4: 1832a 441195i bk5: 1890a 439352i bk6: 1920a 442775i bk7: 1970a 441393i bk8: 1920a 440128i bk9: 1956a 439422i bk10: 1520a 444393i bk11: 1498a 443005i bk12: 1280a 446660i bk13: 1276a 446113i bk14: 1280a 448288i bk15: 1292a 446997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973008
Row_Buffer_Locality_read = 0.986597
Row_Buffer_Locality_write = 0.907907
Bank_Level_Parallism = 2.606009
Bank_Level_Parallism_Col = 2.581940
Bank_Level_Parallism_Ready = 1.255157
write_to_read_ratio_blp_rw_average = 0.502710
GrpLevelPara = 1.794616 

BW Util details:
bwutil = 0.160822 
total_CMD = 459242 
util_bw = 73856 
Wasted_Col = 31509 
Wasted_Row = 4152 
Idle = 349725 

BW Util Bottlenecks: 
RCDc_limit = 2947 
RCDWRc_limit = 1843 
WTRc_limit = 8396 
RTWc_limit = 27925 
CCDLc_limit = 27670 
rwq = 0 
CCDLc_limit_alone = 16641 
WTRc_limit_alone = 6492 
RTWc_limit_alone = 18800 

Commands details: 
total_CMD = 459242 
n_nop = 420643 
Read = 26114 
Write = 0 
L2_Alloc = 0 
L2_WB = 10814 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 31565 
total_req = 36928 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 36928 
Row_Bus_Util =  0.003741 
CoL_Bus_Util = 0.080411 
Either_Row_CoL_Bus_Util = 0.084049 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.001218 
queue_avg = 3.080021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=459242 n_nop=422779 n_act=1331 n_pre=1315 n_ref_event=227392 n_req=29407 n_rd=24324 n_rd_L2_A=0 n_write=0 n_wr_bk=9534 bw_util=0.1475
n_activity=121983 dram_eff=0.5551
bk0: 1450a 444282i bk1: 1596a 444400i bk2: 1464a 444964i bk3: 1624a 445255i bk4: 1666a 441419i bk5: 1840a 442584i bk6: 1676a 441204i bk7: 1920a 443091i bk8: 1640a 440785i bk9: 1920a 441639i bk10: 1260a 445244i bk11: 1480a 445110i bk12: 1144a 447101i bk13: 1280a 446767i bk14: 1084a 448516i bk15: 1280a 448808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955249
Row_Buffer_Locality_read = 0.977635
Row_Buffer_Locality_write = 0.848121
Bank_Level_Parallism = 2.443627
Bank_Level_Parallism_Col = 2.427826
Bank_Level_Parallism_Ready = 1.252340
write_to_read_ratio_blp_rw_average = 0.497919
GrpLevelPara = 1.719103 

BW Util details:
bwutil = 0.147452 
total_CMD = 459242 
util_bw = 67716 
Wasted_Col = 34235 
Wasted_Row = 7576 
Idle = 349715 

BW Util Bottlenecks: 
RCDc_limit = 5168 
RCDWRc_limit = 3337 
WTRc_limit = 7460 
RTWc_limit = 28123 
CCDLc_limit = 26068 
rwq = 0 
CCDLc_limit_alone = 15969 
WTRc_limit_alone = 6222 
RTWc_limit_alone = 19262 

Commands details: 
total_CMD = 459242 
n_nop = 422779 
Read = 24324 
Write = 0 
L2_Alloc = 0 
L2_WB = 9534 
n_act = 1331 
n_pre = 1315 
n_ref = 227392 
n_req = 29407 
total_req = 33858 

Dual Bus Interface Util: 
issued_total_row = 2646 
issued_total_col = 33858 
Row_Bus_Util =  0.005762 
CoL_Bus_Util = 0.073726 
Either_Row_CoL_Bus_Util = 0.079398 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001124 
queue_avg = 2.473887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=459242 n_nop=420768 n_act=849 n_pre=833 n_ref_event=0 n_req=31467 n_rd=26024 n_rd_L2_A=0 n_write=0 n_wr_bk=10799 bw_util=0.1604
n_activity=118642 dram_eff=0.6207
bk0: 1618a 442977i bk1: 1576a 443483i bk2: 1628a 445176i bk3: 1624a 445429i bk4: 1884a 439711i bk5: 1840a 441789i bk6: 1968a 441725i bk7: 1920a 441894i bk8: 1948a 440532i bk9: 1920a 440562i bk10: 1494a 444953i bk11: 1480a 444215i bk12: 1278a 446043i bk13: 1280a 446206i bk14: 1286a 447786i bk15: 1280a 447628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973496
Row_Buffer_Locality_read = 0.986820
Row_Buffer_Locality_write = 0.909792
Bank_Level_Parallism = 2.567142
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.242614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160364 
total_CMD = 459242 
util_bw = 73646 
Wasted_Col = 31852 
Wasted_Row = 3881 
Idle = 349863 

BW Util Bottlenecks: 
RCDc_limit = 2973 
RCDWRc_limit = 1713 
WTRc_limit = 8400 
RTWc_limit = 27842 
CCDLc_limit = 27721 
rwq = 0 
CCDLc_limit_alone = 16806 
WTRc_limit_alone = 6590 
RTWc_limit_alone = 18737 

Commands details: 
total_CMD = 459242 
n_nop = 420768 
Read = 26024 
Write = 0 
L2_Alloc = 0 
L2_WB = 10799 
n_act = 849 
n_pre = 833 
n_ref = 0 
n_req = 31467 
total_req = 36823 

Dual Bus Interface Util: 
issued_total_row = 1682 
issued_total_col = 36823 
Row_Bus_Util =  0.003663 
CoL_Bus_Util = 0.080182 
Either_Row_CoL_Bus_Util = 0.083777 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000806 
queue_avg = 3.094356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84072, Miss = 12262, Miss_rate = 0.146, Pending_hits = 6429, Reservation_fails = 5028
L2_cache_bank[1]: Access = 61076, Miss = 12944, Miss_rate = 0.212, Pending_hits = 6239, Reservation_fails = 4170
L2_cache_bank[2]: Access = 68092, Miss = 13294, Miss_rate = 0.195, Pending_hits = 6502, Reservation_fails = 3989
L2_cache_bank[3]: Access = 60212, Miss = 12944, Miss_rate = 0.215, Pending_hits = 6243, Reservation_fails = 5080
L2_cache_bank[4]: Access = 60968, Miss = 12976, Miss_rate = 0.213, Pending_hits = 6076, Reservation_fails = 3043
L2_cache_bank[5]: Access = 83984, Miss = 12246, Miss_rate = 0.146, Pending_hits = 6462, Reservation_fails = 6581
L2_cache_bank[6]: Access = 60216, Miss = 12976, Miss_rate = 0.215, Pending_hits = 5938, Reservation_fails = 3065
L2_cache_bank[7]: Access = 68336, Miss = 13312, Miss_rate = 0.195, Pending_hits = 6709, Reservation_fails = 4849
L2_cache_bank[8]: Access = 83562, Miss = 12240, Miss_rate = 0.146, Pending_hits = 6204, Reservation_fails = 5663
L2_cache_bank[9]: Access = 60796, Miss = 12940, Miss_rate = 0.213, Pending_hits = 6007, Reservation_fails = 3748
L2_cache_bank[10]: Access = 68104, Miss = 13278, Miss_rate = 0.195, Pending_hits = 6482, Reservation_fails = 3906
L2_cache_bank[11]: Access = 59784, Miss = 12920, Miss_rate = 0.216, Pending_hits = 5924, Reservation_fails = 3090
L2_total_cache_accesses = 819202
L2_total_cache_misses = 154332
L2_total_cache_miss_rate = 0.1884
L2_total_cache_pending_hits = 75215
L2_total_cache_reservation_fails = 52212
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 429401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112520
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1513
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19232
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4076
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 453
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40879
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1359
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144020
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1527
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9806
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40879
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=819202
icnt_total_pkts_simt_to_mem=312823
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.5255
	minimum = 5
	maximum = 680
Network latency average = 47.1089
	minimum = 5
	maximum = 680
Slowest packet = 895624
Flit latency average = 44.7271
	minimum = 5
	maximum = 680
Slowest flit = 955970
Fragmentation average = 0.0196928
	minimum = 0
	maximum = 364
Injected packet rate average = 0.20534
	minimum = 0.0790955 (at node 13)
	maximum = 0.561853 (at node 22)
Accepted packet rate average = 0.20534
	minimum = 0.0509187 (at node 23)
	maximum = 0.303054 (at node 9)
Injected flit rate average = 0.219316
	minimum = 0.102905 (at node 13)
	maximum = 0.561853 (at node 22)
Accepted flit rate average= 0.219316
	minimum = 0.0695523 (at node 23)
	maximum = 0.303054 (at node 9)
Injected packet length average = 1.06806
Accepted packet length average = 1.06806
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1606 (15 samples)
	minimum = 5 (15 samples)
	maximum = 301.133 (15 samples)
Network latency average = 18.2145 (15 samples)
	minimum = 5 (15 samples)
	maximum = 298.8 (15 samples)
Flit latency average = 17.5541 (15 samples)
	minimum = 5 (15 samples)
	maximum = 298.133 (15 samples)
Fragmentation average = 0.00174248 (15 samples)
	minimum = 0 (15 samples)
	maximum = 65.6667 (15 samples)
Injected packet rate average = 0.0793165 (15 samples)
	minimum = 0.0306872 (15 samples)
	maximum = 0.197474 (15 samples)
Accepted packet rate average = 0.0793165 (15 samples)
	minimum = 0.032498 (15 samples)
	maximum = 0.116436 (15 samples)
Injected flit rate average = 0.0847037 (15 samples)
	minimum = 0.0399379 (15 samples)
	maximum = 0.19764 (15 samples)
Accepted flit rate average = 0.0847037 (15 samples)
	minimum = 0.0442133 (15 samples)
	maximum = 0.116436 (15 samples)
Injected packet size average = 1.06792 (15 samples)
Accepted packet size average = 1.06792 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 17 sec (197 sec)
gpgpu_simulation_rate = 524384 (inst/sec)
gpgpu_simulation_rate = 2522 (cycle/sec)
gpgpu_silicon_slowdown = 396510x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 29710
gpu_sim_insn = 19880
gpu_ipc =       0.6691
gpu_tot_sim_cycle = 526733
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     196.1593
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.8306% 
max_total_param_size = 0
gpu_stall_dramfull = 51537
gpu_stall_icnt2sh    = 109285
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4573
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8233
L2_BW  =       0.1529 GB/Sec
L2_BW_total  =      49.7767 GB/Sec
gpu_total_sim_rate=519214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20543
	L1I_total_cache_miss_rate = 0.0122
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16968
L1D_cache:
	L1D_cache_core[0]: Access = 18790, Miss = 10964, Miss_rate = 0.584, Pending_hits = 1330, Reservation_fails = 4811
	L1D_cache_core[1]: Access = 18549, Miss = 11040, Miss_rate = 0.595, Pending_hits = 1046, Reservation_fails = 5696
	L1D_cache_core[2]: Access = 18869, Miss = 11092, Miss_rate = 0.588, Pending_hits = 1245, Reservation_fails = 6397
	L1D_cache_core[3]: Access = 18774, Miss = 11329, Miss_rate = 0.603, Pending_hits = 1190, Reservation_fails = 6717
	L1D_cache_core[4]: Access = 18774, Miss = 11060, Miss_rate = 0.589, Pending_hits = 1202, Reservation_fails = 5684
	L1D_cache_core[5]: Access = 18549, Miss = 11253, Miss_rate = 0.607, Pending_hits = 1089, Reservation_fails = 7070
	L1D_cache_core[6]: Access = 18966, Miss = 11331, Miss_rate = 0.597, Pending_hits = 1142, Reservation_fails = 6888
	L1D_cache_core[7]: Access = 18838, Miss = 10997, Miss_rate = 0.584, Pending_hits = 1287, Reservation_fails = 4112
	L1D_cache_core[8]: Access = 18838, Miss = 11253, Miss_rate = 0.597, Pending_hits = 1239, Reservation_fails = 7450
	L1D_cache_core[9]: Access = 18854, Miss = 11126, Miss_rate = 0.590, Pending_hits = 1170, Reservation_fails = 5585
	L1D_cache_core[10]: Access = 18902, Miss = 11079, Miss_rate = 0.586, Pending_hits = 1152, Reservation_fails = 5853
	L1D_cache_core[11]: Access = 18646, Miss = 11096, Miss_rate = 0.595, Pending_hits = 1148, Reservation_fails = 6538
	L1D_cache_core[12]: Access = 18695, Miss = 11096, Miss_rate = 0.594, Pending_hits = 1273, Reservation_fails = 6959
	L1D_cache_core[13]: Access = 18567, Miss = 10930, Miss_rate = 0.589, Pending_hits = 1395, Reservation_fails = 5716
	L1D_cache_core[14]: Access = 18790, Miss = 11411, Miss_rate = 0.607, Pending_hits = 1135, Reservation_fails = 7857
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 167057
	L1D_total_cache_miss_rate = 0.5937
	L1D_total_cache_pending_hits = 18043
	L1D_total_cache_reservation_fails = 93333
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1662779
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20543
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16968
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209376
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1683322

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 87338
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5936
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 27
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16968
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14280, 10125, 5301, 5301, 5301, 5301, 5301, 5301, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 182481
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162524
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:660104	W0_Idle:3232425	W0_Scoreboard:3478025	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1300192 {8:162524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26003840 {40:650096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 1465 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 264 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 57 
mrq_lat_table:35495 	14462 	18907 	17502 	26191 	26167 	25658 	14844 	2949 	857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	450040 	300781 	39962 	3393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5855 	331 	109 	212663 	10029 	8788 	2517 	537 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95608 	123210 	115814 	144043 	244522 	70955 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	427 	165 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     22425     15547     18311     17819     19271     19067     21914     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     22138     17792     19091     19050     18919     21176     21582     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     22948     15548     18654     17792     19592     19049     21207     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.449613 24.101265 14.566667 45.674419 11.494318 33.044777 13.424836 36.920635 12.729560 37.079365 14.574074 47.000000 18.270269 96.625000 24.629629 154.600006 
dram[1]: 23.975000 24.727272 45.813953 51.684212 23.371134 33.044777 30.569620 41.535713 25.858696 39.593220 40.760868 52.529411 51.400002 110.428574 97.875000 154.600006 
dram[2]: 24.177216 13.206107 47.707317 14.495868 34.061539 11.773255 32.732395 12.868750 37.079365 12.829114 51.000000 14.311320 86.000000 19.166666 154.800003 24.592592 
dram[3]: 24.177216 22.418604 54.333332 48.243904 33.044777 24.063158 35.753845 32.200001 35.938461 26.797752 48.315788 37.916668 110.571426 55.250000 154.800003 87.166664 
dram[4]: 13.690476 23.974684 14.857142 43.644444 11.574713 34.215385 14.006849 36.343750 13.503356 34.865673 15.824742 47.000000 19.180555 96.750000 26.260000 154.600006 
dram[5]: 22.928572 27.159420 53.405407 57.764706 24.782608 36.459015 29.463415 38.131149 26.131868 34.865673 37.833332 44.650002 51.666668 110.571426 97.562500 154.600006 
average row locality = 183032/6554 = 27.926762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       463       592       539       680       601       764       628       812       638       832       491       612       412       532       408       532 
dram[1]:       590       592       688       680       775       764       827       812       843       832       652       612       538       532       544       532 
dram[2]:       588       468       680       538       764       601       808       633       832       639       632       471       536       415       536       404 
dram[3]:       588       600       680       688       764       780       808       831       832       843       632       632       536       538       536       540 
dram[4]:       467       596       538       680       598       768       629       812       639       832       478       612       416       536       405       532 
dram[5]:       596       596       688       680       778       768       830       812       843       832       633       612       539       536       540       532 
total dram writes = 61075
bank skew: 843/404 = 2.09
chip skew: 10828/9536 = 1.14
average mf latency per bank:
dram[0]:       8878      3643      7370      3420      6734      3466      6031      2305      5289      1748      5246      1685      5273      1707      5297      1686
dram[1]:       4670      3499      4196      3327      4802      3385      3739      2360      2806      1764      2534      1640      2515      1527      2598      1574
dram[2]:       3742      8148      3401      7210      3462      6500      2387      5761      1774      4929      1685      5168      1680      4649      1627      4969
dram[3]:       3584      4337      3265      4185      3487      4538      2466      3412      1783      2568      1581      2432      1564      2356      1547      2501
dram[4]:       8018      3588      7170      3486      7078      3402      6066      2346      4908      1777      4667      1730      4421      1655      4656      1648
dram[5]:       4247      3435      3934      3369      4328      3357      3281      2425      2625      1777      2375      1655      2316      1567      2435      1601
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1218       963       541       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1289       911       452       830       503
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1178       934       589       622       497       802
dram[3]:        666       756       634       904      1317      1280      1257      1265      1180      1332      1189      1465       497       853       421       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       884      1266       664       496       722       501
dram[5]:        741       483       835       706      1428      1301      1389      1293      1353      1291      1448      1311       658       549       820       495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=486694 n_nop=450151 n_act=1363 n_pre=1347 n_ref_event=94837905808976 n_req=29462 n_rd=24376 n_rd_L2_A=0 n_write=0 n_wr_bk=9536 bw_util=0.1394
n_activity=122361 dram_eff=0.5543
bk0: 1470a 471970i bk1: 1608a 471814i bk2: 1442a 472688i bk3: 1624a 472728i bk4: 1674a 468369i bk5: 1832a 469396i bk6: 1688a 469849i bk7: 1920a 470100i bk8: 1652a 468058i bk9: 1920a 469207i bk10: 1288a 472169i bk11: 1480a 472620i bk12: 1120a 474557i bk13: 1280a 475302i bk14: 1098a 476029i bk15: 1280a 476119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954110
Row_Buffer_Locality_read = 0.977314
Row_Buffer_Locality_write = 0.842902
Bank_Level_Parallism = 2.434359
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.239974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.139357 
total_CMD = 486694 
util_bw = 67824 
Wasted_Col = 34798 
Wasted_Row = 7075 
Idle = 376997 

BW Util Bottlenecks: 
RCDc_limit = 4982 
RCDWRc_limit = 3531 
WTRc_limit = 8014 
RTWc_limit = 28462 
CCDLc_limit = 27288 
rwq = 0 
CCDLc_limit_alone = 16651 
WTRc_limit_alone = 6379 
RTWc_limit_alone = 19460 

Commands details: 
total_CMD = 486694 
n_nop = 450151 
Read = 24376 
Write = 0 
L2_Alloc = 0 
L2_WB = 9536 
n_act = 1363 
n_pre = 1347 
n_ref = 94837905808976 
n_req = 29462 
total_req = 33912 

Dual Bus Interface Util: 
issued_total_row = 2710 
issued_total_col = 33912 
Row_Bus_Util =  0.005568 
CoL_Bus_Util = 0.069678 
Either_Row_CoL_Bus_Util = 0.075084 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.002162 
queue_avg = 2.347697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=486694 n_nop=448129 n_act=852 n_pre=836 n_ref_event=94837906655344 n_req=31554 n_rd=26106 n_rd_L2_A=0 n_write=0 n_wr_bk=10813 bw_util=0.1517
n_activity=119513 dram_eff=0.6178
bk0: 1622a 470508i bk1: 1608a 470636i bk2: 1622a 472234i bk3: 1624a 473193i bk4: 1874a 466921i bk5: 1832a 468299i bk6: 1992a 469574i bk7: 1920a 470215i bk8: 1950a 467390i bk9: 1920a 467429i bk10: 1542a 471312i bk11: 1480a 472248i bk12: 1272a 473056i bk13: 1280a 474152i bk14: 1288a 474844i bk15: 1280a 475356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973442
Row_Buffer_Locality_read = 0.986708
Row_Buffer_Locality_write = 0.909875
Bank_Level_Parallism = 2.576851
Bank_Level_Parallism_Col = 2.551389
Bank_Level_Parallism_Ready = 1.239586
write_to_read_ratio_blp_rw_average = 0.517170
GrpLevelPara = 1.766278 

BW Util details:
bwutil = 0.151713 
total_CMD = 486694 
util_bw = 73838 
Wasted_Col = 31909 
Wasted_Row = 4070 
Idle = 376877 

BW Util Bottlenecks: 
RCDc_limit = 2902 
RCDWRc_limit = 1752 
WTRc_limit = 7894 
RTWc_limit = 28765 
CCDLc_limit = 28163 
rwq = 0 
CCDLc_limit_alone = 16996 
WTRc_limit_alone = 6195 
RTWc_limit_alone = 19297 

Commands details: 
total_CMD = 486694 
n_nop = 448129 
Read = 26106 
Write = 0 
L2_Alloc = 0 
L2_WB = 10813 
n_act = 852 
n_pre = 836 
n_ref = 94837906655344 
n_req = 31554 
total_req = 36919 

Dual Bus Interface Util: 
issued_total_row = 1688 
issued_total_col = 36919 
Row_Bus_Util =  0.003468 
CoL_Bus_Util = 0.075857 
Either_Row_CoL_Bus_Util = 0.079239 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001089 
queue_avg = 2.915088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=486694 n_nop=450078 n_act=1371 n_pre=1355 n_ref_event=0 n_req=29492 n_rd=24398 n_rd_L2_A=0 n_write=0 n_wr_bk=9545 bw_util=0.1395
n_activity=122730 dram_eff=0.5531
bk0: 1616a 471277i bk1: 1464a 471511i bk2: 1616a 472298i bk3: 1450a 471803i bk4: 1832a 469522i bk5: 1674a 468165i bk6: 1920a 470865i bk7: 1688a 468939i bk8: 1920a 469234i bk9: 1654a 468298i bk10: 1520a 473401i bk11: 1242a 471786i bk12: 1280a 474512i bk13: 1144a 474876i bk14: 1280a 476058i bk15: 1098a 476118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953988
Row_Buffer_Locality_read = 0.977252
Row_Buffer_Locality_write = 0.842560
Bank_Level_Parallism = 2.451966
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.255514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.139484 
total_CMD = 486694 
util_bw = 67886 
Wasted_Col = 34658 
Wasted_Row = 7320 
Idle = 376830 

BW Util Bottlenecks: 
RCDc_limit = 5116 
RCDWRc_limit = 3562 
WTRc_limit = 7676 
RTWc_limit = 28491 
CCDLc_limit = 26535 
rwq = 0 
CCDLc_limit_alone = 16159 
WTRc_limit_alone = 6303 
RTWc_limit_alone = 19488 

Commands details: 
total_CMD = 486694 
n_nop = 450078 
Read = 24398 
Write = 0 
L2_Alloc = 0 
L2_WB = 9545 
n_act = 1371 
n_pre = 1355 
n_ref = 0 
n_req = 29492 
total_req = 33943 

Dual Bus Interface Util: 
issued_total_row = 2726 
issued_total_col = 33943 
Row_Bus_Util =  0.005601 
CoL_Bus_Util = 0.069742 
Either_Row_CoL_Bus_Util = 0.075234 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.001447 
queue_avg = 2.391279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=486694 n_nop=448049 n_act=869 n_pre=853 n_ref_event=0 n_req=31600 n_rd=26142 n_rd_L2_A=0 n_write=0 n_wr_bk=10828 bw_util=0.1519
n_activity=119556 dram_eff=0.6185
bk0: 1616a 470963i bk1: 1626a 470440i bk2: 1616a 472342i bk3: 1630a 472051i bk4: 1832a 468648i bk5: 1890a 466805i bk6: 1920a 470228i bk7: 1990a 468820i bk8: 1920a 467581i bk9: 1956a 466875i bk10: 1520a 471847i bk11: 1498a 470342i bk12: 1280a 474084i bk13: 1276a 473563i bk14: 1280a 475739i bk15: 1292a 474448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972975
Row_Buffer_Locality_read = 0.986573
Row_Buffer_Locality_write = 0.907842
Bank_Level_Parallism = 2.603768
Bank_Level_Parallism_Col = 2.579751
Bank_Level_Parallism_Ready = 1.254868
write_to_read_ratio_blp_rw_average = 0.502989
GrpLevelPara = 1.793323 

BW Util details:
bwutil = 0.151923 
total_CMD = 486694 
util_bw = 73940 
Wasted_Col = 31606 
Wasted_Row = 4162 
Idle = 376986 

BW Util Bottlenecks: 
RCDc_limit = 2959 
RCDWRc_limit = 1850 
WTRc_limit = 8399 
RTWc_limit = 27997 
CCDLc_limit = 27718 
rwq = 0 
CCDLc_limit_alone = 16669 
WTRc_limit_alone = 6495 
RTWc_limit_alone = 18852 

Commands details: 
total_CMD = 486694 
n_nop = 448049 
Read = 26142 
Write = 0 
L2_Alloc = 0 
L2_WB = 10828 
n_act = 869 
n_pre = 853 
n_ref = 0 
n_req = 31600 
total_req = 36970 

Dual Bus Interface Util: 
issued_total_row = 1722 
issued_total_col = 36970 
Row_Bus_Util =  0.003538 
CoL_Bus_Util = 0.075961 
Either_Row_CoL_Bus_Util = 0.079403 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.001216 
queue_avg = 2.906496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=486694 n_nop=450217 n_act=1332 n_pre=1316 n_ref_event=227392 n_req=29417 n_rd=24332 n_rd_L2_A=0 n_write=0 n_wr_bk=9538 bw_util=0.1392
n_activity=122070 dram_eff=0.5549
bk0: 1458a 471699i bk1: 1596a 471850i bk2: 1464a 472415i bk3: 1624a 472706i bk4: 1666a 468870i bk5: 1840a 470035i bk6: 1676a 468655i bk7: 1920a 470542i bk8: 1640a 468236i bk9: 1920a 469092i bk10: 1260a 472697i bk11: 1480a 472563i bk12: 1144a 474528i bk13: 1280a 474220i bk14: 1084a 475969i bk15: 1280a 476261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955230
Row_Buffer_Locality_read = 0.977602
Row_Buffer_Locality_write = 0.848181
Bank_Level_Parallism = 2.442952
Bank_Level_Parallism_Col = 2.427190
Bank_Level_Parallism_Ready = 1.252251
write_to_read_ratio_blp_rw_average = 0.497910
GrpLevelPara = 1.718742 

BW Util details:
bwutil = 0.139184 
total_CMD = 486694 
util_bw = 67740 
Wasted_Col = 34265 
Wasted_Row = 7583 
Idle = 377106 

BW Util Bottlenecks: 
RCDc_limit = 5180 
RCDWRc_limit = 3337 
WTRc_limit = 7463 
RTWc_limit = 28136 
CCDLc_limit = 26080 
rwq = 0 
CCDLc_limit_alone = 15977 
WTRc_limit_alone = 6225 
RTWc_limit_alone = 19271 

Commands details: 
total_CMD = 486694 
n_nop = 450217 
Read = 24332 
Write = 0 
L2_Alloc = 0 
L2_WB = 9538 
n_act = 1332 
n_pre = 1316 
n_ref = 227392 
n_req = 29417 
total_req = 33870 

Dual Bus Interface Util: 
issued_total_row = 2648 
issued_total_col = 33870 
Row_Bus_Util =  0.005441 
CoL_Bus_Util = 0.069592 
Either_Row_CoL_Bus_Util = 0.074949 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001124 
queue_avg = 2.334506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=486694 n_nop=448168 n_act=851 n_pre=835 n_ref_event=0 n_req=31507 n_rd=26056 n_rd_L2_A=0 n_write=0 n_wr_bk=10815 bw_util=0.1515
n_activity=118958 dram_eff=0.6199
bk0: 1626a 470394i bk1: 1576a 470933i bk2: 1628a 472627i bk3: 1624a 472880i bk4: 1884a 467162i bk5: 1840a 469241i bk6: 1992a 469147i bk7: 1920a 469346i bk8: 1948a 467984i bk9: 1920a 468016i bk10: 1494a 472267i bk11: 1480a 471665i bk12: 1278a 473467i bk13: 1280a 473659i bk14: 1286a 475239i bk15: 1280a 475081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973466
Row_Buffer_Locality_read = 0.986798
Row_Buffer_Locality_write = 0.909741
Bank_Level_Parallism = 2.564677
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.242299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151516 
total_CMD = 486694 
util_bw = 73742 
Wasted_Col = 31963 
Wasted_Row = 3891 
Idle = 377098 

BW Util Bottlenecks: 
RCDc_limit = 2985 
RCDWRc_limit = 1720 
WTRc_limit = 8403 
RTWc_limit = 27927 
CCDLc_limit = 27777 
rwq = 0 
CCDLc_limit_alone = 16838 
WTRc_limit_alone = 6593 
RTWc_limit_alone = 18798 

Commands details: 
total_CMD = 486694 
n_nop = 448168 
Read = 26056 
Write = 0 
L2_Alloc = 0 
L2_WB = 10815 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 31507 
total_req = 36871 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 36871 
Row_Bus_Util =  0.003464 
CoL_Bus_Util = 0.075758 
Either_Row_CoL_Bus_Util = 0.079159 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.000805 
queue_avg = 2.920013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84080, Miss = 12262, Miss_rate = 0.146, Pending_hits = 6429, Reservation_fails = 5028
L2_cache_bank[1]: Access = 61076, Miss = 12944, Miss_rate = 0.212, Pending_hits = 6239, Reservation_fails = 4170
L2_cache_bank[2]: Access = 68130, Miss = 13322, Miss_rate = 0.196, Pending_hits = 6502, Reservation_fails = 3989
L2_cache_bank[3]: Access = 60212, Miss = 12944, Miss_rate = 0.215, Pending_hits = 6243, Reservation_fails = 5080
L2_cache_bank[4]: Access = 60976, Miss = 12984, Miss_rate = 0.213, Pending_hits = 6076, Reservation_fails = 3043
L2_cache_bank[5]: Access = 83984, Miss = 12246, Miss_rate = 0.146, Pending_hits = 6462, Reservation_fails = 6581
L2_cache_bank[6]: Access = 60224, Miss = 12984, Miss_rate = 0.216, Pending_hits = 5938, Reservation_fails = 3065
L2_cache_bank[7]: Access = 68366, Miss = 13332, Miss_rate = 0.195, Pending_hits = 6709, Reservation_fails = 4849
L2_cache_bank[8]: Access = 83570, Miss = 12248, Miss_rate = 0.147, Pending_hits = 6204, Reservation_fails = 5663
L2_cache_bank[9]: Access = 60796, Miss = 12940, Miss_rate = 0.213, Pending_hits = 6007, Reservation_fails = 3748
L2_cache_bank[10]: Access = 68146, Miss = 13310, Miss_rate = 0.195, Pending_hits = 6482, Reservation_fails = 3906
L2_cache_bank[11]: Access = 59784, Miss = 12920, Miss_rate = 0.216, Pending_hits = 5924, Reservation_fails = 3090
L2_total_cache_accesses = 819344
L2_total_cache_misses = 154436
L2_total_cache_miss_rate = 0.1885
L2_total_cache_pending_hits = 75215
L2_total_cache_reservation_fails = 52212
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 429401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112568
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1513
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19240
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4076
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 463
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40879
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1389
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144050
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1527
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9806
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40879
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=819344
icnt_total_pkts_simt_to_mem=312881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1060151
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1132025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230624
	minimum = 0 (at node 0)
	maximum = 0.00144732 (at node 5)
Accepted packet rate average = 0.000230624
	minimum = 0 (at node 0)
	maximum = 0.00477954 (at node 5)
Injected flit rate average = 0.000249324
	minimum = 0 (at node 0)
	maximum = 0.0019522 (at node 5)
Accepted flit rate average= 0.000249324
	minimum = 0 (at node 0)
	maximum = 0.00477954 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2945 (16 samples)
	minimum = 5 (16 samples)
	maximum = 283.062 (16 samples)
Network latency average = 17.3937 (16 samples)
	minimum = 5 (16 samples)
	maximum = 280.5 (16 samples)
Flit latency average = 16.7695 (16 samples)
	minimum = 5 (16 samples)
	maximum = 279.812 (16 samples)
Fragmentation average = 0.00163358 (16 samples)
	minimum = 0 (16 samples)
	maximum = 61.5625 (16 samples)
Injected packet rate average = 0.0743737 (16 samples)
	minimum = 0.0287693 (16 samples)
	maximum = 0.185222 (16 samples)
Accepted packet rate average = 0.0743737 (16 samples)
	minimum = 0.0304668 (16 samples)
	maximum = 0.109458 (16 samples)
Injected flit rate average = 0.0794253 (16 samples)
	minimum = 0.0374418 (16 samples)
	maximum = 0.185409 (16 samples)
Accepted flit rate average = 0.0794253 (16 samples)
	minimum = 0.04145 (16 samples)
	maximum = 0.109458 (16 samples)
Injected packet size average = 1.06792 (16 samples)
Accepted packet size average = 1.06792 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 19 sec (199 sec)
gpgpu_simulation_rate = 519214 (inst/sec)
gpgpu_simulation_rate = 2646 (cycle/sec)
gpgpu_silicon_slowdown = 377928x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 36318
gpu_sim_insn = 511680
gpu_ipc =      14.0889
gpu_tot_sim_cycle = 563051
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     184.4154
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6112% 
gpu_tot_occupancy = 34.6701% 
max_total_param_size = 0
gpu_stall_dramfull = 51537
gpu_stall_icnt2sh    = 109285
partiton_level_parallism =       0.0839
partiton_level_parallism_total  =       0.4332
partiton_level_parallism_util =       1.1244
partiton_level_parallism_util_total  =       1.8092
L2_BW  =       9.3186 GB/Sec
L2_BW_total  =      47.1670 GB/Sec
gpu_total_sim_rate=508996

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22502
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16968
L1D_cache:
	L1D_cache_core[0]: Access = 18948, Miss = 11044, Miss_rate = 0.583, Pending_hits = 1346, Reservation_fails = 4811
	L1D_cache_core[1]: Access = 18707, Miss = 11120, Miss_rate = 0.594, Pending_hits = 1062, Reservation_fails = 5696
	L1D_cache_core[2]: Access = 18948, Miss = 11140, Miss_rate = 0.588, Pending_hits = 1245, Reservation_fails = 6397
	L1D_cache_core[3]: Access = 18853, Miss = 11377, Miss_rate = 0.603, Pending_hits = 1190, Reservation_fails = 6717
	L1D_cache_core[4]: Access = 18853, Miss = 11108, Miss_rate = 0.589, Pending_hits = 1202, Reservation_fails = 5684
	L1D_cache_core[5]: Access = 18628, Miss = 11301, Miss_rate = 0.607, Pending_hits = 1089, Reservation_fails = 7070
	L1D_cache_core[6]: Access = 19124, Miss = 11419, Miss_rate = 0.597, Pending_hits = 1158, Reservation_fails = 6888
	L1D_cache_core[7]: Access = 18996, Miss = 11085, Miss_rate = 0.584, Pending_hits = 1303, Reservation_fails = 4112
	L1D_cache_core[8]: Access = 18996, Miss = 11333, Miss_rate = 0.597, Pending_hits = 1255, Reservation_fails = 7450
	L1D_cache_core[9]: Access = 19012, Miss = 11206, Miss_rate = 0.589, Pending_hits = 1186, Reservation_fails = 5585
	L1D_cache_core[10]: Access = 19060, Miss = 11159, Miss_rate = 0.585, Pending_hits = 1168, Reservation_fails = 5853
	L1D_cache_core[11]: Access = 18804, Miss = 11176, Miss_rate = 0.594, Pending_hits = 1164, Reservation_fails = 6538
	L1D_cache_core[12]: Access = 18853, Miss = 11176, Miss_rate = 0.593, Pending_hits = 1289, Reservation_fails = 6959
	L1D_cache_core[13]: Access = 18725, Miss = 11010, Miss_rate = 0.588, Pending_hits = 1411, Reservation_fails = 5716
	L1D_cache_core[14]: Access = 18948, Miss = 11491, Miss_rate = 0.606, Pending_hits = 1151, Reservation_fails = 7857
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 168145
	L1D_total_cache_miss_rate = 0.5932
	L1D_total_cache_pending_hits = 18219
	L1D_total_cache_reservation_fails = 93333
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102645
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1676680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22502
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16968
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72831
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1699182

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 87338
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5936
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 27
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16968
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
15486, 11331, 5301, 5301, 5301, 5301, 5301, 5301, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 188305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163596
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:666806	W0_Idle:3874660	W0_Scoreboard:3886472	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1308768 {8:163596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26175360 {40:654384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 1465 
max_icnt2mem_latency = 1103 
maxmrqlatency = 828 
max_icnt2sh_latency = 278 
averagemflatency = 263 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 56 
mrq_lat_table:36514 	14804 	19224 	17562 	26560 	26303 	25717 	14844 	2949 	857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	454916 	301805 	39962 	3393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6967 	377 	120 	214383 	10187 	8788 	2517 	537 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101086 	123632 	115814 	144043 	244522 	70955 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	461 	171 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     22425     15547     24238     17819     19271     19067     21914     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     22138     17792     24202     19050     18919     21176     21582     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     22948     15548     23882     17792     19592     19049     21207     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.469231 24.200001 14.566667 45.674419 11.494318 33.044777 13.686275 38.317459 12.729560 37.079365 14.532110 46.358974 18.324324 97.125000 24.629629 154.600006 
dram[1]: 22.306818 24.820513 41.916668 51.684212 22.930000 33.044777 27.560440 42.350876 20.974577 39.593220 32.898304 51.657143 39.200001 111.000000 87.888885 154.600006 
dram[2]: 24.481012 13.166667 47.707317 14.495868 34.061539 11.773255 33.859154 13.086957 37.079365 12.829114 50.162163 14.289720 86.333336 19.194445 154.800003 24.592592 
dram[3]: 24.481012 21.268818 54.333332 43.913044 33.044777 23.653061 36.984615 28.919540 35.938461 21.396551 47.589745 31.433332 111.000000 41.500000 154.800003 79.250000 
dram[4]: 13.753968 23.975000 14.857142 43.644444 11.574713 34.215385 14.183674 37.138462 13.503356 34.865673 15.765306 46.358974 19.208334 97.125000 26.260000 154.600006 
dram[5]: 21.031916 27.114286 48.047619 57.764706 23.793814 36.459015 26.776596 39.573769 20.798319 34.865673 32.362068 44.097561 39.450001 111.000000 87.277779 154.600006 
average row locality = 185334/6812 = 27.206987
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       463       592       539       680       601       764       628       812       638       832       511       656       420       548       408       532 
dram[1]:       602       592       706       680       792       764       840       812       863       832       689       656       562       548       548       532 
dram[2]:       588       468       680       538       764       601       808       633       832       639       672       495       548       419       536       404 
dram[3]:       588       614       680       706       764       800       808       844       832       864       672       672       548       560       536       544 
dram[4]:       467       596       538       680       598       768       629       812       639       832       498       656       420       548       405       532 
dram[5]:       611       596       706       680       798       768       843       812       864       832       670       656       565       548       542       532 
total dram writes = 61940
bank skew: 864/404 = 2.14
chip skew: 11032/9618 = 1.15
average mf latency per bank:
dram[0]:       8878      3643      7370      3420      6734      3466      6071      2373      5289      1748      5041      1572      5172      1657      5297      1686
dram[1]:       4601      3499      4114      3327      4717      3385      3794      2428      2777      1764      2430      1530      2433      1483      2606      1574
dram[2]:       3742      8148      3401      7210      3462      6500      2450      5809      1774      4929      1584      4918      1643      4605      1627      4969
dram[3]:       3584      4263      3265      4103      3487      4444      2528      3475      1783      2541      1487      2319      1529      2290      1547      2509
dram[4]:       8018      3588      7170      3486      7078      3402      6107      2414      4908      1777      4479      1614      4379      1619      4656      1648
dram[5]:       4168      3435      3858      3369      4238      3357      3357      2493      2597      1777      2274      1544      2235      1532      2451      1601
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1218       963       541       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1289       911       452       830       503
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1178       934       589       622       497       802
dram[3]:        666       756       634       904      1317      1280      1257      1265      1180      1332      1189      1465       497       853       421       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       884      1266       664       496       722       501
dram[5]:        741       483       835       706      1428      1301      1389      1293      1353      1291      1448      1311       658       549       820       495
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520251 n_nop=483436 n_act=1367 n_pre=1351 n_ref_event=94837905808976 n_req=29682 n_rd=24552 n_rd_L2_A=0 n_write=0 n_wr_bk=9624 bw_util=0.1314
n_activity=123729 dram_eff=0.5524
bk0: 1486a 505483i bk1: 1640a 505305i bk2: 1442a 506242i bk3: 1624a 506284i bk4: 1674a 501925i bk5: 1832a 502952i bk6: 1728a 503353i bk7: 2008a 503539i bk8: 1652a 501615i bk9: 1920a 502765i bk10: 1288a 505510i bk11: 1480a 505739i bk12: 1120a 508040i bk13: 1280a 508696i bk14: 1098a 509586i bk15: 1280a 509677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954316
Row_Buffer_Locality_read = 0.977395
Row_Buffer_Locality_write = 0.843860
Bank_Level_Parallism = 2.424288
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.238127
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131383 
total_CMD = 520251 
util_bw = 68352 
Wasted_Col = 35311 
Wasted_Row = 7092 
Idle = 409496 

BW Util Bottlenecks: 
RCDc_limit = 5006 
RCDWRc_limit = 3541 
WTRc_limit = 8021 
RTWc_limit = 28881 
CCDLc_limit = 27636 
rwq = 0 
CCDLc_limit_alone = 16839 
WTRc_limit_alone = 6386 
RTWc_limit_alone = 19719 

Commands details: 
total_CMD = 520251 
n_nop = 483436 
Read = 24552 
Write = 0 
L2_Alloc = 0 
L2_WB = 9624 
n_act = 1367 
n_pre = 1351 
n_ref = 94837905808976 
n_req = 29682 
total_req = 34176 

Dual Bus Interface Util: 
issued_total_row = 2718 
issued_total_col = 34176 
Row_Bus_Util =  0.005224 
CoL_Bus_Util = 0.065691 
Either_Row_CoL_Bus_Util = 0.070764 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.002146 
queue_avg = 2.197585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 563116 -   mf: uid=2976503, sid4294967295:w4294967295, part=1, addr=0xc00c7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (563016), 
Ready @ 563126 -   mf: uid=2976504, sid4294967295:w4294967295, part=1, addr=0xc007f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (563026), 
Ready @ 563137 -   mf: uid=2976505, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (563037), 
Ready @ 563139 -   mf: uid=2976506, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (563039), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520251 n_nop=480893 n_act=934 n_pre=918 n_ref_event=94837906655344 n_req=32114 n_rd=26534 n_rd_L2_A=0 n_write=0 n_wr_bk=11018 bw_util=0.1444
n_activity=123907 dram_eff=0.6061
bk0: 1658a 503721i bk1: 1640a 504098i bk2: 1654a 505419i bk3: 1624a 506754i bk4: 1890a 500314i bk5: 1832a 501878i bk6: 2072a 502614i bk7: 2008a 503639i bk8: 2026a 500039i bk9: 1920a 500955i bk10: 1586a 504082i bk11: 1480a 505302i bk12: 1284a 506157i bk13: 1280a 507530i bk14: 1300a 508296i bk15: 1280a 508911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971352
Row_Buffer_Locality_read = 0.985867
Row_Buffer_Locality_write = 0.902330
Bank_Level_Parallism = 2.542625
Bank_Level_Parallism_Col = 2.522715
Bank_Level_Parallism_Ready = 1.236330
write_to_read_ratio_blp_rw_average = 0.518421
GrpLevelPara = 1.749147 

BW Util details:
bwutil = 0.144361 
total_CMD = 520251 
util_bw = 75104 
Wasted_Col = 33429 
Wasted_Row = 4794 
Idle = 406924 

BW Util Bottlenecks: 
RCDc_limit = 3227 
RCDWRc_limit = 2076 
WTRc_limit = 8094 
RTWc_limit = 29615 
CCDLc_limit = 28891 
rwq = 0 
CCDLc_limit_alone = 17436 
WTRc_limit_alone = 6364 
RTWc_limit_alone = 19890 

Commands details: 
total_CMD = 520251 
n_nop = 480893 
Read = 26534 
Write = 0 
L2_Alloc = 0 
L2_WB = 11018 
n_act = 934 
n_pre = 918 
n_ref = 94837906655344 
n_req = 32114 
total_req = 37552 

Dual Bus Interface Util: 
issued_total_row = 1852 
issued_total_col = 37552 
Row_Bus_Util =  0.003560 
CoL_Bus_Util = 0.072181 
Either_Row_CoL_Bus_Util = 0.075652 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.001169 
queue_avg = 2.737903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520251 n_nop=483387 n_act=1375 n_pre=1359 n_ref_event=0 n_req=29692 n_rd=24558 n_rd_L2_A=0 n_write=0 n_wr_bk=9625 bw_util=0.1314
n_activity=123935 dram_eff=0.5516
bk0: 1640a 504806i bk1: 1472a 505033i bk2: 1616a 505853i bk3: 1450a 505359i bk4: 1832a 503079i bk5: 1674a 501723i bk6: 2000a 504320i bk7: 1736a 502402i bk8: 1920a 502792i bk9: 1654a 501857i bk10: 1520a 506559i bk11: 1242a 505066i bk12: 1280a 507927i bk13: 1144a 508403i bk14: 1280a 509611i bk15: 1098a 509675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954163
Row_Buffer_Locality_read = 0.977319
Row_Buffer_Locality_write = 0.843397
Bank_Level_Parallism = 2.442951
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.253726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131410 
total_CMD = 520251 
util_bw = 68366 
Wasted_Col = 35120 
Wasted_Row = 7340 
Idle = 409425 

BW Util Bottlenecks: 
RCDc_limit = 5140 
RCDWRc_limit = 3571 
WTRc_limit = 7679 
RTWc_limit = 28869 
CCDLc_limit = 26864 
rwq = 0 
CCDLc_limit_alone = 16336 
WTRc_limit_alone = 6306 
RTWc_limit_alone = 19714 

Commands details: 
total_CMD = 520251 
n_nop = 483387 
Read = 24558 
Write = 0 
L2_Alloc = 0 
L2_WB = 9625 
n_act = 1375 
n_pre = 1359 
n_ref = 0 
n_req = 29692 
total_req = 34183 

Dual Bus Interface Util: 
issued_total_row = 2734 
issued_total_col = 34183 
Row_Bus_Util =  0.005255 
CoL_Bus_Util = 0.065705 
Either_Row_CoL_Bus_Util = 0.070858 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.001438 
queue_avg = 2.238664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 563114 -   mf: uid=2976502, sid4294967295:w4294967295, part=3, addr=0xc00ff900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (563014), 
Ready @ 563142 -   mf: uid=2976507, sid4294967295:w4294967295, part=3, addr=0xc003f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (563042), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520251 n_nop=480814 n_act=948 n_pre=932 n_ref_event=0 n_req=32164 n_rd=26574 n_rd_L2_A=0 n_write=0 n_wr_bk=11032 bw_util=0.1446
n_activity=123823 dram_eff=0.6074
bk0: 1640a 504470i bk1: 1666a 503632i bk2: 1616a 505901i bk3: 1662a 505208i bk4: 1832a 502213i bk5: 1910a 500178i bk6: 2000a 503716i bk7: 2078a 501833i bk8: 1920a 501156i bk9: 2032a 499445i bk10: 1520a 504965i bk11: 1542a 503126i bk12: 1280a 507454i bk13: 1292a 506692i bk14: 1280a 509258i bk15: 1304a 507928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970992
Row_Buffer_Locality_read = 0.985738
Row_Buffer_Locality_write = 0.900894
Bank_Level_Parallism = 2.570119
Bank_Level_Parallism_Col = 2.551378
Bank_Level_Parallism_Ready = 1.251889
write_to_read_ratio_blp_rw_average = 0.504513
GrpLevelPara = 1.775854 

BW Util details:
bwutil = 0.144569 
total_CMD = 520251 
util_bw = 75212 
Wasted_Col = 33086 
Wasted_Row = 4845 
Idle = 407108 

BW Util Bottlenecks: 
RCDc_limit = 3277 
RCDWRc_limit = 2160 
WTRc_limit = 8618 
RTWc_limit = 28795 
CCDLc_limit = 28462 
rwq = 0 
CCDLc_limit_alone = 17125 
WTRc_limit_alone = 6685 
RTWc_limit_alone = 19391 

Commands details: 
total_CMD = 520251 
n_nop = 480814 
Read = 26574 
Write = 0 
L2_Alloc = 0 
L2_WB = 11032 
n_act = 948 
n_pre = 932 
n_ref = 0 
n_req = 32164 
total_req = 37606 

Dual Bus Interface Util: 
issued_total_row = 1880 
issued_total_col = 37606 
Row_Bus_Util =  0.003614 
CoL_Bus_Util = 0.072284 
Either_Row_CoL_Bus_Util = 0.075804 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.001242 
queue_avg = 2.729675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72967
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520251 n_nop=483524 n_act=1337 n_pre=1321 n_ref_event=227392 n_req=29617 n_rd=24492 n_rd_L2_A=0 n_write=0 n_wr_bk=9618 bw_util=0.1311
n_activity=123297 dram_eff=0.5533
bk0: 1466a 505248i bk1: 1620a 505352i bk2: 1464a 505970i bk3: 1624a 506263i bk4: 1666a 502428i bk5: 1840a 503594i bk6: 1716a 502140i bk7: 2008a 503951i bk8: 1640a 501792i bk9: 1920a 502650i bk10: 1260a 506021i bk11: 1480a 505655i bk12: 1144a 508035i bk13: 1280a 507655i bk14: 1084a 509524i bk15: 1280a 509818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955363
Row_Buffer_Locality_read = 0.977625
Row_Buffer_Locality_write = 0.848976
Bank_Level_Parallism = 2.433897
Bank_Level_Parallism_Col = 2.417592
Bank_Level_Parallism_Ready = 1.250482
write_to_read_ratio_blp_rw_average = 0.500213
GrpLevelPara = 1.712155 

BW Util details:
bwutil = 0.131129 
total_CMD = 520251 
util_bw = 68220 
Wasted_Col = 34739 
Wasted_Row = 7614 
Idle = 409678 

BW Util Bottlenecks: 
RCDc_limit = 5216 
RCDWRc_limit = 3349 
WTRc_limit = 7466 
RTWc_limit = 28517 
CCDLc_limit = 26409 
rwq = 0 
CCDLc_limit_alone = 16150 
WTRc_limit_alone = 6228 
RTWc_limit_alone = 19496 

Commands details: 
total_CMD = 520251 
n_nop = 483524 
Read = 24492 
Write = 0 
L2_Alloc = 0 
L2_WB = 9618 
n_act = 1337 
n_pre = 1321 
n_ref = 227392 
n_req = 29617 
total_req = 34110 

Dual Bus Interface Util: 
issued_total_row = 2658 
issued_total_col = 34110 
Row_Bus_Util =  0.005109 
CoL_Bus_Util = 0.065565 
Either_Row_CoL_Bus_Util = 0.070595 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001116 
queue_avg = 2.185741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520251 n_nop=480927 n_act=935 n_pre=919 n_ref_event=0 n_req=32065 n_rd=26480 n_rd_L2_A=0 n_write=0 n_wr_bk=11023 bw_util=0.1442
n_activity=123311 dram_eff=0.6083
bk0: 1666a 503542i bk1: 1600a 504431i bk2: 1660a 505774i bk3: 1624a 506437i bk4: 1900a 500430i bk5: 1840a 502814i bk6: 2080a 502164i bk7: 2008a 502784i bk8: 2024a 500544i bk9: 1920a 501536i bk10: 1534a 505101i bk11: 1480a 504740i bk12: 1290a 506590i bk13: 1280a 507076i bk14: 1294a 508733i bk15: 1280a 508631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971308
Row_Buffer_Locality_read = 0.985989
Row_Buffer_Locality_write = 0.901701
Bank_Level_Parallism = 2.530546
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.239178
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.144173 
total_CMD = 520251 
util_bw = 75006 
Wasted_Col = 33566 
Wasted_Row = 4593 
Idle = 407086 

BW Util Bottlenecks: 
RCDc_limit = 3313 
RCDWRc_limit = 2052 
WTRc_limit = 8607 
RTWc_limit = 28784 
CCDLc_limit = 28519 
rwq = 0 
CCDLc_limit_alone = 17276 
WTRc_limit_alone = 6771 
RTWc_limit_alone = 19377 

Commands details: 
total_CMD = 520251 
n_nop = 480927 
Read = 26480 
Write = 0 
L2_Alloc = 0 
L2_WB = 11023 
n_act = 935 
n_pre = 919 
n_ref = 0 
n_req = 32065 
total_req = 37503 

Dual Bus Interface Util: 
issued_total_row = 1854 
issued_total_col = 37503 
Row_Bus_Util =  0.003564 
CoL_Bus_Util = 0.072086 
Either_Row_CoL_Bus_Util = 0.075587 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.000839 
queue_avg = 2.742363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84620, Miss = 12318, Miss_rate = 0.146, Pending_hits = 6517, Reservation_fails = 5478
L2_cache_bank[1]: Access = 61812, Miss = 13064, Miss_rate = 0.211, Pending_hits = 6419, Reservation_fails = 4921
L2_cache_bank[2]: Access = 69804, Miss = 13714, Miss_rate = 0.196, Pending_hits = 6634, Reservation_fails = 4708
L2_cache_bank[3]: Access = 60948, Miss = 13064, Miss_rate = 0.214, Pending_hits = 6427, Reservation_fails = 5986
L2_cache_bank[4]: Access = 61576, Miss = 13088, Miss_rate = 0.213, Pending_hits = 6228, Reservation_fails = 3651
L2_cache_bank[5]: Access = 84480, Miss = 12302, Miss_rate = 0.146, Pending_hits = 6534, Reservation_fails = 6819
L2_cache_bank[6]: Access = 60824, Miss = 13088, Miss_rate = 0.215, Pending_hits = 6090, Reservation_fails = 3697
L2_cache_bank[7]: Access = 70056, Miss = 13742, Miss_rate = 0.196, Pending_hits = 6849, Reservation_fails = 5614
L2_cache_bank[8]: Access = 84050, Miss = 12296, Miss_rate = 0.146, Pending_hits = 6268, Reservation_fails = 5879
L2_cache_bank[9]: Access = 61412, Miss = 13052, Miss_rate = 0.213, Pending_hits = 6167, Reservation_fails = 4415
L2_cache_bank[10]: Access = 69938, Miss = 13702, Miss_rate = 0.196, Pending_hits = 6618, Reservation_fails = 4656
L2_cache_bank[11]: Access = 60400, Miss = 13032, Miss_rate = 0.216, Pending_hits = 6084, Reservation_fails = 3753
L2_total_cache_accesses = 829920
L2_total_cache_misses = 156462
L2_total_cache_miss_rate = 0.1885
L2_total_cache_pending_hits = 76835
L2_total_cache_reservation_fails = 59577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 113705
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1636
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4864
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 529
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1587
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 654384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 145662
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29844
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1528
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9806
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 48243
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=829920
icnt_total_pkts_simt_to_mem=316734
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.62688
	minimum = 5
	maximum = 51
Network latency average = 5.60868
	minimum = 5
	maximum = 50
Slowest packet = 1073241
Flit latency average = 5.96978
	minimum = 5
	maximum = 49
Slowest flit = 1146018
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0138927
	minimum = 0.00429539 (at node 5)
	maximum = 0.0493419 (at node 25)
Accepted packet rate average = 0.0138927
	minimum = 0.00357949 (at node 23)
	maximum = 0.0208161 (at node 0)
Injected flit rate average = 0.0147147
	minimum = 0.00514896 (at node 5)
	maximum = 0.0493419 (at node 25)
Accepted flit rate average= 0.0147147
	minimum = 0.00413018 (at node 23)
	maximum = 0.0208161 (at node 0)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5493 (17 samples)
	minimum = 5 (17 samples)
	maximum = 269.412 (17 samples)
Network latency average = 16.7005 (17 samples)
	minimum = 5 (17 samples)
	maximum = 266.941 (17 samples)
Flit latency average = 16.1342 (17 samples)
	minimum = 5 (17 samples)
	maximum = 266.235 (17 samples)
Fragmentation average = 0.00153748 (17 samples)
	minimum = 0 (17 samples)
	maximum = 57.9412 (17 samples)
Injected packet rate average = 0.070816 (17 samples)
	minimum = 0.0273296 (17 samples)
	maximum = 0.177229 (17 samples)
Accepted packet rate average = 0.070816 (17 samples)
	minimum = 0.0288852 (17 samples)
	maximum = 0.104243 (17 samples)
Injected flit rate average = 0.0756188 (17 samples)
	minimum = 0.0355422 (17 samples)
	maximum = 0.177405 (17 samples)
Accepted flit rate average = 0.0756188 (17 samples)
	minimum = 0.0392547 (17 samples)
	maximum = 0.104243 (17 samples)
Injected packet size average = 1.06782 (17 samples)
Accepted packet size average = 1.06782 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 24 sec (204 sec)
gpgpu_simulation_rate = 508996 (inst/sec)
gpgpu_simulation_rate = 2760 (cycle/sec)
gpgpu_silicon_slowdown = 362318x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 28534
gpu_sim_insn = 16094208
gpu_ipc =     564.0362
gpu_tot_sim_cycle = 591585
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     202.7257
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.0507% 
gpu_tot_occupancy = 37.5765% 
max_total_param_size = 0
gpu_stall_dramfull = 66571
gpu_stall_icnt2sh    = 134047
partiton_level_parallism =       1.2837
partiton_level_parallism_total  =       0.4742
partiton_level_parallism_util =       1.8893
partiton_level_parallism_util_total  =       1.8193
L2_BW  =     140.0491 GB/Sec
L2_BW_total  =      51.6470 GB/Sec
gpu_total_sim_rate=519175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24715
	L1I_total_cache_miss_rate = 0.0127
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20495
L1D_cache:
	L1D_cache_core[0]: Access = 21828, Miss = 12823, Miss_rate = 0.587, Pending_hits = 1534, Reservation_fails = 6704
	L1D_cache_core[1]: Access = 21587, Miss = 12902, Miss_rate = 0.598, Pending_hits = 1270, Reservation_fails = 8106
	L1D_cache_core[2]: Access = 21828, Miss = 12933, Miss_rate = 0.592, Pending_hits = 1397, Reservation_fails = 7544
	L1D_cache_core[3]: Access = 21733, Miss = 13158, Miss_rate = 0.605, Pending_hits = 1369, Reservation_fails = 8012
	L1D_cache_core[4]: Access = 21797, Miss = 12857, Miss_rate = 0.590, Pending_hits = 1493, Reservation_fails = 6799
	L1D_cache_core[5]: Access = 21508, Miss = 13075, Miss_rate = 0.608, Pending_hits = 1322, Reservation_fails = 7964
	L1D_cache_core[6]: Access = 21940, Miss = 13210, Miss_rate = 0.602, Pending_hits = 1358, Reservation_fails = 8415
	L1D_cache_core[7]: Access = 21812, Miss = 12778, Miss_rate = 0.586, Pending_hits = 1475, Reservation_fails = 5065
	L1D_cache_core[8]: Access = 21876, Miss = 13060, Miss_rate = 0.597, Pending_hits = 1423, Reservation_fails = 8202
	L1D_cache_core[9]: Access = 21956, Miss = 12961, Miss_rate = 0.590, Pending_hits = 1356, Reservation_fails = 6653
	L1D_cache_core[10]: Access = 21876, Miss = 12857, Miss_rate = 0.588, Pending_hits = 1330, Reservation_fails = 6610
	L1D_cache_core[11]: Access = 21684, Miss = 12838, Miss_rate = 0.592, Pending_hits = 1332, Reservation_fails = 7582
	L1D_cache_core[12]: Access = 21733, Miss = 12947, Miss_rate = 0.596, Pending_hits = 1488, Reservation_fails = 9141
	L1D_cache_core[13]: Access = 21669, Miss = 12807, Miss_rate = 0.591, Pending_hits = 1532, Reservation_fails = 6892
	L1D_cache_core[14]: Access = 21892, Miss = 13334, Miss_rate = 0.609, Pending_hits = 1321, Reservation_fails = 9711
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 194540
	L1D_total_cache_miss_rate = 0.5954
	L1D_total_cache_pending_hits = 21000
	L1D_total_cache_reservation_fails = 113400
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1928643
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20495
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1953358

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 101465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11841
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20495
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16416, 12261, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 212254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189333
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14414
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:768114	W0_Idle:3887068	W0_Scoreboard:4116302	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1514664 {8:189333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30293280 {40:757332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 58 
mrq_lat_table:41630 	16887 	21837 	20219 	29813 	30521 	29948 	17630 	3594 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512946 	354654 	52945 	4111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7007 	398 	121 	246227 	12229 	10777 	3111 	634 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111715 	140548 	131268 	164214 	292751 	84136 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	214 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     22425     15547     24238     17819     19271     19067     21914     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     22138     17792     24202     19050     18919     21176     21582     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     22948     15548     23882     17792     19592     19049     21207     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.477273 27.512196 15.639344 50.755554 12.150000 35.830986 14.394904 40.955223 13.476191 34.765430 15.426087 47.347828 20.080000 109.176468 26.981817 168.727280 
dram[1]: 24.326086 28.200001 44.450981 57.099998 24.336449 34.849316 29.178947 44.983608 21.108696 37.546665 31.291666 47.347828 44.926830 123.733330 96.526314 168.727280 
dram[2]: 27.827160 14.223881 52.930233 15.560976 36.840580 12.448864 36.480000 13.763637 35.645569 13.739394 50.818180 15.123894 97.684212 21.013699 168.727280 26.981817 
dram[3]: 27.827160 23.112246 59.894737 46.428570 34.821918 24.542055 39.652172 30.527473 34.765430 21.783583 45.632652 30.830986 123.733330 47.487179 168.727280 80.173912 
dram[4]: 14.789062 27.341463 15.933885 48.595745 12.235955 37.014492 14.907285 39.768116 14.253164 34.765430 16.844660 48.400002 21.027397 109.176468 28.764706 168.727280 
dram[5]: 22.979591 30.805555 50.400002 63.444443 25.144230 38.119404 28.316326 42.215385 21.503704 33.523811 31.492754 43.560001 45.365852 123.733330 95.578949 168.727280 
average row locality = 213190/7287 = 29.256210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       527       720       603       808       673       912       704       960       734      1024       587       804       464       640       460       640 
dram[1]:       701       720       805       808       911       912       957       960      1025      1024       810       804       636       640       627       640 
dram[2]:       716       532       808       602       908       677       960       705      1024       735       824       567       640       467       640       460 
dram[3]:       716       713       808       805       908       920       960       957      1024      1025       824       790       640       636       640       628 
dram[4]:       531       724       602       808       670       916       705       960       735      1024       574       804       468       640       457       640 
dram[5]:       710       724       804       808       916       916       957       960      1024      1024       786       804       639       640       623       640 
total dram writes = 72732
bank skew: 1025/457 = 2.24
chip skew: 12994/11258 = 1.15
average mf latency per bank:
dram[0]:       7950      3214      6721      3093      6133      3086      5971      3113      4811      1784      4597      1782      4859      1756      4868      1704
dram[1]:       4895      3103      4421      3007      4788      3020      4943      3101      3192      1790      3167      1720      3209      1572      3293      1626
dram[2]:       3287      7317      3060      6580      3095      5894      3033      5900      1799      4514      1745      4511      1682      4310      1644      4558
dram[3]:       3165      4390      2954      4310      3131      4496      3060      4660      1813      2957      1657      3027      1629      2841      1618      3030
dram[4]:       7204      3173      6535      3149      6442      3047      6008      3112      4467      1777      4104      1785      4111      1657      4304      1663
dram[5]:       4476      3048      4218      3049      4443      2999      4715      3135      3079      1798      3085      1704      2924      1611      3086      1641
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963       567       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553       911       616       830       570
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1308       934       589       622       497       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465       631       853       616       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1266       664       501       722       569
dram[5]:        741       483       835       706      1428      1301      1389      1293      1353      1291      1448      1388       757       619       820       593
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546616 n_nop=504705 n_act=1435 n_pre=1419 n_ref_event=94837905808976 n_req=33828 n_rd=27880 n_rd_L2_A=0 n_write=0 n_wr_bk=11260 bw_util=0.1432
n_activity=139170 dram_eff=0.5625
bk0: 1614a 529761i bk1: 1896a 528268i bk2: 1570a 530319i bk3: 1880a 529562i bk4: 1802a 526431i bk5: 2088a 526288i bk6: 1856a 528095i bk7: 2264a 526384i bk8: 1844a 525971i bk9: 2304a 525338i bk10: 1440a 530334i bk11: 1776a 528596i bk12: 1248a 532480i bk13: 1536a 532300i bk14: 1226a 534540i bk15: 1536a 533601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957905
Row_Buffer_Locality_read = 0.979448
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 2.496972
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.251833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143208 
total_CMD = 546616 
util_bw = 78280 
Wasted_Col = 39825 
Wasted_Row = 7305 
Idle = 421206 

BW Util Bottlenecks: 
RCDc_limit = 5124 
RCDWRc_limit = 3711 
WTRc_limit = 9370 
RTWc_limit = 34044 
CCDLc_limit = 32358 
rwq = 0 
CCDLc_limit_alone = 19293 
WTRc_limit_alone = 7356 
RTWc_limit_alone = 22993 

Commands details: 
total_CMD = 546616 
n_nop = 504705 
Read = 27880 
Write = 0 
L2_Alloc = 0 
L2_WB = 11260 
n_act = 1435 
n_pre = 1419 
n_ref = 94837905808976 
n_req = 33828 
total_req = 39140 

Dual Bus Interface Util: 
issued_total_row = 2854 
issued_total_col = 39140 
Row_Bus_Util =  0.005221 
CoL_Bus_Util = 0.071604 
Either_Row_CoL_Bus_Util = 0.076674 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.001980 
queue_avg = 2.493246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546616 n_nop=500971 n_act=1030 n_pre=1014 n_ref_event=94837906655344 n_req=37257 n_rd=30674 n_rd_L2_A=0 n_write=0 n_wr_bk=12980 bw_util=0.1597
n_activity=141625 dram_eff=0.6165
bk0: 1882a 526879i bk1: 1896a 527489i bk2: 1858a 528582i bk3: 1880a 530139i bk4: 2138a 523056i bk5: 2088a 524708i bk6: 2276a 526130i bk7: 2264a 526416i bk8: 2374a 521925i bk9: 2304a 522820i bk10: 1834a 526987i bk11: 1776a 528033i bk12: 1520a 530193i bk13: 1536a 530981i bk14: 1512a 532565i bk15: 1536a 532525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972730
Row_Buffer_Locality_read = 0.986894
Row_Buffer_Locality_write = 0.906729
Bank_Level_Parallism = 2.653337
Bank_Level_Parallism_Col = 2.633293
Bank_Level_Parallism_Ready = 1.261086
write_to_read_ratio_blp_rw_average = 0.527874
GrpLevelPara = 1.791310 

BW Util details:
bwutil = 0.159725 
total_CMD = 546616 
util_bw = 87308 
Wasted_Col = 37941 
Wasted_Row = 5005 
Idle = 416362 

BW Util Bottlenecks: 
RCDc_limit = 3383 
RCDWRc_limit = 2260 
WTRc_limit = 9746 
RTWc_limit = 35253 
CCDLc_limit = 33329 
rwq = 0 
CCDLc_limit_alone = 19797 
WTRc_limit_alone = 7699 
RTWc_limit_alone = 23768 

Commands details: 
total_CMD = 546616 
n_nop = 500971 
Read = 30674 
Write = 0 
L2_Alloc = 0 
L2_WB = 12980 
n_act = 1030 
n_pre = 1014 
n_ref = 94837906655344 
n_req = 37257 
total_req = 43654 

Dual Bus Interface Util: 
issued_total_row = 2044 
issued_total_col = 43654 
Row_Bus_Util =  0.003739 
CoL_Bus_Util = 0.079862 
Either_Row_CoL_Bus_Util = 0.083505 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.001161 
queue_avg = 3.103056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546616 n_nop=504653 n_act=1439 n_pre=1423 n_ref_event=0 n_req=33848 n_rd=27894 n_rd_L2_A=0 n_write=0 n_wr_bk=11265 bw_util=0.1433
n_activity=139117 dram_eff=0.563
bk0: 1896a 527845i bk1: 1608a 528834i bk2: 1872a 529093i bk3: 1578a 529562i bk4: 2088a 526336i bk5: 1802a 525960i bk6: 2256a 527737i bk7: 1864a 527252i bk8: 2304a 525274i bk9: 1846a 526061i bk10: 1824a 529844i bk11: 1386a 529456i bk12: 1536a 531777i bk13: 1272a 533049i bk14: 1536a 533594i bk15: 1226a 534348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957900
Row_Buffer_Locality_read = 0.979458
Row_Buffer_Locality_write = 0.856903
Bank_Level_Parallism = 2.517797
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.267480
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143278 
total_CMD = 546616 
util_bw = 78318 
Wasted_Col = 39441 
Wasted_Row = 7502 
Idle = 421355 

BW Util Bottlenecks: 
RCDc_limit = 5241 
RCDWRc_limit = 3699 
WTRc_limit = 9009 
RTWc_limit = 33695 
CCDLc_limit = 31303 
rwq = 0 
CCDLc_limit_alone = 18679 
WTRc_limit_alone = 7309 
RTWc_limit_alone = 22771 

Commands details: 
total_CMD = 546616 
n_nop = 504653 
Read = 27894 
Write = 0 
L2_Alloc = 0 
L2_WB = 11265 
n_act = 1439 
n_pre = 1423 
n_ref = 0 
n_req = 33848 
total_req = 39159 

Dual Bus Interface Util: 
issued_total_row = 2862 
issued_total_col = 39159 
Row_Bus_Util =  0.005236 
CoL_Bus_Util = 0.071639 
Either_Row_CoL_Bus_Util = 0.076769 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.001382 
queue_avg = 2.510056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546616 n_nop=500875 n_act=1044 n_pre=1028 n_ref_event=0 n_req=37320 n_rd=30726 n_rd_L2_A=0 n_write=0 n_wr_bk=12994 bw_util=0.16
n_activity=141593 dram_eff=0.6175
bk0: 1896a 527331i bk1: 1902a 526934i bk2: 1872a 529127i bk3: 1866a 528103i bk4: 2088a 524888i bk5: 2154a 523064i bk6: 2256a 526827i bk7: 2282a 525480i bk8: 2304a 523638i bk9: 2380a 521514i bk10: 1824a 527812i bk11: 1782a 526103i bk12: 1536a 530683i bk13: 1528a 530292i bk14: 1536a 533014i bk15: 1520a 532063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972428
Row_Buffer_Locality_read = 0.986754
Row_Buffer_Locality_write = 0.905672
Bank_Level_Parallism = 2.675570
Bank_Level_Parallism_Col = 2.658374
Bank_Level_Parallism_Ready = 1.274691
write_to_read_ratio_blp_rw_average = 0.512957
GrpLevelPara = 1.818987 

BW Util details:
bwutil = 0.159966 
total_CMD = 546616 
util_bw = 87440 
Wasted_Col = 37582 
Wasted_Row = 5138 
Idle = 416456 

BW Util Bottlenecks: 
RCDc_limit = 3509 
RCDWRc_limit = 2337 
WTRc_limit = 10483 
RTWc_limit = 34326 
CCDLc_limit = 32546 
rwq = 0 
CCDLc_limit_alone = 19307 
WTRc_limit_alone = 8203 
RTWc_limit_alone = 23367 

Commands details: 
total_CMD = 546616 
n_nop = 500875 
Read = 30726 
Write = 0 
L2_Alloc = 0 
L2_WB = 12994 
n_act = 1044 
n_pre = 1028 
n_ref = 0 
n_req = 37320 
total_req = 43720 

Dual Bus Interface Util: 
issued_total_row = 2072 
issued_total_col = 43720 
Row_Bus_Util =  0.003791 
CoL_Bus_Util = 0.079983 
Either_Row_CoL_Bus_Util = 0.083680 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.001115 
queue_avg = 3.095310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546616 n_nop=504799 n_act=1399 n_pre=1383 n_ref_event=227392 n_req=33769 n_rd=27824 n_rd_L2_A=0 n_write=0 n_wr_bk=11258 bw_util=0.143
n_activity=138688 dram_eff=0.5636
bk0: 1594a 529228i bk1: 1880a 528653i bk2: 1592a 530563i bk3: 1880a 530118i bk4: 1794a 526918i bk5: 2096a 526496i bk6: 1844a 526885i bk7: 2264a 527310i bk8: 1832a 526042i bk9: 2304a 525440i bk10: 1412a 530507i bk11: 1776a 528800i bk12: 1272a 532688i bk13: 1536a 531488i bk14: 1212a 534466i bk15: 1536a 533513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959016
Row_Buffer_Locality_read = 0.979766
Row_Buffer_Locality_write = 0.861901
Bank_Level_Parallism = 2.496447
Bank_Level_Parallism_Col = 2.482989
Bank_Level_Parallism_Ready = 1.259132
write_to_read_ratio_blp_rw_average = 0.508424
GrpLevelPara = 1.726433 

BW Util details:
bwutil = 0.142996 
total_CMD = 546616 
util_bw = 78164 
Wasted_Col = 39150 
Wasted_Row = 7784 
Idle = 421518 

BW Util Bottlenecks: 
RCDc_limit = 5316 
RCDWRc_limit = 3475 
WTRc_limit = 8854 
RTWc_limit = 33010 
CCDLc_limit = 30727 
rwq = 0 
CCDLc_limit_alone = 18479 
WTRc_limit_alone = 7256 
RTWc_limit_alone = 22360 

Commands details: 
total_CMD = 546616 
n_nop = 504799 
Read = 27824 
Write = 0 
L2_Alloc = 0 
L2_WB = 11258 
n_act = 1399 
n_pre = 1383 
n_ref = 227392 
n_req = 33769 
total_req = 39082 

Dual Bus Interface Util: 
issued_total_row = 2782 
issued_total_col = 39082 
Row_Bus_Util =  0.005089 
CoL_Bus_Util = 0.071498 
Either_Row_CoL_Bus_Util = 0.076502 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001124 
queue_avg = 2.442285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546616 n_nop=501059 n_act=1024 n_pre=1008 n_ref_event=0 n_req=37168 n_rd=30588 n_rd_L2_A=0 n_write=0 n_wr_bk=12975 bw_util=0.1594
n_activity=140876 dram_eff=0.6185
bk0: 1890a 526632i bk1: 1856a 527577i bk2: 1860a 528947i bk3: 1880a 529758i bk4: 2144a 523696i bk5: 2096a 525703i bk6: 2280a 526123i bk7: 2264a 525790i bk8: 2364a 523114i bk9: 2304a 523740i bk10: 1770a 528378i bk11: 1776a 527468i bk12: 1534a 530188i bk13: 1536a 530675i bk14: 1498a 532692i bk15: 1536a 532190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972853
Row_Buffer_Locality_read = 0.987054
Row_Buffer_Locality_write = 0.906839
Bank_Level_Parallism = 2.630931
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.259908
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.159392 
total_CMD = 546616 
util_bw = 87126 
Wasted_Col = 38097 
Wasted_Row = 4815 
Idle = 416578 

BW Util Bottlenecks: 
RCDc_limit = 3461 
RCDWRc_limit = 2205 
WTRc_limit = 10358 
RTWc_limit = 34232 
CCDLc_limit = 32932 
rwq = 0 
CCDLc_limit_alone = 19610 
WTRc_limit_alone = 8153 
RTWc_limit_alone = 23115 

Commands details: 
total_CMD = 546616 
n_nop = 501059 
Read = 30588 
Write = 0 
L2_Alloc = 0 
L2_WB = 12975 
n_act = 1024 
n_pre = 1008 
n_ref = 0 
n_req = 37168 
total_req = 43563 

Dual Bus Interface Util: 
issued_total_row = 2032 
issued_total_col = 43563 
Row_Bus_Util =  0.003717 
CoL_Bus_Util = 0.079696 
Either_Row_CoL_Bus_Util = 0.083344 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.000834 
queue_avg = 3.078049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89712, Miss = 13430, Miss_rate = 0.150, Pending_hits = 7072, Reservation_fails = 5493
L2_cache_bank[1]: Access = 72312, Miss = 15280, Miss_rate = 0.211, Pending_hits = 7494, Reservation_fails = 4955
L2_cache_bank[2]: Access = 85448, Miss = 15638, Miss_rate = 0.183, Pending_hits = 7754, Reservation_fails = 5389
L2_cache_bank[3]: Access = 71180, Miss = 15280, Miss_rate = 0.215, Pending_hits = 7254, Reservation_fails = 6011
L2_cache_bank[4]: Access = 71760, Miss = 15312, Miss_rate = 0.213, Pending_hits = 7255, Reservation_fails = 3681
L2_cache_bank[5]: Access = 90012, Miss = 13414, Miss_rate = 0.149, Pending_hits = 7153, Reservation_fails = 7051
L2_cache_bank[6]: Access = 70784, Miss = 15312, Miss_rate = 0.216, Pending_hits = 6965, Reservation_fails = 3728
L2_cache_bank[7]: Access = 86144, Miss = 15670, Miss_rate = 0.182, Pending_hits = 7972, Reservation_fails = 6617
L2_cache_bank[8]: Access = 89134, Miss = 13408, Miss_rate = 0.150, Pending_hits = 6818, Reservation_fails = 5895
L2_cache_bank[9]: Access = 72000, Miss = 15272, Miss_rate = 0.212, Pending_hits = 7229, Reservation_fails = 4543
L2_cache_bank[10]: Access = 85650, Miss = 15594, Miss_rate = 0.182, Pending_hits = 7582, Reservation_fails = 5380
L2_cache_bank[11]: Access = 70664, Miss = 15248, Miss_rate = 0.216, Pending_hits = 6914, Reservation_fails = 3779
L2_total_cache_accesses = 954800
L2_total_cache_misses = 178858
L2_total_cache_miss_rate = 0.1873
L2_total_cache_pending_hits = 87462
L2_total_cache_reservation_fails = 62522
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 501346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 82538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130543
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1636
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23084
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4924
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 534
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48770
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1602
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1827
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11925
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 48770
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=954800
icnt_total_pkts_simt_to_mem=364178
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.9991
	minimum = 5
	maximum = 626
Network latency average = 48.3815
	minimum = 5
	maximum = 626
Slowest packet = 1081325
Flit latency average = 45.7834
	minimum = 5
	maximum = 626
Slowest flit = 1154156
Fragmentation average = 0.00364069
	minimum = 0
	maximum = 182
Injected packet rate average = 0.209637
	minimum = 0.0822177 (at node 7)
	maximum = 0.563819 (at node 22)
Accepted packet rate average = 0.209637
	minimum = 0.0542861 (at node 23)
	maximum = 0.304199 (at node 14)
Injected flit rate average = 0.223676
	minimum = 0.10689 (at node 7)
	maximum = 0.563819 (at node 22)
Accepted flit rate average= 0.223676
	minimum = 0.0737716 (at node 23)
	maximum = 0.304199 (at node 14)
Injected packet length average = 1.06697
Accepted packet length average = 1.06697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4632 (18 samples)
	minimum = 5 (18 samples)
	maximum = 289.222 (18 samples)
Network latency average = 18.4605 (18 samples)
	minimum = 5 (18 samples)
	maximum = 286.889 (18 samples)
Flit latency average = 17.7814 (18 samples)
	minimum = 5 (18 samples)
	maximum = 286.222 (18 samples)
Fragmentation average = 0.00165433 (18 samples)
	minimum = 0 (18 samples)
	maximum = 64.8333 (18 samples)
Injected packet rate average = 0.0785282 (18 samples)
	minimum = 0.030379 (18 samples)
	maximum = 0.198706 (18 samples)
Accepted packet rate average = 0.0785282 (18 samples)
	minimum = 0.0302964 (18 samples)
	maximum = 0.115352 (18 samples)
Injected flit rate average = 0.0838442 (18 samples)
	minimum = 0.039506 (18 samples)
	maximum = 0.198873 (18 samples)
Accepted flit rate average = 0.0838442 (18 samples)
	minimum = 0.0411723 (18 samples)
	maximum = 0.115352 (18 samples)
Injected packet size average = 1.06769 (18 samples)
Accepted packet size average = 1.06769 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 51 sec (231 sec)
gpgpu_simulation_rate = 519175 (inst/sec)
gpgpu_simulation_rate = 2560 (cycle/sec)
gpgpu_silicon_slowdown = 390625x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 29739
gpu_sim_insn = 19880
gpu_ipc =       0.6685
gpu_tot_sim_cycle = 621324
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     193.0545
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.4102% 
max_total_param_size = 0
gpu_stall_dramfull = 66571
gpu_stall_icnt2sh    = 134047
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4516
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8191
L2_BW  =       0.1528 GB/Sec
L2_BW_total  =      49.1823 GB/Sec
gpu_total_sim_rate=514804

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24727
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20495
L1D_cache:
	L1D_cache_core[0]: Access = 21828, Miss = 12823, Miss_rate = 0.587, Pending_hits = 1534, Reservation_fails = 6704
	L1D_cache_core[1]: Access = 21587, Miss = 12902, Miss_rate = 0.598, Pending_hits = 1270, Reservation_fails = 8106
	L1D_cache_core[2]: Access = 21828, Miss = 12933, Miss_rate = 0.592, Pending_hits = 1397, Reservation_fails = 7544
	L1D_cache_core[3]: Access = 21733, Miss = 13158, Miss_rate = 0.605, Pending_hits = 1369, Reservation_fails = 8012
	L1D_cache_core[4]: Access = 21797, Miss = 12857, Miss_rate = 0.590, Pending_hits = 1493, Reservation_fails = 6799
	L1D_cache_core[5]: Access = 21508, Miss = 13075, Miss_rate = 0.608, Pending_hits = 1322, Reservation_fails = 7964
	L1D_cache_core[6]: Access = 21940, Miss = 13210, Miss_rate = 0.602, Pending_hits = 1358, Reservation_fails = 8415
	L1D_cache_core[7]: Access = 21812, Miss = 12778, Miss_rate = 0.586, Pending_hits = 1475, Reservation_fails = 5065
	L1D_cache_core[8]: Access = 21876, Miss = 13060, Miss_rate = 0.597, Pending_hits = 1423, Reservation_fails = 8202
	L1D_cache_core[9]: Access = 21956, Miss = 12961, Miss_rate = 0.590, Pending_hits = 1356, Reservation_fails = 6653
	L1D_cache_core[10]: Access = 21876, Miss = 12857, Miss_rate = 0.588, Pending_hits = 1330, Reservation_fails = 6610
	L1D_cache_core[11]: Access = 21684, Miss = 12838, Miss_rate = 0.592, Pending_hits = 1332, Reservation_fails = 7582
	L1D_cache_core[12]: Access = 21733, Miss = 12947, Miss_rate = 0.596, Pending_hits = 1488, Reservation_fails = 9141
	L1D_cache_core[13]: Access = 21700, Miss = 12823, Miss_rate = 0.591, Pending_hits = 1532, Reservation_fails = 6892
	L1D_cache_core[14]: Access = 21892, Miss = 13334, Miss_rate = 0.609, Pending_hits = 1321, Reservation_fails = 9711
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 194556
	L1D_total_cache_miss_rate = 0.5954
	L1D_total_cache_pending_hits = 21000
	L1D_total_cache_reservation_fails = 113400
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1930303
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24727
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20495
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1955030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 101465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11841
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20495
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16416, 12261, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 212758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189349
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14414
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:768114	W0_Idle:3921992	W0_Scoreboard:4137905	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1514792 {8:189349,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30295840 {40:757396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 58 
mrq_lat_table:41700 	16911 	21855 	20219 	29829 	30521 	29950 	17630 	3594 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	513024 	354670 	52945 	4111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7019 	398 	121 	246258 	12229 	10777 	3111 	634 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111809 	140548 	131268 	164214 	292751 	84136 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	487 	214 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     22425     15547     24238     17819     19271     19067     21914     21285     21989     22193     24076     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     22138     17792     24202     19050     18919     21176     21582     22187     21992     24253     24076     25710     25379 
dram[4]:     14277     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     22948     15548     23882     17792     19592     19049     21207     21175     22020     22187     24085     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.477273 27.512196 15.639344 50.755554 12.150000 35.830986 14.394904 40.955223 13.476191 34.765430 15.426087 47.347828 20.080000 109.176468 26.981817 168.727280 
dram[1]: 23.652632 28.200001 44.450981 57.099998 24.336449 34.849316 29.178947 44.983608 21.282608 37.546665 31.291666 47.347828 44.023811 123.733330 96.526314 168.727280 
dram[2]: 27.585365 14.223881 52.930233 15.560976 36.840580 12.448864 36.480000 13.763637 35.645569 13.739394 50.818180 15.123894 92.900002 21.013699 168.727280 26.981817 
dram[3]: 27.585365 23.112246 59.894737 46.428570 34.821918 24.542055 39.652172 30.527473 34.765430 21.932837 45.632652 30.830986 116.125000 46.424999 168.727280 80.173912 
dram[4]: 14.736434 27.341463 15.933885 48.595745 12.235955 37.014492 14.907285 39.768116 14.253164 34.765430 16.844660 48.400002 20.770269 109.176468 28.764706 168.727280 
dram[5]: 22.828283 30.805555 50.400002 63.444443 25.144230 38.119404 28.316326 42.215385 21.651852 33.523811 31.492754 43.560001 44.452381 123.733330 95.578949 168.727280 
average row locality = 213320/7300 = 29.221918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       527       720       603       808       673       912       704       960       734      1024       587       804       464       640       460       640 
dram[1]:       703       720       805       808       911       912       957       960      1025      1024       810       804       649       640       627       640 
dram[2]:       716       532       808       602       908       677       960       705      1024       735       824       567       644       467       640       460 
dram[3]:       716       713       808       805       908       920       960       957      1024      1025       824       790       644       646       640       628 
dram[4]:       531       724       602       808       670       916       705       960       735      1024       574       804       472       640       457       640 
dram[5]:       710       724       804       808       916       916       957       960      1024      1024       786       804       653       640       623       640 
total dram writes = 72783
bank skew: 1025/457 = 2.24
chip skew: 13008/11260 = 1.16
average mf latency per bank:
dram[0]:       7950      3214      6721      3093      6133      3086      5971      3113      4811      1784      4597      1782      4859      1756      4868      1704
dram[1]:       4881      3103      4421      3007      4788      3020      4943      3101      3199      1790      3167      1720      3144      1572      3293      1626
dram[2]:       3287      7317      3060      6580      3095      5894      3033      5900      1799      4514      1745      4511      1671      4310      1644      4558
dram[3]:       3165      4390      2954      4310      3131      4496      3060      4660      1813      2963      1657      3027      1619      2797      1618      3030
dram[4]:       7204      3173      6535      3149      6442      3047      6008      3112      4467      1777      4104      1785      4077      1657      4304      1663
dram[5]:       4476      3048      4218      3049      4443      2999      4715      3135      3085      1798      3085      1704      2862      1611      3086      1641
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963       567       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553       911       616       830       570
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1308       934       589       622       497       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465       631       853       616       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1266       664       501       722       569
dram[5]:        741       483       835       706      1428      1301      1389      1293      1353      1291      1448      1388       757       619       820       593
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574094 n_nop=532183 n_act=1435 n_pre=1419 n_ref_event=94837905808976 n_req=33828 n_rd=27880 n_rd_L2_A=0 n_write=0 n_wr_bk=11260 bw_util=0.1364
n_activity=139170 dram_eff=0.5625
bk0: 1614a 557239i bk1: 1896a 555746i bk2: 1570a 557797i bk3: 1880a 557040i bk4: 1802a 553909i bk5: 2088a 553766i bk6: 1856a 555573i bk7: 2264a 553862i bk8: 1844a 553449i bk9: 2304a 552816i bk10: 1440a 557812i bk11: 1776a 556074i bk12: 1248a 559958i bk13: 1536a 559778i bk14: 1226a 562018i bk15: 1536a 561079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957905
Row_Buffer_Locality_read = 0.979448
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 2.496972
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.251833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136354 
total_CMD = 574094 
util_bw = 78280 
Wasted_Col = 39825 
Wasted_Row = 7305 
Idle = 448684 

BW Util Bottlenecks: 
RCDc_limit = 5124 
RCDWRc_limit = 3711 
WTRc_limit = 9370 
RTWc_limit = 34044 
CCDLc_limit = 32358 
rwq = 0 
CCDLc_limit_alone = 19293 
WTRc_limit_alone = 7356 
RTWc_limit_alone = 22993 

Commands details: 
total_CMD = 574094 
n_nop = 532183 
Read = 27880 
Write = 0 
L2_Alloc = 0 
L2_WB = 11260 
n_act = 1435 
n_pre = 1419 
n_ref = 94837905808976 
n_req = 33828 
total_req = 39140 

Dual Bus Interface Util: 
issued_total_row = 2854 
issued_total_col = 39140 
Row_Bus_Util =  0.004971 
CoL_Bus_Util = 0.068177 
Either_Row_CoL_Bus_Util = 0.073004 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.001980 
queue_avg = 2.373911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37391
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574094 n_nop=528394 n_act=1034 n_pre=1018 n_ref_event=94837906655344 n_req=37297 n_rd=30706 n_rd_L2_A=0 n_write=0 n_wr_bk=12995 bw_util=0.1522
n_activity=142000 dram_eff=0.6155
bk0: 1890a 554258i bk1: 1896a 554962i bk2: 1858a 556058i bk3: 1880a 557616i bk4: 2138a 550533i bk5: 2088a 552185i bk6: 2276a 553607i bk7: 2264a 553894i bk8: 2398a 549375i bk9: 2304a 550299i bk10: 1834a 554466i bk11: 1776a 555514i bk12: 1520a 557534i bk13: 1536a 558458i bk14: 1512a 560042i bk15: 1536a 560004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972652
Row_Buffer_Locality_read = 0.986843
Row_Buffer_Locality_write = 0.906539
Bank_Level_Parallism = 2.650414
Bank_Level_Parallism_Col = 2.631020
Bank_Level_Parallism_Ready = 1.260806
write_to_read_ratio_blp_rw_average = 0.528028
GrpLevelPara = 1.790060 

BW Util details:
bwutil = 0.152243 
total_CMD = 574094 
util_bw = 87402 
Wasted_Col = 38059 
Wasted_Row = 5058 
Idle = 443575 

BW Util Bottlenecks: 
RCDc_limit = 3407 
RCDWRc_limit = 2274 
WTRc_limit = 9746 
RTWc_limit = 35325 
CCDLc_limit = 33377 
rwq = 0 
CCDLc_limit_alone = 19825 
WTRc_limit_alone = 7699 
RTWc_limit_alone = 23820 

Commands details: 
total_CMD = 574094 
n_nop = 528394 
Read = 30706 
Write = 0 
L2_Alloc = 0 
L2_WB = 12995 
n_act = 1034 
n_pre = 1018 
n_ref = 94837906655344 
n_req = 37297 
total_req = 43701 

Dual Bus Interface Util: 
issued_total_row = 2052 
issued_total_col = 43701 
Row_Bus_Util =  0.003574 
CoL_Bus_Util = 0.076122 
Either_Row_CoL_Bus_Util = 0.079604 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001160 
queue_avg = 2.954964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574094 n_nop=532115 n_act=1441 n_pre=1425 n_ref_event=0 n_req=33858 n_rd=27902 n_rd_L2_A=0 n_write=0 n_wr_bk=11269 bw_util=0.1365
n_activity=139211 dram_eff=0.5628
bk0: 1904a 555288i bk1: 1608a 556309i bk2: 1872a 556570i bk3: 1578a 557039i bk4: 2088a 553813i bk5: 1802a 553438i bk6: 2256a 555215i bk7: 1864a 554730i bk8: 2304a 552753i bk9: 1846a 553541i bk10: 1824a 557324i bk11: 1386a 556936i bk12: 1536a 559185i bk13: 1272a 560526i bk14: 1536a 561071i bk15: 1226a 561825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957853
Row_Buffer_Locality_read = 0.979428
Row_Buffer_Locality_write = 0.856783
Bank_Level_Parallism = 2.517221
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.267398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136462 
total_CMD = 574094 
util_bw = 78342 
Wasted_Col = 39481 
Wasted_Row = 7514 
Idle = 448757 

BW Util Bottlenecks: 
RCDc_limit = 5253 
RCDWRc_limit = 3705 
WTRc_limit = 9009 
RTWc_limit = 33721 
CCDLc_limit = 31319 
rwq = 0 
CCDLc_limit_alone = 18687 
WTRc_limit_alone = 7309 
RTWc_limit_alone = 22789 

Commands details: 
total_CMD = 574094 
n_nop = 532115 
Read = 27902 
Write = 0 
L2_Alloc = 0 
L2_WB = 11269 
n_act = 1441 
n_pre = 1425 
n_ref = 0 
n_req = 33858 
total_req = 39171 

Dual Bus Interface Util: 
issued_total_row = 2866 
issued_total_col = 39171 
Row_Bus_Util =  0.004992 
CoL_Bus_Util = 0.068231 
Either_Row_CoL_Bus_Util = 0.073122 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.001382 
queue_avg = 2.390051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39005
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574094 n_nop=528305 n_act=1047 n_pre=1031 n_ref_event=0 n_req=37355 n_rd=30754 n_rd_L2_A=0 n_write=0 n_wr_bk=13008 bw_util=0.1525
n_activity=141881 dram_eff=0.6169
bk0: 1904a 554774i bk1: 1902a 554409i bk2: 1872a 556603i bk3: 1866a 555580i bk4: 2088a 552365i bk5: 2154a 550542i bk6: 2256a 554305i bk7: 2282a 552958i bk8: 2304a 551117i bk9: 2400a 548969i bk10: 1824a 555292i bk11: 1782a 553583i bk12: 1536a 558092i bk13: 1528a 557654i bk14: 1536a 560489i bk15: 1520a 559540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972373
Row_Buffer_Locality_read = 0.986733
Row_Buffer_Locality_write = 0.905469
Bank_Level_Parallism = 2.673615
Bank_Level_Parallism_Col = 2.656397
Bank_Level_Parallism_Ready = 1.274428
write_to_read_ratio_blp_rw_average = 0.513283
GrpLevelPara = 1.817791 

BW Util details:
bwutil = 0.152456 
total_CMD = 574094 
util_bw = 87524 
Wasted_Col = 37689 
Wasted_Row = 5153 
Idle = 443728 

BW Util Bottlenecks: 
RCDc_limit = 3521 
RCDWRc_limit = 2350 
WTRc_limit = 10483 
RTWc_limit = 34411 
CCDLc_limit = 32598 
rwq = 0 
CCDLc_limit_alone = 19335 
WTRc_limit_alone = 8203 
RTWc_limit_alone = 23428 

Commands details: 
total_CMD = 574094 
n_nop = 528305 
Read = 30754 
Write = 0 
L2_Alloc = 0 
L2_WB = 13008 
n_act = 1047 
n_pre = 1031 
n_ref = 0 
n_req = 37355 
total_req = 43762 

Dual Bus Interface Util: 
issued_total_row = 2078 
issued_total_col = 43762 
Row_Bus_Util =  0.003620 
CoL_Bus_Util = 0.076228 
Either_Row_CoL_Bus_Util = 0.079759 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001114 
queue_avg = 2.947331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574094 n_nop=532261 n_act=1401 n_pre=1385 n_ref_event=227392 n_req=33779 n_rd=27832 n_rd_L2_A=0 n_write=0 n_wr_bk=11262 bw_util=0.1362
n_activity=138782 dram_eff=0.5634
bk0: 1602a 556672i bk1: 1880a 556128i bk2: 1592a 558039i bk3: 1880a 557594i bk4: 1794a 554394i bk5: 2096a 553973i bk6: 1844a 554363i bk7: 2264a 554788i bk8: 1832a 553521i bk9: 2304a 552920i bk10: 1412a 557987i bk11: 1776a 556280i bk12: 1272a 560098i bk13: 1536a 558966i bk14: 1212a 561944i bk15: 1536a 560991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958969
Row_Buffer_Locality_read = 0.979736
Row_Buffer_Locality_write = 0.861779
Bank_Level_Parallism = 2.495887
Bank_Level_Parallism_Col = 2.482405
Bank_Level_Parallism_Ready = 1.259052
write_to_read_ratio_blp_rw_average = 0.508524
GrpLevelPara = 1.726053 

BW Util details:
bwutil = 0.136194 
total_CMD = 574094 
util_bw = 78188 
Wasted_Col = 39190 
Wasted_Row = 7796 
Idle = 448920 

BW Util Bottlenecks: 
RCDc_limit = 5328 
RCDWRc_limit = 3481 
WTRc_limit = 8854 
RTWc_limit = 33036 
CCDLc_limit = 30742 
rwq = 0 
CCDLc_limit_alone = 18486 
WTRc_limit_alone = 7256 
RTWc_limit_alone = 22378 

Commands details: 
total_CMD = 574094 
n_nop = 532261 
Read = 27832 
Write = 0 
L2_Alloc = 0 
L2_WB = 11262 
n_act = 1401 
n_pre = 1385 
n_ref = 227392 
n_req = 33779 
total_req = 39094 

Dual Bus Interface Util: 
issued_total_row = 2786 
issued_total_col = 39094 
Row_Bus_Util =  0.004853 
CoL_Bus_Util = 0.068097 
Either_Row_CoL_Bus_Util = 0.072868 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001124 
queue_avg = 2.325523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574094 n_nop=528491 n_act=1026 n_pre=1010 n_ref_event=0 n_req=37203 n_rd=30616 n_rd_L2_A=0 n_write=0 n_wr_bk=12989 bw_util=0.1519
n_activity=141157 dram_eff=0.6178
bk0: 1898a 554074i bk1: 1856a 555052i bk2: 1860a 556424i bk3: 1880a 557236i bk4: 2144a 551174i bk5: 2096a 553181i bk6: 2280a 553601i bk7: 2264a 553269i bk8: 2384a 550567i bk9: 2304a 551219i bk10: 1770a 555857i bk11: 1776a 554948i bk12: 1534a 557525i bk13: 1536a 558151i bk14: 1498a 560168i bk15: 1536a 559667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972825
Row_Buffer_Locality_read = 0.987033
Row_Buffer_Locality_write = 0.906786
Bank_Level_Parallism = 2.629008
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.259658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151909 
total_CMD = 574094 
util_bw = 87210 
Wasted_Col = 38194 
Wasted_Row = 4825 
Idle = 443865 

BW Util Bottlenecks: 
RCDc_limit = 3473 
RCDWRc_limit = 2212 
WTRc_limit = 10361 
RTWc_limit = 34304 
CCDLc_limit = 32980 
rwq = 0 
CCDLc_limit_alone = 19638 
WTRc_limit_alone = 8156 
RTWc_limit_alone = 23167 

Commands details: 
total_CMD = 574094 
n_nop = 528491 
Read = 30616 
Write = 0 
L2_Alloc = 0 
L2_WB = 12989 
n_act = 1026 
n_pre = 1010 
n_ref = 0 
n_req = 37203 
total_req = 43605 

Dual Bus Interface Util: 
issued_total_row = 2036 
issued_total_col = 43605 
Row_Bus_Util =  0.003546 
CoL_Bus_Util = 0.075954 
Either_Row_CoL_Bus_Util = 0.079435 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000833 
queue_avg = 2.930896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89720, Miss = 13430, Miss_rate = 0.150, Pending_hits = 7072, Reservation_fails = 5493
L2_cache_bank[1]: Access = 72312, Miss = 15280, Miss_rate = 0.211, Pending_hits = 7494, Reservation_fails = 4955
L2_cache_bank[2]: Access = 85490, Miss = 15670, Miss_rate = 0.183, Pending_hits = 7754, Reservation_fails = 5389
L2_cache_bank[3]: Access = 71180, Miss = 15280, Miss_rate = 0.215, Pending_hits = 7254, Reservation_fails = 6011
L2_cache_bank[4]: Access = 71768, Miss = 15320, Miss_rate = 0.213, Pending_hits = 7255, Reservation_fails = 3681
L2_cache_bank[5]: Access = 90012, Miss = 13414, Miss_rate = 0.149, Pending_hits = 7153, Reservation_fails = 7051
L2_cache_bank[6]: Access = 70792, Miss = 15320, Miss_rate = 0.216, Pending_hits = 6965, Reservation_fails = 3728
L2_cache_bank[7]: Access = 86174, Miss = 15690, Miss_rate = 0.182, Pending_hits = 7972, Reservation_fails = 6617
L2_cache_bank[8]: Access = 89142, Miss = 13416, Miss_rate = 0.151, Pending_hits = 6818, Reservation_fails = 5895
L2_cache_bank[9]: Access = 72000, Miss = 15272, Miss_rate = 0.212, Pending_hits = 7229, Reservation_fails = 4543
L2_cache_bank[10]: Access = 85688, Miss = 15622, Miss_rate = 0.182, Pending_hits = 7582, Reservation_fails = 5380
L2_cache_bank[11]: Access = 70664, Miss = 15248, Miss_rate = 0.216, Pending_hits = 6914, Reservation_fails = 3779
L2_total_cache_accesses = 954942
L2_total_cache_misses = 178962
L2_total_cache_miss_rate = 0.1874
L2_total_cache_pending_hits = 87462
L2_total_cache_reservation_fails = 62522
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 501346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 82538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1636
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23092
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4924
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48770
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1632
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1827
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11925
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 48770
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=954942
icnt_total_pkts_simt_to_mem=364236
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1235467
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1318978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0002304
	minimum = 0 (at node 0)
	maximum = 0.00144591 (at node 13)
Accepted packet rate average = 0.0002304
	minimum = 0 (at node 0)
	maximum = 0.00477487 (at node 13)
Injected flit rate average = 0.000249081
	minimum = 0 (at node 0)
	maximum = 0.0019503 (at node 13)
Accepted flit rate average= 0.000249081
	minimum = 0 (at node 0)
	maximum = 0.00477487 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7179 (19 samples)
	minimum = 5 (19 samples)
	maximum = 274.632 (19 samples)
Network latency average = 17.7563 (19 samples)
	minimum = 5 (19 samples)
	maximum = 272.105 (19 samples)
Flit latency average = 17.1087 (19 samples)
	minimum = 5 (19 samples)
	maximum = 271.421 (19 samples)
Fragmentation average = 0.00156726 (19 samples)
	minimum = 0 (19 samples)
	maximum = 61.4211 (19 samples)
Injected packet rate average = 0.0744073 (19 samples)
	minimum = 0.0287801 (19 samples)
	maximum = 0.188324 (19 samples)
Accepted packet rate average = 0.0744073 (19 samples)
	minimum = 0.0287018 (19 samples)
	maximum = 0.109532 (19 samples)
Injected flit rate average = 0.0794444 (19 samples)
	minimum = 0.0374267 (19 samples)
	maximum = 0.188508 (19 samples)
Accepted flit rate average = 0.0794444 (19 samples)
	minimum = 0.0390053 (19 samples)
	maximum = 0.109532 (19 samples)
Injected packet size average = 1.0677 (19 samples)
Accepted packet size average = 1.0677 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 53 sec (233 sec)
gpgpu_simulation_rate = 514804 (inst/sec)
gpgpu_simulation_rate = 2666 (cycle/sec)
gpgpu_silicon_slowdown = 375093x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 34865
gpu_sim_insn = 492000
gpu_ipc =      14.1116
gpu_tot_sim_cycle = 656189
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     183.5468
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4723% 
gpu_tot_occupancy = 34.8285% 
max_total_param_size = 0
gpu_stall_dramfull = 66571
gpu_stall_icnt2sh    = 134047
partiton_level_parallism =       0.0851
partiton_level_parallism_total  =       0.4321
partiton_level_parallism_util =       1.1137
partiton_level_parallism_util_total  =       1.8071
L2_BW  =       9.4738 GB/Sec
L2_BW_total  =      47.0725 GB/Sec
gpu_total_sim_rate=506056

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26538
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20495
L1D_cache:
	L1D_cache_core[0]: Access = 21986, Miss = 12903, Miss_rate = 0.587, Pending_hits = 1549, Reservation_fails = 6704
	L1D_cache_core[1]: Access = 21745, Miss = 12982, Miss_rate = 0.597, Pending_hits = 1286, Reservation_fails = 8106
	L1D_cache_core[2]: Access = 21986, Miss = 13013, Miss_rate = 0.592, Pending_hits = 1413, Reservation_fails = 7544
	L1D_cache_core[3]: Access = 21891, Miss = 13238, Miss_rate = 0.605, Pending_hits = 1385, Reservation_fails = 8012
	L1D_cache_core[4]: Access = 21955, Miss = 12937, Miss_rate = 0.589, Pending_hits = 1509, Reservation_fails = 6799
	L1D_cache_core[5]: Access = 21666, Miss = 13155, Miss_rate = 0.607, Pending_hits = 1338, Reservation_fails = 7964
	L1D_cache_core[6]: Access = 22098, Miss = 13290, Miss_rate = 0.601, Pending_hits = 1374, Reservation_fails = 8415
	L1D_cache_core[7]: Access = 21970, Miss = 12858, Miss_rate = 0.585, Pending_hits = 1491, Reservation_fails = 5065
	L1D_cache_core[8]: Access = 22034, Miss = 13140, Miss_rate = 0.596, Pending_hits = 1439, Reservation_fails = 8202
	L1D_cache_core[9]: Access = 22035, Miss = 13009, Miss_rate = 0.590, Pending_hits = 1356, Reservation_fails = 6653
	L1D_cache_core[10]: Access = 21955, Miss = 12905, Miss_rate = 0.588, Pending_hits = 1330, Reservation_fails = 6610
	L1D_cache_core[11]: Access = 21763, Miss = 12886, Miss_rate = 0.592, Pending_hits = 1332, Reservation_fails = 7582
	L1D_cache_core[12]: Access = 21812, Miss = 12995, Miss_rate = 0.596, Pending_hits = 1488, Reservation_fails = 9141
	L1D_cache_core[13]: Access = 21779, Miss = 12871, Miss_rate = 0.591, Pending_hits = 1532, Reservation_fails = 6892
	L1D_cache_core[14]: Access = 22050, Miss = 13398, Miss_rate = 0.608, Pending_hits = 1329, Reservation_fails = 9711
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 195580
	L1D_total_cache_miss_rate = 0.5950
	L1D_total_cache_pending_hits = 21151
	L1D_total_cache_reservation_fails = 113400
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1943742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26538
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20495
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 244288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 119190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1970280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 101465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11841
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20495
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17622, 13467, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 218358
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190373
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14414
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:773704	W0_Idle:4542186	W0_Scoreboard:4527125	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1522984 {8:190373,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30459680 {40:761492,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 57 
mrq_lat_table:42817 	17288 	22175 	20257 	30188 	30616 	30021 	17630 	3594 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	517876 	355464 	52945 	4111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8131 	445 	131 	247945 	12341 	10777 	3111 	634 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117199 	140804 	131268 	164214 	292751 	84136 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	219 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24202     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 13.792857 23.916666 15.639344 50.755554 12.150000 35.830986 14.394904 40.955223 13.633136 35.851852 15.426087 47.347828 19.947369 104.333336 26.981817 168.727280 
dram[1]: 21.490740 24.425531 43.584908 57.099998 24.275229 34.849316 26.214952 44.983608 19.500000 38.720001 28.121952 47.347828 44.093021 117.375000 81.608696 168.727280 
dram[2]: 24.147367 13.884058 52.930233 15.560976 36.840580 12.448864 36.480000 13.763637 36.759495 13.897591 50.818180 15.123894 93.900002 20.864864 168.727280 26.981817 
dram[3]: 24.147367 21.657408 59.894737 45.431374 34.821918 24.449541 39.652172 27.281553 35.851852 19.690323 45.632652 28.000000 117.375000 46.512196 168.727280 69.888885 
dram[4]: 14.276119 24.170214 15.933885 48.595745 12.235955 37.014492 14.907285 39.768116 14.465409 35.753086 16.844660 48.400002 20.905405 104.222221 28.764706 168.727280 
dram[5]: 20.491228 26.761906 49.148937 63.444443 25.037735 38.119404 25.563637 42.215385 19.766233 34.070587 28.448717 43.560001 44.581394 117.250000 77.416664 168.727280 
average row locality = 215697/7593 = 28.407349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       535       736       603       808       673       912       704       960       734      1024       587       804       484       684       460       640 
dram[1]:       739       736       827       808       931       912       983       960      1064      1024       825       804       678       684       649       640 
dram[2]:       732       536       808       602       908       677       960       705      1024       735       824       567       684       487       640       460 
dram[3]:       732       749       808       825       908       942       960       981      1024      1070       824       802       684       681       640       650 
dram[4]:       539       736       602       808       670       916       705       960       735      1024       574       804       492       680       457       640 
dram[5]:       750       736       824       808       938       916       983       960      1069      1024       796       804       687       680       643       640 
total dram writes = 73841
bank skew: 1070/457 = 2.34
chip skew: 13280/11342 = 1.17
average mf latency per bank:
dram[0]:       7832      3144      6721      3093      6133      3086      5971      3113      4846      1836      4597      1782      4658      1643      4868      1704
dram[1]:       4666      3036      4324      3007      4703      3020      4829      3101      3171      1843      3135      1720      3034      1471      3207      1626
dram[2]:       3215      7263      3060      6580      3095      5894      3033      5900      1850      4548      1745      4511      1574      4133      1644      4558
dram[3]:       3096      4202      2954      4226      3131      4409      3060      4562      1866      2920      1657      3008      1524      2678      1618      2953
dram[4]:       7097      3122      6535      3149      6442      3047      6008      3112      4507      1827      4104      1785      3911      1559      4304      1663
dram[5]:       4260      2998      4136      3049      4356      2999      4608      3135      3041      1848      3072      1704      2745      1516      3017      1641
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963       567       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553       911       616       830       570
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1308       934       589       622       497       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465       631       853       616       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1266       664       501       722       569
dram[5]:        741       483       835       706      1428      1301      1389      1293      1353      1291      1448      1388       757       619       820       593
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=606309 n_nop=564084 n_act=1460 n_pre=1444 n_ref_event=94837905808976 n_req=34048 n_rd=28056 n_rd_L2_A=0 n_write=0 n_wr_bk=11348 bw_util=0.13
n_activity=141187 dram_eff=0.5582
bk0: 1630a 589229i bk1: 1928a 587531i bk2: 1570a 589992i bk3: 1880a 589241i bk4: 1802a 586111i bk5: 2088a 585973i bk6: 1856a 587789i bk7: 2264a 586078i bk8: 1884a 585570i bk9: 2392a 584917i bk10: 1440a 590029i bk11: 1776a 588292i bk12: 1248a 591949i bk13: 1536a 591501i bk14: 1226a 594242i bk15: 1536a 593304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957442
Row_Buffer_Locality_read = 0.979149
Row_Buffer_Locality_write = 0.855808
Bank_Level_Parallism = 2.482050
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.250152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.129980 
total_CMD = 606309 
util_bw = 78808 
Wasted_Col = 40493 
Wasted_Row = 7619 
Idle = 479389 

BW Util Bottlenecks: 
RCDc_limit = 5268 
RCDWRc_limit = 3796 
WTRc_limit = 9381 
RTWc_limit = 34399 
CCDLc_limit = 32671 
rwq = 0 
CCDLc_limit_alone = 19476 
WTRc_limit_alone = 7365 
RTWc_limit_alone = 23220 

Commands details: 
total_CMD = 606309 
n_nop = 564084 
Read = 28056 
Write = 0 
L2_Alloc = 0 
L2_WB = 11348 
n_act = 1460 
n_pre = 1444 
n_ref = 94837905808976 
n_req = 34048 
total_req = 39404 

Dual Bus Interface Util: 
issued_total_row = 2904 
issued_total_col = 39404 
Row_Bus_Util =  0.004790 
CoL_Bus_Util = 0.064990 
Either_Row_CoL_Bus_Util = 0.069643 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.001966 
queue_avg = 2.250635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25063
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 656268 -   mf: uid=3456554, sid4294967295:w4294967295, part=1, addr=0xc00f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (656168), 
Ready @ 656281 -   mf: uid=3456557, sid4294967295:w4294967295, part=1, addr=0xc0037980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (656181), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=606309 n_nop=559740 n_act=1111 n_pre=1095 n_ref_event=94837906655344 n_req=37887 n_rd=31154 n_rd_L2_A=0 n_write=0 n_wr_bk=13264 bw_util=0.1465
n_activity=146931 dram_eff=0.6046
bk0: 1946a 585806i bk1: 1928a 586730i bk2: 1890a 588001i bk3: 1880a 589815i bk4: 2170a 582458i bk5: 2088a 584402i bk6: 2296a 585324i bk7: 2264a 586107i bk8: 2478a 580757i bk9: 2392a 582376i bk10: 1878a 586271i bk11: 1776a 587702i bk12: 1552a 589384i bk13: 1536a 590179i bk14: 1544a 591951i bk15: 1536a 592234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971045
Row_Buffer_Locality_read = 0.986166
Row_Buffer_Locality_write = 0.901084
Bank_Level_Parallism = 2.615801
Bank_Level_Parallism_Col = 2.601446
Bank_Level_Parallism_Ready = 1.257208
write_to_read_ratio_blp_rw_average = 0.530375
GrpLevelPara = 1.773680 

BW Util details:
bwutil = 0.146519 
total_CMD = 606309 
util_bw = 88836 
Wasted_Col = 39699 
Wasted_Row = 5791 
Idle = 471983 

BW Util Bottlenecks: 
RCDc_limit = 3692 
RCDWRc_limit = 2575 
WTRc_limit = 9864 
RTWc_limit = 36319 
CCDLc_limit = 34127 
rwq = 0 
CCDLc_limit_alone = 20286 
WTRc_limit_alone = 7802 
RTWc_limit_alone = 24540 

Commands details: 
total_CMD = 606309 
n_nop = 559740 
Read = 31154 
Write = 0 
L2_Alloc = 0 
L2_WB = 13264 
n_act = 1111 
n_pre = 1095 
n_ref = 94837906655344 
n_req = 37887 
total_req = 44418 

Dual Bus Interface Util: 
issued_total_row = 2206 
issued_total_col = 44418 
Row_Bus_Util =  0.003638 
CoL_Bus_Util = 0.073260 
Either_Row_CoL_Bus_Util = 0.076807 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001181 
queue_avg = 2.806079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=606309 n_nop=564052 n_act=1460 n_pre=1444 n_ref_event=0 n_req=34058 n_rd=28062 n_rd_L2_A=0 n_write=0 n_wr_bk=11349 bw_util=0.13
n_activity=140970 dram_eff=0.5591
bk0: 1928a 587115i bk1: 1616a 588393i bk2: 1872a 588772i bk3: 1578a 589243i bk4: 2088a 586017i bk5: 1802a 585650i bk6: 2256a 587430i bk7: 1864a 586945i bk8: 2392a 584853i bk9: 1886a 585666i bk10: 1824a 589540i bk11: 1386a 589153i bk12: 1536a 590977i bk13: 1272a 592515i bk14: 1536a 593294i bk15: 1226a 594050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957543
Row_Buffer_Locality_read = 0.979225
Row_Buffer_Locality_write = 0.856071
Bank_Level_Parallism = 2.504026
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.265774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130003 
total_CMD = 606309 
util_bw = 78822 
Wasted_Col = 40071 
Wasted_Row = 7758 
Idle = 479658 

BW Util Bottlenecks: 
RCDc_limit = 5361 
RCDWRc_limit = 3770 
WTRc_limit = 9020 
RTWc_limit = 34059 
CCDLc_limit = 31609 
rwq = 0 
CCDLc_limit_alone = 18855 
WTRc_limit_alone = 7318 
RTWc_limit_alone = 23007 

Commands details: 
total_CMD = 606309 
n_nop = 564052 
Read = 28062 
Write = 0 
L2_Alloc = 0 
L2_WB = 11349 
n_act = 1460 
n_pre = 1444 
n_ref = 0 
n_req = 34058 
total_req = 39411 

Dual Bus Interface Util: 
issued_total_row = 2904 
issued_total_col = 39411 
Row_Bus_Util =  0.004790 
CoL_Bus_Util = 0.065002 
Either_Row_CoL_Bus_Util = 0.069695 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001373 
queue_avg = 2.265200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 656248 -   mf: uid=3456552, sid4294967295:w4294967295, part=3, addr=0xc00cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (656148), 
Ready @ 656258 -   mf: uid=3456553, sid4294967295:w4294967295, part=3, addr=0xc00e7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (656158), 
Ready @ 656272 -   mf: uid=3456555, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (656172), 
Ready @ 656279 -   mf: uid=3456556, sid4294967295:w4294967295, part=3, addr=0xc009f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (656179), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=606309 n_nop=559661 n_act=1121 n_pre=1105 n_ref_event=0 n_req=37939 n_rd=31194 n_rd_L2_A=0 n_write=0 n_wr_bk=13280 bw_util=0.1467
n_activity=147133 dram_eff=0.6045
bk0: 1928a 586599i bk1: 1958a 586085i bk2: 1872a 588796i bk3: 1898a 587549i bk4: 2088a 584570i bk5: 2182a 582523i bk6: 2256a 586529i bk7: 2302a 584757i bk8: 2392a 583200i bk9: 2484a 580173i bk10: 1824a 587482i bk11: 1826a 585394i bk12: 1536a 589869i bk13: 1560a 589494i bk14: 1536a 592713i bk15: 1552a 591496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970848
Row_Buffer_Locality_read = 0.986119
Row_Buffer_Locality_write = 0.900222
Bank_Level_Parallism = 2.633607
Bank_Level_Parallism_Col = 2.624014
Bank_Level_Parallism_Ready = 1.270355
write_to_read_ratio_blp_rw_average = 0.516149
GrpLevelPara = 1.799768 

BW Util details:
bwutil = 0.146704 
total_CMD = 606309 
util_bw = 88948 
Wasted_Col = 39384 
Wasted_Row = 5980 
Idle = 471997 

BW Util Bottlenecks: 
RCDc_limit = 3808 
RCDWRc_limit = 2671 
WTRc_limit = 10571 
RTWc_limit = 35304 
CCDLc_limit = 33342 
rwq = 0 
CCDLc_limit_alone = 19798 
WTRc_limit_alone = 8283 
RTWc_limit_alone = 24048 

Commands details: 
total_CMD = 606309 
n_nop = 559661 
Read = 31194 
Write = 0 
L2_Alloc = 0 
L2_WB = 13280 
n_act = 1121 
n_pre = 1105 
n_ref = 0 
n_req = 37939 
total_req = 44474 

Dual Bus Interface Util: 
issued_total_row = 2226 
issued_total_col = 44474 
Row_Bus_Util =  0.003671 
CoL_Bus_Util = 0.073352 
Either_Row_CoL_Bus_Util = 0.076938 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001115 
queue_avg = 2.797705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=606309 n_nop=564198 n_act=1420 n_pre=1404 n_ref_event=227392 n_req=33979 n_rd=27992 n_rd_L2_A=0 n_write=0 n_wr_bk=11342 bw_util=0.1297
n_activity=140457 dram_eff=0.5601
bk0: 1610a 588715i bk1: 1904a 587950i bk2: 1592a 590239i bk3: 1880a 589797i bk4: 1794a 586598i bk5: 2096a 586180i bk6: 1844a 586577i bk7: 2264a 587002i bk8: 1880a 585648i bk9: 2384a 585023i bk10: 1412a 590203i bk11: 1776a 588497i bk12: 1272a 592074i bk13: 1536a 590785i bk14: 1212a 594167i bk15: 1536a 593216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958651
Row_Buffer_Locality_read = 0.979530
Row_Buffer_Locality_write = 0.861032
Bank_Level_Parallism = 2.483905
Bank_Level_Parallism_Col = 2.472499
Bank_Level_Parallism_Ready = 1.257578
write_to_read_ratio_blp_rw_average = 0.509804
GrpLevelPara = 1.720036 

BW Util details:
bwutil = 0.129749 
total_CMD = 606309 
util_bw = 78668 
Wasted_Col = 39758 
Wasted_Row = 8025 
Idle = 479858 

BW Util Bottlenecks: 
RCDc_limit = 5429 
RCDWRc_limit = 3542 
WTRc_limit = 8865 
RTWc_limit = 33389 
CCDLc_limit = 31037 
rwq = 0 
CCDLc_limit_alone = 18651 
WTRc_limit_alone = 7265 
RTWc_limit_alone = 22603 

Commands details: 
total_CMD = 606309 
n_nop = 564198 
Read = 27992 
Write = 0 
L2_Alloc = 0 
L2_WB = 11342 
n_act = 1420 
n_pre = 1404 
n_ref = 227392 
n_req = 33979 
total_req = 39334 

Dual Bus Interface Util: 
issued_total_row = 2824 
issued_total_col = 39334 
Row_Bus_Util =  0.004658 
CoL_Bus_Util = 0.064875 
Either_Row_CoL_Bus_Util = 0.069455 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001116 
queue_avg = 2.204326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=606309 n_nop=559841 n_act=1105 n_pre=1089 n_ref_event=0 n_req=37786 n_rd=31056 n_rd_L2_A=0 n_write=0 n_wr_bk=13258 bw_util=0.1462
n_activity=146312 dram_eff=0.6057
bk0: 1954a 585645i bk1: 1880a 586839i bk2: 1892a 588423i bk3: 1880a 589443i bk4: 2172a 583130i bk5: 2096a 585401i bk6: 2304a 585284i bk7: 2264a 585491i bk8: 2476a 581822i bk9: 2384a 583279i bk10: 1810a 587731i bk11: 1776a 587140i bk12: 1566a 589364i bk13: 1536a 589916i bk14: 1530a 591985i bk15: 1536a 591890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971153
Row_Buffer_Locality_read = 0.986251
Row_Buffer_Locality_write = 0.901486
Bank_Level_Parallism = 2.592549
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.256032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.146176 
total_CMD = 606309 
util_bw = 88628 
Wasted_Col = 39896 
Wasted_Row = 5642 
Idle = 472143 

BW Util Bottlenecks: 
RCDc_limit = 3813 
RCDWRc_limit = 2513 
WTRc_limit = 10434 
RTWc_limit = 35282 
CCDLc_limit = 33749 
rwq = 0 
CCDLc_limit_alone = 20111 
WTRc_limit_alone = 8225 
RTWc_limit_alone = 23853 

Commands details: 
total_CMD = 606309 
n_nop = 559841 
Read = 31056 
Write = 0 
L2_Alloc = 0 
L2_WB = 13258 
n_act = 1105 
n_pre = 1089 
n_ref = 0 
n_req = 37786 
total_req = 44314 

Dual Bus Interface Util: 
issued_total_row = 2194 
issued_total_col = 44314 
Row_Bus_Util =  0.003619 
CoL_Bus_Util = 0.073088 
Either_Row_CoL_Bus_Util = 0.076641 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.000861 
queue_avg = 2.782965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90260, Miss = 13486, Miss_rate = 0.149, Pending_hits = 7136, Reservation_fails = 5756
L2_cache_bank[1]: Access = 73048, Miss = 15400, Miss_rate = 0.211, Pending_hits = 7663, Reservation_fails = 5593
L2_cache_bank[2]: Access = 87138, Miss = 16080, Miss_rate = 0.185, Pending_hits = 7842, Reservation_fails = 6048
L2_cache_bank[3]: Access = 71916, Miss = 15400, Miss_rate = 0.214, Pending_hits = 7438, Reservation_fails = 7055
L2_cache_bank[4]: Access = 72384, Miss = 15432, Miss_rate = 0.213, Pending_hits = 7376, Reservation_fails = 4201
L2_cache_bank[5]: Access = 90492, Miss = 13462, Miss_rate = 0.149, Pending_hits = 7217, Reservation_fails = 7316
L2_cache_bank[6]: Access = 71408, Miss = 15432, Miss_rate = 0.216, Pending_hits = 7101, Reservation_fails = 4245
L2_cache_bank[7]: Access = 87768, Miss = 16112, Miss_rate = 0.184, Pending_hits = 8056, Reservation_fails = 7185
L2_cache_bank[8]: Access = 89638, Miss = 13472, Miss_rate = 0.150, Pending_hits = 6890, Reservation_fails = 6154
L2_cache_bank[9]: Access = 72600, Miss = 15376, Miss_rate = 0.212, Pending_hits = 7357, Reservation_fails = 5075
L2_cache_bank[10]: Access = 87348, Miss = 16044, Miss_rate = 0.184, Pending_hits = 7670, Reservation_fails = 5905
L2_cache_bank[11]: Access = 71264, Miss = 15352, Miss_rate = 0.215, Pending_hits = 7042, Reservation_fails = 4312
L2_total_cache_accesses = 965264
L2_total_cache_misses = 181048
L2_total_cache_miss_rate = 0.1876
L2_total_cache_pending_hits = 88788
L2_total_cache_reservation_fails = 68845
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 503152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 131761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1767
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 26908
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5520
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55093
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1830
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 761492
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 168874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34868
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1827
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11925
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55093
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=965264
icnt_total_pkts_simt_to_mem=367979
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.48608
	minimum = 5
	maximum = 46
Network latency average = 5.46998
	minimum = 5
	maximum = 45
Slowest packet = 1248223
Flit latency average = 5.72833
	minimum = 5
	maximum = 44
Slowest flit = 1332587
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141179
	minimum = 0.0044744 (at node 13)
	maximum = 0.0476122 (at node 25)
Accepted packet rate average = 0.0141179
	minimum = 0.00372867 (at node 20)
	maximum = 0.0216836 (at node 0)
Injected flit rate average = 0.0149412
	minimum = 0.00536355 (at node 13)
	maximum = 0.0476122 (at node 25)
Accepted flit rate average= 0.0149412
	minimum = 0.00430231 (at node 20)
	maximum = 0.0216836 (at node 0)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0563 (20 samples)
	minimum = 5 (20 samples)
	maximum = 263.2 (20 samples)
Network latency average = 17.142 (20 samples)
	minimum = 5 (20 samples)
	maximum = 260.75 (20 samples)
Flit latency average = 16.5397 (20 samples)
	minimum = 5 (20 samples)
	maximum = 260.05 (20 samples)
Fragmentation average = 0.0014889 (20 samples)
	minimum = 0 (20 samples)
	maximum = 58.35 (20 samples)
Injected packet rate average = 0.0713928 (20 samples)
	minimum = 0.0275648 (20 samples)
	maximum = 0.181288 (20 samples)
Accepted packet rate average = 0.0713928 (20 samples)
	minimum = 0.0274532 (20 samples)
	maximum = 0.10514 (20 samples)
Injected flit rate average = 0.0762193 (20 samples)
	minimum = 0.0358235 (20 samples)
	maximum = 0.181464 (20 samples)
Accepted flit rate average = 0.0762193 (20 samples)
	minimum = 0.0372702 (20 samples)
	maximum = 0.10514 (20 samples)
Injected packet size average = 1.0676 (20 samples)
Accepted packet size average = 1.0676 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 58 sec (238 sec)
gpgpu_simulation_rate = 506056 (inst/sec)
gpgpu_simulation_rate = 2757 (cycle/sec)
gpgpu_silicon_slowdown = 362713x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 25978
gpu_sim_insn = 14880000
gpu_ipc =     572.7924
gpu_tot_sim_cycle = 682167
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     198.3699
gpu_tot_issued_cta = 5719
gpu_occupancy = 78.1962% 
gpu_tot_occupancy = 37.1333% 
max_total_param_size = 0
gpu_stall_dramfull = 77379
gpu_stall_icnt2sh    = 157277
partiton_level_parallism =       1.3039
partiton_level_parallism_total  =       0.4653
partiton_level_parallism_util =       1.9211
partiton_level_parallism_util_total  =       1.8186
L2_BW  =     142.2693 GB/Sec
L2_BW_total  =      50.6977 GB/Sec
gpu_total_sim_rate=512580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28614
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23833
L1D_cache:
	L1D_cache_core[0]: Access = 24610, Miss = 14496, Miss_rate = 0.589, Pending_hits = 1685, Reservation_fails = 7755
	L1D_cache_core[1]: Access = 24497, Miss = 14657, Miss_rate = 0.598, Pending_hits = 1472, Reservation_fails = 9181
	L1D_cache_core[2]: Access = 24610, Miss = 14578, Miss_rate = 0.592, Pending_hits = 1577, Reservation_fails = 8828
	L1D_cache_core[3]: Access = 24579, Miss = 14948, Miss_rate = 0.608, Pending_hits = 1505, Reservation_fails = 9315
	L1D_cache_core[4]: Access = 24643, Miss = 14609, Miss_rate = 0.593, Pending_hits = 1647, Reservation_fails = 8900
	L1D_cache_core[5]: Access = 24418, Miss = 14853, Miss_rate = 0.608, Pending_hits = 1456, Reservation_fails = 8092
	L1D_cache_core[6]: Access = 24786, Miss = 14922, Miss_rate = 0.602, Pending_hits = 1485, Reservation_fails = 9038
	L1D_cache_core[7]: Access = 24594, Miss = 14420, Miss_rate = 0.586, Pending_hits = 1634, Reservation_fails = 5656
	L1D_cache_core[8]: Access = 24658, Miss = 14809, Miss_rate = 0.601, Pending_hits = 1588, Reservation_fails = 10216
	L1D_cache_core[9]: Access = 24659, Miss = 14556, Miss_rate = 0.590, Pending_hits = 1567, Reservation_fails = 9364
	L1D_cache_core[10]: Access = 24643, Miss = 14529, Miss_rate = 0.590, Pending_hits = 1536, Reservation_fails = 7771
	L1D_cache_core[11]: Access = 24387, Miss = 14549, Miss_rate = 0.597, Pending_hits = 1516, Reservation_fails = 9056
	L1D_cache_core[12]: Access = 24436, Miss = 14554, Miss_rate = 0.596, Pending_hits = 1645, Reservation_fails = 10693
	L1D_cache_core[13]: Access = 24403, Miss = 14545, Miss_rate = 0.596, Pending_hits = 1620, Reservation_fails = 8109
	L1D_cache_core[14]: Access = 24802, Miss = 15101, Miss_rate = 0.609, Pending_hits = 1545, Reservation_fails = 10861
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 220126
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 23478
	L1D_total_cache_reservation_fails = 132835
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 132759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2176666
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28614
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23833
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2205280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 116333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23833
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 14304, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 239875
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214172
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:866054	W0_Idle:4554993	W0_Scoreboard:4728126	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1713376 {8:214172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34267520 {40:856688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 271 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 59 
mrq_lat_table:47349 	19271 	24542 	22546 	33182 	33954 	33979 	19589 	4330 	1135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573930 	406324 	59779 	5559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8176 	464 	131 	277847 	13934 	12221 	3751 	865 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	125949 	155709 	145595 	184770 	333215 	100330 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	541 	244 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24202     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.801418 26.886599 16.677420 55.404255 12.895604 39.232876 14.484848 39.272728 14.416185 36.786518 16.283333 47.660378 21.487179 109.900002 28.842106 167.384613 
dram[1]: 22.700001 27.452631 45.181820 62.000000 25.657658 38.186668 25.170940 40.932434 20.072727 38.976189 27.977777 46.777779 45.782608 122.111115 82.080002 167.384613 
dram[2]: 27.145834 14.559441 57.688889 16.591999 40.309860 13.207865 34.000000 13.878613 37.632183 14.688235 51.919998 15.906779 99.909088 22.421053 167.384613 28.842106 
dram[3]: 27.145834 22.407080 64.900002 47.037735 38.160000 25.828829 38.303799 26.070797 36.377777 20.018072 44.000000 27.750000 122.111115 48.045456 167.384613 71.103447 
dram[4]: 15.325926 26.701031 16.975609 53.142857 12.988889 40.478874 14.943750 37.456791 15.214724 36.400002 17.897196 48.576923 22.460526 109.800003 30.698112 167.384613 
dram[5]: 21.698277 30.141176 50.612244 68.526314 26.462963 41.652172 24.974577 38.961540 20.152439 34.851063 27.488636 43.551723 46.217392 122.000000 81.120003 167.384613 
average row locality = 239877/8020 = 29.909851
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       591       848       667       936       737      1040       772      1104       810      1172       643       908       548       812       524       768 
dram[1]:       797       848       894       936      1009      1040      1052      1106      1156      1172       890       908       768       812       716       768 
dram[2]:       844       596       936       666      1036       741      1108       773      1172       811       936       615       812       551       768       524 
dram[3]:       844       812       936       894      1036      1018      1108      1050      1172      1160       936       862       812       768       768       717 
dram[4]:       595       852       666       936       734      1044       777      1108       807      1176       630       908       556       808       521       768 
dram[5]:       809       852       890       936      1014      1044      1051      1110      1155      1176       858       908       774       808       709       768 
total dram writes = 83282
bank skew: 1176/521 = 2.26
chip skew: 14893/12880 = 1.16
average mf latency per bank:
dram[0]:       7215      2942      6196      2857      5708      2876      5544      2878      4886      2576      4380      1979      4328      1828      4429      1667
dram[1]:       5017      2860      4635      2815      4907      2811      4978      2852      3999      2600      3609      1911      3438      1662      3534      1602
dram[2]:       2994      6658      2820      6069      2885      5495      2800      5482      2597      4606      1938      4348      1753      3884      1621      4158
dram[3]:       2913      4495      2784      4481      2910      4581      2810      4675      2633      3740      1853      3574      1684      3136      1565      3310
dram[4]:       6560      2900      6028      2898      5991      2822      5561      2840      4679      2459      3916      2006      3695      1758      3938      1635
dram[5]:       4519      2817      4331      2835      4508      2794      4646      2860      3796      2488      3501      1899      3166      1693      3332      1618
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553       911      1265       830       570
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987       497       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       616       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722       569
dram[5]:        741       502       835       706      1428      1301      1389      1293      1353      1291      1448      1388       966      1277       820       593
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630312 n_nop=583325 n_act=1520 n_pre=1504 n_ref_event=94837905808976 n_req=37934 n_rd=31176 n_rd_L2_A=0 n_write=0 n_wr_bk=12880 bw_util=0.1398
n_activity=155064 dram_eff=0.5682
bk0: 1758a 610986i bk1: 2184a 608850i bk2: 1698a 612812i bk3: 2136a 611010i bk4: 1930a 608607i bk5: 2344a 607000i bk6: 1952a 610618i bk7: 2472a 607677i bk8: 2036a 607556i bk9: 2688a 605471i bk10: 1592a 612707i bk11: 2072a 609828i bk12: 1376a 614065i bk13: 1792a 612821i bk14: 1354a 616827i bk15: 1792a 614395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960220
Row_Buffer_Locality_read = 0.980819
Row_Buffer_Locality_write = 0.865197
Bank_Level_Parallism = 2.523312
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.249751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.139791 
total_CMD = 630312 
util_bw = 88112 
Wasted_Col = 44245 
Wasted_Row = 7775 
Idle = 490180 

BW Util Bottlenecks: 
RCDc_limit = 5354 
RCDWRc_limit = 3910 
WTRc_limit = 10468 
RTWc_limit = 38624 
CCDLc_limit = 36582 
rwq = 0 
CCDLc_limit_alone = 21534 
WTRc_limit_alone = 8157 
RTWc_limit_alone = 25887 

Commands details: 
total_CMD = 630312 
n_nop = 583325 
Read = 31176 
Write = 0 
L2_Alloc = 0 
L2_WB = 12880 
n_act = 1520 
n_pre = 1504 
n_ref = 94837905808976 
n_req = 37934 
total_req = 44056 

Dual Bus Interface Util: 
issued_total_row = 3024 
issued_total_col = 44056 
Row_Bus_Util =  0.004798 
CoL_Bus_Util = 0.069896 
Either_Row_CoL_Bus_Util = 0.074546 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.001979 
queue_avg = 2.457916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630312 n_nop=578653 n_act=1188 n_pre=1172 n_ref_event=94837906655344 n_req=42042 n_rd=34492 n_rd_L2_A=0 n_write=0 n_wr_bk=14872 bw_util=0.1566
n_activity=162456 dram_eff=0.6077
bk0: 2092a 607727i bk1: 2184a 607977i bk2: 2030a 610473i bk3: 2136a 611282i bk4: 2332a 604320i bk5: 2344a 605701i bk6: 2400a 607599i bk7: 2476a 607540i bk8: 2698a 602205i bk9: 2688a 603407i bk10: 2056a 608649i bk11: 2072a 608760i bk12: 1716a 610938i bk13: 1792a 611454i bk14: 1684a 614068i bk15: 1792a 613550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972076
Row_Buffer_Locality_read = 0.986982
Row_Buffer_Locality_write = 0.903974
Bank_Level_Parallism = 2.640984
Bank_Level_Parallism_Col = 2.626634
Bank_Level_Parallism_Ready = 1.263306
write_to_read_ratio_blp_rw_average = 0.533887
GrpLevelPara = 1.787549 

BW Util details:
bwutil = 0.156634 
total_CMD = 630312 
util_bw = 98728 
Wasted_Col = 44164 
Wasted_Row = 6112 
Idle = 481308 

BW Util Bottlenecks: 
RCDc_limit = 3834 
RCDWRc_limit = 2776 
WTRc_limit = 11704 
RTWc_limit = 40893 
CCDLc_limit = 38192 
rwq = 0 
CCDLc_limit_alone = 22449 
WTRc_limit_alone = 9229 
RTWc_limit_alone = 27625 

Commands details: 
total_CMD = 630312 
n_nop = 578653 
Read = 34492 
Write = 0 
L2_Alloc = 0 
L2_WB = 14872 
n_act = 1188 
n_pre = 1172 
n_ref = 94837906655344 
n_req = 42042 
total_req = 49364 

Dual Bus Interface Util: 
issued_total_row = 2360 
issued_total_col = 49364 
Row_Bus_Util =  0.003744 
CoL_Bus_Util = 0.078317 
Either_Row_CoL_Bus_Util = 0.081958 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.001258 
queue_avg = 3.007327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630312 n_nop=583252 n_act=1527 n_pre=1511 n_ref_event=0 n_req=37964 n_rd=31198 n_rd_L2_A=0 n_write=0 n_wr_bk=12889 bw_util=0.1399
n_activity=154993 dram_eff=0.5689
bk0: 2184a 608415i bk1: 1752a 610164i bk2: 2128a 610532i bk3: 1706a 612121i bk4: 2344a 607075i bk5: 1930a 607914i bk6: 2472a 608923i bk7: 1960a 609558i bk8: 2688a 605522i bk9: 2038a 607649i bk10: 2128a 611110i bk11: 1530a 611681i bk12: 1792a 612198i bk13: 1400a 614446i bk14: 1792a 614602i bk15: 1354a 616806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960146
Row_Buffer_Locality_read = 0.980800
Row_Buffer_Locality_write = 0.864913
Bank_Level_Parallism = 2.544196
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.139889 
total_CMD = 630312 
util_bw = 88174 
Wasted_Col = 43771 
Wasted_Row = 8014 
Idle = 490353 

BW Util Bottlenecks: 
RCDc_limit = 5478 
RCDWRc_limit = 3893 
WTRc_limit = 9988 
RTWc_limit = 38252 
CCDLc_limit = 35348 
rwq = 0 
CCDLc_limit_alone = 20867 
WTRc_limit_alone = 8058 
RTWc_limit_alone = 25701 

Commands details: 
total_CMD = 630312 
n_nop = 583252 
Read = 31198 
Write = 0 
L2_Alloc = 0 
L2_WB = 12889 
n_act = 1527 
n_pre = 1511 
n_ref = 0 
n_req = 37964 
total_req = 44087 

Dual Bus Interface Util: 
issued_total_row = 3038 
issued_total_col = 44087 
Row_Bus_Util =  0.004820 
CoL_Bus_Util = 0.069945 
Either_Row_CoL_Bus_Util = 0.074661 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.001381 
queue_avg = 2.465874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630312 n_nop=578543 n_act=1202 n_pre=1186 n_ref_event=0 n_req=42113 n_rd=34546 n_rd_L2_A=0 n_write=0 n_wr_bk=14893 bw_util=0.1569
n_activity=162442 dram_eff=0.6087
bk0: 2184a 607889i bk1: 2118a 607228i bk2: 2128a 610229i bk3: 2038a 609486i bk4: 2344a 605907i bk5: 2344a 604292i bk6: 2472a 608219i bk7: 2402a 607121i bk8: 2688a 604369i bk9: 2706a 601498i bk10: 2128a 608706i bk11: 1996a 607708i bk12: 1792a 610935i bk13: 1722a 611056i bk14: 1792a 613999i bk15: 1692a 613695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971814
Row_Buffer_Locality_read = 0.986800
Row_Buffer_Locality_write = 0.903396
Bank_Level_Parallism = 2.669004
Bank_Level_Parallism_Col = 2.659460
Bank_Level_Parallism_Ready = 1.277175
write_to_read_ratio_blp_rw_average = 0.521493
GrpLevelPara = 1.815951 

BW Util details:
bwutil = 0.156872 
total_CMD = 630312 
util_bw = 98878 
Wasted_Col = 43541 
Wasted_Row = 6324 
Idle = 481569 

BW Util Bottlenecks: 
RCDc_limit = 3981 
RCDWRc_limit = 2837 
WTRc_limit = 12071 
RTWc_limit = 39816 
CCDLc_limit = 37196 
rwq = 0 
CCDLc_limit_alone = 21935 
WTRc_limit_alone = 9469 
RTWc_limit_alone = 27157 

Commands details: 
total_CMD = 630312 
n_nop = 578543 
Read = 34546 
Write = 0 
L2_Alloc = 0 
L2_WB = 14893 
n_act = 1202 
n_pre = 1186 
n_ref = 0 
n_req = 42113 
total_req = 49439 

Dual Bus Interface Util: 
issued_total_row = 2388 
issued_total_col = 49439 
Row_Bus_Util =  0.003789 
CoL_Bus_Util = 0.078436 
Either_Row_CoL_Bus_Util = 0.082132 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001120 
queue_avg = 3.009820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630312 n_nop=583390 n_act=1485 n_pre=1469 n_ref_event=227392 n_req=37891 n_rd=31132 n_rd_L2_A=0 n_write=0 n_wr_bk=12886 bw_util=0.1397
n_activity=154591 dram_eff=0.5695
bk0: 1738a 610434i bk1: 2164a 609172i bk2: 1720a 613044i bk3: 2136a 611662i bk4: 1922a 608827i bk5: 2352a 607368i bk6: 1948a 609387i bk7: 2480a 608450i bk8: 2024a 607884i bk9: 2688a 605595i bk10: 1564a 612906i bk11: 2072a 609749i bk12: 1400a 614265i bk13: 1792a 611720i bk14: 1340a 616647i bk15: 1792a 614367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961205
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = 0.869507
Bank_Level_Parallism = 2.525707
Bank_Level_Parallism_Col = 2.514817
Bank_Level_Parallism_Ready = 1.256110
write_to_read_ratio_blp_rw_average = 0.518779
GrpLevelPara = 1.736958 

BW Util details:
bwutil = 0.139671 
total_CMD = 630312 
util_bw = 88036 
Wasted_Col = 43627 
Wasted_Row = 8244 
Idle = 490405 

BW Util Bottlenecks: 
RCDc_limit = 5531 
RCDWRc_limit = 3682 
WTRc_limit = 10108 
RTWc_limit = 37727 
CCDLc_limit = 34835 
rwq = 0 
CCDLc_limit_alone = 20650 
WTRc_limit_alone = 8255 
RTWc_limit_alone = 25395 

Commands details: 
total_CMD = 630312 
n_nop = 583390 
Read = 31132 
Write = 0 
L2_Alloc = 0 
L2_WB = 12886 
n_act = 1485 
n_pre = 1469 
n_ref = 227392 
n_req = 37891 
total_req = 44018 

Dual Bus Interface Util: 
issued_total_row = 2954 
issued_total_col = 44018 
Row_Bus_Util =  0.004687 
CoL_Bus_Util = 0.069835 
Either_Row_CoL_Bus_Util = 0.074442 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001066 
queue_avg = 2.418418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630312 n_nop=578764 n_act=1182 n_pre=1166 n_ref_event=0 n_req=41933 n_rd=34388 n_rd_L2_A=0 n_write=0 n_wr_bk=14862 bw_util=0.1563
n_activity=161441 dram_eff=0.6101
bk0: 2104a 607173i bk1: 2136a 608360i bk2: 2028a 610869i bk3: 2136a 610937i bk4: 2336a 605041i bk5: 2352a 606308i bk6: 2404a 607811i bk7: 2484a 606905i bk8: 2690a 603461i bk9: 2688a 604247i bk10: 1978a 610277i bk11: 2072a 608426i bk12: 1730a 610790i bk13: 1792a 610936i bk14: 1666a 614429i bk15: 1792a 613119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972170
Row_Buffer_Locality_read = 0.987001
Row_Buffer_Locality_write = 0.904573
Bank_Level_Parallism = 2.627256
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258183
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156272 
total_CMD = 630312 
util_bw = 98500 
Wasted_Col = 44006 
Wasted_Row = 5879 
Idle = 481927 

BW Util Bottlenecks: 
RCDc_limit = 3964 
RCDWRc_limit = 2673 
WTRc_limit = 11839 
RTWc_limit = 39950 
CCDLc_limit = 37535 
rwq = 0 
CCDLc_limit_alone = 22082 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 26996 

Commands details: 
total_CMD = 630312 
n_nop = 578764 
Read = 34388 
Write = 0 
L2_Alloc = 0 
L2_WB = 14862 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 41933 
total_req = 49250 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 49250 
Row_Bus_Util =  0.003725 
CoL_Bus_Util = 0.078136 
Either_Row_CoL_Bus_Util = 0.081782 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.000970 
queue_avg = 2.967005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94980, Miss = 14526, Miss_rate = 0.153, Pending_hits = 7654, Reservation_fails = 5774
L2_cache_bank[1]: Access = 83188, Miss = 17480, Miss_rate = 0.210, Pending_hits = 8626, Reservation_fails = 5634
L2_cache_bank[2]: Access = 100468, Miss = 17334, Miss_rate = 0.173, Pending_hits = 8687, Reservation_fails = 6921
L2_cache_bank[3]: Access = 82164, Miss = 17484, Miss_rate = 0.213, Pending_hits = 8430, Reservation_fails = 7085
L2_cache_bank[4]: Access = 82568, Miss = 17528, Miss_rate = 0.212, Pending_hits = 8316, Reservation_fails = 4244
L2_cache_bank[5]: Access = 95308, Miss = 14502, Miss_rate = 0.152, Pending_hits = 7766, Reservation_fails = 7594
L2_cache_bank[6]: Access = 81676, Miss = 17528, Miss_rate = 0.215, Pending_hits = 8132, Reservation_fails = 4268
L2_cache_bank[7]: Access = 101164, Miss = 17368, Miss_rate = 0.172, Pending_hits = 8972, Reservation_fails = 8471
L2_cache_bank[8]: Access = 94654, Miss = 14512, Miss_rate = 0.153, Pending_hits = 7424, Reservation_fails = 6177
L2_cache_bank[9]: Access = 82484, Miss = 17476, Miss_rate = 0.212, Pending_hits = 8289, Reservation_fails = 5239
L2_cache_bank[10]: Access = 100938, Miss = 17276, Miss_rate = 0.171, Pending_hits = 8407, Reservation_fails = 6509
L2_cache_bank[11]: Access = 81168, Miss = 17452, Miss_rate = 0.215, Pending_hits = 8023, Reservation_fails = 4346
L2_total_cache_accesses = 1080760
L2_total_cache_misses = 200466
L2_total_cache_miss_rate = 0.1855
L2_total_cache_pending_hits = 98726
L2_total_cache_reservation_fails = 72262
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 569072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146327
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1767
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27128
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5580
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 615
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1845
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 856688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2116
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14391
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55755
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1080760
icnt_total_pkts_simt_to_mem=411853
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.8454
	minimum = 5
	maximum = 708
Network latency average = 50.3717
	minimum = 5
	maximum = 708
Slowest packet = 1255249
Flit latency average = 47.8121
	minimum = 5
	maximum = 708
Slowest flit = 1339686
Fragmentation average = 0.00930575
	minimum = 0
	maximum = 299
Injected packet rate average = 0.212958
	minimum = 0.0824544 (at node 9)
	maximum = 0.523135 (at node 25)
Accepted packet rate average = 0.212958
	minimum = 0.0557395 (at node 15)
	maximum = 0.313034 (at node 5)
Injected flit rate average = 0.227215
	minimum = 0.107707 (at node 9)
	maximum = 0.523135 (at node 25)
Accepted flit rate average= 0.227215
	minimum = 0.0763723 (at node 15)
	maximum = 0.313034 (at node 5)
Injected packet length average = 1.06695
Accepted packet length average = 1.06695
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7605 (21 samples)
	minimum = 5 (21 samples)
	maximum = 284.381 (21 samples)
Network latency average = 18.7244 (21 samples)
	minimum = 5 (21 samples)
	maximum = 282.048 (21 samples)
Flit latency average = 18.0288 (21 samples)
	minimum = 5 (21 samples)
	maximum = 281.381 (21 samples)
Fragmentation average = 0.00186113 (21 samples)
	minimum = 0 (21 samples)
	maximum = 69.8095 (21 samples)
Injected packet rate average = 0.078134 (21 samples)
	minimum = 0.0301786 (21 samples)
	maximum = 0.197567 (21 samples)
Accepted packet rate average = 0.078134 (21 samples)
	minimum = 0.0288002 (21 samples)
	maximum = 0.115039 (21 samples)
Injected flit rate average = 0.0834095 (21 samples)
	minimum = 0.0392465 (21 samples)
	maximum = 0.197734 (21 samples)
Accepted flit rate average = 0.0834095 (21 samples)
	minimum = 0.0391322 (21 samples)
	maximum = 0.115039 (21 samples)
Injected packet size average = 1.06752 (21 samples)
Accepted packet size average = 1.06752 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 24 sec (264 sec)
gpgpu_simulation_rate = 512580 (inst/sec)
gpgpu_simulation_rate = 2583 (cycle/sec)
gpgpu_silicon_slowdown = 387146x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 29740
gpu_sim_insn = 19880
gpu_ipc =       0.6685
gpu_tot_sim_cycle = 711907
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     190.1109
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.9902% 
max_total_param_size = 0
gpu_stall_dramfull = 77379
gpu_stall_icnt2sh    = 157277
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4459
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8184
L2_BW  =       0.1528 GB/Sec
L2_BW_total  =      48.5862 GB/Sec
gpu_total_sim_rate=508801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28626
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23833
L1D_cache:
	L1D_cache_core[0]: Access = 24641, Miss = 14512, Miss_rate = 0.589, Pending_hits = 1685, Reservation_fails = 7755
	L1D_cache_core[1]: Access = 24497, Miss = 14657, Miss_rate = 0.598, Pending_hits = 1472, Reservation_fails = 9181
	L1D_cache_core[2]: Access = 24610, Miss = 14578, Miss_rate = 0.592, Pending_hits = 1577, Reservation_fails = 8828
	L1D_cache_core[3]: Access = 24579, Miss = 14948, Miss_rate = 0.608, Pending_hits = 1505, Reservation_fails = 9315
	L1D_cache_core[4]: Access = 24643, Miss = 14609, Miss_rate = 0.593, Pending_hits = 1647, Reservation_fails = 8900
	L1D_cache_core[5]: Access = 24418, Miss = 14853, Miss_rate = 0.608, Pending_hits = 1456, Reservation_fails = 8092
	L1D_cache_core[6]: Access = 24786, Miss = 14922, Miss_rate = 0.602, Pending_hits = 1485, Reservation_fails = 9038
	L1D_cache_core[7]: Access = 24594, Miss = 14420, Miss_rate = 0.586, Pending_hits = 1634, Reservation_fails = 5656
	L1D_cache_core[8]: Access = 24658, Miss = 14809, Miss_rate = 0.601, Pending_hits = 1588, Reservation_fails = 10216
	L1D_cache_core[9]: Access = 24659, Miss = 14556, Miss_rate = 0.590, Pending_hits = 1567, Reservation_fails = 9364
	L1D_cache_core[10]: Access = 24643, Miss = 14529, Miss_rate = 0.590, Pending_hits = 1536, Reservation_fails = 7771
	L1D_cache_core[11]: Access = 24387, Miss = 14549, Miss_rate = 0.597, Pending_hits = 1516, Reservation_fails = 9056
	L1D_cache_core[12]: Access = 24436, Miss = 14554, Miss_rate = 0.596, Pending_hits = 1645, Reservation_fails = 10693
	L1D_cache_core[13]: Access = 24403, Miss = 14545, Miss_rate = 0.596, Pending_hits = 1620, Reservation_fails = 8109
	L1D_cache_core[14]: Access = 24802, Miss = 15101, Miss_rate = 0.609, Pending_hits = 1545, Reservation_fails = 10861
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 220142
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 23478
	L1D_total_cache_reservation_fails = 132835
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 132759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2178326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28626
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23833
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94452
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2206952

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 116333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23833
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21408, 14304, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 240379
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214188
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:866054	W0_Idle:4589826	W0_Scoreboard:4749822	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1713504 {8:214188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34270080 {40:856752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 271 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 58 
mrq_lat_table:47404 	19285 	24553 	22546 	33218 	33963 	33979 	19589 	4330 	1135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573999 	406349 	59779 	5559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8188 	464 	131 	277878 	13934 	12221 	3751 	865 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126043 	155709 	145595 	184770 	333215 	100330 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	552 	247 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     15321     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16075     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24202     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.801418 26.886599 16.677420 55.404255 12.895604 39.232876 14.484848 39.272728 14.416185 36.786518 16.283333 47.660378 21.487179 109.900002 28.842106 167.384613 
dram[1]: 22.339285 27.452631 45.181820 62.000000 25.657658 38.186668 25.170940 40.932434 20.121212 38.976189 28.111111 46.777779 45.826088 122.111115 79.038460 167.384613 
dram[2]: 26.160000 14.559441 57.688889 16.591999 40.309860 13.207865 34.000000 13.878613 37.632183 14.688235 51.919998 15.906779 99.909088 22.421053 167.384613 28.842106 
dram[3]: 26.160000 22.407080 64.900002 47.037735 38.160000 25.828829 38.303799 26.070797 36.377777 19.970060 44.000000 27.573034 122.111115 48.113636 167.384613 68.833336 
dram[4]: 14.956835 26.701031 16.975609 53.142857 12.988889 40.478874 14.943750 37.456791 15.214724 36.400002 17.897196 48.576923 22.460526 109.800003 30.698112 167.384613 
dram[5]: 21.058332 30.141176 50.612244 68.526314 26.462963 41.652172 24.974577 38.961540 20.103031 34.851063 27.579546 43.551723 46.282608 122.000000 78.076920 167.384613 
average row locality = 240002/8044 = 29.836151
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       591       848       667       936       737      1040       772      1104       810      1172       643       908       548       812       524       768 
dram[1]:       799       848       894       936      1009      1040      1052      1106      1156      1172       890       908       772       812       722       768 
dram[2]:       848       596       936       666      1036       741      1108       773      1172       811       936       615       812       551       768       524 
dram[3]:       848       812       936       894      1036      1018      1108      1050      1172      1160       936       862       812       774       768       723 
dram[4]:       599       852       666       936       734      1044       777      1108       807      1176       630       908       556       808       521       768 
dram[5]:       813       852       890       936      1014      1044      1051      1110      1155      1176       858       908       780       808       713       768 
total dram writes = 83332
bank skew: 1176/521 = 2.26
chip skew: 14909/12880 = 1.16
average mf latency per bank:
dram[0]:       7215      2942      6196      2857      5708      2876      5544      2878      4886      2576      4380      1979      4328      1828      4429      1667
dram[1]:       5005      2860      4635      2815      4907      2811      4978      2852      4001      2600      3613      1911      3421      1662      3504      1602
dram[2]:       2980      6658      2820      6069      2885      5495      2800      5482      2597      4606      1938      4348      1753      3884      1621      4158
dram[3]:       2899      4495      2784      4481      2910      4581      2810      4675      2633      3743      1853      3578      1684      3112      1565      3283
dram[4]:       6516      2900      6028      2898      5991      2822      5561      2840      4679      2459      3916      2006      3695      1758      3938      1635
dram[5]:       4497      2817      4331      2835      4508      2794      4646      2860      3800      2488      3504      1899      3142      1693      3313      1618
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553       911      1265       830       570
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987       497       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       616       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722       569
dram[5]:        741       502       835       706      1428      1301      1389      1293      1353      1291      1448      1388       966      1277       820       593
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657791 n_nop=610804 n_act=1520 n_pre=1504 n_ref_event=94837905808976 n_req=37934 n_rd=31176 n_rd_L2_A=0 n_write=0 n_wr_bk=12880 bw_util=0.134
n_activity=155064 dram_eff=0.5682
bk0: 1758a 638465i bk1: 2184a 636329i bk2: 1698a 640291i bk3: 2136a 638489i bk4: 1930a 636086i bk5: 2344a 634479i bk6: 1952a 638097i bk7: 2472a 635156i bk8: 2036a 635035i bk9: 2688a 632950i bk10: 1592a 640186i bk11: 2072a 637307i bk12: 1376a 641544i bk13: 1792a 640300i bk14: 1354a 644306i bk15: 1792a 641874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960220
Row_Buffer_Locality_read = 0.980819
Row_Buffer_Locality_write = 0.865197
Bank_Level_Parallism = 2.523312
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.249751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133951 
total_CMD = 657791 
util_bw = 88112 
Wasted_Col = 44245 
Wasted_Row = 7775 
Idle = 517659 

BW Util Bottlenecks: 
RCDc_limit = 5354 
RCDWRc_limit = 3910 
WTRc_limit = 10468 
RTWc_limit = 38624 
CCDLc_limit = 36582 
rwq = 0 
CCDLc_limit_alone = 21534 
WTRc_limit_alone = 8157 
RTWc_limit_alone = 25887 

Commands details: 
total_CMD = 657791 
n_nop = 610804 
Read = 31176 
Write = 0 
L2_Alloc = 0 
L2_WB = 12880 
n_act = 1520 
n_pre = 1504 
n_ref = 94837905808976 
n_req = 37934 
total_req = 44056 

Dual Bus Interface Util: 
issued_total_row = 3024 
issued_total_col = 44056 
Row_Bus_Util =  0.004597 
CoL_Bus_Util = 0.066976 
Either_Row_CoL_Bus_Util = 0.071432 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.001979 
queue_avg = 2.355237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35524
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657791 n_nop=606090 n_act=1191 n_pre=1175 n_ref_event=94837906655344 n_req=42072 n_rd=34516 n_rd_L2_A=0 n_write=0 n_wr_bk=14884 bw_util=0.1502
n_activity=162742 dram_eff=0.6071
bk0: 2096a 635146i bk1: 2184a 635453i bk2: 2030a 637949i bk3: 2136a 638758i bk4: 2332a 631797i bk5: 2344a 633179i bk6: 2400a 635077i bk7: 2476a 635018i bk8: 2706a 629674i bk9: 2688a 630886i bk10: 2068a 636115i bk11: 2072a 636241i bk12: 1716a 638373i bk13: 1792a 638937i bk14: 1684a 641480i bk15: 1792a 641029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972024
Row_Buffer_Locality_read = 0.986963
Row_Buffer_Locality_write = 0.903785
Bank_Level_Parallism = 2.639160
Bank_Level_Parallism_Col = 2.625120
Bank_Level_Parallism_Ready = 1.263114
write_to_read_ratio_blp_rw_average = 0.534032
GrpLevelPara = 1.786709 

BW Util details:
bwutil = 0.150200 
total_CMD = 657791 
util_bw = 98800 
Wasted_Col = 44254 
Wasted_Row = 6144 
Idle = 508593 

BW Util Bottlenecks: 
RCDc_limit = 3846 
RCDWRc_limit = 2790 
WTRc_limit = 11704 
RTWc_limit = 40952 
CCDLc_limit = 38231 
rwq = 0 
CCDLc_limit_alone = 22472 
WTRc_limit_alone = 9229 
RTWc_limit_alone = 27668 

Commands details: 
total_CMD = 657791 
n_nop = 606090 
Read = 34516 
Write = 0 
L2_Alloc = 0 
L2_WB = 14884 
n_act = 1191 
n_pre = 1175 
n_ref = 94837906655344 
n_req = 42072 
total_req = 49400 

Dual Bus Interface Util: 
issued_total_row = 2366 
issued_total_col = 49400 
Row_Bus_Util =  0.003597 
CoL_Bus_Util = 0.075100 
Either_Row_CoL_Bus_Util = 0.078598 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.001257 
queue_avg = 2.881886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88189
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657791 n_nop=610711 n_act=1531 n_pre=1515 n_ref_event=0 n_req=37974 n_rd=31206 n_rd_L2_A=0 n_write=0 n_wr_bk=12893 bw_util=0.1341
n_activity=155177 dram_eff=0.5684
bk0: 2192a 635778i bk1: 1752a 637639i bk2: 2128a 638008i bk3: 1706a 639597i bk4: 2344a 634551i bk5: 1930a 635392i bk6: 2472a 636401i bk7: 1960a 637037i bk8: 2688a 633001i bk9: 2038a 635128i bk10: 2128a 638589i bk11: 1530a 639161i bk12: 1792a 639678i bk13: 1400a 641928i bk14: 1792a 642084i bk15: 1354a 644288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960052
Row_Buffer_Locality_read = 0.980741
Row_Buffer_Locality_write = 0.864657
Bank_Level_Parallism = 2.542791
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.134082 
total_CMD = 657791 
util_bw = 88198 
Wasted_Col = 43817 
Wasted_Row = 8072 
Idle = 517704 

BW Util Bottlenecks: 
RCDc_limit = 5502 
RCDWRc_limit = 3907 
WTRc_limit = 9988 
RTWc_limit = 38252 
CCDLc_limit = 35356 
rwq = 0 
CCDLc_limit_alone = 20875 
WTRc_limit_alone = 8058 
RTWc_limit_alone = 25701 

Commands details: 
total_CMD = 657791 
n_nop = 610711 
Read = 31206 
Write = 0 
L2_Alloc = 0 
L2_WB = 12893 
n_act = 1531 
n_pre = 1515 
n_ref = 0 
n_req = 37974 
total_req = 44099 

Dual Bus Interface Util: 
issued_total_row = 3046 
issued_total_col = 44099 
Row_Bus_Util =  0.004631 
CoL_Bus_Util = 0.067041 
Either_Row_CoL_Bus_Util = 0.071573 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.001381 
queue_avg = 2.363187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657791 n_nop=605960 n_act=1209 n_pre=1193 n_ref_event=0 n_req=42153 n_rd=34578 n_rd_L2_A=0 n_write=0 n_wr_bk=14909 bw_util=0.1505
n_activity=162877 dram_eff=0.6077
bk0: 2192a 635250i bk1: 2118a 634701i bk2: 2128a 637703i bk3: 2038a 636961i bk4: 2344a 633384i bk5: 2344a 631771i bk6: 2472a 635698i bk7: 2402a 634600i bk8: 2688a 631851i bk9: 2718a 628939i bk10: 2128a 636185i bk11: 2008a 635146i bk12: 1792a 638413i bk13: 1722a 638488i bk14: 1792a 641481i bk15: 1692a 641083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971675
Row_Buffer_Locality_read = 0.986697
Row_Buffer_Locality_write = 0.903102
Bank_Level_Parallism = 2.665978
Bank_Level_Parallism_Col = 2.657156
Bank_Level_Parallism_Ready = 1.276907
write_to_read_ratio_blp_rw_average = 0.521566
GrpLevelPara = 1.814654 

BW Util details:
bwutil = 0.150464 
total_CMD = 657791 
util_bw = 98974 
Wasted_Col = 43685 
Wasted_Row = 6401 
Idle = 508731 

BW Util Bottlenecks: 
RCDc_limit = 4029 
RCDWRc_limit = 2857 
WTRc_limit = 12074 
RTWc_limit = 39881 
CCDLc_limit = 37248 
rwq = 0 
CCDLc_limit_alone = 21967 
WTRc_limit_alone = 9472 
RTWc_limit_alone = 27202 

Commands details: 
total_CMD = 657791 
n_nop = 605960 
Read = 34578 
Write = 0 
L2_Alloc = 0 
L2_WB = 14909 
n_act = 1209 
n_pre = 1193 
n_ref = 0 
n_req = 42153 
total_req = 49487 

Dual Bus Interface Util: 
issued_total_row = 2402 
issued_total_col = 49487 
Row_Bus_Util =  0.003652 
CoL_Bus_Util = 0.075232 
Either_Row_CoL_Bus_Util = 0.078796 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.001119 
queue_avg = 2.884667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657791 n_nop=610849 n_act=1489 n_pre=1473 n_ref_event=227392 n_req=37901 n_rd=31140 n_rd_L2_A=0 n_write=0 n_wr_bk=12890 bw_util=0.1339
n_activity=154775 dram_eff=0.569
bk0: 1746a 637797i bk1: 2164a 636647i bk2: 1720a 640520i bk3: 2136a 639138i bk4: 1922a 636304i bk5: 2352a 634847i bk6: 1948a 636866i bk7: 2480a 635929i bk8: 2024a 635363i bk9: 2688a 633074i bk10: 1564a 640385i bk11: 2072a 637228i bk12: 1400a 641744i bk13: 1792a 639201i bk14: 1340a 644129i bk15: 1792a 641849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961109
Row_Buffer_Locality_read = 0.981053
Row_Buffer_Locality_write = 0.869250
Bank_Level_Parallism = 2.524319
Bank_Level_Parallism_Col = 2.514089
Bank_Level_Parallism_Ready = 1.256040
write_to_read_ratio_blp_rw_average = 0.518684
GrpLevelPara = 1.736603 

BW Util details:
bwutil = 0.133872 
total_CMD = 657791 
util_bw = 88060 
Wasted_Col = 43673 
Wasted_Row = 8302 
Idle = 517756 

BW Util Bottlenecks: 
RCDc_limit = 5555 
RCDWRc_limit = 3696 
WTRc_limit = 10108 
RTWc_limit = 37727 
CCDLc_limit = 34843 
rwq = 0 
CCDLc_limit_alone = 20658 
WTRc_limit_alone = 8255 
RTWc_limit_alone = 25395 

Commands details: 
total_CMD = 657791 
n_nop = 610849 
Read = 31140 
Write = 0 
L2_Alloc = 0 
L2_WB = 12890 
n_act = 1489 
n_pre = 1473 
n_ref = 227392 
n_req = 37901 
total_req = 44030 

Dual Bus Interface Util: 
issued_total_row = 2962 
issued_total_col = 44030 
Row_Bus_Util =  0.004503 
CoL_Bus_Util = 0.066936 
Either_Row_CoL_Bus_Util = 0.071363 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001065 
queue_avg = 2.317716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657791 n_nop=606189 n_act=1188 n_pre=1172 n_ref_event=0 n_req=41968 n_rd=34416 n_rd_L2_A=0 n_write=0 n_wr_bk=14876 bw_util=0.1499
n_activity=161836 dram_eff=0.6092
bk0: 2112a 634534i bk1: 2136a 635834i bk2: 2028a 638344i bk3: 2136a 638412i bk4: 2336a 632516i bk5: 2352a 633787i bk6: 2404a 635290i bk7: 2484a 634384i bk8: 2702a 630900i bk9: 2688a 631725i bk10: 1986a 637746i bk11: 2072a 635906i bk12: 1730a 638221i bk13: 1792a 638420i bk14: 1666a 641865i bk15: 1792a 640599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972050
Row_Buffer_Locality_read = 0.986925
Row_Buffer_Locality_write = 0.904264
Bank_Level_Parallism = 2.624627
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.257963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149871 
total_CMD = 657791 
util_bw = 98584 
Wasted_Col = 44121 
Wasted_Row = 5947 
Idle = 509139 

BW Util Bottlenecks: 
RCDc_limit = 4000 
RCDWRc_limit = 2694 
WTRc_limit = 11843 
RTWc_limit = 39996 
CCDLc_limit = 37575 
rwq = 0 
CCDLc_limit_alone = 22110 
WTRc_limit_alone = 9344 
RTWc_limit_alone = 27030 

Commands details: 
total_CMD = 657791 
n_nop = 606189 
Read = 34416 
Write = 0 
L2_Alloc = 0 
L2_WB = 14876 
n_act = 1188 
n_pre = 1172 
n_ref = 0 
n_req = 41968 
total_req = 49292 

Dual Bus Interface Util: 
issued_total_row = 2360 
issued_total_col = 49292 
Row_Bus_Util =  0.003588 
CoL_Bus_Util = 0.074936 
Either_Row_CoL_Bus_Util = 0.078447 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.000969 
queue_avg = 2.843511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94988, Miss = 14526, Miss_rate = 0.153, Pending_hits = 7654, Reservation_fails = 5774
L2_cache_bank[1]: Access = 83188, Miss = 17480, Miss_rate = 0.210, Pending_hits = 8626, Reservation_fails = 5634
L2_cache_bank[2]: Access = 100506, Miss = 17358, Miss_rate = 0.173, Pending_hits = 8687, Reservation_fails = 6921
L2_cache_bank[3]: Access = 82164, Miss = 17484, Miss_rate = 0.213, Pending_hits = 8430, Reservation_fails = 7085
L2_cache_bank[4]: Access = 82576, Miss = 17536, Miss_rate = 0.212, Pending_hits = 8316, Reservation_fails = 4244
L2_cache_bank[5]: Access = 95308, Miss = 14502, Miss_rate = 0.152, Pending_hits = 7766, Reservation_fails = 7594
L2_cache_bank[6]: Access = 81684, Miss = 17536, Miss_rate = 0.215, Pending_hits = 8132, Reservation_fails = 4268
L2_cache_bank[7]: Access = 101198, Miss = 17392, Miss_rate = 0.172, Pending_hits = 8972, Reservation_fails = 8471
L2_cache_bank[8]: Access = 94662, Miss = 14520, Miss_rate = 0.153, Pending_hits = 7424, Reservation_fails = 6177
L2_cache_bank[9]: Access = 82484, Miss = 17476, Miss_rate = 0.212, Pending_hits = 8289, Reservation_fails = 5239
L2_cache_bank[10]: Access = 100976, Miss = 17304, Miss_rate = 0.171, Pending_hits = 8407, Reservation_fails = 6509
L2_cache_bank[11]: Access = 81168, Miss = 17452, Miss_rate = 0.215, Pending_hits = 8023, Reservation_fails = 4346
L2_total_cache_accesses = 1080902
L2_total_cache_misses = 200566
L2_total_cache_miss_rate = 0.1856
L2_total_cache_pending_hits = 98726
L2_total_cache_reservation_fails = 72262
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 569072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146375
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1767
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27140
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5580
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1872
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 856752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188904
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2116
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14391
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55755
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1080902
icnt_total_pkts_simt_to_mem=411911
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1398312
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1492613
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230392
	minimum = 0 (at node 1)
	maximum = 0.00144586 (at node 0)
Accepted packet rate average = 0.000230392
	minimum = 0 (at node 1)
	maximum = 0.00477471 (at node 0)
Injected flit rate average = 0.000249072
	minimum = 0 (at node 1)
	maximum = 0.00195024 (at node 0)
Accepted flit rate average= 0.000249072
	minimum = 0 (at node 1)
	maximum = 0.00477471 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1034 (22 samples)
	minimum = 5 (22 samples)
	maximum = 272 (22 samples)
Network latency average = 18.1042 (22 samples)
	minimum = 5 (22 samples)
	maximum = 269.5 (22 samples)
Flit latency average = 17.4366 (22 samples)
	minimum = 5 (22 samples)
	maximum = 268.818 (22 samples)
Fragmentation average = 0.00177653 (22 samples)
	minimum = 0 (22 samples)
	maximum = 66.6364 (22 samples)
Injected packet rate average = 0.074593 (22 samples)
	minimum = 0.0288068 (22 samples)
	maximum = 0.188652 (22 samples)
Accepted packet rate average = 0.074593 (22 samples)
	minimum = 0.0274911 (22 samples)
	maximum = 0.110027 (22 samples)
Injected flit rate average = 0.0796295 (22 samples)
	minimum = 0.0374626 (22 samples)
	maximum = 0.188834 (22 samples)
Accepted flit rate average = 0.0796295 (22 samples)
	minimum = 0.0373535 (22 samples)
	maximum = 0.110027 (22 samples)
Injected packet size average = 1.06752 (22 samples)
Accepted packet size average = 1.06752 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 26 sec (266 sec)
gpgpu_simulation_rate = 508801 (inst/sec)
gpgpu_simulation_rate = 2676 (cycle/sec)
gpgpu_silicon_slowdown = 373692x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 36914
gpu_sim_insn = 472320
gpu_ipc =      12.7951
gpu_tot_sim_cycle = 748821
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     181.3699
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3336% 
gpu_tot_occupancy = 34.6143% 
max_total_param_size = 0
gpu_stall_dramfull = 77379
gpu_stall_icnt2sh    = 157277
partiton_level_parallism =       0.0791
partiton_level_parallism_total  =       0.4278
partiton_level_parallism_util =       1.1077
partiton_level_parallism_util_total  =       1.8078
L2_BW  =       8.8387 GB/Sec
L2_BW_total  =      46.6268 GB/Sec
gpu_total_sim_rate=501157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 30467
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23833
L1D_cache:
	L1D_cache_core[0]: Access = 24720, Miss = 14560, Miss_rate = 0.589, Pending_hits = 1685, Reservation_fails = 7755
	L1D_cache_core[1]: Access = 24655, Miss = 14737, Miss_rate = 0.598, Pending_hits = 1488, Reservation_fails = 9181
	L1D_cache_core[2]: Access = 24768, Miss = 14658, Miss_rate = 0.592, Pending_hits = 1593, Reservation_fails = 8828
	L1D_cache_core[3]: Access = 24737, Miss = 15028, Miss_rate = 0.608, Pending_hits = 1521, Reservation_fails = 9315
	L1D_cache_core[4]: Access = 24801, Miss = 14689, Miss_rate = 0.592, Pending_hits = 1663, Reservation_fails = 8900
	L1D_cache_core[5]: Access = 24576, Miss = 14933, Miss_rate = 0.608, Pending_hits = 1472, Reservation_fails = 8092
	L1D_cache_core[6]: Access = 24944, Miss = 15002, Miss_rate = 0.601, Pending_hits = 1501, Reservation_fails = 9038
	L1D_cache_core[7]: Access = 24752, Miss = 14500, Miss_rate = 0.586, Pending_hits = 1650, Reservation_fails = 5656
	L1D_cache_core[8]: Access = 24816, Miss = 14889, Miss_rate = 0.600, Pending_hits = 1604, Reservation_fails = 10216
	L1D_cache_core[9]: Access = 24817, Miss = 14636, Miss_rate = 0.590, Pending_hits = 1583, Reservation_fails = 9364
	L1D_cache_core[10]: Access = 24722, Miss = 14577, Miss_rate = 0.590, Pending_hits = 1536, Reservation_fails = 7771
	L1D_cache_core[11]: Access = 24466, Miss = 14597, Miss_rate = 0.597, Pending_hits = 1516, Reservation_fails = 9056
	L1D_cache_core[12]: Access = 24515, Miss = 14602, Miss_rate = 0.596, Pending_hits = 1645, Reservation_fails = 10693
	L1D_cache_core[13]: Access = 24482, Miss = 14593, Miss_rate = 0.596, Pending_hits = 1620, Reservation_fails = 8109
	L1D_cache_core[14]: Access = 24881, Miss = 15149, Miss_rate = 0.609, Pending_hits = 1545, Reservation_fails = 10861
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 221150
	L1D_total_cache_miss_rate = 0.5967
	L1D_total_cache_pending_hits = 23622
	L1D_total_cache_reservation_fails = 132835
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 132759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2191125
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30467
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23833
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275456
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 95196
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2221592

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 116333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23833
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22614, 14304, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 245755
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 215196
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:871952	W0_Idle:5293137	W0_Scoreboard:5118277	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1721568 {8:215196,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34431360 {40:860784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 271 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 58 
mrq_lat_table:48161 	19524 	24779 	22593 	33593 	34082 	34009 	19589 	4330 	1135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578734 	407134 	59779 	5559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9309 	505 	138 	279537 	14027 	12221 	3751 	865 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131211 	156061 	145595 	184770 	333215 	100330 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	584 	253 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.140940 23.433628 16.677420 55.404255 12.895604 39.232876 14.484848 39.272728 14.471265 36.822224 16.347107 48.415092 21.564102 110.400002 28.448277 156.142853 
dram[1]: 21.033058 23.855856 45.181820 62.000000 25.477877 38.186668 25.170940 40.932434 19.917646 39.452381 26.515465 46.654545 38.175438 122.666664 79.730766 156.142853 
dram[2]: 23.625000 14.231293 57.688889 16.591999 40.309860 13.207865 34.000000 13.878613 37.659092 14.742690 51.843136 15.907563 100.363640 22.500000 156.285721 28.413794 
dram[3]: 23.625000 21.247934 64.900002 47.037735 38.160000 25.646017 38.303799 26.070797 36.822224 19.773256 44.813560 25.916666 122.666664 41.132076 156.285721 69.366669 
dram[4]: 14.608392 24.036697 16.975609 53.142857 12.988889 40.478874 14.943750 37.456791 15.219512 36.933334 17.953703 48.415092 22.513159 110.400002 30.240740 156.142853 
dram[5]: 20.204725 26.721649 50.612244 68.526314 26.227272 41.652172 24.974577 38.961540 19.627907 35.361702 26.483871 43.491524 39.818180 122.666664 78.615387 156.142853 
average row locality = 241795/8256 = 29.287186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       599       864       667       936       737      1040       772      1104       810      1172       643       908       560       832       536       788 
dram[1]:       813       864       894       936      1022      1040      1052      1106      1172      1172       896       908       790       832       734       788 
dram[2]:       860       600       936       666      1036       741      1108       773      1172       811       936       615       832       563       792       532 
dram[3]:       860       826       936       894      1036      1031      1108      1050      1172      1175       936       868       832       791       792       731 
dram[4]:       603       864       666       936       734      1044       777      1108       807      1176       630       908       564       832       533       788 
dram[5]:       827       864       890       936      1026      1044      1051      1110      1171      1176       862       908       793       832       725       788 
total dram writes = 83971
bank skew: 1176/532 = 2.21
chip skew: 15038/12968 = 1.16
average mf latency per bank:
dram[0]:       7119      2888      6196      2857      5708      2876      5544      2878      4905      2598      4404      2007      4235      1784      4330      1625
dram[1]:       4937      2807      4649      2815      4860      2811      4990      2852      3987      2621      3649      1939      3369      1622      3466      1561
dram[2]:       2939      6614      2820      6069      2885      5495      2800      5482      2618      4625      1971      4365      1711      3802      1572      4095
dram[3]:       2859      4437      2784      4495      2910      4538      2810      4687      2654      3743      1885      3609      1643      3070      1517      3266
dram[4]:       6473      2860      6028      2898      5991      2822      5561      2840      4692      2484      3941      2034      3642      1707      3849      1594
dram[5]:       4439      2777      4345      2835      4470      2794      4658      2860      3791      2513      3541      1927      3115      1644      3277      1577
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805       524
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553       911      1265       830       570
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987       497       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       616       764
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722       569
dram[5]:        741       502       835       706      1428      1301      1389      1293      1353      1291      1448      1388       966      1277       820       593
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=691899 n_nop=644590 n_act=1549 n_pre=1533 n_ref_event=94837905808976 n_req=38154 n_rd=31352 n_rd_L2_A=0 n_write=0 n_wr_bk=12968 bw_util=0.1281
n_activity=157181 dram_eff=0.5639
bk0: 1774a 672346i bk1: 2216a 669962i bk2: 1698a 674378i bk3: 2136a 672585i bk4: 1930a 670183i bk5: 2344a 668580i bk6: 1952a 672207i bk7: 2472a 669269i bk8: 2060a 669072i bk9: 2728a 666978i bk10: 1616a 674232i bk11: 2112a 671361i bk12: 1376a 675572i bk13: 1792a 674217i bk14: 1354a 678271i bk15: 1792a 675779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959690
Row_Buffer_Locality_read = 0.980448
Row_Buffer_Locality_write = 0.864011
Bank_Level_Parallism = 2.508429
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.248268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.128111 
total_CMD = 691899 
util_bw = 88640 
Wasted_Col = 44925 
Wasted_Row = 8149 
Idle = 550185 

BW Util Bottlenecks: 
RCDc_limit = 5530 
RCDWRc_limit = 4006 
WTRc_limit = 10498 
RTWc_limit = 38926 
CCDLc_limit = 36878 
rwq = 0 
CCDLc_limit_alone = 21721 
WTRc_limit_alone = 8182 
RTWc_limit_alone = 26085 

Commands details: 
total_CMD = 691899 
n_nop = 644590 
Read = 31352 
Write = 0 
L2_Alloc = 0 
L2_WB = 12968 
n_act = 1549 
n_pre = 1533 
n_ref = 94837905808976 
n_req = 38154 
total_req = 44320 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 44320 
Row_Bus_Util =  0.004454 
CoL_Bus_Util = 0.064056 
Either_Row_CoL_Bus_Util = 0.068376 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.001966 
queue_avg = 2.242145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=691899 n_nop=639627 n_act=1243 n_pre=1227 n_ref_event=94837906655344 n_req=42480 n_rd=34848 n_rd_L2_A=0 n_write=0 n_wr_bk=15019 bw_util=0.1441
n_activity=166243 dram_eff=0.5999
bk0: 2132a 668910i bk1: 2216a 669078i bk2: 2030a 672031i bk3: 2136a 672851i bk4: 2356a 665633i bk5: 2344a 667277i bk6: 2400a 669186i bk7: 2476a 669135i bk8: 2762a 663456i bk9: 2728a 664955i bk10: 2104a 669950i bk11: 2112a 670275i bk12: 1772a 671908i bk13: 1792a 672820i bk14: 1696a 675452i bk15: 1792a 674912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971069
Row_Buffer_Locality_read = 0.986427
Row_Buffer_Locality_write = 0.900943
Bank_Level_Parallism = 2.616045
Bank_Level_Parallism_Col = 2.606842
Bank_Level_Parallism_Ready = 1.261257
write_to_read_ratio_blp_rw_average = 0.533632
GrpLevelPara = 1.776237 

BW Util details:
bwutil = 0.144145 
total_CMD = 691899 
util_bw = 99734 
Wasted_Col = 45396 
Wasted_Row = 6716 
Idle = 540053 

BW Util Bottlenecks: 
RCDc_limit = 4120 
RCDWRc_limit = 2976 
WTRc_limit = 11842 
RTWc_limit = 41464 
CCDLc_limit = 38757 
rwq = 0 
CCDLc_limit_alone = 22813 
WTRc_limit_alone = 9345 
RTWc_limit_alone = 28017 

Commands details: 
total_CMD = 691899 
n_nop = 639627 
Read = 34848 
Write = 0 
L2_Alloc = 0 
L2_WB = 15019 
n_act = 1243 
n_pre = 1227 
n_ref = 94837906655344 
n_req = 42480 
total_req = 49867 

Dual Bus Interface Util: 
issued_total_row = 2470 
issued_total_col = 49867 
Row_Bus_Util =  0.003570 
CoL_Bus_Util = 0.072073 
Either_Row_CoL_Bus_Util = 0.075549 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.001243 
queue_avg = 2.745766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=691899 n_nop=644535 n_act=1553 n_pre=1537 n_ref_event=0 n_req=38174 n_rd=31366 n_rd_L2_A=0 n_write=0 n_wr_bk=12973 bw_util=0.1282
n_activity=156927 dram_eff=0.5651
bk0: 2216a 669534i bk1: 1760a 671614i bk2: 2128a 672103i bk3: 1706a 673697i bk4: 2344a 668652i bk5: 1930a 669499i bk6: 2472a 670511i bk7: 1960a 671151i bk8: 2728a 667036i bk9: 2062a 669179i bk10: 2176a 672583i bk11: 1546a 673207i bk12: 1792a 673590i bk13: 1400a 675945i bk14: 1792a 675946i bk15: 1354a 678306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959685
Row_Buffer_Locality_read = 0.980457
Row_Buffer_Locality_write = 0.863984
Bank_Level_Parallism = 2.530468
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.262973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.128166 
total_CMD = 691899 
util_bw = 88678 
Wasted_Col = 44415 
Wasted_Row = 8336 
Idle = 550470 

BW Util Bottlenecks: 
RCDc_limit = 5642 
RCDWRc_limit = 3975 
WTRc_limit = 10031 
RTWc_limit = 38539 
CCDLc_limit = 35641 
rwq = 0 
CCDLc_limit_alone = 21046 
WTRc_limit_alone = 8091 
RTWc_limit_alone = 25884 

Commands details: 
total_CMD = 691899 
n_nop = 644535 
Read = 31366 
Write = 0 
L2_Alloc = 0 
L2_WB = 12973 
n_act = 1553 
n_pre = 1537 
n_ref = 0 
n_req = 38174 
total_req = 44339 

Dual Bus Interface Util: 
issued_total_row = 3090 
issued_total_col = 44339 
Row_Bus_Util =  0.004466 
CoL_Bus_Util = 0.064083 
Either_Row_CoL_Bus_Util = 0.068455 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.001372 
queue_avg = 2.249341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24934
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=691899 n_nop=639535 n_act=1253 n_pre=1237 n_ref_event=0 n_req=42542 n_rd=34894 n_rd_L2_A=0 n_write=0 n_wr_bk=15038 bw_util=0.1443
n_activity=166077 dram_eff=0.6013
bk0: 2216a 669003i bk1: 2150a 668450i bk2: 2128a 671788i bk3: 2038a 671055i bk4: 2344a 667482i bk5: 2368a 665677i bk6: 2472a 669811i bk7: 2402a 668715i bk8: 2728a 665917i bk9: 2774a 662654i bk10: 2176a 670234i bk11: 2036a 669012i bk12: 1792a 672317i bk13: 1774a 672093i bk14: 1792a 675332i bk15: 1704a 675083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970899
Row_Buffer_Locality_read = 0.986330
Row_Buffer_Locality_write = 0.900497
Bank_Level_Parallism = 2.644499
Bank_Level_Parallism_Col = 2.639797
Bank_Level_Parallism_Ready = 1.275059
write_to_read_ratio_blp_rw_average = 0.521882
GrpLevelPara = 1.804351 

BW Util details:
bwutil = 0.144333 
total_CMD = 691899 
util_bw = 99864 
Wasted_Col = 44740 
Wasted_Row = 6879 
Idle = 540416 

BW Util Bottlenecks: 
RCDc_limit = 4231 
RCDWRc_limit = 3022 
WTRc_limit = 12208 
RTWc_limit = 40398 
CCDLc_limit = 37774 
rwq = 0 
CCDLc_limit_alone = 22300 
WTRc_limit_alone = 9593 
RTWc_limit_alone = 27539 

Commands details: 
total_CMD = 691899 
n_nop = 639535 
Read = 34894 
Write = 0 
L2_Alloc = 0 
L2_WB = 15038 
n_act = 1253 
n_pre = 1237 
n_ref = 0 
n_req = 42542 
total_req = 49932 

Dual Bus Interface Util: 
issued_total_row = 2490 
issued_total_col = 49932 
Row_Bus_Util =  0.003599 
CoL_Bus_Util = 0.072167 
Either_Row_CoL_Bus_Util = 0.075682 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001108 
queue_avg = 2.747265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=691899 n_nop=644675 n_act=1510 n_pre=1494 n_ref_event=227392 n_req=38101 n_rd=31300 n_rd_L2_A=0 n_write=0 n_wr_bk=12970 bw_util=0.128
n_activity=156557 dram_eff=0.5655
bk0: 1754a 671792i bk1: 2188a 670398i bk2: 1720a 674611i bk3: 2136a 673235i bk4: 1922a 670403i bk5: 2352a 668948i bk6: 1948a 670974i bk7: 2480a 670039i bk8: 2040a 669429i bk9: 2736a 667121i bk10: 1588a 674421i bk11: 2112a 671254i bk12: 1400a 675780i bk13: 1792a 673044i bk14: 1340a 678104i bk15: 1792a 675735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960762
Row_Buffer_Locality_read = 0.980799
Row_Buffer_Locality_write = 0.868549
Bank_Level_Parallism = 2.512222
Bank_Level_Parallism_Col = 2.504259
Bank_Level_Parallism_Ready = 1.254679
write_to_read_ratio_blp_rw_average = 0.519571
GrpLevelPara = 1.730777 

BW Util details:
bwutil = 0.127967 
total_CMD = 691899 
util_bw = 88540 
Wasted_Col = 44281 
Wasted_Row = 8565 
Idle = 550513 

BW Util Bottlenecks: 
RCDc_limit = 5687 
RCDWRc_limit = 3764 
WTRc_limit = 10123 
RTWc_limit = 38058 
CCDLc_limit = 35136 
rwq = 0 
CCDLc_limit_alone = 20827 
WTRc_limit_alone = 8266 
RTWc_limit_alone = 25606 

Commands details: 
total_CMD = 691899 
n_nop = 644675 
Read = 31300 
Write = 0 
L2_Alloc = 0 
L2_WB = 12970 
n_act = 1510 
n_pre = 1494 
n_ref = 227392 
n_req = 38101 
total_req = 44270 

Dual Bus Interface Util: 
issued_total_row = 3004 
issued_total_col = 44270 
Row_Bus_Util =  0.004342 
CoL_Bus_Util = 0.063983 
Either_Row_CoL_Bus_Util = 0.068253 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001059 
queue_avg = 2.205813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=691899 n_nop=639778 n_act=1232 n_pre=1216 n_ref_event=0 n_req=42344 n_rd=34720 n_rd_L2_A=0 n_write=0 n_wr_bk=15003 bw_util=0.1437
n_activity=165046 dram_eff=0.6025
bk0: 2144a 668286i bk1: 2160a 669580i bk2: 2028a 672435i bk3: 2136a 672510i bk4: 2356a 666431i bk5: 2352a 667893i bk6: 2404a 669402i bk7: 2484a 668501i bk8: 2750a 664682i bk9: 2736a 665772i bk10: 2018a 671647i bk11: 2112a 669931i bk12: 1782a 671919i bk13: 1792a 672265i bk14: 1674a 675821i bk15: 1792a 674481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971259
Row_Buffer_Locality_read = 0.986521
Row_Buffer_Locality_write = 0.901758
Bank_Level_Parallism = 2.603004
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.255933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143729 
total_CMD = 691899 
util_bw = 99446 
Wasted_Col = 45165 
Wasted_Row = 6463 
Idle = 540825 

BW Util Bottlenecks: 
RCDc_limit = 4223 
RCDWRc_limit = 2869 
WTRc_limit = 11933 
RTWc_limit = 40516 
CCDLc_limit = 38060 
rwq = 0 
CCDLc_limit_alone = 22413 
WTRc_limit_alone = 9420 
RTWc_limit_alone = 27382 

Commands details: 
total_CMD = 691899 
n_nop = 639778 
Read = 34720 
Write = 0 
L2_Alloc = 0 
L2_WB = 15003 
n_act = 1232 
n_pre = 1216 
n_ref = 0 
n_req = 42344 
total_req = 49723 

Dual Bus Interface Util: 
issued_total_row = 2448 
issued_total_col = 49723 
Row_Bus_Util =  0.003538 
CoL_Bus_Util = 0.071865 
Either_Row_CoL_Bus_Util = 0.075330 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.000959 
queue_avg = 2.708121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95544, Miss = 14590, Miss_rate = 0.153, Pending_hits = 7750, Reservation_fails = 6306
L2_cache_bank[1]: Access = 83908, Miss = 17592, Miss_rate = 0.210, Pending_hits = 8798, Reservation_fails = 6559
L2_cache_bank[2]: Access = 102070, Miss = 17580, Miss_rate = 0.172, Pending_hits = 8795, Reservation_fails = 7669
L2_cache_bank[3]: Access = 82884, Miss = 17596, Miss_rate = 0.212, Pending_hits = 8606, Reservation_fails = 8146
L2_cache_bank[4]: Access = 83192, Miss = 17648, Miss_rate = 0.212, Pending_hits = 8476, Reservation_fails = 5023
L2_cache_bank[5]: Access = 95788, Miss = 14550, Miss_rate = 0.152, Pending_hits = 7830, Reservation_fails = 7857
L2_cache_bank[6]: Access = 82300, Miss = 17648, Miss_rate = 0.214, Pending_hits = 8292, Reservation_fails = 5063
L2_cache_bank[7]: Access = 102806, Miss = 17600, Miss_rate = 0.171, Pending_hits = 9060, Reservation_fails = 8997
L2_cache_bank[8]: Access = 95142, Miss = 14568, Miss_rate = 0.153, Pending_hits = 7488, Reservation_fails = 6441
L2_cache_bank[9]: Access = 83100, Miss = 17588, Miss_rate = 0.212, Pending_hits = 8449, Reservation_fails = 6037
L2_cache_bank[10]: Access = 102580, Miss = 17502, Miss_rate = 0.171, Pending_hits = 8495, Reservation_fails = 7150
L2_cache_bank[11]: Access = 81784, Miss = 17564, Miss_rate = 0.215, Pending_hits = 8183, Reservation_fails = 5136
L2_total_cache_accesses = 1091098
L2_total_cache_misses = 202026
L2_total_cache_miss_rate = 0.1852
L2_total_cache_pending_hits = 100222
L2_total_cache_reservation_fails = 80384
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 571132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147278
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30844
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6308
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 63877
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2055
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 860784
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 190392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2116
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14391
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 63877
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1091098
icnt_total_pkts_simt_to_mem=415576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.48525
	minimum = 5
	maximum = 41
Network latency average = 5.46771
	minimum = 5
	maximum = 40
Slowest packet = 1410913
Flit latency average = 5.70724
	minimum = 5
	maximum = 39
Slowest flit = 1506036
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0131607
	minimum = 0.00422604 (at node 0)
	maximum = 0.0435607 (at node 22)
Accepted packet rate average = 0.0131607
	minimum = 0.0035217 (at node 20)
	maximum = 0.02048 (at node 1)
Injected flit rate average = 0.0139072
	minimum = 0.00506583 (at node 0)
	maximum = 0.0435607 (at node 22)
Accepted flit rate average= 0.0139072
	minimum = 0.0040635 (at node 20)
	maximum = 0.02048 (at node 1)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5113 (23 samples)
	minimum = 5 (23 samples)
	maximum = 261.957 (23 samples)
Network latency average = 17.5548 (23 samples)
	minimum = 5 (23 samples)
	maximum = 259.522 (23 samples)
Flit latency average = 16.9266 (23 samples)
	minimum = 5 (23 samples)
	maximum = 258.826 (23 samples)
Fragmentation average = 0.00169929 (23 samples)
	minimum = 0 (23 samples)
	maximum = 63.7391 (23 samples)
Injected packet rate average = 0.071922 (23 samples)
	minimum = 0.0277381 (23 samples)
	maximum = 0.182344 (23 samples)
Accepted packet rate average = 0.071922 (23 samples)
	minimum = 0.0264489 (23 samples)
	maximum = 0.106134 (23 samples)
Injected flit rate average = 0.076772 (23 samples)
	minimum = 0.0360541 (23 samples)
	maximum = 0.182518 (23 samples)
Accepted flit rate average = 0.076772 (23 samples)
	minimum = 0.0359061 (23 samples)
	maximum = 0.106134 (23 samples)
Injected packet size average = 1.06743 (23 samples)
Accepted packet size average = 1.06743 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 31 sec (271 sec)
gpgpu_simulation_rate = 501157 (inst/sec)
gpgpu_simulation_rate = 2763 (cycle/sec)
gpgpu_silicon_slowdown = 361925x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 23397
gpu_sim_insn = 13713408
gpu_ipc =     586.1182
gpu_tot_sim_cycle = 772218
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     193.6331
gpu_tot_issued_cta = 6320
gpu_occupancy = 77.7741% 
gpu_tot_occupancy = 36.4428% 
max_total_param_size = 0
gpu_stall_dramfull = 83322
gpu_stall_icnt2sh    = 175539
partiton_level_parallism =       1.3507
partiton_level_parallism_total  =       0.4558
partiton_level_parallism_util =       1.9712
partiton_level_parallism_util_total  =       1.8214
L2_BW  =     147.6839 GB/Sec
L2_BW_total  =      49.6887 GB/Sec
gpu_total_sim_rate=506871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32693
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28096
L1D_cache:
	L1D_cache_core[0]: Access = 27216, Miss = 16141, Miss_rate = 0.593, Pending_hits = 1823, Reservation_fails = 9199
	L1D_cache_core[1]: Access = 27151, Miss = 16266, Miss_rate = 0.599, Pending_hits = 1566, Reservation_fails = 10356
	L1D_cache_core[2]: Access = 27200, Miss = 16166, Miss_rate = 0.594, Pending_hits = 1686, Reservation_fails = 9565
	L1D_cache_core[3]: Access = 27105, Miss = 16481, Miss_rate = 0.608, Pending_hits = 1679, Reservation_fails = 9906
	L1D_cache_core[4]: Access = 27233, Miss = 16252, Miss_rate = 0.597, Pending_hits = 1775, Reservation_fails = 9613
	L1D_cache_core[5]: Access = 27072, Miss = 16462, Miss_rate = 0.608, Pending_hits = 1578, Reservation_fails = 9362
	L1D_cache_core[6]: Access = 27376, Miss = 16580, Miss_rate = 0.606, Pending_hits = 1602, Reservation_fails = 10059
	L1D_cache_core[7]: Access = 27312, Miss = 16118, Miss_rate = 0.590, Pending_hits = 1742, Reservation_fails = 6634
	L1D_cache_core[8]: Access = 27312, Miss = 16454, Miss_rate = 0.602, Pending_hits = 1710, Reservation_fails = 10725
	L1D_cache_core[9]: Access = 27249, Miss = 16133, Miss_rate = 0.592, Pending_hits = 1671, Reservation_fails = 9864
	L1D_cache_core[10]: Access = 27218, Miss = 16168, Miss_rate = 0.594, Pending_hits = 1663, Reservation_fails = 9250
	L1D_cache_core[11]: Access = 26898, Miss = 16144, Miss_rate = 0.600, Pending_hits = 1651, Reservation_fails = 10396
	L1D_cache_core[12]: Access = 26947, Miss = 16142, Miss_rate = 0.599, Pending_hits = 1751, Reservation_fails = 11596
	L1D_cache_core[13]: Access = 26850, Miss = 15927, Miss_rate = 0.593, Pending_hits = 1861, Reservation_fails = 8479
	L1D_cache_core[14]: Access = 27377, Miss = 16620, Miss_rate = 0.607, Pending_hits = 1663, Reservation_fails = 12391
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 244054
	L1D_total_cache_miss_rate = 0.5989
	L1D_total_cache_pending_hits = 25421
	L1D_total_cache_reservation_fails = 147395
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 147280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148146
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2405475
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2438168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 128773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28096
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23358, 15048, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 265185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237508
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16929
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:955685	W0_Idle:5306462	W0_Scoreboard:5286191	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1900064 {8:237508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38001280 {40:950032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 59 
mrq_lat_table:51265 	20900 	26448 	24164 	35350 	36104 	36023 	20414 	4629 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	641178 	445799 	66341 	5568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9357 	526 	138 	307877 	15843 	13433 	3915 	867 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137792 	169894 	161331 	204059 	375637 	110149 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	615 	263 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.086667 25.964912 16.888889 55.183674 13.625000 42.453335 14.670659 39.544304 14.849162 36.202019 16.569105 48.472729 22.900000 113.909088 28.500000 142.875000 
dram[1]: 21.959349 26.428572 44.649124 61.454544 26.460869 41.350651 25.252100 41.171051 20.264368 39.384617 26.857143 46.771931 38.766666 125.300003 76.178574 142.875000 
dram[2]: 26.176991 14.855263 57.787235 16.645670 43.589043 13.950000 34.571430 13.948571 36.948452 15.119318 52.150944 15.975206 104.416664 23.846153 144.250000 28.133333 
dram[3]: 26.176991 21.753969 64.666664 46.054546 41.324677 26.626087 38.839508 25.965218 37.726315 20.119318 45.311474 26.061855 125.300003 41.607143 144.250000 66.281250 
dram[4]: 15.590278 26.232143 17.184000 53.019608 13.725275 43.753426 15.129630 37.759037 15.538462 36.353535 18.172728 48.472729 23.833334 114.000000 30.232143 142.875000 
dram[5]: 21.131783 29.653061 49.803921 67.599998 27.258928 44.985916 25.058332 39.237499 19.920454 35.584160 26.840425 43.704918 40.310345 125.400002 75.142860 142.875000 
average row locality = 256508/8497 = 30.188066
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       655       976       691       976       801      1168       796      1144       882      1312       667       948       604       916       560       828 
dram[1]:       869       976       918       976      1086      1168      1076      1146      1244      1312       920       948       834       916       758       828 
dram[2]:       972       660       984       682      1164       805      1156       789      1312       883       984       631       916       607       840       548 
dram[3]:       972       886       984       910      1164      1095      1156      1066      1312      1247       984       884       916       835       840       747 
dram[4]:       659       980       690       976       798      1172       801      1148       875      1318       654       948       604       920       557       828 
dram[5]:       883       980       914       976      1090      1172      1075      1150      1239      1316       886       948       833       920       749       828 
total dram writes = 89717
bank skew: 1318/548 = 2.41
chip skew: 15998/13924 = 1.15
average mf latency per bank:
dram[0]:       6623      2727      6073      2905      5344      2722      5462      2913      4778      2714      4623      2524      4102      1953      4283      1795
dram[1]:       5164      2651      5067      2860      5070      2641      5341      2881      4275      2756      4304      2500      3894      1792      4089      1725
dram[2]:       2774      6121      2841      6017      2717      5146      2824      5451      2754      4515      2575      4549      1841      3678      1737      4106
dram[3]:       2706      4547      2820      4868      2730      4707      2823      5022      2792      3958      2488      4143      1784      3603      1660      3887
dram[4]:       6036      2707      5913      2942      5602      2675      5473      2876      4530      2697      4157      2594      3578      1867      3820      1769
dram[5]:       4586      2625      4649      2891      4630      2621      4896      2888      3916      2739      4130      2509      3647      1817      3770      1747
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805       845
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987       871       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722       860
dram[5]:        741       502       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713517 n_nop=663206 n_act=1589 n_pre=1573 n_ref_event=94837905808976 n_req=40600 n_rd=33320 n_rd_L2_A=0 n_write=0 n_wr_bk=13924 bw_util=0.1324
n_activity=166102 dram_eff=0.5689
bk0: 1902a 692263i bk1: 2472a 689328i bk2: 1746a 694915i bk3: 2216a 693119i bk4: 2058a 690309i bk5: 2600a 687151i bk6: 2000a 693300i bk7: 2552a 689860i bk8: 2164a 689117i bk9: 2928a 685815i bk10: 1664a 695295i bk11: 2192a 691934i bk12: 1504a 695934i bk13: 2048a 693642i bk14: 1402a 699110i bk15: 1872a 696540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961133
Row_Buffer_Locality_read = 0.981603
Row_Buffer_Locality_write = 0.867445
Bank_Level_Parallism = 2.541171
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.254105
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132426 
total_CMD = 713517 
util_bw = 94488 
Wasted_Col = 47317 
Wasted_Row = 8231 
Idle = 563481 

BW Util Bottlenecks: 
RCDc_limit = 5530 
RCDWRc_limit = 4115 
WTRc_limit = 11193 
RTWc_limit = 41966 
CCDLc_limit = 39393 
rwq = 0 
CCDLc_limit_alone = 23025 
WTRc_limit_alone = 8699 
RTWc_limit_alone = 28092 

Commands details: 
total_CMD = 713517 
n_nop = 663206 
Read = 33320 
Write = 0 
L2_Alloc = 0 
L2_WB = 13924 
n_act = 1589 
n_pre = 1573 
n_ref = 94837905808976 
n_req = 40600 
total_req = 47244 

Dual Bus Interface Util: 
issued_total_row = 3162 
issued_total_col = 47244 
Row_Bus_Util =  0.004432 
CoL_Bus_Util = 0.066213 
Either_Row_CoL_Bus_Util = 0.070511 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.001888 
queue_avg = 2.308898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713517 n_nop=658244 n_act=1281 n_pre=1265 n_ref_event=94837906655344 n_req=44930 n_rd=36820 n_rd_L2_A=0 n_write=0 n_wr_bk=15975 bw_util=0.148
n_activity=175004 dram_eff=0.6034
bk0: 2260a 688592i bk1: 2472a 688456i bk2: 2078a 692626i bk3: 2216a 693288i bk4: 2488a 684842i bk5: 2600a 685568i bk6: 2448a 690135i bk7: 2556a 689895i bk8: 2866a 683666i bk9: 2928a 683716i bk10: 2152a 690865i bk11: 2192a 690957i bk12: 1900a 692666i bk13: 2048a 692434i bk14: 1744a 696454i bk15: 1872a 695502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971801
Row_Buffer_Locality_read = 0.987127
Row_Buffer_Locality_write = 0.902219
Bank_Level_Parallism = 2.646742
Bank_Level_Parallism_Col = 2.636685
Bank_Level_Parallism_Ready = 1.266076
write_to_read_ratio_blp_rw_average = 0.537449
GrpLevelPara = 1.786392 

BW Util details:
bwutil = 0.147985 
total_CMD = 713517 
util_bw = 105590 
Wasted_Col = 47789 
Wasted_Row = 6745 
Idle = 553393 

BW Util Bottlenecks: 
RCDc_limit = 4124 
RCDWRc_limit = 3074 
WTRc_limit = 12812 
RTWc_limit = 44630 
CCDLc_limit = 41364 
rwq = 0 
CCDLc_limit_alone = 24106 
WTRc_limit_alone = 10116 
RTWc_limit_alone = 30068 

Commands details: 
total_CMD = 713517 
n_nop = 658244 
Read = 36820 
Write = 0 
L2_Alloc = 0 
L2_WB = 15975 
n_act = 1281 
n_pre = 1265 
n_ref = 94837906655344 
n_req = 44930 
total_req = 52795 

Dual Bus Interface Util: 
issued_total_row = 2546 
issued_total_col = 52795 
Row_Bus_Util =  0.003568 
CoL_Bus_Util = 0.073993 
Either_Row_CoL_Bus_Util = 0.077466 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.001230 
queue_avg = 2.796823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713517 n_nop=663135 n_act=1597 n_pre=1581 n_ref_event=0 n_req=40630 n_rd=33342 n_rd_L2_A=0 n_write=0 n_wr_bk=13933 bw_util=0.1325
n_activity=166059 dram_eff=0.5694
bk0: 2472a 688727i bk1: 1896a 691680i bk2: 2224a 692709i bk3: 1738a 694369i bk4: 2600a 687191i bk5: 2058a 689129i bk6: 2568a 691096i bk7: 1992a 692371i bk8: 2928a 685699i bk9: 2166a 689146i bk10: 2272a 693107i bk11: 1578a 694034i bk12: 2048a 692733i bk13: 1528a 696375i bk14: 1888a 696305i bk15: 1386a 699369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961039
Row_Buffer_Locality_read = 0.981555
Row_Buffer_Locality_write = 0.867179
Bank_Level_Parallism = 2.565660
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.271369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132513 
total_CMD = 713517 
util_bw = 94550 
Wasted_Col = 46947 
Wasted_Row = 8481 
Idle = 563539 

BW Util Bottlenecks: 
RCDc_limit = 5666 
RCDWRc_limit = 4094 
WTRc_limit = 10703 
RTWc_limit = 41990 
CCDLc_limit = 38253 
rwq = 0 
CCDLc_limit_alone = 22352 
WTRc_limit_alone = 8555 
RTWc_limit_alone = 28237 

Commands details: 
total_CMD = 713517 
n_nop = 663135 
Read = 33342 
Write = 0 
L2_Alloc = 0 
L2_WB = 13933 
n_act = 1597 
n_pre = 1581 
n_ref = 0 
n_req = 40630 
total_req = 47275 

Dual Bus Interface Util: 
issued_total_row = 3178 
issued_total_col = 47275 
Row_Bus_Util =  0.004454 
CoL_Bus_Util = 0.066256 
Either_Row_CoL_Bus_Util = 0.070611 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.001409 
queue_avg = 2.305411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713517 n_nop=658139 n_act=1292 n_pre=1276 n_ref_event=0 n_req=45006 n_rd=36878 n_rd_L2_A=0 n_write=0 n_wr_bk=15998 bw_util=0.1482
n_activity=175017 dram_eff=0.6042
bk0: 2472a 688128i bk1: 2290a 688051i bk2: 2224a 692018i bk3: 2070a 691802i bk4: 2600a 685625i bk5: 2500a 685328i bk6: 2568a 690368i bk7: 2434a 689659i bk8: 2928a 684839i bk9: 2878a 682952i bk10: 2272a 691027i bk11: 2068a 690084i bk12: 2048a 691920i bk13: 1902a 692744i bk14: 1888a 695980i bk15: 1736a 696096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971626
Row_Buffer_Locality_read = 0.986984
Row_Buffer_Locality_write = 0.901944
Bank_Level_Parallism = 2.671558
Bank_Level_Parallism_Col = 2.666491
Bank_Level_Parallism_Ready = 1.280561
write_to_read_ratio_blp_rw_average = 0.525638
GrpLevelPara = 1.810638 

BW Util details:
bwutil = 0.148212 
total_CMD = 713517 
util_bw = 105752 
Wasted_Col = 47139 
Wasted_Row = 6960 
Idle = 553666 

BW Util Bottlenecks: 
RCDc_limit = 4265 
RCDWRc_limit = 3139 
WTRc_limit = 13240 
RTWc_limit = 43238 
CCDLc_limit = 40261 
rwq = 0 
CCDLc_limit_alone = 23544 
WTRc_limit_alone = 10404 
RTWc_limit_alone = 29357 

Commands details: 
total_CMD = 713517 
n_nop = 658139 
Read = 36878 
Write = 0 
L2_Alloc = 0 
L2_WB = 15998 
n_act = 1292 
n_pre = 1276 
n_ref = 0 
n_req = 45006 
total_req = 52876 

Dual Bus Interface Util: 
issued_total_row = 2568 
issued_total_col = 52876 
Row_Bus_Util =  0.003599 
CoL_Bus_Util = 0.074106 
Either_Row_CoL_Bus_Util = 0.077613 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001192 
queue_avg = 2.804411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713517 n_nop=663289 n_act=1552 n_pre=1536 n_ref_event=227392 n_req=40548 n_rd=33268 n_rd_L2_A=0 n_write=0 n_wr_bk=13928 bw_util=0.1323
n_activity=165484 dram_eff=0.5704
bk0: 1882a 691801i bk1: 2448a 689473i bk2: 1768a 695148i bk3: 2216a 693751i bk4: 2050a 690533i bk5: 2608a 687901i bk6: 1996a 692129i bk7: 2560a 690754i bk8: 2136a 689597i bk9: 2940a 685859i bk10: 1636a 695510i bk11: 2192a 691960i bk12: 1528a 696048i bk13: 2048a 692274i bk14: 1388a 698902i bk15: 1872a 696475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962094
Row_Buffer_Locality_read = 0.981905
Row_Buffer_Locality_write = 0.871566
Bank_Level_Parallism = 2.541249
Bank_Level_Parallism_Col = 2.533254
Bank_Level_Parallism_Ready = 1.256708
write_to_read_ratio_blp_rw_average = 0.524758
GrpLevelPara = 1.741726 

BW Util details:
bwutil = 0.132291 
total_CMD = 713517 
util_bw = 94392 
Wasted_Col = 46763 
Wasted_Row = 8675 
Idle = 563687 

BW Util Bottlenecks: 
RCDc_limit = 5699 
RCDWRc_limit = 3868 
WTRc_limit = 11020 
RTWc_limit = 41229 
CCDLc_limit = 37742 
rwq = 0 
CCDLc_limit_alone = 22104 
WTRc_limit_alone = 8915 
RTWc_limit_alone = 27696 

Commands details: 
total_CMD = 713517 
n_nop = 663289 
Read = 33268 
Write = 0 
L2_Alloc = 0 
L2_WB = 13928 
n_act = 1552 
n_pre = 1536 
n_ref = 227392 
n_req = 40548 
total_req = 47196 

Dual Bus Interface Util: 
issued_total_row = 3088 
issued_total_col = 47196 
Row_Bus_Util =  0.004328 
CoL_Bus_Util = 0.066146 
Either_Row_CoL_Bus_Util = 0.070395 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001115 
queue_avg = 2.267998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713517 n_nop=658394 n_act=1270 n_pre=1254 n_ref_event=0 n_req=44794 n_rd=36692 n_rd_L2_A=0 n_write=0 n_wr_bk=15959 bw_util=0.1476
n_activity=173777 dram_eff=0.606
bk0: 2276a 687969i bk1: 2416a 688770i bk2: 2076a 693042i bk3: 2216a 692800i bk4: 2492a 685768i bk5: 2608a 686122i bk6: 2452a 690677i bk7: 2564a 689088i bk8: 2846a 684892i bk9: 2936a 684504i bk10: 2066a 692762i bk11: 2192a 690808i bk12: 1910a 692375i bk13: 2048a 691853i bk14: 1722a 696715i bk15: 1872a 695182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971983
Row_Buffer_Locality_read = 0.987218
Row_Buffer_Locality_write = 0.902987
Bank_Level_Parallism = 2.635468
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.261441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.147582 
total_CMD = 713517 
util_bw = 105302 
Wasted_Col = 47551 
Wasted_Row = 6479 
Idle = 554185 

BW Util Bottlenecks: 
RCDc_limit = 4229 
RCDWRc_limit = 2985 
WTRc_limit = 13098 
RTWc_limit = 43428 
CCDLc_limit = 40488 
rwq = 0 
CCDLc_limit_alone = 23618 
WTRc_limit_alone = 10355 
RTWc_limit_alone = 29301 

Commands details: 
total_CMD = 713517 
n_nop = 658394 
Read = 36692 
Write = 0 
L2_Alloc = 0 
L2_WB = 15959 
n_act = 1270 
n_pre = 1254 
n_ref = 0 
n_req = 44794 
total_req = 52651 

Dual Bus Interface Util: 
issued_total_row = 2524 
issued_total_col = 52651 
Row_Bus_Util =  0.003537 
CoL_Bus_Util = 0.073791 
Either_Row_CoL_Bus_Util = 0.077255 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000943 
queue_avg = 2.763829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100500, Miss = 15270, Miss_rate = 0.152, Pending_hits = 8075, Reservation_fails = 6314
L2_cache_bank[1]: Access = 93160, Miss = 18880, Miss_rate = 0.203, Pending_hits = 9373, Reservation_fails = 6573
L2_cache_bank[2]: Access = 114438, Miss = 18264, Miss_rate = 0.160, Pending_hits = 9064, Reservation_fails = 7677
L2_cache_bank[3]: Access = 92148, Miss = 18884, Miss_rate = 0.205, Pending_hits = 9144, Reservation_fails = 8164
L2_cache_bank[4]: Access = 92768, Miss = 19000, Miss_rate = 0.205, Pending_hits = 9069, Reservation_fails = 5032
L2_cache_bank[5]: Access = 100556, Miss = 15174, Miss_rate = 0.151, Pending_hits = 8141, Reservation_fails = 8128
L2_cache_bank[6]: Access = 91876, Miss = 19000, Miss_rate = 0.207, Pending_hits = 8940, Reservation_fails = 5088
L2_cache_bank[7]: Access = 115074, Miss = 18232, Miss_rate = 0.158, Pending_hits = 9347, Reservation_fails = 9151
L2_cache_bank[8]: Access = 99774, Miss = 15240, Miss_rate = 0.153, Pending_hits = 7798, Reservation_fails = 6448
L2_cache_bank[9]: Access = 92720, Miss = 18884, Miss_rate = 0.204, Pending_hits = 9040, Reservation_fails = 6183
L2_cache_bank[10]: Access = 114704, Miss = 18186, Miss_rate = 0.159, Pending_hits = 8800, Reservation_fails = 7400
L2_cache_bank[11]: Access = 91360, Miss = 18852, Miss_rate = 0.206, Pending_hits = 8762, Reservation_fails = 5153
L2_total_cache_accesses = 1199078
L2_total_cache_misses = 213866
L2_total_cache_miss_rate = 0.1784
L2_total_cache_pending_hits = 105553
L2_total_cache_reservation_fails = 81311
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156149
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31064
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 690
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 64428
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2070
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 950032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2245
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14638
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 64428
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1199078
icnt_total_pkts_simt_to_mem=456395
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.4929
	minimum = 5
	maximum = 203
Network latency average = 47.2659
	minimum = 5
	maximum = 202
Slowest packet = 1437722
Flit latency average = 44.6545
	minimum = 5
	maximum = 202
Slowest flit = 1534142
Fragmentation average = 7.1642e-05
	minimum = 0
	maximum = 10
Injected packet rate average = 0.220957
	minimum = 0.0806941 (at node 13)
	maximum = 0.528615 (at node 17)
Accepted packet rate average = 0.220957
	minimum = 0.0604351 (at node 23)
	maximum = 0.322264 (at node 7)
Injected flit rate average = 0.235546
	minimum = 0.105996 (at node 13)
	maximum = 0.528615 (at node 17)
Accepted flit rate average= 0.235546
	minimum = 0.0823182 (at node 23)
	maximum = 0.322264 (at node 7)
Injected packet length average = 1.06603
Accepted packet length average = 1.06603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8438 (24 samples)
	minimum = 5 (24 samples)
	maximum = 259.5 (24 samples)
Network latency average = 18.7928 (24 samples)
	minimum = 5 (24 samples)
	maximum = 257.125 (24 samples)
Flit latency average = 18.082 (24 samples)
	minimum = 5 (24 samples)
	maximum = 256.458 (24 samples)
Fragmentation average = 0.00163147 (24 samples)
	minimum = 0 (24 samples)
	maximum = 61.5 (24 samples)
Injected packet rate average = 0.0781318 (24 samples)
	minimum = 0.0299446 (24 samples)
	maximum = 0.196772 (24 samples)
Accepted packet rate average = 0.0781318 (24 samples)
	minimum = 0.027865 (24 samples)
	maximum = 0.115139 (24 samples)
Injected flit rate average = 0.0833876 (24 samples)
	minimum = 0.0389683 (24 samples)
	maximum = 0.196939 (24 samples)
Accepted flit rate average = 0.0833876 (24 samples)
	minimum = 0.0378399 (24 samples)
	maximum = 0.115139 (24 samples)
Injected packet size average = 1.06727 (24 samples)
Accepted packet size average = 1.06727 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 55 sec (295 sec)
gpgpu_simulation_rate = 506871 (inst/sec)
gpgpu_simulation_rate = 2617 (cycle/sec)
gpgpu_silicon_slowdown = 382116x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 27670
gpu_sim_insn = 19880
gpu_ipc =       0.7185
gpu_tot_sim_cycle = 799888
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     186.9597
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.3270% 
max_total_param_size = 0
gpu_stall_dramfull = 83322
gpu_stall_icnt2sh    = 175539
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4401
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8212
L2_BW  =       0.1642 GB/Sec
L2_BW_total  =      47.9755 GB/Sec
gpu_total_sim_rate=503524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32705
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28096
L1D_cache:
	L1D_cache_core[0]: Access = 27216, Miss = 16141, Miss_rate = 0.593, Pending_hits = 1823, Reservation_fails = 9199
	L1D_cache_core[1]: Access = 27151, Miss = 16266, Miss_rate = 0.599, Pending_hits = 1566, Reservation_fails = 10356
	L1D_cache_core[2]: Access = 27231, Miss = 16182, Miss_rate = 0.594, Pending_hits = 1686, Reservation_fails = 9565
	L1D_cache_core[3]: Access = 27105, Miss = 16481, Miss_rate = 0.608, Pending_hits = 1679, Reservation_fails = 9906
	L1D_cache_core[4]: Access = 27233, Miss = 16252, Miss_rate = 0.597, Pending_hits = 1775, Reservation_fails = 9613
	L1D_cache_core[5]: Access = 27072, Miss = 16462, Miss_rate = 0.608, Pending_hits = 1578, Reservation_fails = 9362
	L1D_cache_core[6]: Access = 27376, Miss = 16580, Miss_rate = 0.606, Pending_hits = 1602, Reservation_fails = 10059
	L1D_cache_core[7]: Access = 27312, Miss = 16118, Miss_rate = 0.590, Pending_hits = 1742, Reservation_fails = 6634
	L1D_cache_core[8]: Access = 27312, Miss = 16454, Miss_rate = 0.602, Pending_hits = 1710, Reservation_fails = 10725
	L1D_cache_core[9]: Access = 27249, Miss = 16133, Miss_rate = 0.592, Pending_hits = 1671, Reservation_fails = 9864
	L1D_cache_core[10]: Access = 27218, Miss = 16168, Miss_rate = 0.594, Pending_hits = 1663, Reservation_fails = 9250
	L1D_cache_core[11]: Access = 26898, Miss = 16144, Miss_rate = 0.600, Pending_hits = 1651, Reservation_fails = 10396
	L1D_cache_core[12]: Access = 26947, Miss = 16142, Miss_rate = 0.599, Pending_hits = 1751, Reservation_fails = 11596
	L1D_cache_core[13]: Access = 26850, Miss = 15927, Miss_rate = 0.593, Pending_hits = 1861, Reservation_fails = 8479
	L1D_cache_core[14]: Access = 27377, Miss = 16620, Miss_rate = 0.607, Pending_hits = 1663, Reservation_fails = 12391
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 244070
	L1D_total_cache_miss_rate = 0.5989
	L1D_total_cache_pending_hits = 25421
	L1D_total_cache_reservation_fails = 147395
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 147280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2407135
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32705
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2439840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 128773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28096
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23358, 15048, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 265689
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237524
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16929
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:955685	W0_Idle:5339121	W0_Scoreboard:5305921	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1900192 {8:237524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38003840 {40:950096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 59 
mrq_lat_table:51287 	20905 	26451 	24164 	35365 	36104 	36023 	20414 	4629 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	641272 	445799 	66341 	5568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9369 	526 	138 	307908 	15843 	13433 	3915 	867 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137886 	169894 	161331 	204059 	375637 	110149 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	626 	263 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       160       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21018     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     18103     34324     18964     34396     20990     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     18055     34331     19013     34375     20989     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.086667 25.964912 16.888889 55.183674 13.625000 42.453335 14.670659 39.544304 14.849162 36.202019 16.569105 48.472729 22.900000 113.909088 28.500000 142.875000 
dram[1]: 21.814516 26.428572 44.649124 61.454544 26.460869 41.350651 25.252100 41.171051 20.264368 39.384617 26.857143 46.771931 38.783333 125.300003 76.178574 142.875000 
dram[2]: 26.017544 14.855263 57.787235 16.645670 43.589043 13.950000 34.571430 13.948571 36.948452 15.119318 52.150944 15.975206 104.500000 23.846153 144.250000 28.133333 
dram[3]: 26.017544 21.753969 64.666664 46.054546 41.324677 26.626087 38.839508 25.965218 37.726315 20.119318 45.311474 26.061855 125.400002 41.607143 144.250000 66.281250 
dram[4]: 15.537931 26.232143 17.184000 53.019608 13.725275 43.753426 15.129630 37.759037 15.538462 36.353535 18.172728 48.472729 23.858974 114.000000 30.232143 142.875000 
dram[5]: 21.030769 29.653061 49.803921 67.599998 27.258928 44.985916 25.058332 39.237499 19.920454 35.584160 26.840425 43.704918 40.344826 125.400002 75.142860 142.875000 
average row locality = 256553/8502 = 30.175606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       655       976       691       976       801      1168       796      1144       882      1312       667       948       604       916       560       828 
dram[1]:       869       976       918       976      1086      1168      1076      1146      1244      1312       920       948       835       916       758       828 
dram[2]:       972       660       984       682      1164       805      1156       789      1312       883       984       631       920       607       840       548 
dram[3]:       972       886       984       910      1164      1095      1156      1066      1312      1247       984       884       920       835       840       747 
dram[4]:       659       980       690       976       798      1172       801      1148       875      1318       654       948       608       920       557       828 
dram[5]:       883       980       914       976      1090      1172      1075      1150      1239      1316       886       948       837       920       749       828 
total dram writes = 89734
bank skew: 1318/548 = 2.41
chip skew: 16002/13924 = 1.15
average mf latency per bank:
dram[0]:       6623      2727      6073      2905      5344      2722      5462      2913      4778      2714      4623      2528      4102      1953      4283      1795
dram[1]:       5164      2651      5067      2860      5070      2641      5341      2881      4275      2756      4304      2500      3890      1792      4089      1725
dram[2]:       2774      6121      2841      6017      2717      5146      2824      5451      2754      4515      2579      4549      1833      3678      1737      4106
dram[3]:       2706      4547      2820      4868      2730      4707      2823      5022      2792      3958      2488      4143      1776      3603      1660      3887
dram[4]:       6036      2707      5913      2942      5602      2675      5473      2876      4530      2697      4157      2598      3554      1867      3820      1769
dram[5]:       4586      2625      4649      2891      4630      2621      4896      2888      3916      2739      4130      2509      3629      1817      3770      1747
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805       845
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987       871       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722       860
dram[5]:        741       502       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739084 n_nop=688773 n_act=1589 n_pre=1573 n_ref_event=94837905808976 n_req=40600 n_rd=33320 n_rd_L2_A=0 n_write=0 n_wr_bk=13924 bw_util=0.1278
n_activity=166102 dram_eff=0.5689
bk0: 1902a 717830i bk1: 2472a 714895i bk2: 1746a 720482i bk3: 2216a 718686i bk4: 2058a 715876i bk5: 2600a 712718i bk6: 2000a 718867i bk7: 2552a 715427i bk8: 2164a 714684i bk9: 2928a 711382i bk10: 1664a 720862i bk11: 2192a 717501i bk12: 1504a 721501i bk13: 2048a 719209i bk14: 1402a 724677i bk15: 1872a 722107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961133
Row_Buffer_Locality_read = 0.981603
Row_Buffer_Locality_write = 0.867445
Bank_Level_Parallism = 2.541171
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.254105
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127845 
total_CMD = 739084 
util_bw = 94488 
Wasted_Col = 47317 
Wasted_Row = 8231 
Idle = 589048 

BW Util Bottlenecks: 
RCDc_limit = 5530 
RCDWRc_limit = 4115 
WTRc_limit = 11193 
RTWc_limit = 41966 
CCDLc_limit = 39393 
rwq = 0 
CCDLc_limit_alone = 23025 
WTRc_limit_alone = 8699 
RTWc_limit_alone = 28092 

Commands details: 
total_CMD = 739084 
n_nop = 688773 
Read = 33320 
Write = 0 
L2_Alloc = 0 
L2_WB = 13924 
n_act = 1589 
n_pre = 1573 
n_ref = 94837905808976 
n_req = 40600 
total_req = 47244 

Dual Bus Interface Util: 
issued_total_row = 3162 
issued_total_col = 47244 
Row_Bus_Util =  0.004278 
CoL_Bus_Util = 0.063922 
Either_Row_CoL_Bus_Util = 0.068072 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.001888 
queue_avg = 2.229027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739084 n_nop=683804 n_act=1282 n_pre=1266 n_ref_event=94837906655344 n_req=44935 n_rd=36824 n_rd_L2_A=0 n_write=0 n_wr_bk=15976 bw_util=0.1429
n_activity=175056 dram_eff=0.6032
bk0: 2264a 714129i bk1: 2472a 714021i bk2: 2078a 718192i bk3: 2216a 718855i bk4: 2488a 710409i bk5: 2600a 711135i bk6: 2448a 715702i bk7: 2556a 715462i bk8: 2866a 709233i bk9: 2928a 709283i bk10: 2152a 716432i bk11: 2192a 716524i bk12: 1900a 718233i bk13: 2048a 718001i bk14: 1744a 722021i bk15: 1872a 721070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971781
Row_Buffer_Locality_read = 0.987101
Row_Buffer_Locality_write = 0.902232
Bank_Level_Parallism = 2.646396
Bank_Level_Parallism_Col = 2.636446
Bank_Level_Parallism_Ready = 1.266051
write_to_read_ratio_blp_rw_average = 0.537378
GrpLevelPara = 1.786277 

BW Util details:
bwutil = 0.142880 
total_CMD = 739084 
util_bw = 105600 
Wasted_Col = 47804 
Wasted_Row = 6755 
Idle = 578925 

BW Util Bottlenecks: 
RCDc_limit = 4136 
RCDWRc_limit = 3074 
WTRc_limit = 12812 
RTWc_limit = 44630 
CCDLc_limit = 41367 
rwq = 0 
CCDLc_limit_alone = 24109 
WTRc_limit_alone = 10116 
RTWc_limit_alone = 30068 

Commands details: 
total_CMD = 739084 
n_nop = 683804 
Read = 36824 
Write = 0 
L2_Alloc = 0 
L2_WB = 15976 
n_act = 1282 
n_pre = 1266 
n_ref = 94837906655344 
n_req = 44935 
total_req = 52800 

Dual Bus Interface Util: 
issued_total_row = 2548 
issued_total_col = 52800 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.071440 
Either_Row_CoL_Bus_Util = 0.074795 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001230 
queue_avg = 2.700175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739084 n_nop=688688 n_act=1598 n_pre=1582 n_ref_event=0 n_req=40640 n_rd=33350 n_rd_L2_A=0 n_write=0 n_wr_bk=13937 bw_util=0.128
n_activity=166146 dram_eff=0.5692
bk0: 2480a 714259i bk1: 1896a 717246i bk2: 2224a 718276i bk3: 1738a 719936i bk4: 2600a 712758i bk5: 2058a 714696i bk6: 2568a 716663i bk7: 1992a 717938i bk8: 2928a 711266i bk9: 2166a 714713i bk10: 2272a 718674i bk11: 1578a 719601i bk12: 2048a 718274i bk13: 1528a 721942i bk14: 1888a 721872i bk15: 1386a 724936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961024
Row_Buffer_Locality_read = 0.981529
Row_Buffer_Locality_write = 0.867215
Bank_Level_Parallism = 2.565119
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.271301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127961 
total_CMD = 739084 
util_bw = 94574 
Wasted_Col = 46977 
Wasted_Row = 8488 
Idle = 589045 

BW Util Bottlenecks: 
RCDc_limit = 5678 
RCDWRc_limit = 4094 
WTRc_limit = 10706 
RTWc_limit = 42003 
CCDLc_limit = 38265 
rwq = 0 
CCDLc_limit_alone = 22360 
WTRc_limit_alone = 8558 
RTWc_limit_alone = 28246 

Commands details: 
total_CMD = 739084 
n_nop = 688688 
Read = 33350 
Write = 0 
L2_Alloc = 0 
L2_WB = 13937 
n_act = 1598 
n_pre = 1582 
n_ref = 0 
n_req = 40640 
total_req = 47287 

Dual Bus Interface Util: 
issued_total_row = 3180 
issued_total_col = 47287 
Row_Bus_Util =  0.004303 
CoL_Bus_Util = 0.063981 
Either_Row_CoL_Bus_Util = 0.068187 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001409 
queue_avg = 2.225763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739084 n_nop=683692 n_act=1293 n_pre=1277 n_ref_event=0 n_req=45016 n_rd=36886 n_rd_L2_A=0 n_write=0 n_wr_bk=16002 bw_util=0.1431
n_activity=175104 dram_eff=0.6041
bk0: 2480a 713661i bk1: 2290a 713616i bk2: 2224a 717584i bk3: 2070a 717369i bk4: 2600a 711192i bk5: 2500a 710895i bk6: 2568a 715935i bk7: 2434a 715226i bk8: 2928a 710406i bk9: 2878a 708519i bk10: 2272a 716594i bk11: 2068a 715651i bk12: 2048a 717462i bk13: 1902a 718311i bk14: 1888a 721547i bk15: 1736a 721664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971610
Row_Buffer_Locality_read = 0.986960
Row_Buffer_Locality_write = 0.901968
Bank_Level_Parallism = 2.671016
Bank_Level_Parallism_Col = 2.665995
Bank_Level_Parallism_Ready = 1.280498
write_to_read_ratio_blp_rw_average = 0.525623
GrpLevelPara = 1.810374 

BW Util details:
bwutil = 0.143118 
total_CMD = 739084 
util_bw = 105776 
Wasted_Col = 47169 
Wasted_Row = 6967 
Idle = 579172 

BW Util Bottlenecks: 
RCDc_limit = 4277 
RCDWRc_limit = 3139 
WTRc_limit = 13243 
RTWc_limit = 43251 
CCDLc_limit = 40272 
rwq = 0 
CCDLc_limit_alone = 23551 
WTRc_limit_alone = 10407 
RTWc_limit_alone = 29366 

Commands details: 
total_CMD = 739084 
n_nop = 683692 
Read = 36886 
Write = 0 
L2_Alloc = 0 
L2_WB = 16002 
n_act = 1293 
n_pre = 1277 
n_ref = 0 
n_req = 45016 
total_req = 52888 

Dual Bus Interface Util: 
issued_total_row = 2570 
issued_total_col = 52888 
Row_Bus_Util =  0.003477 
CoL_Bus_Util = 0.071559 
Either_Row_CoL_Bus_Util = 0.074947 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001192 
queue_avg = 2.707503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739084 n_nop=688842 n_act=1553 n_pre=1537 n_ref_event=227392 n_req=40558 n_rd=33276 n_rd_L2_A=0 n_write=0 n_wr_bk=13932 bw_util=0.1277
n_activity=165571 dram_eff=0.5702
bk0: 1890a 717333i bk1: 2448a 715038i bk2: 1768a 720714i bk3: 2216a 719317i bk4: 2050a 716099i bk5: 2608a 713467i bk6: 1996a 717695i bk7: 2560a 716321i bk8: 2136a 715164i bk9: 2940a 711426i bk10: 1636a 721077i bk11: 2192a 717528i bk12: 1528a 721590i bk13: 2048a 717842i bk14: 1388a 724470i bk15: 1872a 722043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962079
Row_Buffer_Locality_read = 0.981879
Row_Buffer_Locality_write = 0.871601
Bank_Level_Parallism = 2.540717
Bank_Level_Parallism_Col = 2.532757
Bank_Level_Parallism_Ready = 1.256643
write_to_read_ratio_blp_rw_average = 0.524742
GrpLevelPara = 1.741458 

BW Util details:
bwutil = 0.127747 
total_CMD = 739084 
util_bw = 94416 
Wasted_Col = 46793 
Wasted_Row = 8682 
Idle = 589193 

BW Util Bottlenecks: 
RCDc_limit = 5711 
RCDWRc_limit = 3868 
WTRc_limit = 11023 
RTWc_limit = 41242 
CCDLc_limit = 37754 
rwq = 0 
CCDLc_limit_alone = 22112 
WTRc_limit_alone = 8918 
RTWc_limit_alone = 27705 

Commands details: 
total_CMD = 739084 
n_nop = 688842 
Read = 33276 
Write = 0 
L2_Alloc = 0 
L2_WB = 13932 
n_act = 1553 
n_pre = 1537 
n_ref = 227392 
n_req = 40558 
total_req = 47208 

Dual Bus Interface Util: 
issued_total_row = 3090 
issued_total_col = 47208 
Row_Bus_Util =  0.004181 
CoL_Bus_Util = 0.063874 
Either_Row_CoL_Bus_Util = 0.067979 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001115 
queue_avg = 2.189646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739084 n_nop=683947 n_act=1271 n_pre=1255 n_ref_event=0 n_req=44804 n_rd=36700 n_rd_L2_A=0 n_write=0 n_wr_bk=15963 bw_util=0.1425
n_activity=173864 dram_eff=0.6058
bk0: 2284a 713501i bk1: 2416a 714335i bk2: 2076a 718608i bk3: 2216a 718366i bk4: 2492a 711334i bk5: 2608a 711689i bk6: 2452a 716244i bk7: 2564a 714655i bk8: 2846a 710459i bk9: 2936a 710071i bk10: 2066a 718329i bk11: 2192a 716375i bk12: 1910a 717916i bk13: 2048a 717421i bk14: 1722a 722283i bk15: 1872a 720750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971967
Row_Buffer_Locality_read = 0.987193
Row_Buffer_Locality_write = 0.903011
Bank_Level_Parallism = 2.634933
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.261381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142509 
total_CMD = 739084 
util_bw = 105326 
Wasted_Col = 47581 
Wasted_Row = 6486 
Idle = 579691 

BW Util Bottlenecks: 
RCDc_limit = 4241 
RCDWRc_limit = 2985 
WTRc_limit = 13101 
RTWc_limit = 43441 
CCDLc_limit = 40500 
rwq = 0 
CCDLc_limit_alone = 23626 
WTRc_limit_alone = 10358 
RTWc_limit_alone = 29310 

Commands details: 
total_CMD = 739084 
n_nop = 683947 
Read = 36700 
Write = 0 
L2_Alloc = 0 
L2_WB = 15963 
n_act = 1271 
n_pre = 1255 
n_ref = 0 
n_req = 44804 
total_req = 52663 

Dual Bus Interface Util: 
issued_total_row = 2526 
issued_total_col = 52663 
Row_Bus_Util =  0.003418 
CoL_Bus_Util = 0.071254 
Either_Row_CoL_Bus_Util = 0.074602 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.000943 
queue_avg = 2.668324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66832

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100508, Miss = 15270, Miss_rate = 0.152, Pending_hits = 8075, Reservation_fails = 6314
L2_cache_bank[1]: Access = 93194, Miss = 18880, Miss_rate = 0.203, Pending_hits = 9373, Reservation_fails = 6573
L2_cache_bank[2]: Access = 114446, Miss = 18268, Miss_rate = 0.160, Pending_hits = 9064, Reservation_fails = 7677
L2_cache_bank[3]: Access = 92148, Miss = 18884, Miss_rate = 0.205, Pending_hits = 9144, Reservation_fails = 8164
L2_cache_bank[4]: Access = 92806, Miss = 19008, Miss_rate = 0.205, Pending_hits = 9069, Reservation_fails = 5032
L2_cache_bank[5]: Access = 100556, Miss = 15174, Miss_rate = 0.151, Pending_hits = 8141, Reservation_fails = 8128
L2_cache_bank[6]: Access = 91884, Miss = 19008, Miss_rate = 0.207, Pending_hits = 8940, Reservation_fails = 5088
L2_cache_bank[7]: Access = 115074, Miss = 18232, Miss_rate = 0.158, Pending_hits = 9347, Reservation_fails = 9151
L2_cache_bank[8]: Access = 99782, Miss = 15248, Miss_rate = 0.153, Pending_hits = 7798, Reservation_fails = 6448
L2_cache_bank[9]: Access = 92750, Miss = 18884, Miss_rate = 0.204, Pending_hits = 9040, Reservation_fails = 6183
L2_cache_bank[10]: Access = 114712, Miss = 18194, Miss_rate = 0.159, Pending_hits = 8800, Reservation_fails = 7400
L2_cache_bank[11]: Access = 91360, Miss = 18852, Miss_rate = 0.206, Pending_hits = 8762, Reservation_fails = 5153
L2_total_cache_accesses = 1199220
L2_total_cache_misses = 213902
L2_total_cache_miss_rate = 0.1784
L2_total_cache_pending_hits = 105553
L2_total_cache_reservation_fails = 81311
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156149
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31076
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 699
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 64428
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2097
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 950096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2245
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14638
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 64428
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1199220
icnt_total_pkts_simt_to_mem=456453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1551197
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1655473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000247627
	minimum = 0 (at node 0)
	maximum = 0.00155403 (at node 2)
Accepted packet rate average = 0.000247627
	minimum = 0 (at node 0)
	maximum = 0.00513191 (at node 2)
Injected flit rate average = 0.000267705
	minimum = 0 (at node 0)
	maximum = 0.00209613 (at node 2)
Accepted flit rate average= 0.000267705
	minimum = 0 (at node 0)
	maximum = 0.00513191 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2622 (25 samples)
	minimum = 5 (25 samples)
	maximum = 249.6 (25 samples)
Network latency average = 18.2443 (25 samples)
	minimum = 5 (25 samples)
	maximum = 247.08 (25 samples)
Flit latency average = 17.5587 (25 samples)
	minimum = 5 (25 samples)
	maximum = 246.4 (25 samples)
Fragmentation average = 0.00156621 (25 samples)
	minimum = 0 (25 samples)
	maximum = 59.04 (25 samples)
Injected packet rate average = 0.0750164 (25 samples)
	minimum = 0.0287468 (25 samples)
	maximum = 0.188963 (25 samples)
Accepted packet rate average = 0.0750164 (25 samples)
	minimum = 0.0267504 (25 samples)
	maximum = 0.110739 (25 samples)
Injected flit rate average = 0.0800628 (25 samples)
	minimum = 0.0374096 (25 samples)
	maximum = 0.189145 (25 samples)
Accepted flit rate average = 0.0800628 (25 samples)
	minimum = 0.0363263 (25 samples)
	maximum = 0.110739 (25 samples)
Injected packet size average = 1.06727 (25 samples)
Accepted packet size average = 1.06727 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 57 sec (297 sec)
gpgpu_simulation_rate = 503524 (inst/sec)
gpgpu_simulation_rate = 2693 (cycle/sec)
gpgpu_silicon_slowdown = 371333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 31603
gpu_sim_insn = 452640
gpu_ipc =      14.3227
gpu_tot_sim_cycle = 831491
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     180.3982
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1948% 
gpu_tot_occupancy = 34.5204% 
max_total_param_size = 0
gpu_stall_dramfull = 83322
gpu_stall_icnt2sh    = 175539
partiton_level_parallism =       0.0899
partiton_level_parallism_total  =       0.4268
partiton_level_parallism_util =       1.0990
partiton_level_parallism_util_total  =       1.8117
L2_BW  =      10.0669 GB/Sec
L2_BW_total  =      46.5347 GB/Sec
gpu_total_sim_rate=496687

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 34476
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28096
L1D_cache:
	L1D_cache_core[0]: Access = 27295, Miss = 16189, Miss_rate = 0.593, Pending_hits = 1823, Reservation_fails = 9199
	L1D_cache_core[1]: Access = 27230, Miss = 16314, Miss_rate = 0.599, Pending_hits = 1566, Reservation_fails = 10356
	L1D_cache_core[2]: Access = 27310, Miss = 16230, Miss_rate = 0.594, Pending_hits = 1686, Reservation_fails = 9565
	L1D_cache_core[3]: Access = 27263, Miss = 16545, Miss_rate = 0.607, Pending_hits = 1687, Reservation_fails = 9906
	L1D_cache_core[4]: Access = 27391, Miss = 16340, Miss_rate = 0.597, Pending_hits = 1791, Reservation_fails = 9613
	L1D_cache_core[5]: Access = 27230, Miss = 16550, Miss_rate = 0.608, Pending_hits = 1594, Reservation_fails = 9362
	L1D_cache_core[6]: Access = 27534, Miss = 16660, Miss_rate = 0.605, Pending_hits = 1618, Reservation_fails = 10059
	L1D_cache_core[7]: Access = 27470, Miss = 16198, Miss_rate = 0.590, Pending_hits = 1758, Reservation_fails = 6634
	L1D_cache_core[8]: Access = 27470, Miss = 16534, Miss_rate = 0.602, Pending_hits = 1726, Reservation_fails = 10725
	L1D_cache_core[9]: Access = 27407, Miss = 16213, Miss_rate = 0.592, Pending_hits = 1687, Reservation_fails = 9864
	L1D_cache_core[10]: Access = 27376, Miss = 16248, Miss_rate = 0.594, Pending_hits = 1679, Reservation_fails = 9250
	L1D_cache_core[11]: Access = 26977, Miss = 16192, Miss_rate = 0.600, Pending_hits = 1651, Reservation_fails = 10396
	L1D_cache_core[12]: Access = 27026, Miss = 16190, Miss_rate = 0.599, Pending_hits = 1751, Reservation_fails = 11596
	L1D_cache_core[13]: Access = 26929, Miss = 15975, Miss_rate = 0.593, Pending_hits = 1861, Reservation_fails = 8479
	L1D_cache_core[14]: Access = 27456, Miss = 16668, Miss_rate = 0.607, Pending_hits = 1663, Reservation_fails = 12391
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 245046
	L1D_total_cache_miss_rate = 0.5986
	L1D_total_cache_pending_hits = 25541
	L1D_total_cache_reservation_fails = 147395
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 147280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148359
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2419394
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34476
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 304224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105140
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2453870

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 128773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 18451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28096
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24564, 15048, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 270841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 238484
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16929
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:961020	W0_Idle:5960815	W0_Scoreboard:5598428	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1907872 {8:238484,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38157440 {40:953936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 59 
mrq_lat_table:51540 	20976 	26513 	24165 	35401 	36110 	36033 	20414 	4629 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	646501 	445836 	66341 	5568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10497 	559 	146 	309514 	15910 	13433 	3915 	867 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142349 	170697 	161331 	204059 	375637 	110149 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	658 	263 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.092715 25.159664 16.888889 55.183674 13.625000 40.871796 14.670659 39.544304 14.849162 35.534653 16.569105 47.642857 22.950001 114.727272 28.500000 143.375000 
dram[1]: 21.975807 26.477877 44.649124 61.454544 26.460869 41.350651 25.252100 41.171051 20.264368 39.384617 26.857143 46.771931 38.866665 125.699997 76.178574 142.875000 
dram[2]: 25.389830 14.810457 57.787235 16.645670 41.960526 13.950000 34.571430 13.948571 36.282829 15.119318 51.240742 15.975206 105.208336 23.871796 145.000000 28.133333 
dram[3]: 26.228069 21.708662 64.666664 46.054546 41.324677 26.626087 38.839508 25.965218 37.726315 20.119318 45.311474 26.061855 125.699997 41.678570 144.250000 66.281250 
dram[4]: 15.593103 25.367521 17.184000 53.019608 13.725275 42.118420 15.129630 37.759037 15.538462 35.712872 18.172728 47.660713 23.884615 105.583336 30.232143 143.625000 
dram[5]: 21.153847 29.595959 49.803921 67.599998 27.258928 44.985916 25.058332 39.237499 19.920454 35.584160 26.840425 43.704918 40.413792 125.699997 75.142860 142.875000 
average row locality = 256992/8541 = 30.089216
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       655       980       691       976       801      1176       796      1144       882      1322       667       952       612       928       560       828 
dram[1]:       869       976       918       976      1086      1168      1076      1146      1244      1312       920       948       844       932       758       828 
dram[2]:       976       660       984       682      1170       805      1156       789      1320       883       990       631       930       611       840       548 
dram[3]:       972       886       984       910      1164      1095      1156      1066      1312      1247       984       884       932       841       840       747 
dram[4]:       659       984       690       976       798      1178       801      1148       875      1326       654       954       612       932       557       828 
dram[5]:       883       980       914       976      1090      1172      1075      1150      1239      1316       886       948       843       932       749       828 
total dram writes = 89919
bank skew: 1326/548 = 2.42
chip skew: 16020/13970 = 1.15
average mf latency per bank:
dram[0]:       6623      2729      6073      2918      5344      2714      5462      2924      4778      2703      4646      2604      4048      1943      4283      1812
dram[1]:       5164      2651      5067      2860      5070      2641      5341      2881      4275      2756      4321      2535      3848      1761      4089      1725
dram[2]:       2776      6121      2854      6017      2714      5146      2835      5451      2747      4515      2637      4577      1829      3654      1753      4106
dram[3]:       2706      4547      2820      4868      2730      4707      2823      5022      2792      3958      2520      4163      1753      3577      1660      3887
dram[4]:       6036      2709      5913      2955      5602      2673      5473      2886      4530      2690      4181      2660      3531      1859      3820      1786
dram[5]:       4586      2625      4649      2891      4630      2621      4896      2888      3916      2739      4148      2544      3603      1793      3770      1747
maximum mf latency per bank:
dram[0]:        649       538       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805       845
dram[1]:        849       593       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:        540       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987       871       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710       537       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722       860
dram[5]:        741       502       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768285 n_nop=717836 n_act=1601 n_pre=1585 n_ref_event=94837905808976 n_req=40691 n_rd=33388 n_rd_L2_A=0 n_write=0 n_wr_bk=13970 bw_util=0.1233
n_activity=167041 dram_eff=0.567
bk0: 1918a 746988i bk1: 2504a 743906i bk2: 1746a 749678i bk3: 2216a 747886i bk4: 2058a 745078i bk5: 2600a 741819i bk6: 2000a 748064i bk7: 2552a 744627i bk8: 2164a 743886i bk9: 2928a 740487i bk10: 1664a 750059i bk11: 2192a 746655i bk12: 1504a 750628i bk13: 2060a 748278i bk14: 1402a 753879i bk15: 1880a 751301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960925
Row_Buffer_Locality_read = 0.981520
Row_Buffer_Locality_write = 0.866767
Bank_Level_Parallism = 2.535269
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.253495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.123282 
total_CMD = 768285 
util_bw = 94716 
Wasted_Col = 47599 
Wasted_Row = 8394 
Idle = 617576 

BW Util Bottlenecks: 
RCDc_limit = 5578 
RCDWRc_limit = 4167 
WTRc_limit = 11199 
RTWc_limit = 42123 
CCDLc_limit = 39509 
rwq = 0 
CCDLc_limit_alone = 23097 
WTRc_limit_alone = 8705 
RTWc_limit_alone = 28205 

Commands details: 
total_CMD = 768285 
n_nop = 717836 
Read = 33388 
Write = 0 
L2_Alloc = 0 
L2_WB = 13970 
n_act = 1601 
n_pre = 1585 
n_ref = 94837905808976 
n_req = 40691 
total_req = 47358 

Dual Bus Interface Util: 
issued_total_row = 3186 
issued_total_col = 47358 
Row_Bus_Util =  0.004147 
CoL_Bus_Util = 0.061641 
Either_Row_CoL_Bus_Util = 0.065664 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.001883 
queue_avg = 2.144987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768285 n_nop=712926 n_act=1283 n_pre=1267 n_ref_event=94837906655344 n_req=45000 n_rd=36876 n_rd_L2_A=0 n_write=0 n_wr_bk=16001 bw_util=0.1376
n_activity=175525 dram_eff=0.6025
bk0: 2284a 743307i bk1: 2504a 743158i bk2: 2078a 747391i bk3: 2216a 748055i bk4: 2488a 739609i bk5: 2600a 740336i bk6: 2448a 744903i bk7: 2556a 744663i bk8: 2866a 738434i bk9: 2928a 738484i bk10: 2152a 745633i bk11: 2192a 745725i bk12: 1900a 747322i bk13: 2048a 747038i bk14: 1744a 751222i bk15: 1872a 750272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971800
Row_Buffer_Locality_read = 0.987092
Row_Buffer_Locality_write = 0.902388
Bank_Level_Parallism = 2.643584
Bank_Level_Parallism_Col = 2.633581
Bank_Level_Parallism_Ready = 1.265664
write_to_read_ratio_blp_rw_average = 0.537834
GrpLevelPara = 1.784601 

BW Util details:
bwutil = 0.137649 
total_CMD = 768285 
util_bw = 105754 
Wasted_Col = 47987 
Wasted_Row = 6762 
Idle = 607782 

BW Util Bottlenecks: 
RCDc_limit = 4148 
RCDWRc_limit = 3074 
WTRc_limit = 12815 
RTWc_limit = 44786 
CCDLc_limit = 41464 
rwq = 0 
CCDLc_limit_alone = 24158 
WTRc_limit_alone = 10119 
RTWc_limit_alone = 30176 

Commands details: 
total_CMD = 768285 
n_nop = 712926 
Read = 36876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16001 
n_act = 1283 
n_pre = 1267 
n_ref = 94837906655344 
n_req = 45000 
total_req = 52877 

Dual Bus Interface Util: 
issued_total_row = 2550 
issued_total_col = 52877 
Row_Bus_Util =  0.003319 
CoL_Bus_Util = 0.068825 
Either_Row_CoL_Bus_Util = 0.072055 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001228 
queue_avg = 2.597696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5977
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768285 n_nop=717761 n_act=1609 n_pre=1593 n_ref_event=0 n_req=40727 n_rd=33418 n_rd_L2_A=0 n_write=0 n_wr_bk=13975 bw_util=0.1234
n_activity=166988 dram_eff=0.5676
bk0: 2508a 743314i bk1: 1904a 746410i bk2: 2224a 747474i bk3: 1738a 749138i bk4: 2604a 741868i bk5: 2058a 743892i bk6: 2568a 745863i bk7: 1992a 747142i bk8: 2932a 740362i bk9: 2166a 743912i bk10: 2272a 747802i bk11: 1578a 748798i bk12: 2060a 747365i bk13: 1528a 751118i bk14: 1900a 751060i bk15: 1386a 754139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960837
Row_Buffer_Locality_read = 0.981477
Row_Buffer_Locality_write = 0.866466
Bank_Level_Parallism = 2.560247
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.270695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.123373 
total_CMD = 768285 
util_bw = 94786 
Wasted_Col = 47233 
Wasted_Row = 8586 
Idle = 617680 

BW Util Bottlenecks: 
RCDc_limit = 5714 
RCDWRc_limit = 4147 
WTRc_limit = 10721 
RTWc_limit = 42148 
CCDLc_limit = 38370 
rwq = 0 
CCDLc_limit_alone = 22428 
WTRc_limit_alone = 8572 
RTWc_limit_alone = 28355 

Commands details: 
total_CMD = 768285 
n_nop = 717761 
Read = 33418 
Write = 0 
L2_Alloc = 0 
L2_WB = 13975 
n_act = 1609 
n_pre = 1593 
n_ref = 0 
n_req = 40727 
total_req = 47393 

Dual Bus Interface Util: 
issued_total_row = 3202 
issued_total_col = 47393 
Row_Bus_Util =  0.004168 
CoL_Bus_Util = 0.061687 
Either_Row_CoL_Bus_Util = 0.065762 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001405 
queue_avg = 2.141774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768285 n_nop=712833 n_act=1294 n_pre=1278 n_ref_event=0 n_req=45066 n_rd=36926 n_rd_L2_A=0 n_write=0 n_wr_bk=16020 bw_util=0.1378
n_activity=175468 dram_eff=0.6035
bk0: 2504a 742836i bk1: 2306a 742774i bk2: 2224a 746783i bk3: 2070a 746569i GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
bk4: 2600a 740392i bk5: 2500a 740095i bk6: 2568a 745135i bk7: 2434a 744426i bk8: 2928a 739606i bk9: 2878a 737719i bk10: 2272a 745796i bk11: 2068a 744853i bk12: 2048a 746527i bk13: 1902a 747448i bk14: 1888a 750749i bk15: 1736a 750866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971619
Row_Buffer_Locality_read = 0.986947
Row_Buffer_Locality_write = 0.902088
Bank_Level_Parallism = 2.668768
Bank_Level_Parallism_Col = 2.663761
Bank_Level_Parallism_Ready = 1.280191
write_to_read_ratio_blp_rw_average = 0.525964
GrpLevelPara = 1.809071 

BW Util details:
bwutil = 0.137829 
total_CMD = 768285 
util_bw = 105892 
Wasted_Col = 47309 
Wasted_Row = 6977 
Idle = 608107 

BW Util Bottlenecks: 
RCDc_limit = 4289 
RCDWRc_limit = 3139 
WTRc_limit = 13243 
RTWc_limit = 43368 
CCDLc_limit = 40341 
rwq = 0 
CCDLc_limit_alone = 23584 
WTRc_limit_alone = 10407 
RTWc_limit_alone = 29447 

Commands details: 
total_CMD = 768285 
n_nop = 712833 
Read = 36926 
Write = 0 
L2_Alloc = 0 
L2_WB = 16020 
n_act = 1294 
n_pre = 1278 
n_ref = 0 
n_req = 45066 
total_req = 52946 

Dual Bus Interface Util: 
issued_total_row = 2572 
issued_total_col = 52946 
Row_Bus_Util =  0.003348 
CoL_Bus_Util = 0.068915 
Either_Row_CoL_Bus_Util = 0.072176 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001190 
queue_avg = 2.604728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768285 n_nop=717901 n_act=1566 n_pre=1550 n_ref_event=227392 n_req=40654 n_rd=33352 n_rd_L2_A=0 n_write=0 n_wr_bk=13972 bw_util=0.1232
n_activity=166511 dram_eff=0.5684
bk0: 1898a 746525i bk1: 2476a 744065i bk2: 1768a 749909i bk3: 2216a 748517i bk4: 2050a 745301i bk5: 2612a 742578i bk6: 1996a 746891i bk7: 2560a 745520i bk8: 2136a 744365i bk9: 2944a 740529i bk10: 1636a 750279i bk11: 2192a 746660i bk12: 1528a 750744i bk13: 2068a 746885i bk14: 1388a 753671i bk15: 1884a 751230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961849
Row_Buffer_Locality_read = 0.981800
Row_Buffer_Locality_write = 0.870720
Bank_Level_Parallism = 2.535219
Bank_Level_Parallism_Col = 2.528087
Bank_Level_Parallism_Ready = 1.256016
write_to_read_ratio_blp_rw_average = 0.524976
GrpLevelPara = 1.738951 

BW Util details:
bwutil = 0.123194 
total_CMD = 768285 
util_bw = 94648 
Wasted_Col = 47078 
Wasted_Row = 8801 
Idle = 617758 

BW Util Bottlenecks: 
RCDc_limit = 5759 
RCDWRc_limit = 3931 
WTRc_limit = 11039 
RTWc_limit = 41387 
CCDLc_limit = 37864 
rwq = 0 
CCDLc_limit_alone = 22185 
WTRc_limit_alone = 8933 
RTWc_limit_alone = 27814 

Commands details: 
total_CMD = 768285 
n_nop = 717901 
Read = 33352 
Write = 0 
L2_Alloc = 0 
L2_WB = 13972 
n_act = 1566 
n_pre = 1550 
n_ref = 227392 
n_req = 40654 
total_req = 47324 

Dual Bus Interface Util: 
issued_total_row = 3116 
issued_total_col = 47324 
Row_Bus_Util =  0.004056 
CoL_Bus_Util = 0.061597 
Either_Row_CoL_Bus_Util = 0.065580 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.001111 
queue_avg = 2.107282 

GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 

dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768285 n_nop=713088 n_act=1272 n_pre=1256 n_ref_event=0 n_req=44854 n_rd=36740 n_rd_L2_A=0 n_write=0 n_wr_bk=15981 bw_util=0.1372
n_activity=174225 dram_eff=0.6052
bk0: 2300a 742684i bk1: 2440a 743482i bk2: 2076a 747807i bk3: 2216a 747566i bk4: 2492a 740534i bk5: 2608a 740889i bk6: 2452a 745444i bk7: 2564a 743855i bk8: 2846a 739659i bk9: 2936a 739271i bk10: 2066a 747531i bk11: 2192a 745577i bk12: 1910a 747033i bk13: 2048a 746506i bk14: 1722a 751485i bk15: 1872a 749952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971976
Row_Buffer_Locality_read = 0.987180
Row_Buffer_Locality_write = 0.903130
Bank_Level_Parallism = 2.632806
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.261094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137243 
total_CMD = 768285 
util_bw = 105442 
Wasted_Col = 47721 
Wasted_Row = 6493 
Idle = 608629 

BW Util Bottlenecks: 
RCDc_limit = 4253 
RCDWRc_limit = 2985 
WTRc_limit = 13104 
RTWc_limit = 43558 
CCDLc_limit = 40572 
rwq = 0 
CCDLc_limit_alone = 23662 
WTRc_limit_alone = 10361 
RTWc_limit_alone = 29391 

Commands details: 
total_CMD = 768285 
n_nop = 713088 
Read = 36740 
Write = 0 
L2_Alloc = 0 
L2_WB = 15981 
n_act = 1272 
n_pre = 1256 
n_ref = 0 
n_req = 44854 
total_req = 52721 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 52721 
Row_Bus_Util =  0.003290 
CoL_Bus_Util = 0.068622 
Either_Row_CoL_Bus_Util = 0.071844 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000942 
queue_avg = 2.567041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56704

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101048, Miss = 15286, Miss_rate = 0.151, Pending_hits = 8099, Reservation_fails = 6528
L2_cache_bank[1]: Access = 94964, Miss = 18948, Miss_rate = 0.200, Pending_hits = 9456, Reservation_fails = 7250
L2_cache_bank[2]: Access = 114926, Miss = 18288, Miss_rate = 0.159, Pending_hits = 9100, Reservation_fails = 8000
L2_cache_bank[3]: Access = 92884, Miss = 18916, Miss_rate = 0.204, Pending_hits = 9240, Reservation_fails = 9046
L2_cache_bank[4]: Access = 94394, Miss = 19076, Miss_rate = 0.202, Pending_hits = 9117, Reservation_fails = 5527
L2_cache_bank[5]: Access = 101052, Miss = 15182, Miss_rate = 0.150, Pending_hits = 8165, Reservation_fails = 8368
L2_cache_bank[6]: Access = 92484, Miss = 19032, Miss_rate = 0.206, Pending_hits = 8988, Reservation_fails = 5512
L2_cache_bank[7]: Access = 115570, Miss = 18248, Miss_rate = 0.158, Pending_hits = 9383, Reservation_fails = 9471
L2_cache_bank[8]: Access = 100262, Miss = 15256, Miss_rate = 0.152, Pending_hits = 7822, Reservation_fails = 6661
L2_cache_bank[9]: Access = 94354, Miss = 18960, Miss_rate = 0.201, Pending_hits = 9088, Reservation_fails = 6702
L2_cache_bank[10]: Access = 115248, Miss = 18210, Miss_rate = 0.158, Pending_hits = 8836, Reservation_fails = 7714
L2_cache_bank[11]: Access = 91976, Miss = 18876, Miss_rate = 0.205, Pending_hits = 8810, Reservation_fails = 5577
L2_total_cache_accesses = 1209162
L2_total_cache_misses = 214278
L2_total_cache_miss_rate = 0.1772
L2_total_cache_pending_hits = 106104
L2_total_cache_reservation_fails = 86356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 647093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156224
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 206702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34957
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6919
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 760
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 69473
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2280
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 953936
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 210280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44916
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2245
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14638
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 69473
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1209162
icnt_total_pkts_simt_to_mem=460008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53285
	minimum = 5
	maximum = 39
Network latency average = 5.51783
	minimum = 5
	maximum = 38
Slowest packet = 1563480
Flit latency average = 5.71194
	minimum = 5
	maximum = 37
Slowest flit = 1668564
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149822
	minimum = 0.00493624 (at node 2)
	maximum = 0.0560073 (at node 16)
Accepted packet rate average = 0.0149822
	minimum = 0.00411353 (at node 17)
	maximum = 0.0239218 (at node 4)
Injected flit rate average = 0.0158178
	minimum = 0.00591716 (at node 2)
	maximum = 0.0560073 (at node 16)
Accepted flit rate average= 0.0158178
	minimum = 0.00474638 (at node 17)
	maximum = 0.0239218 (at node 4)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7341 (26 samples)
	minimum = 5 (26 samples)
	maximum = 241.5 (26 samples)
Network latency average = 17.7548 (26 samples)
	minimum = 5 (26 samples)
	maximum = 239.038 (26 samples)
Flit latency average = 17.103 (26 samples)
	minimum = 5 (26 samples)
	maximum = 238.346 (26 samples)
Fragmentation average = 0.00150597 (26 samples)
	minimum = 0 (26 samples)
	maximum = 56.7692 (26 samples)
Injected packet rate average = 0.0727074 (26 samples)
	minimum = 0.027831 (26 samples)
	maximum = 0.18385 (26 samples)
Accepted packet rate average = 0.0727074 (26 samples)
	minimum = 0.0258798 (26 samples)
	maximum = 0.1074 (26 samples)
Injected flit rate average = 0.0775919 (26 samples)
	minimum = 0.0361983 (26 samples)
	maximum = 0.184024 (26 samples)
Accepted flit rate average = 0.0775919 (26 samples)
	minimum = 0.0351117 (26 samples)
	maximum = 0.1074 (26 samples)
Injected packet size average = 1.06718 (26 samples)
Accepted packet size average = 1.06718 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 2 sec (302 sec)
gpgpu_simulation_rate = 496687 (inst/sec)
gpgpu_simulation_rate = 2753 (cycle/sec)
gpgpu_silicon_slowdown = 363240x
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 23343
gpu_sim_insn = 12594432
gpu_ipc =     539.5378
gpu_tot_sim_cycle = 854834
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     190.2053
gpu_tot_issued_cta = 6873
gpu_occupancy = 78.0923% 
gpu_tot_occupancy = 36.1808% 
max_total_param_size = 0
gpu_stall_dramfull = 101853
gpu_stall_icnt2sh    = 198857
partiton_level_parallism =       1.2195
partiton_level_parallism_total  =       0.4484
partiton_level_parallism_util =       1.8347
partiton_level_parallism_util_total  =       1.8134
L2_BW  =     132.8912 GB/Sec
L2_BW_total  =      48.8928 GB/Sec
gpu_total_sim_rate=501833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 36094
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30140
L1D_cache:
	L1D_cache_core[0]: Access = 29599, Miss = 17624, Miss_rate = 0.595, Pending_hits = 2026, Reservation_fails = 10366
	L1D_cache_core[1]: Access = 29406, Miss = 17629, Miss_rate = 0.600, Pending_hits = 1748, Reservation_fails = 11363
	L1D_cache_core[2]: Access = 29422, Miss = 17516, Miss_rate = 0.595, Pending_hits = 1859, Reservation_fails = 10603
	L1D_cache_core[3]: Access = 29567, Miss = 17845, Miss_rate = 0.604, Pending_hits = 1821, Reservation_fails = 11551
	L1D_cache_core[4]: Access = 29631, Miss = 17734, Miss_rate = 0.598, Pending_hits = 1935, Reservation_fails = 10984
	L1D_cache_core[5]: Access = 29470, Miss = 17941, Miss_rate = 0.609, Pending_hits = 1787, Reservation_fails = 11441
	L1D_cache_core[6]: Access = 29838, Miss = 18043, Miss_rate = 0.605, Pending_hits = 1814, Reservation_fails = 10899
	L1D_cache_core[7]: Access = 29838, Miss = 17681, Miss_rate = 0.593, Pending_hits = 1876, Reservation_fails = 8666
	L1D_cache_core[8]: Access = 29710, Miss = 17859, Miss_rate = 0.601, Pending_hits = 1904, Reservation_fails = 11402
	L1D_cache_core[9]: Access = 29711, Miss = 17623, Miss_rate = 0.593, Pending_hits = 1802, Reservation_fails = 10807
	L1D_cache_core[10]: Access = 29552, Miss = 17559, Miss_rate = 0.594, Pending_hits = 1926, Reservation_fails = 10858
	L1D_cache_core[11]: Access = 29217, Miss = 17597, Miss_rate = 0.602, Pending_hits = 1804, Reservation_fails = 11520
	L1D_cache_core[12]: Access = 29330, Miss = 17525, Miss_rate = 0.598, Pending_hits = 2003, Reservation_fails = 12008
	L1D_cache_core[13]: Access = 29233, Miss = 17399, Miss_rate = 0.595, Pending_hits = 2063, Reservation_fails = 8714
	L1D_cache_core[14]: Access = 29696, Miss = 17987, Miss_rate = 0.606, Pending_hits = 1880, Reservation_fails = 12446
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 265562
	L1D_total_cache_miss_rate = 0.5992
	L1D_total_cache_pending_hits = 28248
	L1D_total_cache_reservation_fails = 163628
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 258412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2616680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36094
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30140
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113604
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2652774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 144330
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19085
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 137
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30140
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25308, 15792, 8556, 8556, 8556, 8556, 8556, 8556, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 290154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258412
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1046007	W0_Idle:5970276	W0_Scoreboard:5798648	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2067296 {8:258412,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41345920 {40:1033648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 60 
mrq_lat_table:54204 	22097 	27798 	24981 	36312 	36956 	36653 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	692206 	481424 	81194 	6062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10555 	576 	146 	331796 	18049 	15868 	5321 	993 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149092 	182669 	171362 	215152 	421126 	121461 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	665 	300 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.549020 25.851240 17.093750 54.588234 14.016129 42.101265 14.852071 39.555557 14.928962 35.190475 16.591999 46.827587 23.777779 114.826088 28.918034 139.176468 
dram[1]: 22.420635 27.582609 44.152542 60.956520 26.863247 42.582279 25.330578 41.397434 20.224720 39.200001 26.680000 46.203388 39.704918 127.428574 75.413795 139.764709 
dram[2]: 26.150000 15.316129 57.265305 16.697674 43.285713 14.346154 34.795700 14.016949 35.922329 15.205556 50.375000 15.910569 106.040001 24.734177 141.235291 28.262295 
dram[3]: 27.327587 22.209303 64.454544 45.140350 42.556961 27.025640 39.349396 25.863247 37.595959 20.094444 45.015873 25.777779 127.428574 42.561405 142.117645 65.363640 
dram[4]: 15.925170 26.168068 17.385826 52.339622 14.010870 43.441559 15.310976 37.694118 15.549133 35.352383 18.169643 46.741379 24.493671 106.440002 30.649122 138.882355 
dram[5]: 21.439394 30.792080 49.056602 66.761902 27.482456 46.219177 25.139345 39.500000 19.833334 35.466667 26.656250 43.269840 40.949154 127.428574 74.413795 139.764709 
average row locality = 265655/8730 = 30.430126
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       695      1032       715      1008       841      1228       820      1176       918      1374       691       984       632       954       572       844 
dram[1]:       909      1048       942      1016      1126      1240      1100      1186      1280      1384       944       988       864       968       770       848 
dram[2]:      1032       700      1020       698      1226       845      1192       805      1372       923      1026       647       958       635       858       556 
dram[3]:      1044       926      1032       926      1236      1135      1204      1082      1380      1287      1032       900       968       865       864       755 
dram[4]:       691      1040       714      1004       830      1234       825      1176       907      1380       678       982       628       962       569       842 
dram[5]:       915      1052       938      1016      1122      1244      1099      1190      1271      1384       910       988       859       968       761       848 
total dram writes = 93253
bank skew: 1384/556 = 2.49
chip skew: 16636/14462 = 1.15
average mf latency per bank:
dram[0]:       6342      3390      5959      3551      5166      3200      5378      3487      4657      3056      4904      4263      4037      2620      4329      2868
dram[1]:       5012      2637      5009      2924      4950      2615      5285      2925      4202      2714      4540      3416      3841      1930      4118      1973
dram[2]:       3426      5870      3476      5969      3163      4981      3310      5418      3034      4385      4040      4999      2467      3632      2703      4177
dram[3]:       2682      4425      2869      4855      2700      4601      2840      5007      2759      3882      3210      4510      1895      3561      1875      3938
dram[4]:       5852      3200      5804      3449      5461      3002      5387      3328      4436      2931      4453      4068      3548      2406      3857      2662
dram[5]:       4498      2606      4603      2947      4556      2597      4848      2928      3864      2710      4373      3401      3618      1960      3805      1991
maximum mf latency per bank:
dram[0]:        649      1192       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1106       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710      1118       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       576       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=789854 n_nop=737738 n_act=1632 n_pre=1616 n_ref_event=94837905808976 n_req=42040 n_rd=34480 n_rd_L2_A=0 n_write=0 n_wr_bk=14484 bw_util=0.124
n_activity=173050 dram_eff=0.5659
bk0: 1998a 767711i bk1: 2612a 764474i bk2: 1794a 770644i bk3: 2280a 768657i bk4: 2138a 765815i bk5: 2712a 762436i bk6: 2048a 769098i bk7: 2616a 765514i bk8: 2220a 764897i bk9: 3008a 761250i bk10: 1688a 771220i bk11: 2224a 767749i bk12: 1584a 771782i bk13: 2164a 769194i bk14: 1450a 775112i bk15: 1944a 772451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961441
Row_Buffer_Locality_read = 0.982048
Row_Buffer_Locality_write = 0.867460
Bank_Level_Parallism = 2.526272
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.251151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.123982 
total_CMD = 789854 
util_bw = 97928 
Wasted_Col = 49532 
Wasted_Row = 8456 
Idle = 633938 

BW Util Bottlenecks: 
RCDc_limit = 5602 
RCDWRc_limit = 4281 
WTRc_limit = 11649 
RTWc_limit = 44086 
CCDLc_limit = 40922 
rwq = 0 
CCDLc_limit_alone = 23877 
WTRc_limit_alone = 9066 
RTWc_limit_alone = 29624 

Commands details: 
total_CMD = 789854 
n_nop = 737738 
Read = 34480 
Write = 0 
L2_Alloc = 0 
L2_WB = 14484 
n_act = 1632 
n_pre = 1616 
n_ref = 94837905808976 
n_req = 42040 
total_req = 48964 

Dual Bus Interface Util: 
issued_total_row = 3248 
issued_total_col = 48964 
Row_Bus_Util =  0.004112 
CoL_Bus_Util = 0.061991 
Either_Row_CoL_Bus_Util = 0.065982 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.001842 
queue_avg = 2.120787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12079
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=789854 n_nop=732539 n_act=1315 n_pre=1299 n_ref_event=94837906655344 n_req=46586 n_rd=38156 n_rd_L2_A=0 n_write=0 n_wr_bk=16613 bw_util=0.1387
n_activity=182037 dram_eff=0.6017
bk0: 2364a 763951i bk1: 2648a 763238i bk2: 2126a 768333i bk3: 2296a 768346i bk4: 2568a 760411i bk5: 2744a 760731i bk6: 2496a 765842i bk7: 2636a 765367i bk8: 2922a 759318i bk9: 3032a 758809i bk10: 2176a 766708i bk11: 2232a 766558i bk12: 1980a 768362i bk13: 2192a 767640i bk14: 1792a 772170i bk15: 1952a 771152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972073
Row_Buffer_Locality_read = 0.987472
Row_Buffer_Locality_write = 0.902372
Bank_Level_Parallism = 2.644741
Bank_Level_Parallism_Col = 2.633688
Bank_Level_Parallism_Ready = 1.269369
write_to_read_ratio_blp_rw_average = 0.540384
GrpLevelPara = 1.789268 

BW Util details:
bwutil = 0.138681 
total_CMD = 789854 
util_bw = 109538 
Wasted_Col = 49908 
Wasted_Row = 6814 
Idle = 623594 

BW Util Bottlenecks: 
RCDc_limit = 4172 
RCDWRc_limit = 3145 
WTRc_limit = 13215 
RTWc_limit = 46718 
CCDLc_limit = 42791 
rwq = 0 
CCDLc_limit_alone = 24906 
WTRc_limit_alone = 10443 
RTWc_limit_alone = 31605 

Commands details: 
total_CMD = 789854 
n_nop = 732539 
Read = 38156 
Write = 0 
L2_Alloc = 0 
L2_WB = 16613 
n_act = 1315 
n_pre = 1299 
n_ref = 94837906655344 
n_req = 46586 
total_req = 54769 

Dual Bus Interface Util: 
issued_total_row = 2614 
issued_total_col = 54769 
Row_Bus_Util =  0.003309 
CoL_Bus_Util = 0.069341 
Either_Row_CoL_Bus_Util = 0.072564 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001186 
queue_avg = 2.578779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57878
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=789854 n_nop=737660 n_act=1640 n_pre=1624 n_ref_event=0 n_req=42078 n_rd=34510 n_rd_L2_A=0 n_write=0 n_wr_bk=14493 bw_util=0.1241
n_activity=173025 dram_eff=0.5664
bk0: 2622a 763806i bk1: 1992a 767114i bk2: 2296a 768300i bk3: 1770a 770143i bk4: 2720a 762405i bk5: 2138a 764795i bk6: 2640a 766886i bk7: 2024a 768340i bk8: 3014a 761090i bk9: 2222a 764824i bk10: 2308a 768750i bk11: 1594a 770122i bk12: 2172a 768342i bk13: 1608a 772177i bk14: 1972a 772095i bk15: 1418a 775331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961357
Row_Buffer_Locality_read = 0.982005
Row_Buffer_Locality_write = 0.867204
Bank_Level_Parallism = 2.550059
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.268602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.124081 
total_CMD = 789854 
util_bw = 98006 
Wasted_Col = 49169 
Wasted_Row = 8623 
Idle = 634056 

BW Util Bottlenecks: 
RCDc_limit = 5738 
RCDWRc_limit = 4245 
WTRc_limit = 11053 
RTWc_limit = 44094 
CCDLc_limit = 39730 
rwq = 0 
CCDLc_limit_alone = 23174 
WTRc_limit_alone = 8844 
RTWc_limit_alone = 29747 

Commands details: 
total_CMD = 789854 
n_nop = 737660 
Read = 34510 
Write = 0 
L2_Alloc = 0 
L2_WB = 14493 
n_act = 1640 
n_pre = 1624 
n_ref = 0 
n_req = 42078 
total_req = 49003 

Dual Bus Interface Util: 
issued_total_row = 3264 
issued_total_col = 49003 
Row_Bus_Util =  0.004132 
CoL_Bus_Util = 0.062041 
Either_Row_CoL_Bus_Util = 0.066081 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001399 
queue_avg = 2.116258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=789854 n_nop=732438 n_act=1326 n_pre=1310 n_ref_event=0 n_req=46662 n_rd=38214 n_rd_L2_A=0 n_write=0 n_wr_bk=16636 bw_util=0.1389
n_activity=182363 dram_eff=0.6015
bk0: 2648a 763168i bk1: 2394a 763528i bk2: 2320a 767287i bk3: 2102a 767642i bk4: 2744a 760626i bk5: 2580a 760965i bk6: 2664a 765756i bk7: 2466a 765493i bk8: 3032a 760050i bk9: 2934a 758626i bk10: 2320a 766601i bk11: 2084a 765966i bk12: 2192a 767111i bk13: 1982a 768341i bk14: 1984a 771612i bk15: 1768a 771834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971904
Row_Buffer_Locality_read = 0.987334
Row_Buffer_Locality_write = 0.902107
Bank_Level_Parallism = 2.662054
Bank_Level_Parallism_Col = 2.655396
Bank_Level_Parallism_Ready = 1.281219
write_to_read_ratio_blp_rw_average = 0.529977
GrpLevelPara = 1.808335 

BW Util details:
bwutil = 0.138886 
total_CMD = 789854 
util_bw = 109700 
Wasted_Col = 49422 
Wasted_Row = 7027 
Idle = 623705 

BW Util Bottlenecks: 
RCDc_limit = 4313 
RCDWRc_limit = 3219 
WTRc_limit = 13567 
RTWc_limit = 45496 
CCDLc_limit = 41812 
rwq = 0 
CCDLc_limit_alone = 24407 
WTRc_limit_alone = 10674 
RTWc_limit_alone = 30984 

Commands details: 
total_CMD = 789854 
n_nop = 732438 
Read = 38214 
Write = 0 
L2_Alloc = 0 
L2_WB = 16636 
n_act = 1326 
n_pre = 1310 
n_ref = 0 
n_req = 46662 
total_req = 54850 

Dual Bus Interface Util: 
issued_total_row = 2636 
issued_total_col = 54850 
Row_Bus_Util =  0.003337 
CoL_Bus_Util = 0.069443 
Either_Row_CoL_Bus_Util = 0.072692 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001219 
queue_avg = 2.576131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57613
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=789854 n_nop=737891 n_act=1597 n_pre=1581 n_ref_event=227392 n_req=41927 n_rd=34380 n_rd_L2_A=0 n_write=0 n_wr_bk=14462 bw_util=0.1237
n_activity=172214 dram_eff=0.5672
bk0: 1962a 767395i bk1: 2594a 764679i bk2: 1816a 770899i bk3: 2272a 769420i bk4: 2114a 766374i bk5: 2728a 763329i bk6: 2044a 768009i bk7: 2616a 766598i bk8: 2184a 765436i bk9: 3022a 761287i bk10: 1660a 771442i bk11: 2220a 767631i bk12: 1592a 771877i bk13: 2180a 767732i bk14: 1436a 774849i bk15: 1940a 772308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962268
Row_Buffer_Locality_read = 0.982286
Row_Buffer_Locality_write = 0.871075
Bank_Level_Parallism = 2.524788
Bank_Level_Parallism_Col = 2.515523
Bank_Level_Parallism_Ready = 1.253022
write_to_read_ratio_blp_rw_average = 0.526729
GrpLevelPara = 1.735471 

BW Util details:
bwutil = 0.123673 
total_CMD = 789854 
util_bw = 97684 
Wasted_Col = 48926 
Wasted_Row = 8850 
Idle = 634394 

BW Util Bottlenecks: 
RCDc_limit = 5783 
RCDWRc_limit = 4025 
WTRc_limit = 11480 
RTWc_limit = 43130 
CCDLc_limit = 39058 
rwq = 0 
CCDLc_limit_alone = 22848 
WTRc_limit_alone = 9277 
RTWc_limit_alone = 29123 

Commands details: 
total_CMD = 789854 
n_nop = 737891 
Read = 34380 
Write = 0 
L2_Alloc = 0 
L2_WB = 14462 
n_act = 1597 
n_pre = 1581 
n_ref = 227392 
n_req = 41927 
total_req = 48842 

Dual Bus Interface Util: 
issued_total_row = 3178 
issued_total_col = 48842 
Row_Bus_Util =  0.004024 
CoL_Bus_Util = 0.061837 
Either_Row_CoL_Bus_Util = 0.065788 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001097 
queue_avg = 2.081482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=789854 n_nop=732794 n_act=1304 n_pre=1288 n_ref_event=0 n_req=46362 n_rd=37956 n_rd_L2_A=0 n_write=0 n_wr_bk=16565 bw_util=0.1381
n_activity=180560 dram_eff=0.6039
bk0: 2364a 763387i bk1: 2584a 763783i bk2: 2124a 768627i bk3: 2296a 768156i bk4: 2556a 761622i bk5: 2752a 761157i bk6: 2500a 766497i bk7: 2644a 764595i bk8: 2894a 760488i bk9: 3032a 759565i bk10: 2090a 768560i bk11: 2232a 766284i bk12: 1974a 768280i bk13: 2192a 767112i bk14: 1770a 772557i bk15: 1952a 770849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972197
Row_Buffer_Locality_read = 0.987538
Row_Buffer_Locality_write = 0.902927
Bank_Level_Parallism = 2.632323
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.262614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.138053 
total_CMD = 789854 
util_bw = 109042 
Wasted_Col = 49610 
Wasted_Row = 6544 
Idle = 624658 

BW Util Bottlenecks: 
RCDc_limit = 4277 
RCDWRc_limit = 3082 
WTRc_limit = 13532 
RTWc_limit = 45606 
CCDLc_limit = 41933 
rwq = 0 
CCDLc_limit_alone = 24429 
WTRc_limit_alone = 10721 
RTWc_limit_alone = 30913 

Commands details: 
total_CMD = 789854 
n_nop = 732794 
Read = 37956 
Write = 0 
L2_Alloc = 0 
L2_WB = 16565 
n_act = 1304 
n_pre = 1288 
n_ref = 0 
n_req = 46362 
total_req = 54521 

Dual Bus Interface Util: 
issued_total_row = 2592 
issued_total_col = 54521 
Row_Bus_Util =  0.003282 
CoL_Bus_Util = 0.069027 
Either_Row_CoL_Bus_Util = 0.072241 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000929 
queue_avg = 2.547462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105444, Miss = 15750, Miss_rate = 0.149, Pending_hits = 8229, Reservation_fails = 6533
L2_cache_bank[1]: Access = 109176, Miss = 19576, Miss_rate = 0.179, Pending_hits = 9641, Reservation_fails = 7288
L2_cache_bank[2]: Access = 119398, Miss = 18752, Miss_rate = 0.157, Pending_hits = 9263, Reservation_fails = 8004
L2_cache_bank[3]: Access = 101880, Miss = 19732, Miss_rate = 0.194, Pending_hits = 9496, Reservation_fails = 9060
L2_cache_bank[4]: Access = 108508, Miss = 19752, Miss_rate = 0.182, Pending_hits = 9294, Reservation_fails = 5532
L2_cache_bank[5]: Access = 105828, Miss = 15598, Miss_rate = 0.147, Pending_hits = 8312, Reservation_fails = 8588
L2_cache_bank[6]: Access = 101272, Miss = 19904, Miss_rate = 0.197, Pending_hits = 9246, Reservation_fails = 5520
L2_cache_bank[7]: Access = 120446, Miss = 18664, Miss_rate = 0.155, Pending_hits = 9538, Reservation_fails = 9526
L2_cache_bank[8]: Access = 104638, Miss = 15664, Miss_rate = 0.150, Pending_hits = 7939, Reservation_fails = 6661
L2_cache_bank[9]: Access = 108792, Miss = 19580, Miss_rate = 0.180, Pending_hits = 9284, Reservation_fails = 6819
L2_cache_bank[10]: Access = 119716, Miss = 18618, Miss_rate = 0.156, Pending_hits = 8980, Reservation_fails = 7720
L2_cache_bank[11]: Access = 101004, Miss = 19684, Miss_rate = 0.195, Pending_hits = 9076, Reservation_fails = 5592
L2_total_cache_accesses = 1306102
L2_total_cache_misses = 221274
L2_total_cache_miss_rate = 0.1694
L2_total_cache_pending_hits = 108298
L2_total_cache_reservation_fails = 86843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 717691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161464
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35181
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6975
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 765
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 69835
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2295
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1033648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227208
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2320
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 69835
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1306102
icnt_total_pkts_simt_to_mem=496939
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.1808
	minimum = 5
	maximum = 457
Network latency average = 55.4896
	minimum = 5
	maximum = 454
Slowest packet = 1640318
Flit latency average = 52.9073
	minimum = 5
	maximum = 453
Slowest flit = 1750187
Fragmentation average = 0.0161474
	minimum = 0
	maximum = 446
Injected packet rate average = 0.198976
	minimum = 0.0760828 (at node 10)
	maximum = 0.618515 (at node 24)
Accepted packet rate average = 0.198976
	minimum = 0.0574048 (at node 23)
	maximum = 0.293536 (at node 7)
Injected flit rate average = 0.212406
	minimum = 0.0993874 (at node 10)
	maximum = 0.618515 (at node 24)
Accepted flit rate average= 0.212406
	minimum = 0.0784818 (at node 23)
	maximum = 0.293536 (at node 7)
Injected packet length average = 1.06749
Accepted packet length average = 1.06749
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2692 (27 samples)
	minimum = 5 (27 samples)
	maximum = 249.481 (27 samples)
Network latency average = 19.1524 (27 samples)
	minimum = 5 (27 samples)
	maximum = 247 (27 samples)
Flit latency average = 18.4291 (27 samples)
	minimum = 5 (27 samples)
	maximum = 246.296 (27 samples)
Fragmentation average = 0.00204825 (27 samples)
	minimum = 0 (27 samples)
	maximum = 71.1852 (27 samples)
Injected packet rate average = 0.077384 (27 samples)
	minimum = 0.0296181 (27 samples)
	maximum = 0.199948 (27 samples)
Accepted packet rate average = 0.077384 (27 samples)
	minimum = 0.0270473 (27 samples)
	maximum = 0.114294 (27 samples)
Injected flit rate average = 0.082585 (27 samples)
	minimum = 0.0385387 (27 samples)
	maximum = 0.200117 (27 samples)
Accepted flit rate average = 0.082585 (27 samples)
	minimum = 0.036718 (27 samples)
	maximum = 0.114294 (27 samples)
Injected packet size average = 1.06721 (27 samples)
Accepted packet size average = 1.06721 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 24 sec (324 sec)
gpgpu_simulation_rate = 501833 (inst/sec)
gpgpu_simulation_rate = 2638 (cycle/sec)
gpgpu_silicon_slowdown = 379075x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 27584
gpu_sim_insn = 19880
gpu_ipc =       0.7207
gpu_tot_sim_cycle = 882418
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     184.2821
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.0770% 
max_total_param_size = 0
gpu_stall_dramfull = 101853
gpu_stall_icnt2sh    = 198857
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4345
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8132
L2_BW  =       0.1647 GB/Sec
L2_BW_total  =      47.3696 GB/Sec
gpu_total_sim_rate=498815

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 36106
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30140
L1D_cache:
	L1D_cache_core[0]: Access = 29630, Miss = 17640, Miss_rate = 0.595, Pending_hits = 2026, Reservation_fails = 10366
	L1D_cache_core[1]: Access = 29406, Miss = 17629, Miss_rate = 0.600, Pending_hits = 1748, Reservation_fails = 11363
	L1D_cache_core[2]: Access = 29422, Miss = 17516, Miss_rate = 0.595, Pending_hits = 1859, Reservation_fails = 10603
	L1D_cache_core[3]: Access = 29567, Miss = 17845, Miss_rate = 0.604, Pending_hits = 1821, Reservation_fails = 11551
	L1D_cache_core[4]: Access = 29631, Miss = 17734, Miss_rate = 0.598, Pending_hits = 1935, Reservation_fails = 10984
	L1D_cache_core[5]: Access = 29470, Miss = 17941, Miss_rate = 0.609, Pending_hits = 1787, Reservation_fails = 11441
	L1D_cache_core[6]: Access = 29838, Miss = 18043, Miss_rate = 0.605, Pending_hits = 1814, Reservation_fails = 10899
	L1D_cache_core[7]: Access = 29838, Miss = 17681, Miss_rate = 0.593, Pending_hits = 1876, Reservation_fails = 8666
	L1D_cache_core[8]: Access = 29710, Miss = 17859, Miss_rate = 0.601, Pending_hits = 1904, Reservation_fails = 11402
	L1D_cache_core[9]: Access = 29711, Miss = 17623, Miss_rate = 0.593, Pending_hits = 1802, Reservation_fails = 10807
	L1D_cache_core[10]: Access = 29552, Miss = 17559, Miss_rate = 0.594, Pending_hits = 1926, Reservation_fails = 10858
	L1D_cache_core[11]: Access = 29217, Miss = 17597, Miss_rate = 0.602, Pending_hits = 1804, Reservation_fails = 11520
	L1D_cache_core[12]: Access = 29330, Miss = 17525, Miss_rate = 0.598, Pending_hits = 2003, Reservation_fails = 12008
	L1D_cache_core[13]: Access = 29233, Miss = 17399, Miss_rate = 0.595, Pending_hits = 2063, Reservation_fails = 8714
	L1D_cache_core[14]: Access = 29696, Miss = 17987, Miss_rate = 0.606, Pending_hits = 1880, Reservation_fails = 12446
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 265578
	L1D_total_cache_miss_rate = 0.5992
	L1D_total_cache_pending_hits = 28248
	L1D_total_cache_reservation_fails = 163628
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 258428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2618340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36106
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30140
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113619
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2654446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 144330
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19085
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 137
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30140
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28257, 15792, 8556, 8556, 8556, 8556, 8556, 8556, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 290658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258428
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1046007	W0_Idle:6002723	W0_Scoreboard:5818418	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2067424 {8:258428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41348480 {40:1033712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 60 
mrq_lat_table:54221 	22101 	27801 	24981 	36327 	36957 	36653 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	692300 	481424 	81194 	6062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10567 	576 	146 	331827 	18049 	15868 	5321 	993 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149186 	182669 	171362 	215152 	421126 	121461 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	676 	300 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     13286     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19658     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.549020 25.851240 17.093750 54.588234 14.016129 42.101265 14.852071 39.555557 14.928962 35.190475 16.591999 46.827587 23.777779 114.826088 28.918034 139.176468 
dram[1]: 22.420635 27.582609 44.152542 60.956520 26.863247 42.582279 25.330578 41.397434 20.224720 39.200001 26.680000 46.203388 39.704918 127.428574 75.413795 139.764709 
dram[2]: 25.585365 15.316129 57.265305 16.697674 43.285713 14.346154 34.795700 14.016949 35.922329 15.205556 50.375000 15.910569 102.000000 24.734177 141.235291 28.262295 
dram[3]: 27.162394 22.209303 64.454544 45.140350 42.556961 27.025640 39.349396 25.863247 37.595959 20.094444 45.015873 25.777779 121.727272 42.561405 142.117645 65.363640 
dram[4]: 15.871622 26.168068 17.385826 52.339622 14.010870 43.441559 15.310976 37.694118 15.549133 35.352383 18.169643 46.741379 24.212500 106.440002 30.649122 138.882355 
dram[5]: 21.338346 30.792080 49.056602 66.761902 27.482456 46.219177 25.139345 39.500000 19.833334 35.466667 26.656250 43.269840 40.299999 127.428574 74.413795 139.764709 
average row locality = 265695/8740 = 30.399885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       695      1032       715      1008       841      1228       820      1176       918      1374       691       984       632       954       572       844 
dram[1]:       909      1048       942      1016      1126      1240      1100      1186      1280      1384       944       988       864       968       770       848 
dram[2]:      1034       700      1020       698      1226       845      1192       805      1372       923      1026       647       960       635       858       556 
dram[3]:      1044       926      1032       926      1236      1135      1204      1082      1380      1287      1032       900       972       865       864       755 
dram[4]:       691      1040       714      1004       830      1234       825      1176       907      1380       678       982       632       962       569       842 
dram[5]:       915      1052       938      1016      1122      1244      1099      1190      1271      1384       910       988       863       968       761       848 
total dram writes = 93269
bank skew: 1384/556 = 2.49
chip skew: 16640/14466 = 1.15
average mf latency per bank:
dram[0]:       6342      3390      5959      3551      5166      3200      5378      3487      4657      3056      4904      4263      4037      2624      4329      2868
dram[1]:       5012      2637      5009      2924      4950      2615      5285      2925      4202      2714      4540      3416      3841      1930      4118      1973
dram[2]:       3419      5870      3476      5969      3163      4981      3310      5418      3034      4385      4040      4999      2467      3632      2703      4177
dram[3]:       2682      4425      2869      4855      2700      4601      2840      5007      2759      3882      3210      4510      1888      3561      1875      3938
dram[4]:       5852      3200      5804      3449      5461      3002      5387      3328      4436      2931      4453      4068      3525      2410      3857      2662
dram[5]:       4498      2606      4603      2947      4556      2597      4848      2928      3864      2710      4373      3401      3602      1960      3805      1991
maximum mf latency per bank:
dram[0]:        649      1192       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1106       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710      1118       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       576       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=815341 n_nop=763225 n_act=1632 n_pre=1616 n_ref_event=94837905808976 n_req=42040 n_rd=34480 n_rd_L2_A=0 n_write=0 n_wr_bk=14484 bw_util=0.1201
n_activity=173050 dram_eff=0.5659
bk0: 1998a 793198i bk1: 2612a 789961i bk2: 1794a 796131i bk3: 2280a 794144i bk4: 2138a 791302i bk5: 2712a 787923i bk6: 2048a 794585i bk7: 2616a 791001i bk8: 2220a 790384i bk9: 3008a 786737i bk10: 1688a 796707i bk11: 2224a 793236i bk12: 1584a 797269i bk13: 2164a 794681i bk14: 1450a 800599i bk15: 1944a 797938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961441
Row_Buffer_Locality_read = 0.982048
Row_Buffer_Locality_write = 0.867460
Bank_Level_Parallism = 2.526272
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.251151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120107 
total_CMD = 815341 
util_bw = 97928 
Wasted_Col = 49532 
Wasted_Row = 8456 
Idle = 659425 

BW Util Bottlenecks: 
RCDc_limit = 5602 
RCDWRc_limit = 4281 
WTRc_limit = 11649 
RTWc_limit = 44086 
CCDLc_limit = 40922 
rwq = 0 
CCDLc_limit_alone = 23877 
WTRc_limit_alone = 9066 
RTWc_limit_alone = 29624 

Commands details: 
total_CMD = 815341 
n_nop = 763225 
Read = 34480 
Write = 0 
L2_Alloc = 0 
L2_WB = 14484 
n_act = 1632 
n_pre = 1616 
n_ref = 94837905808976 
n_req = 42040 
total_req = 48964 

Dual Bus Interface Util: 
issued_total_row = 3248 
issued_total_col = 48964 
Row_Bus_Util =  0.003984 
CoL_Bus_Util = 0.060053 
Either_Row_CoL_Bus_Util = 0.063919 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.001842 
queue_avg = 2.054492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05449
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=815341 n_nop=758026 n_act=1315 n_pre=1299 n_ref_event=94837906655344 n_req=46586 n_rd=38156 n_rd_L2_A=0 n_write=0 n_wr_bk=16613 bw_util=0.1343
n_activity=182037 dram_eff=0.6017
bk0: 2364a 789438i bk1: 2648a 788725i bk2: 2126a 793820i bk3: 2296a 793833i bk4: 2568a 785898i bk5: 2744a 786218i bk6: 2496a 791329i bk7: 2636a 790854i bk8: 2922a 784805i bk9: 3032a 784296i bk10: 2176a 792195i bk11: 2232a 792045i bk12: 1980a 793849i bk13: 2192a 793127i bk14: 1792a 797657i bk15: 1952a 796639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972073
Row_Buffer_Locality_read = 0.987472
Row_Buffer_Locality_write = 0.902372
Bank_Level_Parallism = 2.644741
Bank_Level_Parallism_Col = 2.633688
Bank_Level_Parallism_Ready = 1.269369
write_to_read_ratio_blp_rw_average = 0.540384
GrpLevelPara = 1.789268 

BW Util details:
bwutil = 0.134346 
total_CMD = 815341 
util_bw = 109538 
Wasted_Col = 49908 
Wasted_Row = 6814 
Idle = 649081 

BW Util Bottlenecks: 
RCDc_limit = 4172 
RCDWRc_limit = 3145 
WTRc_limit = 13215 
RTWc_limit = 46718 
CCDLc_limit = 42791 
rwq = 0 
CCDLc_limit_alone = 24906 
WTRc_limit_alone = 10443 
RTWc_limit_alone = 31605 

Commands details: 
total_CMD = 815341 
n_nop = 758026 
Read = 38156 
Write = 0 
L2_Alloc = 0 
L2_WB = 16613 
n_act = 1315 
n_pre = 1299 
n_ref = 94837906655344 
n_req = 46586 
total_req = 54769 

Dual Bus Interface Util: 
issued_total_row = 2614 
issued_total_col = 54769 
Row_Bus_Util =  0.003206 
CoL_Bus_Util = 0.067173 
Either_Row_CoL_Bus_Util = 0.070296 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.001186 
queue_avg = 2.498168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=815341 n_nop=763127 n_act=1644 n_pre=1628 n_ref_event=0 n_req=42088 n_rd=34518 n_rd_L2_A=0 n_write=0 n_wr_bk=14497 bw_util=0.1202
n_activity=173176 dram_eff=0.5661
bk0: 2630a 789205i bk1: 1992a 792596i bk2: 2296a 793784i bk3: 1770a 795627i bk4: 2720a 787889i bk5: 2138a 790281i bk6: 2640a 792372i bk7: 2024a 793826i bk8: 3014a 786577i bk9: 2222a 790314i bk10: 2308a 794240i bk11: 1594a 795612i bk12: 2172a 793783i bk13: 1608a 797665i bk14: 1972a 797583i bk15: 1418a 800819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961272
Row_Buffer_Locality_read = 0.981951
Row_Buffer_Locality_write = 0.866975
Bank_Level_Parallism = 2.549147
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.268536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120232 
total_CMD = 815341 
util_bw = 98030 
Wasted_Col = 49218 
Wasted_Row = 8664 
Idle = 659429 

BW Util Bottlenecks: 
RCDc_limit = 5762 
RCDWRc_limit = 4258 
WTRc_limit = 11053 
RTWc_limit = 44107 
CCDLc_limit = 39742 
rwq = 0 
CCDLc_limit_alone = 23182 
WTRc_limit_alone = 8844 
RTWc_limit_alone = 29756 

Commands details: 
total_CMD = 815341 
n_nop = 763127 
Read = 34518 
Write = 0 
L2_Alloc = 0 
L2_WB = 14497 
n_act = 1644 
n_pre = 1628 
n_ref = 0 
n_req = 42088 
total_req = 49015 

Dual Bus Interface Util: 
issued_total_row = 3272 
issued_total_col = 49015 
Row_Bus_Util =  0.004013 
CoL_Bus_Util = 0.060116 
Either_Row_CoL_Bus_Util = 0.064039 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.001398 
queue_avg = 2.050330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=815341 n_nop=757909 n_act=1328 n_pre=1312 n_ref_event=0 n_req=46672 n_rd=38222 n_rd_L2_A=0 n_write=0 n_wr_bk=16640 bw_util=0.1346
n_activity=182457 dram_eff=0.6014
bk0: 2656a 788620i bk1: 2394a 789012i bk2: 2320a 792772i bk3: 2102a 793127i bk4: 2744a 786111i bk5: 2580a 786451i bk6: 2664a 791242i bk7: 2466a 790979i bk8: 3032a 785538i bk9: 2934a 784115i bk10: 2320a 792091i bk11: 2084a 791456i bk12: 2192a 792529i bk13: 1982a 793828i bk14: 1984a 797099i bk15: 1768a 797321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971868
Row_Buffer_Locality_read = 0.987311
Row_Buffer_Locality_write = 0.902012
Bank_Level_Parallism = 2.661556
Bank_Level_Parallism_Col = 2.654897
Bank_Level_Parallism_Ready = 1.281158
write_to_read_ratio_blp_rw_average = 0.530042
GrpLevelPara = 1.808020 

BW Util details:
bwutil = 0.134574 
total_CMD = 815341 
util_bw = 109724 
Wasted_Col = 49462 
Wasted_Row = 7039 
Idle = 649116 

BW Util Bottlenecks: 
RCDc_limit = 4325 
RCDWRc_limit = 3225 
WTRc_limit = 13567 
RTWc_limit = 45522 
CCDLc_limit = 41828 
rwq = 0 
CCDLc_limit_alone = 24415 
WTRc_limit_alone = 10674 
RTWc_limit_alone = 31002 

Commands details: 
total_CMD = 815341 
n_nop = 757909 
Read = 38222 
Write = 0 
L2_Alloc = 0 
L2_WB = 16640 
n_act = 1328 
n_pre = 1312 
n_ref = 0 
n_req = 46672 
total_req = 54862 

Dual Bus Interface Util: 
issued_total_row = 2640 
issued_total_col = 54862 
Row_Bus_Util =  0.003238 
CoL_Bus_Util = 0.067287 
Either_Row_CoL_Bus_Util = 0.070439 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001219 
queue_avg = 2.495699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=815341 n_nop=763362 n_act=1599 n_pre=1583 n_ref_event=227392 n_req=41937 n_rd=34388 n_rd_L2_A=0 n_write=0 n_wr_bk=14466 bw_util=0.1198
n_activity=172308 dram_eff=0.5671
bk0: 1970a 792847i bk1: 2594a 790163i bk2: 1816a 796384i bk3: 2272a 794905i bk4: 2114a 791860i bk5: 2728a 788816i bk6: 2044a 793496i bk7: 2616a 792085i bk8: 2184a 790924i bk9: 3022a 786776i bk10: 1660a 796931i bk11: 2220a 793120i bk12: 1592a 797294i bk13: 2180a 793218i bk14: 1436a 800336i bk15: 1940a 797795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962229
Row_Buffer_Locality_read = 0.982261
Row_Buffer_Locality_write = 0.870976
Bank_Level_Parallism = 2.524321
Bank_Level_Parallism_Col = 2.515040
Bank_Level_Parallism_Ready = 1.252960
write_to_read_ratio_blp_rw_average = 0.526801
GrpLevelPara = 1.735159 

BW Util details:
bwutil = 0.119837 
total_CMD = 815341 
util_bw = 97708 
Wasted_Col = 48966 
Wasted_Row = 8862 
Idle = 659805 

BW Util Bottlenecks: 
RCDc_limit = 5795 
RCDWRc_limit = 4031 
WTRc_limit = 11480 
RTWc_limit = 43156 
CCDLc_limit = 39074 
rwq = 0 
CCDLc_limit_alone = 22856 
WTRc_limit_alone = 9277 
RTWc_limit_alone = 29141 

Commands details: 
total_CMD = 815341 
n_nop = 763362 
Read = 34388 
Write = 0 
L2_Alloc = 0 
L2_WB = 14466 
n_act = 1599 
n_pre = 1583 
n_ref = 227392 
n_req = 41937 
total_req = 48854 

Dual Bus Interface Util: 
issued_total_row = 3182 
issued_total_col = 48854 
Row_Bus_Util =  0.003903 
CoL_Bus_Util = 0.059918 
Either_Row_CoL_Bus_Util = 0.063751 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001097 
queue_avg = 2.016510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=815341 n_nop=758265 n_act=1306 n_pre=1290 n_ref_event=0 n_req=46372 n_rd=37964 n_rd_L2_A=0 n_write=0 n_wr_bk=16569 bw_util=0.1338
n_activity=180654 dram_eff=0.6037
bk0: 2372a 788839i bk1: 2584a 789268i bk2: 2124a 794113i bk3: 2296a 793642i bk4: 2556a 787108i bk5: 2752a 786644i bk6: 2500a 791984i bk7: 2644a 790082i bk8: 2894a 785976i bk9: 3032a 785054i bk10: 2090a 794049i bk11: 2232a 791773i bk12: 1974a 793697i bk13: 2192a 792598i bk14: 1770a 798043i bk15: 1952a 796335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972160
Row_Buffer_Locality_read = 0.987514
Row_Buffer_Locality_write = 0.902831
Bank_Level_Parallism = 2.631836
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.262556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133767 
total_CMD = 815341 
util_bw = 109066 
Wasted_Col = 49650 
Wasted_Row = 6556 
Idle = 650069 

BW Util Bottlenecks: 
RCDc_limit = 4289 
RCDWRc_limit = 3088 
WTRc_limit = 13532 
RTWc_limit = 45632 
CCDLc_limit = 41949 
rwq = 0 
CCDLc_limit_alone = 24437 
WTRc_limit_alone = 10721 
RTWc_limit_alone = 30931 

Commands details: 
total_CMD = 815341 
n_nop = 758265 
Read = 37964 
Write = 0 
L2_Alloc = 0 
L2_WB = 16569 
n_act = 1306 
n_pre = 1290 
n_ref = 0 
n_req = 46372 
total_req = 54533 

Dual Bus Interface Util: 
issued_total_row = 2596 
issued_total_col = 54533 
Row_Bus_Util =  0.003184 
CoL_Bus_Util = 0.066884 
Either_Row_CoL_Bus_Util = 0.070003 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000929 
queue_avg = 2.467924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105452, Miss = 15750, Miss_rate = 0.149, Pending_hits = 8229, Reservation_fails = 6533
L2_cache_bank[1]: Access = 109206, Miss = 19576, Miss_rate = 0.179, Pending_hits = 9641, Reservation_fails = 7288
L2_cache_bank[2]: Access = 119406, Miss = 18752, Miss_rate = 0.157, Pending_hits = 9263, Reservation_fails = 8004
L2_cache_bank[3]: Access = 101880, Miss = 19732, Miss_rate = 0.194, Pending_hits = 9496, Reservation_fails = 9060
L2_cache_bank[4]: Access = 108550, Miss = 19760, Miss_rate = 0.182, Pending_hits = 9294, Reservation_fails = 5532
L2_cache_bank[5]: Access = 105828, Miss = 15598, Miss_rate = 0.147, Pending_hits = 8312, Reservation_fails = 8588
L2_cache_bank[6]: Access = 101280, Miss = 19912, Miss_rate = 0.197, Pending_hits = 9246, Reservation_fails = 5520
L2_cache_bank[7]: Access = 120446, Miss = 18664, Miss_rate = 0.155, Pending_hits = 9538, Reservation_fails = 9526
L2_cache_bank[8]: Access = 104646, Miss = 15672, Miss_rate = 0.150, Pending_hits = 7939, Reservation_fails = 6661
L2_cache_bank[9]: Access = 108822, Miss = 19580, Miss_rate = 0.180, Pending_hits = 9284, Reservation_fails = 6819
L2_cache_bank[10]: Access = 119724, Miss = 18626, Miss_rate = 0.156, Pending_hits = 8980, Reservation_fails = 7720
L2_cache_bank[11]: Access = 101004, Miss = 19684, Miss_rate = 0.195, Pending_hits = 9076, Reservation_fails = 5592
L2_total_cache_accesses = 1306244
L2_total_cache_misses = 221306
L2_total_cache_miss_rate = 0.1694
L2_total_cache_pending_hits = 108298
L2_total_cache_reservation_fails = 86843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 717755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161464
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35197
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6975
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 773
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 69835
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2319
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1033712
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227238
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2320
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 69835
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1306244
icnt_total_pkts_simt_to_mem=496997
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1689573
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1803041
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0002484
	minimum = 0 (at node 1)
	maximum = 0.00155887 (at node 0)
Accepted packet rate average = 0.0002484
	minimum = 0 (at node 1)
	maximum = 0.00514791 (at node 0)
Injected flit rate average = 0.00026854
	minimum = 0 (at node 1)
	maximum = 0.00210267 (at node 0)
Accepted flit rate average= 0.00026854
	minimum = 0 (at node 1)
	maximum = 0.00514791 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7347 (28 samples)
	minimum = 5 (28 samples)
	maximum = 241 (28 samples)
Network latency average = 18.6499 (28 samples)
	minimum = 5 (28 samples)
	maximum = 238.393 (28 samples)
Flit latency average = 17.9495 (28 samples)
	minimum = 5 (28 samples)
	maximum = 237.679 (28 samples)
Fragmentation average = 0.0019751 (28 samples)
	minimum = 0 (28 samples)
	maximum = 68.6429 (28 samples)
Injected packet rate average = 0.0746292 (28 samples)
	minimum = 0.0285603 (28 samples)
	maximum = 0.192863 (28 samples)
Accepted packet rate average = 0.0746292 (28 samples)
	minimum = 0.0260814 (28 samples)
	maximum = 0.110396 (28 samples)
Injected flit rate average = 0.0796451 (28 samples)
	minimum = 0.0371623 (28 samples)
	maximum = 0.193045 (28 samples)
Accepted flit rate average = 0.0796451 (28 samples)
	minimum = 0.0354066 (28 samples)
	maximum = 0.110396 (28 samples)
Injected packet size average = 1.06721 (28 samples)
Accepted packet size average = 1.06721 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 26 sec (326 sec)
gpgpu_simulation_rate = 498815 (inst/sec)
gpgpu_simulation_rate = 2706 (cycle/sec)
gpgpu_silicon_slowdown = 369549x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 34328
gpu_sim_insn = 432960
gpu_ipc =      12.6124
gpu_tot_sim_cycle = 916746
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     177.8538
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 34.3021% 
max_total_param_size = 0
gpu_stall_dramfull = 101853
gpu_stall_icnt2sh    = 198857
partiton_level_parallism =       0.0814
partiton_level_parallism_total  =       0.4212
partiton_level_parallism_util =       1.1131
partiton_level_parallism_util_total  =       1.8050
L2_BW  =       9.1503 GB/Sec
L2_BW_total  =      45.9385 GB/Sec
gpu_total_sim_rate=494081

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37821
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30140
L1D_cache:
	L1D_cache_core[0]: Access = 29709, Miss = 17688, Miss_rate = 0.595, Pending_hits = 2026, Reservation_fails = 10366
	L1D_cache_core[1]: Access = 29564, Miss = 17717, Miss_rate = 0.599, Pending_hits = 1764, Reservation_fails = 11363
	L1D_cache_core[2]: Access = 29580, Miss = 17604, Miss_rate = 0.595, Pending_hits = 1875, Reservation_fails = 10603
	L1D_cache_core[3]: Access = 29725, Miss = 17932, Miss_rate = 0.603, Pending_hits = 1837, Reservation_fails = 11551
	L1D_cache_core[4]: Access = 29789, Miss = 17814, Miss_rate = 0.598, Pending_hits = 1951, Reservation_fails = 10984
	L1D_cache_core[5]: Access = 29628, Miss = 18021, Miss_rate = 0.608, Pending_hits = 1803, Reservation_fails = 11441
	L1D_cache_core[6]: Access = 29996, Miss = 18123, Miss_rate = 0.604, Pending_hits = 1830, Reservation_fails = 10899
	L1D_cache_core[7]: Access = 29996, Miss = 17761, Miss_rate = 0.592, Pending_hits = 1892, Reservation_fails = 8666
	L1D_cache_core[8]: Access = 29789, Miss = 17907, Miss_rate = 0.601, Pending_hits = 1904, Reservation_fails = 11402
	L1D_cache_core[9]: Access = 29790, Miss = 17671, Miss_rate = 0.593, Pending_hits = 1802, Reservation_fails = 10807
	L1D_cache_core[10]: Access = 29631, Miss = 17607, Miss_rate = 0.594, Pending_hits = 1926, Reservation_fails = 10858
	L1D_cache_core[11]: Access = 29296, Miss = 17645, Miss_rate = 0.602, Pending_hits = 1804, Reservation_fails = 11520
	L1D_cache_core[12]: Access = 29409, Miss = 17573, Miss_rate = 0.598, Pending_hits = 2003, Reservation_fails = 12008
	L1D_cache_core[13]: Access = 29312, Miss = 17447, Miss_rate = 0.595, Pending_hits = 2063, Reservation_fails = 8714
	L1D_cache_core[14]: Access = 29775, Miss = 18035, Miss_rate = 0.606, Pending_hits = 1880, Reservation_fails = 12446
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 266545
	L1D_total_cache_miss_rate = 0.5990
	L1D_total_cache_pending_hits = 28360
	L1D_total_cache_reservation_fails = 163628
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 259372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2630045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37821
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30140
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 330688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114301
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2667866

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 144330
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 76
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19085
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 137
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30140
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29463, 15792, 8556, 8556, 8556, 8556, 8556, 8556, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 295586
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 259372
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1050895	W0_Idle:6719196	W0_Scoreboard:6099545	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2074976 {8:259372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41499520 {40:1037488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 59 
mrq_lat_table:54321 	22123 	27822 	24988 	36472 	37000 	36669 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	697414 	481450 	81194 	6062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11688 	619 	151 	333440 	18062 	15868 	5321 	993 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153500 	183495 	171362 	215152 	421126 	121461 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	706 	300 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.900621 23.984848 17.093750 54.588234 14.016129 42.101265 14.852071 39.555557 14.928962 35.190475 16.591999 46.827587 23.777779 110.541664 28.918034 139.176468 
dram[1]: 21.231344 24.899225 44.152542 60.956520 26.863247 42.582279 25.330578 41.397434 20.224720 39.200001 26.680000 46.203388 39.704918 122.090912 75.413795 139.764709 
dram[2]: 23.562963 14.993711 57.265305 16.697674 42.794872 14.346154 34.795700 14.016949 35.922329 15.205556 50.375000 15.910569 102.192307 24.734177 141.235291 28.262295 
dram[3]: 24.692308 21.616541 64.454544 45.140350 42.556961 27.025640 39.349396 25.863247 37.595959 20.094444 45.015873 25.777779 122.090912 42.561405 142.117645 65.363640 
dram[4]: 15.431373 24.207693 17.385826 52.339622 14.010870 42.948719 15.310976 37.694118 15.549133 35.352383 18.169643 46.741379 24.312500 102.423080 30.649122 138.882355 
dram[5]: 20.652174 27.787611 49.056602 66.761902 27.482456 46.219177 25.139345 39.500000 19.833334 35.466667 26.656250 43.269840 40.433334 127.428574 74.413795 139.764709 
average row locality = 266049/8852 = 30.055243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       703      1044       715      1008       841      1228       820      1176       918      1374       691       984       632       962       572       844 
dram[1]:       917      1064       942      1016      1126      1240      1100      1186      1280      1384       944       988       864       972       770       848 
dram[2]:      1046       704      1020       698      1228       845      1192       805      1372       923      1026       647       962       635       858       556 
dram[3]:      1060       930      1032       926      1236      1135      1204      1082      1380      1287      1032       900       972       865       864       755 
dram[4]:       699      1050       714      1004       830      1236       825      1176       907      1380       678       982       632       966       569       842 
dram[5]:       923      1064       938      1016      1122      1244      1099      1190      1271      1384       910       988       863       968       761       848 
total dram writes = 93409
bank skew: 1384/556 = 2.49
chip skew: 16660/14490 = 1.15
average mf latency per bank:
dram[0]:       6269      3363      5959      3563      5166      3210      5378      3497      4657      3065      4904      4271      4062      2681      4329      2882
dram[1]:       4968      2598      5009      2924      4950      2615      5285      2925      4202      2714      4540      3416      3859      1958      4118      1973
dram[2]:       3392      5837      3488      5969      3169      4981      3320      5418      3043      4385      4048      4999      2546      3657      2717      4177
dram[3]:       2642      4406      2869      4855      2700      4601      2840      5007      2759      3882      3210      4510      1924      3579      1875      3938
dram[4]:       5785      3181      5804      3462      5461      3008      5387      3339      4436      2940      4453      4077      3557      2475      3857      2676
dram[5]:       4459      2577      4603      2947      4556      2597      4848      2928      3864      2710      4373      3401      3624      1992      3805      1991
maximum mf latency per bank:
dram[0]:        649      1192       926       828      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1106       779       777       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710      1118       971       834      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       576       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847060 n_nop=794820 n_act=1652 n_pre=1636 n_ref_event=94837905808976 n_req=42110 n_rd=34536 n_rd_L2_A=0 n_write=0 n_wr_bk=14512 bw_util=0.1158
n_activity=174029 dram_eff=0.5637
bk0: 2014a 824690i bk1: 2644a 821291i bk2: 1794a 827831i bk3: 2280a 825850i bk4: 2138a 823008i bk5: 2712a 819634i bk6: 2048a 826301i bk7: 2616a 822718i bk8: 2220a 822102i bk9: 3008a 818457i bk10: 1688a 828428i bk11: 2224a 824958i bk12: 1584a 828993i bk13: 2172a 826300i bk14: 1450a 832329i bk15: 1944a 829668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961031
Row_Buffer_Locality_read = 0.981787
Row_Buffer_Locality_write = 0.866385
Bank_Level_Parallism = 2.519652
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.250722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115808 
total_CMD = 847060 
util_bw = 98096 
Wasted_Col = 49802 
Wasted_Row = 8751 
Idle = 690411 

BW Util Bottlenecks: 
RCDc_limit = 5722 
RCDWRc_limit = 4346 
WTRc_limit = 11652 
RTWc_limit = 44138 
CCDLc_limit = 40991 
rwq = 0 
CCDLc_limit_alone = 23930 
WTRc_limit_alone = 9069 
RTWc_limit_alone = 29660 

Commands details: 
total_CMD = 847060 
n_nop = 794820 
Read = 34536 
Write = 0 
L2_Alloc = 0 
L2_WB = 14512 
n_act = 1652 
n_pre = 1636 
n_ref = 94837905808976 
n_req = 42110 
total_req = 49048 

Dual Bus Interface Util: 
issued_total_row = 3288 
issued_total_col = 49048 
Row_Bus_Util =  0.003882 
CoL_Bus_Util = 0.057904 
Either_Row_CoL_Bus_Util = 0.061672 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001838 
queue_avg = 1.979026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847060 n_nop=789615 n_act=1338 n_pre=1322 n_ref_event=94837906655344 n_req=46656 n_rd=38212 n_rd_L2_A=0 n_write=0 n_wr_bk=16641 bw_util=0.1295
n_activity=183112 dram_eff=0.5991
bk0: 2380a 820933i bk1: 2680a 820005i bk2: 2126a 825518i bk3: 2296a 825537i bk4: 2568a 817603i bk5: 2744a 817927i bk6: 2496a 823045i bk7: 2636a 822570i bk8: 2922a 816522i bk9: 3032a 816016i bk10: 2176a 823917i bk11: 2232a 823769i bk12: 1980a 825573i bk13: 2200a 824772i bk14: 1792a 829388i bk15: 1952a 828371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971622
Row_Buffer_Locality_read = 0.987203
Row_Buffer_Locality_write = 0.901113
Bank_Level_Parallism = 2.637582
Bank_Level_Parallism_Col = 2.629566
Bank_Level_Parallism_Ready = 1.268957
write_to_read_ratio_blp_rw_average = 0.540060
GrpLevelPara = 1.787178 

BW Util details:
bwutil = 0.129514 
total_CMD = 847060 
util_bw = 109706 
Wasted_Col = 50203 
Wasted_Row = 7119 
Idle = 680032 

BW Util Bottlenecks: 
RCDc_limit = 4304 
RCDWRc_limit = 3227 
WTRc_limit = 13215 
RTWc_limit = 46763 
CCDLc_limit = 42860 
rwq = 0 
CCDLc_limit_alone = 24963 
WTRc_limit_alone = 10443 
RTWc_limit_alone = 31638 

Commands details: 
total_CMD = 847060 
n_nop = 789615 
Read = 38212 
Write = 0 
L2_Alloc = 0 
L2_WB = 16641 
n_act = 1338 
n_pre = 1322 
n_ref = 94837906655344 
n_req = 46656 
total_req = 54853 

Dual Bus Interface Util: 
issued_total_row = 2660 
issued_total_col = 54853 
Row_Bus_Util =  0.003140 
CoL_Bus_Util = 0.064757 
Either_Row_CoL_Bus_Util = 0.067817 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.001184 
queue_avg = 2.406015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847060 n_nop=794748 n_act=1661 n_pre=1645 n_ref_event=0 n_req=42142 n_rd=34562 n_rd_L2_A=0 n_write=0 n_wr_bk=14517 bw_util=0.1159
n_activity=173988 dram_eff=0.5642
bk0: 2658a 820548i bk1: 2000a 824185i bk2: 2296a 825491i bk3: 1770a 827339i bk4: 2724a 819562i bk5: 2138a 821994i bk6: 2640a 824089i bk7: 2024a 825544i bk8: 3014a 818296i bk9: 2222a 822033i bk10: 2308a 825960i bk11: 1594a 827332i bk12: 2176a 825496i bk13: 1608a 829390i bk14: 1972a 829310i bk15: 1418a 832549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960918
Row_Buffer_Locality_read = 0.981743
Row_Buffer_Locality_write = 0.865963
Bank_Level_Parallism = 2.543530
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.268187
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115881 
total_CMD = 847060 
util_bw = 98158 
Wasted_Col = 49426 
Wasted_Row = 8913 
Idle = 690563 

BW Util Bottlenecks: 
RCDc_limit = 5858 
RCDWRc_limit = 4321 
WTRc_limit = 11065 
RTWc_limit = 44121 
CCDLc_limit = 39783 
rwq = 0 
CCDLc_limit_alone = 23222 
WTRc_limit_alone = 8855 
RTWc_limit_alone = 29770 

Commands details: 
total_CMD = 847060 
n_nop = 794748 
Read = 34562 
Write = 0 
L2_Alloc = 0 
L2_WB = 14517 
n_act = 1661 
n_pre = 1645 
n_ref = 0 
n_req = 42142 
total_req = 49079 

Dual Bus Interface Util: 
issued_total_row = 3306 
issued_total_col = 49079 
Row_Bus_Util =  0.003903 
CoL_Bus_Util = 0.057940 
Either_Row_CoL_Bus_Util = 0.061757 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001395 
queue_avg = 1.974742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847060 n_nop=789534 n_act=1345 n_pre=1329 n_ref_event=0 n_req=46722 n_rd=38262 n_rd_L2_A=0 n_write=0 n_wr_bk=16660 bw_util=0.1297
n_activity=183247 dram_eff=0.5994
bk0: 2680a 819953i bk1: 2402a 820601i bk2: 2320a 824478i bk3: 2102a 824835i bk4: 2744a 817819i bk5: 2580a 818167i bk6: 2664a 822960i bk7: 2466a 822697i bk8: 3032a 817257i bk9: 2934a 815834i bk10: 2320a 823811i bk11: 2084a 823176i bk12: 2200a 824235i bk13: 1982a 825556i bk14: 1984a 828829i bk15: 1768a 829052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971534
Row_Buffer_Locality_read = 0.987115
Row_Buffer_Locality_write = 0.901064
Bank_Level_Parallism = 2.656172
Bank_Level_Parallism_Col = 2.651878
Bank_Level_Parallism_Ready = 1.280851
write_to_read_ratio_blp_rw_average = 0.529728
GrpLevelPara = 1.806524 

BW Util details:
bwutil = 0.129677 
total_CMD = 847060 
util_bw = 109844 
Wasted_Col = 49666 
Wasted_Row = 7271 
Idle = 680279 

BW Util Bottlenecks: 
RCDc_limit = 4421 
RCDWRc_limit = 3284 
WTRc_limit = 13567 
RTWc_limit = 45535 
CCDLc_limit = 41874 
rwq = 0 
CCDLc_limit_alone = 24457 
WTRc_limit_alone = 10674 
RTWc_limit_alone = 31011 

Commands details: 
total_CMD = 847060 
n_nop = 789534 
Read = 38262 
Write = 0 
L2_Alloc = 0 
L2_WB = 16660 
n_act = 1345 
n_pre = 1329 
n_ref = 0 
n_req = 46722 
total_req = 54922 

Dual Bus Interface Util: 
issued_total_row = 2674 
issued_total_col = 54922 
Row_Bus_Util =  0.003157 
CoL_Bus_Util = 0.064838 
Either_Row_CoL_Bus_Util = 0.067913 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.001217 
queue_avg = 2.403315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847060 n_nop=794973 n_act=1617 n_pre=1601 n_ref_event=227392 n_req=41997 n_rd=34436 n_rd_L2_A=0 n_write=0 n_wr_bk=14490 bw_util=0.1155
n_activity=173149 dram_eff=0.5651
bk0: 1978a 824416i bk1: 2622a 821540i bk2: 1816a 828086i bk3: 2272a 826613i bk4: 2114a 823569i bk5: 2732a 820501i bk6: 2044a 825211i bk7: 2616a 823802i bk8: 2184a 822643i bk9: 3022a 818496i bk10: 1660a 828652i bk11: 2220a 824841i bk12: 1600a 829002i bk13: 2180a 824916i bk14: 1436a 832062i bk15: 1940a 829524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961854
Row_Buffer_Locality_read = 0.982054
Row_Buffer_Locality_write = 0.869859
Bank_Level_Parallism = 2.518874
Bank_Level_Parallism_Col = 2.511719
Bank_Level_Parallism_Ready = 1.252589
write_to_read_ratio_blp_rw_average = 0.526453
GrpLevelPara = 1.733524 

BW Util details:
bwutil = 0.115520 
total_CMD = 847060 
util_bw = 97852 
Wasted_Col = 49184 
Wasted_Row = 9089 
Idle = 690935 

BW Util Bottlenecks: 
RCDc_limit = 5891 
RCDWRc_limit = 4097 
WTRc_limit = 11483 
RTWc_limit = 43183 
CCDLc_limit = 39127 
rwq = 0 
CCDLc_limit_alone = 22905 
WTRc_limit_alone = 9280 
RTWc_limit_alone = 29164 

Commands details: 
total_CMD = 847060 
n_nop = 794973 
Read = 34436 
Write = 0 
L2_Alloc = 0 
L2_WB = 14490 
n_act = 1617 
n_pre = 1601 
n_ref = 227392 
n_req = 41997 
total_req = 48926 

Dual Bus Interface Util: 
issued_total_row = 3218 
issued_total_col = 48926 
Row_Bus_Util =  0.003799 
CoL_Bus_Util = 0.057760 
Either_Row_CoL_Bus_Util = 0.061492 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001094 
queue_avg = 1.942090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94209
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847060 n_nop=789890 n_act=1323 n_pre=1307 n_ref_event=0 n_req=46422 n_rd=38004 n_rd_L2_A=0 n_write=0 n_wr_bk=16589 bw_util=0.1289
n_activity=181444 dram_eff=0.6018
bk0: 2380a 820409i bk1: 2608a 820633i bk2: 2124a 825816i bk3: 2296a 825350i bk4: 2556a 818816i bk5: 2752a 818356i bk6: 2500a 823702i bk7: 2644a 821800i bk8: 2894a 817695i bk9: 3032a 816773i bk10: 2090a 825769i bk11: 2232a 823493i bk12: 1982a 825403i bk13: 2192a 824321i bk14: 1770a 829772i bk15: 1952a 828066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971824
Row_Buffer_Locality_read = 0.987317
Row_Buffer_Locality_write = 0.901877
Bank_Level_Parallism = 2.626520
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.262268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.128900 
total_CMD = 847060 
util_bw = 109186 
Wasted_Col = 49854 
Wasted_Row = 6788 
Idle = 681232 

BW Util Bottlenecks: 
RCDc_limit = 4385 
RCDWRc_limit = 3147 
WTRc_limit = 13532 
RTWc_limit = 45645 
CCDLc_limit = 41995 
rwq = 0 
CCDLc_limit_alone = 24479 
WTRc_limit_alone = 10721 
RTWc_limit_alone = 30940 

Commands details: 
total_CMD = 847060 
n_nop = 789890 
Read = 38004 
Write = 0 
L2_Alloc = 0 
L2_WB = 16589 
n_act = 1323 
n_pre = 1307 
n_ref = 0 
n_req = 46422 
total_req = 54593 

Dual Bus Interface Util: 
issued_total_row = 2630 
issued_total_col = 54593 
Row_Bus_Util =  0.003105 
CoL_Bus_Util = 0.064450 
Either_Row_CoL_Bus_Util = 0.067492 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.000927 
queue_avg = 2.376586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105992, Miss = 15766, Miss_rate = 0.149, Pending_hits = 8277, Reservation_fails = 7062
L2_cache_bank[1]: Access = 110884, Miss = 19616, Miss_rate = 0.177, Pending_hits = 9741, Reservation_fails = 8332
L2_cache_bank[2]: Access = 119886, Miss = 18768, Miss_rate = 0.157, Pending_hits = 9311, Reservation_fails = 8531
L2_cache_bank[3]: Access = 102616, Miss = 19772, Miss_rate = 0.193, Pending_hits = 9600, Reservation_fails = 10097
L2_cache_bank[4]: Access = 110160, Miss = 19796, Miss_rate = 0.180, Pending_hits = 9370, Reservation_fails = 6456
L2_cache_bank[5]: Access = 106308, Miss = 15606, Miss_rate = 0.147, Pending_hits = 8336, Reservation_fails = 8853
L2_cache_bank[6]: Access = 101896, Miss = 19944, Miss_rate = 0.196, Pending_hits = 9326, Reservation_fails = 6316
L2_cache_bank[7]: Access = 120926, Miss = 18672, Miss_rate = 0.154, Pending_hits = 9562, Reservation_fails = 9787
L2_cache_bank[8]: Access = 105142, Miss = 15688, Miss_rate = 0.149, Pending_hits = 7971, Reservation_fails = 6926
L2_cache_bank[9]: Access = 110370, Miss = 19612, Miss_rate = 0.178, Pending_hits = 9356, Reservation_fails = 7658
L2_cache_bank[10]: Access = 120276, Miss = 18642, Miss_rate = 0.155, Pending_hits = 9012, Reservation_fails = 7984
L2_cache_bank[11]: Access = 101604, Miss = 19708, Miss_rate = 0.194, Pending_hits = 9148, Reservation_fails = 6387
L2_total_cache_accesses = 1316060
L2_total_cache_misses = 221590
L2_total_cache_miss_rate = 0.1684
L2_total_cache_pending_hits = 109010
L2_total_cache_reservation_fails = 94389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 721427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161509
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38981
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7643
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 829
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 77381
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2487
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1037488
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 228602
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2320
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 77381
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1316060
icnt_total_pkts_simt_to_mem=500474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.44263
	minimum = 5
	maximum = 32
Network latency average = 5.42955
	minimum = 5
	maximum = 31
Slowest packet = 1701728
Flit latency average = 5.55202
	minimum = 5
	maximum = 30
Slowest flit = 1815980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136062
	minimum = 0.0045444 (at node 0)
	maximum = 0.0488814 (at node 16)
Accepted packet rate average = 0.0136062
	minimum = 0.003787 (at node 17)
	maximum = 0.0220228 (at node 1)
Injected flit rate average = 0.014342
	minimum = 0.00544745 (at node 0)
	maximum = 0.0488814 (at node 16)
Accepted flit rate average= 0.014342
	minimum = 0.00436961 (at node 17)
	maximum = 0.0220228 (at node 1)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2419 (29 samples)
	minimum = 5 (29 samples)
	maximum = 233.793 (29 samples)
Network latency average = 18.194 (29 samples)
	minimum = 5 (29 samples)
	maximum = 231.241 (29 samples)
Flit latency average = 17.522 (29 samples)
	minimum = 5 (29 samples)
	maximum = 230.517 (29 samples)
Fragmentation average = 0.00190699 (29 samples)
	minimum = 0 (29 samples)
	maximum = 66.2759 (29 samples)
Injected packet rate average = 0.072525 (29 samples)
	minimum = 0.0277322 (29 samples)
	maximum = 0.187898 (29 samples)
Accepted packet rate average = 0.072525 (29 samples)
	minimum = 0.0253126 (29 samples)
	maximum = 0.107349 (29 samples)
Injected flit rate average = 0.0773933 (29 samples)
	minimum = 0.0360687 (29 samples)
	maximum = 0.188074 (29 samples)
Accepted flit rate average = 0.0773933 (29 samples)
	minimum = 0.0343364 (29 samples)
	maximum = 0.107349 (29 samples)
Injected packet size average = 1.06713 (29 samples)
Accepted packet size average = 1.06713 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 30 sec (330 sec)
gpgpu_simulation_rate = 494081 (inst/sec)
gpgpu_simulation_rate = 2778 (cycle/sec)
gpgpu_silicon_slowdown = 359971x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 21315
gpu_sim_insn = 11523072
gpu_ipc =     540.6086
gpu_tot_sim_cycle = 938061
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     186.0965
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.5173% 
gpu_tot_occupancy = 35.6662% 
max_total_param_size = 0
gpu_stall_dramfull = 113271
gpu_stall_icnt2sh    = 217419
partiton_level_parallism =       1.2394
partiton_level_parallism_total  =       0.4398
partiton_level_parallism_util =       1.8744
partiton_level_parallism_util_total  =       1.8093
L2_BW  =     135.3924 GB/Sec
L2_BW_total  =      47.9711 GB/Sec
gpu_total_sim_rate=497349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 39462
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32517
L1D_cache:
	L1D_cache_core[0]: Access = 31693, Miss = 18998, Miss_rate = 0.599, Pending_hits = 2166, Reservation_fails = 10975
	L1D_cache_core[1]: Access = 31548, Miss = 19028, Miss_rate = 0.603, Pending_hits = 1883, Reservation_fails = 12844
	L1D_cache_core[2]: Access = 31692, Miss = 18940, Miss_rate = 0.598, Pending_hits = 1996, Reservation_fails = 11202
	L1D_cache_core[3]: Access = 31709, Miss = 19207, Miss_rate = 0.606, Pending_hits = 1960, Reservation_fails = 13050
	L1D_cache_core[4]: Access = 31837, Miss = 19137, Miss_rate = 0.601, Pending_hits = 2086, Reservation_fails = 11707
	L1D_cache_core[5]: Access = 31804, Miss = 19385, Miss_rate = 0.610, Pending_hits = 1954, Reservation_fails = 12159
	L1D_cache_core[6]: Access = 32172, Miss = 19485, Miss_rate = 0.606, Pending_hits = 1938, Reservation_fails = 11262
	L1D_cache_core[7]: Access = 32044, Miss = 18983, Miss_rate = 0.592, Pending_hits = 2043, Reservation_fails = 9450
	L1D_cache_core[8]: Access = 31901, Miss = 19167, Miss_rate = 0.601, Pending_hits = 2091, Reservation_fails = 11463
	L1D_cache_core[9]: Access = 31838, Miss = 18876, Miss_rate = 0.593, Pending_hits = 2011, Reservation_fails = 11097
	L1D_cache_core[10]: Access = 31551, Miss = 18781, Miss_rate = 0.595, Pending_hits = 2107, Reservation_fails = 11171
	L1D_cache_core[11]: Access = 31408, Miss = 18946, Miss_rate = 0.603, Pending_hits = 1971, Reservation_fails = 12101
	L1D_cache_core[12]: Access = 31585, Miss = 18792, Miss_rate = 0.595, Pending_hits = 2260, Reservation_fails = 12129
	L1D_cache_core[13]: Access = 31424, Miss = 18767, Miss_rate = 0.597, Pending_hits = 2177, Reservation_fails = 10035
	L1D_cache_core[14]: Access = 31759, Miss = 19264, Miss_rate = 0.607, Pending_hits = 2022, Reservation_fails = 13171
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 285756
	L1D_total_cache_miss_rate = 0.6004
	L1D_total_cache_pending_hits = 30665
	L1D_total_cache_reservation_fails = 173816
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2810388
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39462
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32517
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353920
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122045
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2849850

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 154283
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 82
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19312
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32517
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30021, 16350, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 312026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277971
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1124941	W0_Idle:6729864	W0_Scoreboard:6278731	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2223768 {8:277971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44475360 {40:1111884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 60 
mrq_lat_table:55254 	22489 	28245 	25125 	36681 	37096 	36672 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747320 	511189 	90977 	6518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11746 	636 	151 	355404 	19781 	17807 	6016 	1019 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159396 	195016 	182307 	227264 	461984 	130013 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	725 	321 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.030864 24.029850 17.093750 54.588234 14.079787 41.802467 14.852071 39.555557 14.983784 35.093456 16.591999 46.827587 24.024691 107.320000 28.918034 139.176468 
dram[1]: 21.340740 25.261538 44.152542 60.956520 26.747900 42.518520 25.330578 41.397434 20.222221 39.216496 26.680000 46.203388 40.032787 118.521736 75.413795 139.764709 
dram[2]: 23.613138 14.817073 57.265305 16.697674 43.012657 14.407609 34.795700 14.016949 35.809525 15.258242 50.375000 15.910569 99.518517 24.987341 141.235291 28.262295 
dram[3]: 25.053434 21.166666 64.454544 45.140350 42.493828 26.907562 39.349396 25.863247 37.643566 20.093407 45.015873 25.777779 118.521736 42.912281 142.117645 65.363640 
dram[4]: 15.564935 23.858210 17.385826 52.339622 14.075269 43.037975 15.310976 37.694118 15.600000 35.158878 18.169643 46.741379 24.259260 99.555557 30.649122 138.882355 
dram[5]: 20.762590 28.017544 49.056602 66.761902 27.353449 45.786667 25.139345 39.500000 19.835165 35.364487 26.656250 43.269840 40.098362 128.857147 74.413795 139.764709 
average row locality = 268216/8930 = 30.035387
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       711      1056       715      1008       857      1252       820      1176       934      1398       691       984       640       974       572       844 
dram[1]:       925      1080       942      1016      1142      1272      1100      1186      1296      1416       944       988       872       988       770       848 
dram[2]:      1058       716      1020       698      1252       861      1192       805      1396       939      1026       647       974       643       858       556 
dram[3]:      1076       942      1032       926      1268      1151      1204      1082      1412      1303      1032       900       988       873       864       755 
dram[4]:       707      1062       714      1004       846      1256       825      1176       923      1400       678       982       640       976       569       842 
dram[5]:       931      1076       938      1016      1138      1268      1099      1190      1287      1408       910       988       871       980       761       848 
total dram writes = 94175
bank skew: 1416/556 = 2.55
chip skew: 16808/14600 = 1.15
average mf latency per bank:
dram[0]:       6290      4136      6041      4348      5140      3717      5450      4092      4639      3470      4961      4658      4460      4240      4440      3771
dram[1]:       4992      2769      5069      3076      4933      2711      5337      3047      4196      2746      4578      3502      4156      2875      4201      2242
dram[2]:       3927      5825      3998      6052      3477      4960      3683      5493      3284      4372      4297      5057      3464      4062      3355      4286
dram[3]:       2810      4415      3018      4919      2796      4589      2963      5059      2788      3880      3293      4547      2860      3891      2147      4018
dram[4]:       5819      3798      5887      4093      5430      3381      5460      3756      4422      3206      4512      4402      4078      3591      3969      3446
dram[5]:       4491      2730      4663      3106      4545      2699      4903      3045      3863      2750      4415      3486      4000      2800      3888      2245
maximum mf latency per bank:
dram[0]:        649      1192       926      1161      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1109       779      1117       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710      1179       971      1179      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       576       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=866755 n_nop=814091 n_act=1664 n_pre=1648 n_ref_event=94837905808976 n_req=42450 n_rd=34816 n_rd_L2_A=0 n_write=0 n_wr_bk=14632 bw_util=0.1141
n_activity=175979 dram_eff=0.562
bk0: 2046a 844293i bk1: 2692a 840749i bk2: 1794a 847525i bk3: 2280a 845550i bk4: 2170a 842440i bk5: 2760a 838988i bk6: 2048a 845991i bk7: 2616a 842412i bk8: 2252a 841564i bk9: 3056a 837797i bk10: 1688a 848113i bk11: 2224a 844648i bk12: 1600a 848568i bk13: 2196a 845846i bk14: 1450a 852025i bk15: 1944a 849368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961060
Row_Buffer_Locality_read = 0.981905
Row_Buffer_Locality_write = 0.865994
Bank_Level_Parallism = 2.508817
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.248800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114099 
total_CMD = 866755 
util_bw = 98896 
Wasted_Col = 50533 
Wasted_Row = 8783 
Idle = 708543 

BW Util Bottlenecks: 
RCDc_limit = 5734 
RCDWRc_limit = 4397 
WTRc_limit = 11756 
RTWc_limit = 44621 
CCDLc_limit = 41466 
rwq = 0 
CCDLc_limit_alone = 24218 
WTRc_limit_alone = 9148 
RTWc_limit_alone = 29981 

Commands details: 
total_CMD = 866755 
n_nop = 814091 
Read = 34816 
Write = 0 
L2_Alloc = 0 
L2_WB = 14632 
n_act = 1664 
n_pre = 1648 
n_ref = 94837905808976 
n_req = 42450 
total_req = 49448 

Dual Bus Interface Util: 
issued_total_row = 3312 
issued_total_col = 49448 
Row_Bus_Util =  0.003821 
CoL_Bus_Util = 0.057050 
Either_Row_CoL_Bus_Util = 0.060760 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.001823 
queue_avg = 1.936027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=866755 n_nop=808808 n_act=1349 n_pre=1333 n_ref_event=94837906655344 n_req=47064 n_rd=38548 n_rd_L2_A=0 n_write=0 n_wr_bk=16785 bw_util=0.1277
n_activity=185414 dram_eff=0.5969
bk0: 2412a 840472i bk1: 2744a 839432i bk2: 2126a 845214i bk3: 2296a 845233i bk4: 2600a 837055i bk5: 2808a 837184i bk6: 2496a 842737i bk7: 2636a 842263i bk8: 2954a 836038i bk9: 3096a 835275i bk10: 2176a 843603i bk11: 2232a 843458i bk12: 1996a 845130i bk13: 2232a 844226i bk14: 1792a 849083i bk15: 1952a 848067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971634
Row_Buffer_Locality_read = 0.987315
Row_Buffer_Locality_write = 0.900658
Bank_Level_Parallism = 2.623988
Bank_Level_Parallism_Col = 2.615029
Bank_Level_Parallism_Ready = 1.266683
write_to_read_ratio_blp_rw_average = 0.540277
GrpLevelPara = 1.778603 

BW Util details:
bwutil = 0.127679 
total_CMD = 866755 
util_bw = 110666 
Wasted_Col = 51086 
Wasted_Row = 7136 
Idle = 697867 

BW Util Bottlenecks: 
RCDc_limit = 4304 
RCDWRc_limit = 3274 
WTRc_limit = 13359 
RTWc_limit = 47341 
CCDLc_limit = 43466 
rwq = 0 
CCDLc_limit_alone = 25325 
WTRc_limit_alone = 10549 
RTWc_limit_alone = 32010 

Commands details: 
total_CMD = 866755 
n_nop = 808808 
Read = 38548 
Write = 0 
L2_Alloc = 0 
L2_WB = 16785 
n_act = 1349 
n_pre = 1333 
n_ref = 94837906655344 
n_req = 47064 
total_req = 55333 

Dual Bus Interface Util: 
issued_total_row = 2682 
issued_total_col = 55333 
Row_Bus_Util =  0.003094 
CoL_Bus_Util = 0.063839 
Either_Row_CoL_Bus_Util = 0.066855 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001173 
queue_avg = 2.353991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=866755 n_nop=814001 n_act=1676 n_pre=1660 n_ref_event=0 n_req=42492 n_rd=34850 n_rd_L2_A=0 n_write=0 n_wr_bk=14641 bw_util=0.1142
n_activity=176077 dram_eff=0.5622
bk0: 2706a 840017i bk1: 2040a 843647i bk2: 2296a 845182i bk3: 1770a 847035i bk4: 2772a 838935i bk5: 2170a 841478i bk6: 2640a 843782i bk7: 2024a 845240i bk8: 3062a 837614i bk9: 2254a 841440i bk10: 2308a 845645i bk11: 1594a 847021i bk12: 2200a 845039i bk13: 1624a 848959i bk14: 1972a 849006i bk15: 1418a 852248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960887
Row_Buffer_Locality_read = 0.981808
Row_Buffer_Locality_write = 0.865480
Bank_Level_Parallism = 2.532311
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.266061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114198 
total_CMD = 866755 
util_bw = 98982 
Wasted_Col = 50150 
Wasted_Row = 8998 
Idle = 708625 

BW Util Bottlenecks: 
RCDc_limit = 5892 
RCDWRc_limit = 4377 
WTRc_limit = 11166 
RTWc_limit = 44621 
CCDLc_limit = 40204 
rwq = 0 
CCDLc_limit_alone = 23478 
WTRc_limit_alone = 8929 
RTWc_limit_alone = 30132 

Commands details: 
total_CMD = 866755 
n_nop = 814001 
Read = 34850 
Write = 0 
L2_Alloc = 0 
L2_WB = 14641 
n_act = 1676 
n_pre = 1660 
n_ref = 0 
n_req = 42492 
total_req = 49491 

Dual Bus Interface Util: 
issued_total_row = 3336 
issued_total_col = 49491 
Row_Bus_Util =  0.003849 
CoL_Bus_Util = 0.057099 
Either_Row_CoL_Bus_Util = 0.060864 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001384 
queue_avg = 1.931945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=866755 n_nop=808707 n_act=1360 n_pre=1344 n_ref_event=0 n_req=47140 n_rd=38606 n_rd_L2_A=0 n_write=0 n_wr_bk=16808 bw_util=0.1279
n_activity=185754 dram_eff=0.5966
bk0: 2744a 839307i bk1: 2442a 840048i bk2: 2320a 844171i bk3: 2102a 844530i bk4: 2808a 837083i bk5: 2612a 837596i bk6: 2664a 842649i bk7: 2466a 842391i bk8: 3096a 836530i bk9: 2966a 835340i bk10: 2320a 843497i bk11: 2084a 842869i bk12: 2232a 843705i bk13: 1998a 845130i bk14: 1984a 848528i bk15: 1768a 848753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971468
Row_Buffer_Locality_read = 0.987178
Row_Buffer_Locality_write = 0.900398
Bank_Level_Parallism = 2.641945
Bank_Level_Parallism_Col = 2.637141
Bank_Level_Parallism_Ready = 1.278418
write_to_read_ratio_blp_rw_average = 0.530566
GrpLevelPara = 1.797829 

BW Util details:
bwutil = 0.127865 
total_CMD = 866755 
util_bw = 110828 
Wasted_Col = 50559 
Wasted_Row = 7341 
Idle = 698027 

BW Util Bottlenecks: 
RCDc_limit = 4445 
RCDWRc_limit = 3342 
WTRc_limit = 13647 
RTWc_limit = 46168 
CCDLc_limit = 42479 
rwq = 0 
CCDLc_limit_alone = 24816 
WTRc_limit_alone = 10724 
RTWc_limit_alone = 31428 

Commands details: 
total_CMD = 866755 
n_nop = 808707 
Read = 38606 
Write = 0 
L2_Alloc = 0 
L2_WB = 16808 
n_act = 1360 
n_pre = 1344 
n_ref = 0 
n_req = 47140 
total_req = 55414 

Dual Bus Interface Util: 
issued_total_row = 2704 
issued_total_col = 55414 
Row_Bus_Util =  0.003120 
CoL_Bus_Util = 0.063933 
Either_Row_CoL_Bus_Util = 0.066972 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.001206 
queue_avg = 2.351203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=866755 n_nop=814275 n_act=1631 n_pre=1615 n_ref_event=227392 n_req=42308 n_rd=34692 n_rd_L2_A=0 n_write=0 n_wr_bk=14600 bw_util=0.1137
n_activity=175019 dram_eff=0.5633
bk0: 2010a 843961i bk1: 2666a 840970i bk2: 1816a 847773i bk3: 2272a 846310i bk4: 2146a 843059i bk5: 2772a 839922i bk6: 2044a 844904i bk7: 2616a 843501i bk8: 2216a 842112i bk9: 3062a 837892i bk10: 1660a 848340i bk11: 2220a 844532i bk12: 1616a 848588i bk13: 2200a 844476i bk14: 1436a 851754i bk15: 1940a 849220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961804
Row_Buffer_Locality_read = 0.982128
Row_Buffer_Locality_write = 0.869223
Bank_Level_Parallism = 2.508929
Bank_Level_Parallism_Col = 2.501488
Bank_Level_Parallism_Ready = 1.250819
write_to_read_ratio_blp_rw_average = 0.527244
GrpLevelPara = 1.727625 

BW Util details:
bwutil = 0.113739 
total_CMD = 866755 
util_bw = 98584 
Wasted_Col = 49820 
Wasted_Row = 9162 
Idle = 709189 

BW Util Bottlenecks: 
RCDc_limit = 5915 
RCDWRc_limit = 4158 
WTRc_limit = 11525 
RTWc_limit = 43645 
CCDLc_limit = 39532 
rwq = 0 
CCDLc_limit_alone = 23153 
WTRc_limit_alone = 9307 
RTWc_limit_alone = 29484 

Commands details: 
total_CMD = 866755 
n_nop = 814275 
Read = 34692 
Write = 0 
L2_Alloc = 0 
L2_WB = 14600 
n_act = 1631 
n_pre = 1615 
n_ref = 227392 
n_req = 42308 
total_req = 49292 

Dual Bus Interface Util: 
issued_total_row = 3246 
issued_total_col = 49292 
Row_Bus_Util =  0.003745 
CoL_Bus_Util = 0.056870 
Either_Row_CoL_Bus_Util = 0.060548 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001105 
queue_avg = 1.899694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89969
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=866755 n_nop=809163 n_act=1334 n_pre=1318 n_ref_event=0 n_req=46762 n_rd=38284 n_rd_L2_A=0 n_write=0 n_wr_bk=16709 bw_util=0.1269
n_activity=183416 dram_eff=0.5997
bk0: 2412a 839967i bk1: 2656a 840127i bk2: 2124a 845512i bk3: 2296a 845048i bk4: 2588a 838284i bk5: 2800a 837694i bk6: 2500a 843395i bk7: 2644a 841494i bk8: 2926a 837193i bk9: 3080a 836115i bk10: 2090a 845459i bk11: 2232a 843184i bk12: 1998a 844973i bk13: 2216a 843845i bk14: 1770a 849465i bk15: 1952a 847760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971793
Row_Buffer_Locality_read = 0.987410
Row_Buffer_Locality_write = 0.901274
Bank_Level_Parallism = 2.615685
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.260401
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.126894 
total_CMD = 866755 
util_bw = 109986 
Wasted_Col = 50568 
Wasted_Row = 6803 
Idle = 699398 

BW Util Bottlenecks: 
RCDc_limit = 4385 
RCDWRc_limit = 3190 
WTRc_limit = 13581 
RTWc_limit = 46197 
CCDLc_limit = 42457 
rwq = 0 
CCDLc_limit_alone = 24758 
WTRc_limit_alone = 10762 
RTWc_limit_alone = 31317 

Commands details: 
total_CMD = 866755 
n_nop = 809163 
Read = 38284 
Write = 0 
L2_Alloc = 0 
L2_WB = 16709 
n_act = 1334 
n_pre = 1318 
n_ref = 0 
n_req = 46762 
total_req = 54993 

Dual Bus Interface Util: 
issued_total_row = 2652 
issued_total_col = 54993 
Row_Bus_Util =  0.003060 
CoL_Bus_Util = 0.063447 
Either_Row_CoL_Bus_Util = 0.066446 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000920 
queue_avg = 2.324450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110188, Miss = 15878, Miss_rate = 0.144, Pending_hits = 8297, Reservation_fails = 7062
L2_cache_bank[1]: Access = 123932, Miss = 19784, Miss_rate = 0.160, Pending_hits = 9760, Reservation_fails = 8332
L2_cache_bank[2]: Access = 124170, Miss = 18880, Miss_rate = 0.152, Pending_hits = 9335, Reservation_fails = 8532
L2_cache_bank[3]: Access = 111044, Miss = 19996, Miss_rate = 0.180, Pending_hits = 9660, Reservation_fails = 10097
L2_cache_bank[4]: Access = 123128, Miss = 19964, Miss_rate = 0.162, Pending_hits = 9395, Reservation_fails = 6456
L2_cache_bank[5]: Access = 110604, Miss = 15726, Miss_rate = 0.142, Pending_hits = 8384, Reservation_fails = 9093
L2_cache_bank[6]: Access = 110332, Miss = 20168, Miss_rate = 0.183, Pending_hits = 9398, Reservation_fails = 6316
L2_cache_bank[7]: Access = 125310, Miss = 18792, Miss_rate = 0.150, Pending_hits = 9609, Reservation_fails = 9787
L2_cache_bank[8]: Access = 109594, Miss = 15800, Miss_rate = 0.144, Pending_hits = 7991, Reservation_fails = 6926
L2_cache_bank[9]: Access = 123342, Miss = 19756, Miss_rate = 0.160, Pending_hits = 9392, Reservation_fails = 7834
L2_cache_bank[10]: Access = 124820, Miss = 18754, Miss_rate = 0.150, Pending_hits = 9041, Reservation_fails = 7984
L2_cache_bank[11]: Access = 109780, Miss = 19876, Miss_rate = 0.181, Pending_hits = 9188, Reservation_fails = 6387
L2_total_cache_accesses = 1406244
L2_total_cache_misses = 223374
L2_total_cache_miss_rate = 0.1588
L2_total_cache_pending_hits = 109450
L2_total_cache_reservation_fails = 94806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162832
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39209
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7695
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 834
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 77797
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2502
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1111884
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244090
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2321
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 77797
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1406244
icnt_total_pkts_simt_to_mem=534636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.4389
	minimum = 5
	maximum = 450
Network latency average = 51.2148
	minimum = 5
	maximum = 450
Slowest packet = 1723906
Flit latency average = 48.5444
	minimum = 5
	maximum = 450
Slowest flit = 1839363
Fragmentation average = 0.0118437
	minimum = 0
	maximum = 393
Injected packet rate average = 0.202608
	minimum = 0.077551 (at node 10)
	maximum = 0.612151 (at node 16)
Accepted packet rate average = 0.202608
	minimum = 0.0602862 (at node 15)
	maximum = 0.303073 (at node 6)
Injected flit rate average = 0.216064
	minimum = 0.10007 (at node 10)
	maximum = 0.612151 (at node 16)
Accepted flit rate average= 0.216064
	minimum = 0.0824302 (at node 15)
	maximum = 0.303073 (at node 6)
Injected packet length average = 1.06641
Accepted packet length average = 1.06641
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4484 (30 samples)
	minimum = 5 (30 samples)
	maximum = 241 (30 samples)
Network latency average = 19.2947 (30 samples)
	minimum = 5 (30 samples)
	maximum = 238.533 (30 samples)
Flit latency average = 18.5561 (30 samples)
	minimum = 5 (30 samples)
	maximum = 237.833 (30 samples)
Fragmentation average = 0.00223821 (30 samples)
	minimum = 0 (30 samples)
	maximum = 77.1667 (30 samples)
Injected packet rate average = 0.0768611 (30 samples)
	minimum = 0.0293928 (30 samples)
	maximum = 0.20204 (30 samples)
Accepted packet rate average = 0.0768611 (30 samples)
	minimum = 0.0264784 (30 samples)
	maximum = 0.113873 (30 samples)
Injected flit rate average = 0.0820156 (30 samples)
	minimum = 0.0382021 (30 samples)
	maximum = 0.20221 (30 samples)
Accepted flit rate average = 0.0820156 (30 samples)
	minimum = 0.0359395 (30 samples)
	maximum = 0.113873 (30 samples)
Injected packet size average = 1.06706 (30 samples)
Accepted packet size average = 1.06706 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 51 sec (351 sec)
gpgpu_simulation_rate = 497349 (inst/sec)
gpgpu_simulation_rate = 2672 (cycle/sec)
gpgpu_silicon_slowdown = 374251x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 27704
gpu_sim_insn = 19880
gpu_ipc =       0.7176
gpu_tot_sim_cycle = 965765
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     180.7787
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.5723% 
max_total_param_size = 0
gpu_stall_dramfull = 113271
gpu_stall_icnt2sh    = 217419
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4273
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8091
L2_BW  =       0.1640 GB/Sec
L2_BW_total  =      46.5997 GB/Sec
gpu_total_sim_rate=494588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 39474
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32517
L1D_cache:
	L1D_cache_core[0]: Access = 31693, Miss = 18998, Miss_rate = 0.599, Pending_hits = 2166, Reservation_fails = 10975
	L1D_cache_core[1]: Access = 31548, Miss = 19028, Miss_rate = 0.603, Pending_hits = 1883, Reservation_fails = 12844
	L1D_cache_core[2]: Access = 31692, Miss = 18940, Miss_rate = 0.598, Pending_hits = 1996, Reservation_fails = 11202
	L1D_cache_core[3]: Access = 31709, Miss = 19207, Miss_rate = 0.606, Pending_hits = 1960, Reservation_fails = 13050
	L1D_cache_core[4]: Access = 31837, Miss = 19137, Miss_rate = 0.601, Pending_hits = 2086, Reservation_fails = 11707
	L1D_cache_core[5]: Access = 31804, Miss = 19385, Miss_rate = 0.610, Pending_hits = 1954, Reservation_fails = 12159
	L1D_cache_core[6]: Access = 32172, Miss = 19485, Miss_rate = 0.606, Pending_hits = 1938, Reservation_fails = 11262
	L1D_cache_core[7]: Access = 32044, Miss = 18983, Miss_rate = 0.592, Pending_hits = 2043, Reservation_fails = 9450
	L1D_cache_core[8]: Access = 31901, Miss = 19167, Miss_rate = 0.601, Pending_hits = 2091, Reservation_fails = 11463
	L1D_cache_core[9]: Access = 31869, Miss = 18892, Miss_rate = 0.593, Pending_hits = 2011, Reservation_fails = 11097
	L1D_cache_core[10]: Access = 31551, Miss = 18781, Miss_rate = 0.595, Pending_hits = 2107, Reservation_fails = 11171
	L1D_cache_core[11]: Access = 31408, Miss = 18946, Miss_rate = 0.603, Pending_hits = 1971, Reservation_fails = 12101
	L1D_cache_core[12]: Access = 31585, Miss = 18792, Miss_rate = 0.595, Pending_hits = 2260, Reservation_fails = 12129
	L1D_cache_core[13]: Access = 31424, Miss = 18767, Miss_rate = 0.597, Pending_hits = 2177, Reservation_fails = 10035
	L1D_cache_core[14]: Access = 31759, Miss = 19264, Miss_rate = 0.607, Pending_hits = 2022, Reservation_fails = 13171
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 285772
	L1D_total_cache_miss_rate = 0.6004
	L1D_total_cache_pending_hits = 30665
	L1D_total_cache_reservation_fails = 173816
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172881
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32517
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353936
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122060
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2851522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 154283
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 82
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19312
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32517
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30021, 16350, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 312530
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277987
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1124941	W0_Idle:6762551	W0_Scoreboard:6298501	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2223896 {8:277987,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44477920 {40:1111948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 60 
mrq_lat_table:55264 	22489 	28245 	25125 	36703 	37102 	36674 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747414 	511189 	90977 	6518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11758 	636 	151 	355435 	19781 	17807 	6016 	1019 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159490 	195016 	182307 	227264 	461984 	130013 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	736 	321 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 15.030864 24.029850 17.093750 54.588234 14.079787 41.802467 14.852071 39.555557 14.983784 35.093456 16.591999 46.827587 24.024691 107.320000 28.918034 139.176468 
dram[1]: 21.340740 25.261538 44.152542 60.956520 26.747900 42.518520 25.330578 41.397434 20.222221 39.216496 26.680000 46.203388 40.032787 118.521736 75.413795 139.764709 
dram[2]: 23.171429 14.817073 57.265305 16.697674 43.012657 14.407609 34.795700 14.016949 35.809525 15.258242 50.375000 15.910569 96.000000 24.987341 141.235291 28.262295 
dram[3]: 24.385185 21.166666 64.454544 45.140350 42.493828 26.907562 39.349396 25.863247 37.643566 20.093407 45.015873 25.777779 118.521736 42.912281 142.117645 65.363640 
dram[4]: 15.234178 23.858210 17.385826 52.339622 14.075269 43.037975 15.310976 37.694118 15.600000 35.158878 18.169643 46.741379 24.259260 99.555557 30.649122 138.882355 
dram[5]: 20.251749 28.017544 49.056602 66.761902 27.353449 45.786667 25.139345 39.500000 19.835165 35.364487 26.656250 43.269840 40.098362 128.857147 74.413795 139.764709 
average row locality = 268256/8946 = 29.986139
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       711      1056       715      1008       857      1252       820      1176       934      1398       691       984       640       974       572       844 
dram[1]:       925      1080       942      1016      1142      1272      1100      1186      1296      1416       944       988       872       988       770       848 
dram[2]:      1060       716      1020       698      1252       861      1192       805      1396       939      1026       647       976       643       858       556 
dram[3]:      1080       942      1032       926      1268      1151      1204      1082      1412      1303      1032       900       988       873       864       755 
dram[4]:       711      1062       714      1004       846      1256       825      1176       923      1400       678       982       640       976       569       842 
dram[5]:       935      1076       938      1016      1138      1268      1099      1190      1287      1408       910       988       871       980       761       848 
total dram writes = 94191
bank skew: 1416/556 = 2.55
chip skew: 16812/14604 = 1.15
average mf latency per bank:
dram[0]:       6290      4136      6041      4348      5140      3717      5450      4092      4639      3470      4961      4658      4460      4243      4440      3773
dram[1]:       4992      2769      5069      3076      4933      2711      5337      3047      4196      2746      4578      3502      4156      2875      4201      2242
dram[2]:       3920      5825      3998      6052      3477      4960      3683      5493      3284      4372      4297      5057      3458      4062      3357      4286
dram[3]:       2800      4415      3018      4919      2796      4589      2963      5059      2788      3880      3293      4547      2860      3891      2147      4018
dram[4]:       5786      3798      5887      4093      5430      3381      5460      3756      4422      3206      4512      4402      4078      3593      3969      3449
dram[5]:       4471      2730      4663      3106      4545      2699      4903      3045      3863      2750      4415      3486      4000      2800      3888      2245
maximum mf latency per bank:
dram[0]:        649      1192       926      1161      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1109       779      1117       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710      1179       971      1179      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       576       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892353 n_nop=839689 n_act=1664 n_pre=1648 n_ref_event=94837905808976 n_req=42450 n_rd=34816 n_rd_L2_A=0 n_write=0 n_wr_bk=14632 bw_util=0.1108
n_activity=175979 dram_eff=0.562
bk0: 2046a 869891i bk1: 2692a 866347i bk2: 1794a 873123i bk3: 2280a 871148i bk4: 2170a 868038i bk5: 2760a 864586i bk6: 2048a 871589i bk7: 2616a 868010i bk8: 2252a 867162i bk9: 3056a 863395i bk10: 1688a 873711i bk11: 2224a 870246i bk12: 1600a 874166i bk13: 2196a 871444i bk14: 1450a 877623i bk15: 1944a 874966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961060
Row_Buffer_Locality_read = 0.981905
Row_Buffer_Locality_write = 0.865994
Bank_Level_Parallism = 2.508817
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.248800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110826 
total_CMD = 892353 
util_bw = 98896 
Wasted_Col = 50533 
Wasted_Row = 8783 
Idle = 734141 

BW Util Bottlenecks: 
RCDc_limit = 5734 
RCDWRc_limit = 4397 
WTRc_limit = 11756 
RTWc_limit = 44621 
CCDLc_limit = 41466 
rwq = 0 
CCDLc_limit_alone = 24218 
WTRc_limit_alone = 9148 
RTWc_limit_alone = 29981 

Commands details: 
total_CMD = 892353 
n_nop = 839689 
Read = 34816 
Write = 0 
L2_Alloc = 0 
L2_WB = 14632 
n_act = 1664 
n_pre = 1648 
n_ref = 94837905808976 
n_req = 42450 
total_req = 49448 

Dual Bus Interface Util: 
issued_total_row = 3312 
issued_total_col = 49448 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.055413 
Either_Row_CoL_Bus_Util = 0.059017 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.001823 
queue_avg = 1.880490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892353 n_nop=834406 n_act=1349 n_pre=1333 n_ref_event=94837906655344 n_req=47064 n_rd=38548 n_rd_L2_A=0 n_write=0 n_wr_bk=16785 bw_util=0.124
n_activity=185414 dram_eff=0.5969
bk0: 2412a 866070i bk1: 2744a 865030i bk2: 2126a 870812i bk3: 2296a 870831i bk4: 2600a 862653i bk5: 2808a 862782i bk6: 2496a 868335i bk7: 2636a 867861i bk8: 2954a 861636i bk9: 3096a 860873i bk10: 2176a 869201i bk11: 2232a 869056i bk12: 1996a 870728i bk13: 2232a 869824i bk14: 1792a 874681i bk15: 1952a 873665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971634
Row_Buffer_Locality_read = 0.987315
Row_Buffer_Locality_write = 0.900658
Bank_Level_Parallism = 2.623988
Bank_Level_Parallism_Col = 2.615029
Bank_Level_Parallism_Ready = 1.266683
write_to_read_ratio_blp_rw_average = 0.540277
GrpLevelPara = 1.778603 

BW Util details:
bwutil = 0.124016 
total_CMD = 892353 
util_bw = 110666 
Wasted_Col = 51086 
Wasted_Row = 7136 
Idle = 723465 

BW Util Bottlenecks: 
RCDc_limit = 4304 
RCDWRc_limit = 3274 
WTRc_limit = 13359 
RTWc_limit = 47341 
CCDLc_limit = 43466 
rwq = 0 
CCDLc_limit_alone = 25325 
WTRc_limit_alone = 10549 
RTWc_limit_alone = 32010 

Commands details: 
total_CMD = 892353 
n_nop = 834406 
Read = 38548 
Write = 0 
L2_Alloc = 0 
L2_WB = 16785 
n_act = 1349 
n_pre = 1333 
n_ref = 94837906655344 
n_req = 47064 
total_req = 55333 

Dual Bus Interface Util: 
issued_total_row = 2682 
issued_total_col = 55333 
Row_Bus_Util =  0.003006 
CoL_Bus_Util = 0.062008 
Either_Row_CoL_Bus_Util = 0.064937 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001173 
queue_avg = 2.286464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28646
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892353 n_nop=839579 n_act=1680 n_pre=1664 n_ref_event=0 n_req=42502 n_rd=34858 n_rd_L2_A=0 n_write=0 n_wr_bk=14645 bw_util=0.1109
n_activity=176230 dram_eff=0.5618
bk0: 2714a 865517i bk1: 2040a 869240i bk2: 2296a 870778i bk3: 1770a 872631i bk4: 2772a 864531i bk5: 2170a 867075i bk6: 2640a 869379i bk7: 2024a 870837i bk8: 3062a 863212i bk9: 2254a 867041i bk10: 2308a 871246i bk11: 1594a 872622i bk12: 2200a 870591i bk13: 1624a 874557i bk14: 1972a 874604i bk15: 1418a 877846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960802
Row_Buffer_Locality_read = 0.981755
Row_Buffer_Locality_write = 0.865254
Bank_Level_Parallism = 2.531327
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.265996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110949 
total_CMD = 892353 
util_bw = 99006 
Wasted_Col = 50198 
Wasted_Row = 9050 
Idle = 734099 

BW Util Bottlenecks: 
RCDc_limit = 5916 
RCDWRc_limit = 4390 
WTRc_limit = 11166 
RTWc_limit = 44634 
CCDLc_limit = 40215 
rwq = 0 
CCDLc_limit_alone = 23485 
WTRc_limit_alone = 8929 
RTWc_limit_alone = 30141 

Commands details: 
total_CMD = 892353 
n_nop = 839579 
Read = 34858 
Write = 0 
L2_Alloc = 0 
L2_WB = 14645 
n_act = 1680 
n_pre = 1664 
n_ref = 0 
n_req = 42502 
total_req = 49503 

Dual Bus Interface Util: 
issued_total_row = 3344 
issued_total_col = 49503 
Row_Bus_Util =  0.003747 
CoL_Bus_Util = 0.055475 
Either_Row_CoL_Bus_Util = 0.059140 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001383 
queue_avg = 1.876781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892353 n_nop=834285 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47150 n_rd=38614 n_rd_L2_A=0 n_write=0 n_wr_bk=16812 bw_util=0.1242
n_activity=185938 dram_eff=0.5962
bk0: 2752a 864789i bk1: 2442a 865642i bk2: 2320a 869766i bk3: 2102a 870125i bk4: 2808a 862678i bk5: 2612a 863193i bk6: 2664a 868247i bk7: 2466a 867989i bk8: 3096a 862128i bk9: 2966a 860938i bk10: 2320a 869095i bk11: 2084a 868467i bk12: 2232a 869304i bk13: 1998a 870731i bk14: 1984a 874129i bk15: 1768a 874354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971389
Row_Buffer_Locality_read = 0.987129
Row_Buffer_Locality_write = 0.900187
Bank_Level_Parallism = 2.640707
Bank_Level_Parallism_Col = 2.636501
Bank_Level_Parallism_Ready = 1.278358
write_to_read_ratio_blp_rw_average = 0.530484
GrpLevelPara = 1.797517 

BW Util details:
bwutil = 0.124224 
total_CMD = 892353 
util_bw = 110852 
Wasted_Col = 50605 
Wasted_Row = 7399 
Idle = 723497 

BW Util Bottlenecks: 
RCDc_limit = 4469 
RCDWRc_limit = 3356 
WTRc_limit = 13647 
RTWc_limit = 46168 
CCDLc_limit = 42487 
rwq = 0 
CCDLc_limit_alone = 24824 
WTRc_limit_alone = 10724 
RTWc_limit_alone = 31428 

Commands details: 
total_CMD = 892353 
n_nop = 834285 
Read = 38614 
Write = 0 
L2_Alloc = 0 
L2_WB = 16812 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47150 
total_req = 55426 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55426 
Row_Bus_Util =  0.003039 
CoL_Bus_Util = 0.062112 
Either_Row_CoL_Bus_Util = 0.065073 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001205 
queue_avg = 2.283996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.284
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892353 n_nop=839853 n_act=1635 n_pre=1619 n_ref_event=227392 n_req=42318 n_rd=34700 n_rd_L2_A=0 n_write=0 n_wr_bk=14604 bw_util=0.1105
n_activity=175203 dram_eff=0.5628
bk0: 2018a 869443i bk1: 2666a 866564i bk2: 1816a 873368i bk3: 2272a 871905i bk4: 2146a 868655i bk5: 2772a 865520i bk6: 2044a 870502i bk7: 2616a 869099i bk8: 2216a 867710i bk9: 3062a 863490i bk10: 1660a 873938i bk11: 2220a 870130i bk12: 1616a 874186i bk13: 2200a 870076i bk14: 1436a 877355i bk15: 1940a 874821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961718
Row_Buffer_Locality_read = 0.982075
Row_Buffer_Locality_write = 0.868994
Bank_Level_Parallism = 2.507709
Bank_Level_Parallism_Col = 2.500847
Bank_Level_Parallism_Ready = 1.250759
write_to_read_ratio_blp_rw_average = 0.527157
GrpLevelPara = 1.727315 

BW Util details:
bwutil = 0.110503 
total_CMD = 892353 
util_bw = 98608 
Wasted_Col = 49866 
Wasted_Row = 9220 
Idle = 734659 

BW Util Bottlenecks: 
RCDc_limit = 5939 
RCDWRc_limit = 4172 
WTRc_limit = 11525 
RTWc_limit = 43645 
CCDLc_limit = 39540 
rwq = 0 
CCDLc_limit_alone = 23161 
WTRc_limit_alone = 9307 
RTWc_limit_alone = 29484 

Commands details: 
total_CMD = 892353 
n_nop = 839853 
Read = 34700 
Write = 0 
L2_Alloc = 0 
L2_WB = 14604 
n_act = 1635 
n_pre = 1619 
n_ref = 227392 
n_req = 42318 
total_req = 49304 

Dual Bus Interface Util: 
issued_total_row = 3254 
issued_total_col = 49304 
Row_Bus_Util =  0.003647 
CoL_Bus_Util = 0.055252 
Either_Row_CoL_Bus_Util = 0.058833 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001105 
queue_avg = 1.845441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892353 n_nop=834741 n_act=1338 n_pre=1322 n_ref_event=0 n_req=46772 n_rd=38292 n_rd_L2_A=0 n_write=0 n_wr_bk=16713 bw_util=0.1233
n_activity=183600 dram_eff=0.5992
bk0: 2420a 865449i bk1: 2656a 865721i bk2: 2124a 871107i bk3: 2296a 870644i bk4: 2588a 863880i bk5: 2800a 863292i bk6: 2500a 868993i bk7: 2644a 867092i bk8: 2926a 862791i bk9: 3080a 861713i bk10: 2090a 871057i bk11: 2232a 868782i bk12: 1998a 870571i bk13: 2216a 869445i bk14: 1770a 875065i bk15: 1952a 873361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971714
Row_Buffer_Locality_read = 0.987360
Row_Buffer_Locality_write = 0.901061
Bank_Level_Parallism = 2.614458
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.260344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.123281 
total_CMD = 892353 
util_bw = 110010 
Wasted_Col = 50614 
Wasted_Row = 6861 
Idle = 724868 

BW Util Bottlenecks: 
RCDc_limit = 4409 
RCDWRc_limit = 3204 
WTRc_limit = 13581 
RTWc_limit = 46197 
CCDLc_limit = 42465 
rwq = 0 
CCDLc_limit_alone = 24766 
WTRc_limit_alone = 10762 
RTWc_limit_alone = 31317 

Commands details: 
total_CMD = 892353 
n_nop = 834741 
Read = 38292 
Write = 0 
L2_Alloc = 0 
L2_WB = 16713 
n_act = 1338 
n_pre = 1322 
n_ref = 0 
n_req = 46772 
total_req = 55005 

Dual Bus Interface Util: 
issued_total_row = 2660 
issued_total_col = 55005 
Row_Bus_Util =  0.002981 
CoL_Bus_Util = 0.061640 
Either_Row_CoL_Bus_Util = 0.064562 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.000920 
queue_avg = 2.258009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110196, Miss = 15878, Miss_rate = 0.144, Pending_hits = 8297, Reservation_fails = 7062
L2_cache_bank[1]: Access = 123962, Miss = 19784, Miss_rate = 0.160, Pending_hits = 9760, Reservation_fails = 8332
L2_cache_bank[2]: Access = 124178, Miss = 18880, Miss_rate = 0.152, Pending_hits = 9335, Reservation_fails = 8532
L2_cache_bank[3]: Access = 111044, Miss = 19996, Miss_rate = 0.180, Pending_hits = 9660, Reservation_fails = 10097
L2_cache_bank[4]: Access = 123166, Miss = 19972, Miss_rate = 0.162, Pending_hits = 9395, Reservation_fails = 6456
L2_cache_bank[5]: Access = 110604, Miss = 15726, Miss_rate = 0.142, Pending_hits = 8384, Reservation_fails = 9093
L2_cache_bank[6]: Access = 110340, Miss = 20176, Miss_rate = 0.183, Pending_hits = 9398, Reservation_fails = 6316
L2_cache_bank[7]: Access = 125310, Miss = 18792, Miss_rate = 0.150, Pending_hits = 9609, Reservation_fails = 9787
L2_cache_bank[8]: Access = 109602, Miss = 15808, Miss_rate = 0.144, Pending_hits = 7991, Reservation_fails = 6926
L2_cache_bank[9]: Access = 123376, Miss = 19756, Miss_rate = 0.160, Pending_hits = 9392, Reservation_fails = 7834
L2_cache_bank[10]: Access = 124828, Miss = 18762, Miss_rate = 0.150, Pending_hits = 9041, Reservation_fails = 7984
L2_cache_bank[11]: Access = 109780, Miss = 19876, Miss_rate = 0.181, Pending_hits = 9188, Reservation_fails = 6387
L2_total_cache_accesses = 1406386
L2_total_cache_misses = 223406
L2_total_cache_miss_rate = 0.1589
L2_total_cache_pending_hits = 109450
L2_total_cache_reservation_fails = 94806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162832
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39225
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7695
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 842
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 77797
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2526
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1111948
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2321
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 77797
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1406386
icnt_total_pkts_simt_to_mem=534694
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1818971
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1940880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000247324
	minimum = 0 (at node 0)
	maximum = 0.00155212 (at node 9)
Accepted packet rate average = 0.000247324
	minimum = 0 (at node 0)
	maximum = 0.00512561 (at node 9)
Injected flit rate average = 0.000267377
	minimum = 0 (at node 0)
	maximum = 0.00209356 (at node 9)
Accepted flit rate average= 0.000267377
	minimum = 0 (at node 0)
	maximum = 0.00512561 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9599 (31 samples)
	minimum = 5 (31 samples)
	maximum = 233.613 (31 samples)
Network latency average = 18.8362 (31 samples)
	minimum = 5 (31 samples)
	maximum = 231.032 (31 samples)
Flit latency average = 18.1188 (31 samples)
	minimum = 5 (31 samples)
	maximum = 230.323 (31 samples)
Fragmentation average = 0.00216601 (31 samples)
	minimum = 0 (31 samples)
	maximum = 74.6774 (31 samples)
Injected packet rate average = 0.0743897 (31 samples)
	minimum = 0.0284447 (31 samples)
	maximum = 0.195572 (31 samples)
Accepted packet rate average = 0.0743897 (31 samples)
	minimum = 0.0256242 (31 samples)
	maximum = 0.110365 (31 samples)
Injected flit rate average = 0.0793786 (31 samples)
	minimum = 0.0369697 (31 samples)
	maximum = 0.195754 (31 samples)
Accepted flit rate average = 0.0793786 (31 samples)
	minimum = 0.0347802 (31 samples)
	maximum = 0.110365 (31 samples)
Injected packet size average = 1.06706 (31 samples)
Accepted packet size average = 1.06706 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 494588 (inst/sec)
gpgpu_simulation_rate = 2735 (cycle/sec)
gpgpu_silicon_slowdown = 365630x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 31305
gpu_sim_insn = 413280
gpu_ipc =      13.2017
gpu_tot_sim_cycle = 997070
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     175.5173
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9170% 
gpu_tot_occupancy = 34.0965% 
max_total_param_size = 0
gpu_stall_dramfull = 113271
gpu_stall_icnt2sh    = 217419
partiton_level_parallism =       0.0868
partiton_level_parallism_total  =       0.4166
partiton_level_parallism_util =       1.1009
partiton_level_parallism_util_total  =       1.8015
L2_BW  =       9.7743 GB/Sec
L2_BW_total  =      45.4435 GB/Sec
gpu_total_sim_rate=490204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 41099
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32517
L1D_cache:
	L1D_cache_core[0]: Access = 31851, Miss = 19078, Miss_rate = 0.599, Pending_hits = 2182, Reservation_fails = 10975
	L1D_cache_core[1]: Access = 31627, Miss = 19076, Miss_rate = 0.603, Pending_hits = 1883, Reservation_fails = 12844
	L1D_cache_core[2]: Access = 31771, Miss = 18988, Miss_rate = 0.598, Pending_hits = 1996, Reservation_fails = 11202
	L1D_cache_core[3]: Access = 31788, Miss = 19255, Miss_rate = 0.606, Pending_hits = 1960, Reservation_fails = 13050
	L1D_cache_core[4]: Access = 31916, Miss = 19185, Miss_rate = 0.601, Pending_hits = 2086, Reservation_fails = 11707
	L1D_cache_core[5]: Access = 31883, Miss = 19433, Miss_rate = 0.610, Pending_hits = 1954, Reservation_fails = 12159
	L1D_cache_core[6]: Access = 32251, Miss = 19533, Miss_rate = 0.606, Pending_hits = 1938, Reservation_fails = 11262
	L1D_cache_core[7]: Access = 32123, Miss = 19031, Miss_rate = 0.592, Pending_hits = 2043, Reservation_fails = 9450
	L1D_cache_core[8]: Access = 31980, Miss = 19215, Miss_rate = 0.601, Pending_hits = 2091, Reservation_fails = 11463
	L1D_cache_core[9]: Access = 31948, Miss = 18940, Miss_rate = 0.593, Pending_hits = 2011, Reservation_fails = 11097
	L1D_cache_core[10]: Access = 31709, Miss = 18845, Miss_rate = 0.594, Pending_hits = 2115, Reservation_fails = 11171
	L1D_cache_core[11]: Access = 31566, Miss = 19026, Miss_rate = 0.603, Pending_hits = 1987, Reservation_fails = 12101
	L1D_cache_core[12]: Access = 31743, Miss = 18872, Miss_rate = 0.595, Pending_hits = 2276, Reservation_fails = 12129
	L1D_cache_core[13]: Access = 31582, Miss = 18847, Miss_rate = 0.597, Pending_hits = 2193, Reservation_fails = 10035
	L1D_cache_core[14]: Access = 31917, Miss = 19344, Miss_rate = 0.606, Pending_hits = 2038, Reservation_fails = 13171
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 286668
	L1D_total_cache_miss_rate = 0.6002
	L1D_total_cache_pending_hits = 30753
	L1D_total_cache_reservation_fails = 173816
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 173070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2823233
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 41099
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32517
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 354944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 173160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122711
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2864332

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 154283
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 82
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19312
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32517
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31227, 17556, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 317234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 278883
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1129225	W0_Idle:7406981	W0_Scoreboard:6562791	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2231064 {8:278883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44621280 {40:1115532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 60 
mrq_lat_table:55333 	22496 	28249 	25126 	36851 	37149 	36682 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	752285 	511204 	90977 	6518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12882 	674 	158 	356961 	19802 	17807 	6016 	1019 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163553 	195824 	182322 	227264 	461984 	130013 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	764 	321 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.441176 22.713287 17.093750 54.588234 14.079787 41.802467 14.852071 39.555557 14.983784 35.093456 16.591999 46.827587 24.024691 103.269234 28.918034 139.176468 
dram[1]: 20.286713 22.767124 44.152542 60.956520 26.747900 42.518520 25.330578 41.397434 20.222221 39.216496 26.680000 46.203388 40.032787 118.521736 75.413795 139.764709 
dram[2]: 21.701986 14.523809 57.265305 16.697674 42.537498 14.407609 34.795700 14.016949 35.809525 15.258242 50.375000 15.910569 96.035713 24.987341 141.235291 28.262295 
dram[3]: 22.598639 20.640844 64.454544 45.140350 42.493828 26.907562 39.349396 25.863247 37.643566 20.093407 45.015873 25.777779 118.521736 42.912281 142.117645 65.363640 
dram[4]: 14.919753 22.711267 17.385826 52.339622 14.075269 42.562500 15.310976 37.694118 15.600000 35.158878 18.169643 46.741379 24.259260 96.071426 30.649122 138.882355 
dram[5]: 19.768707 25.587301 49.056602 66.761902 27.353449 45.786667 25.139345 39.500000 19.835165 35.364487 26.656250 43.269840 40.098362 128.857147 74.413795 139.764709 
average row locality = 268540/9050 = 29.672928
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       719      1064       715      1008       857      1252       820      1176       934      1398       691       984       640       978       572       844 
dram[1]:       933      1096       942      1016      1142      1272      1100      1186      1296      1416       944       988       872       988       770       848 
dram[2]:      1070       720      1020       698      1254       861      1192       805      1396       939      1026       647       978       643       858       556 
dram[3]:      1092       946      1032       926      1268      1151      1204      1082      1412      1303      1032       900       988       873       864       755 
dram[4]:       715      1070       714      1004       846      1258       825      1176       923      1400       678       982       640       980       569       842 
dram[5]:       939      1088       938      1016      1138      1268      1099      1190      1287      1408       910       988       871       980       761       848 
total dram writes = 94303
bank skew: 1416/556 = 2.55
chip skew: 16828/14622 = 1.15
average mf latency per bank:
dram[0]:       6220      4117      6041      4360      5140      3727      5450      4103      4639      3479      4961      4666      4473      4264      4456      3816
dram[1]:       4949      2728      5069      3076      4933      2711      5337      3047      4196      2746      4578      3502      4165      2891      4213      2261
dram[2]:       3896      5792      4010      6052      3482      4960      3694      5493      3293      4372      4306      5057      3483      4077      3409      4297
dram[3]:       2769      4397      3018      4919      2796      4589      2963      5059      2788      3880      3293      4547      2875      3902      2169      4026
dram[4]:       5754      3782      5887      4106      5430      3386      5460      3767      4422      3215      4512      4410      4088      3620      3985      3497
dram[5]:       4452      2700      4663      3106      4545      2699      4903      3045      3863      2750      4415      3486      4007      2818      3900      2263
maximum mf latency per bank:
dram[0]:        649      1192       926      1161      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       644      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1109       779      1117       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        666       756       634       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       796      1031
dram[4]:        710      1179       971      1179      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       576       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921278 n_nop=868518 n_act=1682 n_pre=1666 n_ref_event=94837905808976 n_req=42500 n_rd=34856 n_rd_L2_A=0 n_write=0 n_wr_bk=14652 bw_util=0.1075
n_activity=176813 dram_eff=0.56
bk0: 2062a 898587i bk1: 2716a 894977i bk2: 1794a 902032i bk3: 2280a 900063i bk4: 2170a 896953i bk5: 2760a 893506i bk6: 2048a 900513i bk7: 2616a 896934i bk8: 2252a 896087i bk9: 3056a 892321i bk10: 1688a 902638i bk11: 2224a 899173i bk12: 1600a 903094i bk13: 2196a 900305i bk14: 1450a 906556i bk15: 1944a 903900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960682
Row_Buffer_Locality_read = 0.981667
Row_Buffer_Locality_write = 0.864992
Bank_Level_Parallism = 2.503331
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.248499
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107477 
total_CMD = 921278 
util_bw = 99016 
Wasted_Col = 50755 
Wasted_Row = 9049 
Idle = 762458 

BW Util Bottlenecks: 
RCDc_limit = 5842 
RCDWRc_limit = 4459 
WTRc_limit = 11756 
RTWc_limit = 44647 
CCDLc_limit = 41512 
rwq = 0 
CCDLc_limit_alone = 24256 
WTRc_limit_alone = 9148 
RTWc_limit_alone = 29999 

Commands details: 
total_CMD = 921278 
n_nop = 868518 
Read = 34856 
Write = 0 
L2_Alloc = 0 
L2_WB = 14652 
n_act = 1682 
n_pre = 1666 
n_ref = 94837905808976 
n_req = 42500 
total_req = 49508 

Dual Bus Interface Util: 
issued_total_row = 3348 
issued_total_col = 49508 
Row_Bus_Util =  0.003634 
CoL_Bus_Util = 0.053738 
Either_Row_CoL_Bus_Util = 0.057268 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.001820 
queue_avg = 1.822559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82256
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921278 n_nop=863211 n_act=1373 n_pre=1357 n_ref_event=94837906655344 n_req=47124 n_rd=38596 n_rd_L2_A=0 n_write=0 n_wr_bk=16809 bw_util=0.1203
n_activity=186518 dram_eff=0.5941
bk0: 2428a 894772i bk1: 2776a 893483i bk2: 2126a 899717i bk3: 2296a 899743i bk4: 2600a 891565i bk5: 2808a 891699i bk6: 2496a 897260i bk7: 2636a 896786i bk8: 2954a 890561i bk9: 3096a 889798i bk10: 2176a 898126i bk11: 2232a 897981i bk12: 1996a 899653i bk13: 2232a 898753i bk14: 1792a 903618i bk15: 1952a 902605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971161
Row_Buffer_Locality_read = 0.987019
Row_Buffer_Locality_write = 0.899390
Bank_Level_Parallism = 2.616677
Bank_Level_Parallism_Col = 2.611256
Bank_Level_Parallism_Ready = 1.266338
write_to_read_ratio_blp_rw_average = 0.539768
GrpLevelPara = 1.776784 

BW Util details:
bwutil = 0.120279 
total_CMD = 921278 
util_bw = 110810 
Wasted_Col = 51362 
Wasted_Row = 7484 
Idle = 751622 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3358 
WTRc_limit = 13359 
RTWc_limit = 47341 
CCDLc_limit = 43514 
rwq = 0 
CCDLc_limit_alone = 25373 
WTRc_limit_alone = 10549 
RTWc_limit_alone = 32010 

Commands details: 
total_CMD = 921278 
n_nop = 863211 
Read = 38596 
Write = 0 
L2_Alloc = 0 
L2_WB = 16809 
n_act = 1373 
n_pre = 1357 
n_ref = 94837906655344 
n_req = 47124 
total_req = 55405 

Dual Bus Interface Util: 
issued_total_row = 2730 
issued_total_col = 55405 
Row_Bus_Util =  0.002963 
CoL_Bus_Util = 0.060139 
Either_Row_CoL_Bus_Util = 0.063029 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001171 
queue_avg = 2.216070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921278 n_nop=868414 n_act=1696 n_pre=1680 n_ref_event=0 n_req=42551 n_rd=34898 n_rd_L2_A=0 n_write=0 n_wr_bk=14663 bw_util=0.1076
n_activity=176953 dram_eff=0.5602
bk0: 2742a 894070i bk1: 2048a 898036i bk2: 2296a 899693i bk3: 1770a 901548i bk4: 2776a 893386i bk5: 2170a 895993i bk6: 2640a 898300i bk7: 2024a 899758i bk8: 3062a 892134i bk9: 2254a 895968i bk10: 2308a 900173i bk11: 1594a 901549i bk12: 2200a 899516i bk13: 1624a 903489i bk14: 1972a 903539i bk15: 1418a 906782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960471
Row_Buffer_Locality_read = 0.981546
Row_Buffer_Locality_write = 0.864367
Bank_Level_Parallism = 2.526538
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.265706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107592 
total_CMD = 921278 
util_bw = 99122 
Wasted_Col = 50411 
Wasted_Row = 9265 
Idle = 762480 

BW Util Bottlenecks: 
RCDc_limit = 6012 
RCDWRc_limit = 4445 
WTRc_limit = 11187 
RTWc_limit = 44660 
CCDLc_limit = 40262 
rwq = 0 
CCDLc_limit_alone = 23522 
WTRc_limit_alone = 8948 
RTWc_limit_alone = 30159 

Commands details: 
total_CMD = 921278 
n_nop = 868414 
Read = 34898 
Write = 0 
L2_Alloc = 0 
L2_WB = 14663 
n_act = 1696 
n_pre = 1680 
n_ref = 0 
n_req = 42551 
total_req = 49561 

Dual Bus Interface Util: 
issued_total_row = 3376 
issued_total_col = 49561 
Row_Bus_Util =  0.003664 
CoL_Bus_Util = 0.053796 
Either_Row_CoL_Bus_Util = 0.057381 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001381 
queue_avg = 1.819119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81912
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921278 n_nop=863130 n_act=1380 n_pre=1364 n_ref_event=0 n_req=47190 n_rd=38646 n_rd_L2_A=0 n_write=0 n_wr_bk=16828 bw_util=0.1204
n_activity=186674 dram_eff=0.5943
bk0: 2776a 893368i bk1: 2450a 894439i bk2: 2320a 898681i bk3: 2102a 899042i bk4: 2808a 891595i bk5: 2612a 892116i bk6: 2664a 897172i bk7: 2466a 896914i bk8: 3096a 891053i bk9: 2966a 889863i bk10: 2320a 898020i bk11: 2084a 897392i bk12: 2232a 898229i bk13: 1998a 899662i bk14: 1984a 903062i bk15: 1768a 903288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971074
Row_Buffer_Locality_read = 0.986933
Row_Buffer_Locality_write = 0.899345
Bank_Level_Parallism = 2.635773
Bank_Level_Parallism_Col = 2.633944
Bank_Level_Parallism_Ready = 1.278117
write_to_read_ratio_blp_rw_average = 0.530160
GrpLevelPara = 1.796271 

BW Util details:
bwutil = 0.120428 
total_CMD = 921278 
util_bw = 110948 
Wasted_Col = 50789 
Wasted_Row = 7631 
Idle = 751910 

BW Util Bottlenecks: 
RCDc_limit = 4565 
RCDWRc_limit = 3412 
WTRc_limit = 13647 
RTWc_limit = 46168 
CCDLc_limit = 42519 
rwq = 0 
CCDLc_limit_alone = 24856 
WTRc_limit_alone = 10724 
RTWc_limit_alone = 31428 

Commands details: 
total_CMD = 921278 
n_nop = 863130 
Read = 38646 
Write = 0 
L2_Alloc = 0 
L2_WB = 16828 
n_act = 1380 
n_pre = 1364 
n_ref = 0 
n_req = 47190 
total_req = 55474 

Dual Bus Interface Util: 
issued_total_row = 2744 
issued_total_col = 55474 
Row_Bus_Util =  0.002978 
CoL_Bus_Util = 0.060214 
Either_Row_CoL_Bus_Util = 0.063117 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001204 
queue_avg = 2.213217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921278 n_nop=868696 n_act=1649 n_pre=1633 n_ref_event=227392 n_req=42363 n_rd=34736 n_rd_L2_A=0 n_write=0 n_wr_bk=14622 bw_util=0.1072
n_activity=175837 dram_eff=0.5614
bk0: 2026a 898256i bk1: 2690a 895246i bk2: 1816a 902281i bk3: 2272a 900822i bk4: 2146a 897575i bk5: 2776a 894414i bk6: 2044a 899424i bk7: 2616a 898021i bk8: 2216a 896634i bk9: 3062a 892416i bk10: 1660a 902864i bk11: 2220a 899058i bk12: 1616a 903114i bk13: 2200a 898976i bk14: 1436a 906284i bk15: 1940a 903752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961429
Row_Buffer_Locality_read = 0.981921
Row_Buffer_Locality_write = 0.868100
Bank_Level_Parallism = 2.503793
Bank_Level_Parallism_Col = 2.498350
Bank_Level_Parallism_Ready = 1.250480
write_to_read_ratio_blp_rw_average = 0.526878
GrpLevelPara = 1.726105 

BW Util details:
bwutil = 0.107151 
total_CMD = 921278 
util_bw = 98716 
Wasted_Col = 50034 
Wasted_Row = 9379 
Idle = 763149 

BW Util Bottlenecks: 
RCDc_limit = 6011 
RCDWRc_limit = 4228 
WTRc_limit = 11529 
RTWc_limit = 43669 
CCDLc_limit = 39576 
rwq = 0 
CCDLc_limit_alone = 23196 
WTRc_limit_alone = 9311 
RTWc_limit_alone = 29507 

Commands details: 
total_CMD = 921278 
n_nop = 868696 
Read = 34736 
Write = 0 
L2_Alloc = 0 
L2_WB = 14622 
n_act = 1649 
n_pre = 1633 
n_ref = 227392 
n_req = 42363 
total_req = 49358 

Dual Bus Interface Util: 
issued_total_row = 3282 
issued_total_col = 49358 
Row_Bus_Util =  0.003562 
CoL_Bus_Util = 0.053576 
Either_Row_CoL_Bus_Util = 0.057075 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001103 
queue_avg = 1.788176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=921278 n_nop=863586 n_act=1354 n_pre=1338 n_ref_event=0 n_req=46812 n_rd=38324 n_rd_L2_A=0 n_write=0 n_wr_bk=16729 bw_util=0.1195
n_activity=184336 dram_eff=0.5973
bk0: 2428a 894264i bk1: 2680a 894294i bk2: 2124a 900019i bk3: 2296a 899561i bk4: 2588a 892797i bk5: 2800a 892211i bk6: 2500a 897918i bk7: 2644a 896017i bk8: 2926a 891716i bk9: 3080a 890638i bk10: 2090a 899982i bk11: 2232a 897707i bk12: 1998a 899496i bk13: 2216a 898372i bk14: 1770a 903998i bk15: 1952a 902295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971396
Row_Buffer_Locality_read = 0.987162
Row_Buffer_Locality_write = 0.900212
Bank_Level_Parallism = 2.609564
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.260118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119514 
total_CMD = 921278 
util_bw = 110106 
Wasted_Col = 50798 
Wasted_Row = 7093 
Idle = 753281 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3260 
WTRc_limit = 13581 
RTWc_limit = 46197 
CCDLc_limit = 42497 
rwq = 0 
CCDLc_limit_alone = 24798 
WTRc_limit_alone = 10762 
RTWc_limit_alone = 31317 

Commands details: 
total_CMD = 921278 
n_nop = 863586 
Read = 38324 
Write = 0 
L2_Alloc = 0 
L2_WB = 16729 
n_act = 1354 
n_pre = 1338 
n_ref = 0 
n_req = 46812 
total_req = 55053 

Dual Bus Interface Util: 
issued_total_row = 2692 
issued_total_col = 55053 
Row_Bus_Util =  0.002922 
CoL_Bus_Util = 0.059757 
Either_Row_CoL_Bus_Util = 0.062622 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000919 
queue_avg = 2.188045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110752, Miss = 15894, Miss_rate = 0.144, Pending_hits = 8321, Reservation_fails = 7324
L2_cache_bank[1]: Access = 125544, Miss = 19808, Miss_rate = 0.158, Pending_hits = 9816, Reservation_fails = 8921
L2_cache_bank[2]: Access = 124674, Miss = 18896, Miss_rate = 0.152, Pending_hits = 9359, Reservation_fails = 8795
L2_cache_bank[3]: Access = 111764, Miss = 20028, Miss_rate = 0.179, Pending_hits = 9742, Reservation_fails = 10896
L2_cache_bank[4]: Access = 124644, Miss = 20004, Miss_rate = 0.160, Pending_hits = 9431, Reservation_fails = 6935
L2_cache_bank[5]: Access = 111084, Miss = 15734, Miss_rate = 0.142, Pending_hits = 8408, Reservation_fails = 9360
L2_cache_bank[6]: Access = 110956, Miss = 20200, Miss_rate = 0.182, Pending_hits = 9446, Reservation_fails = 6850
L2_cache_bank[7]: Access = 125790, Miss = 18800, Miss_rate = 0.149, Pending_hits = 9633, Reservation_fails = 10049
L2_cache_bank[8]: Access = 110082, Miss = 15816, Miss_rate = 0.144, Pending_hits = 8015, Reservation_fails = 7190
L2_cache_bank[9]: Access = 124898, Miss = 19784, Miss_rate = 0.158, Pending_hits = 9428, Reservation_fails = 8235
L2_cache_bank[10]: Access = 125364, Miss = 18770, Miss_rate = 0.150, Pending_hits = 9065, Reservation_fails = 8248
L2_cache_bank[11]: Access = 110396, Miss = 19900, Miss_rate = 0.180, Pending_hits = 9236, Reservation_fails = 6918
L2_total_cache_accesses = 1415948
L2_total_cache_misses = 223634
L2_total_cache_miss_rate = 0.1579
L2_total_cache_pending_hits = 109900
L2_total_cache_reservation_fails = 99721
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162850
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43247
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8145
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 893
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 82712
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2679
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1115532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 245422
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 54964
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2321
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 82712
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1415948
icnt_total_pkts_simt_to_mem=538061
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.46579
	minimum = 5
	maximum = 35
Network latency average = 5.4552
	minimum = 5
	maximum = 34
Slowest packet = 1830781
Flit latency average = 5.5794
	minimum = 5
	maximum = 33
Slowest flit = 1953415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145261
	minimum = 0.00498323 (at node 9)
	maximum = 0.0505351 (at node 16)
Accepted packet rate average = 0.0145261
	minimum = 0.00415269 (at node 20)
	maximum = 0.0241495 (at node 0)
Injected flit rate average = 0.0152963
	minimum = 0.00597349 (at node 9)
	maximum = 0.0505351 (at node 16)
Accepted flit rate average= 0.0152963
	minimum = 0.00479157 (at node 20)
	maximum = 0.0241495 (at node 0)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5069 (32 samples)
	minimum = 5 (32 samples)
	maximum = 227.406 (32 samples)
Network latency average = 18.418 (32 samples)
	minimum = 5 (32 samples)
	maximum = 224.875 (32 samples)
Flit latency average = 17.7269 (32 samples)
	minimum = 5 (32 samples)
	maximum = 224.156 (32 samples)
Fragmentation average = 0.00209833 (32 samples)
	minimum = 0 (32 samples)
	maximum = 72.3438 (32 samples)
Injected packet rate average = 0.0725189 (32 samples)
	minimum = 0.0277115 (32 samples)
	maximum = 0.19104 (32 samples)
Accepted packet rate average = 0.0725189 (32 samples)
	minimum = 0.0249533 (32 samples)
	maximum = 0.10767 (32 samples)
Injected flit rate average = 0.077376 (32 samples)
	minimum = 0.0360011 (32 samples)
	maximum = 0.191216 (32 samples)
Accepted flit rate average = 0.077376 (32 samples)
	minimum = 0.033843 (32 samples)
	maximum = 0.10767 (32 samples)
Injected packet size average = 1.06698 (32 samples)
Accepted packet size average = 1.06698 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 57 sec (357 sec)
gpgpu_simulation_rate = 490204 (inst/sec)
gpgpu_simulation_rate = 2792 (cycle/sec)
gpgpu_silicon_slowdown = 358166x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 18929
gpu_sim_insn = 10499328
gpu_ipc =     554.6689
gpu_tot_sim_cycle = 1015999
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     182.5812
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.2047% 
gpu_tot_occupancy = 35.2221% 
max_total_param_size = 0
gpu_stall_dramfull = 124128
gpu_stall_icnt2sh    = 236186
partiton_level_parallism =       1.2747
partiton_level_parallism_total  =       0.4326
partiton_level_parallism_util =       1.8863
partiton_level_parallism_util_total  =       1.8060
L2_BW  =     139.2995 GB/Sec
L2_BW_total  =      47.1921 GB/Sec
gpu_total_sim_rate=493357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 42848
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34831
L1D_cache:
	L1D_cache_core[0]: Access = 33707, Miss = 20209, Miss_rate = 0.600, Pending_hits = 2276, Reservation_fails = 12056
	L1D_cache_core[1]: Access = 33547, Miss = 20238, Miss_rate = 0.603, Pending_hits = 1973, Reservation_fails = 13377
	L1D_cache_core[2]: Access = 33691, Miss = 20185, Miss_rate = 0.599, Pending_hits = 2154, Reservation_fails = 12217
	L1D_cache_core[3]: Access = 33708, Miss = 20340, Miss_rate = 0.603, Pending_hits = 2056, Reservation_fails = 13329
	L1D_cache_core[4]: Access = 33644, Miss = 20210, Miss_rate = 0.601, Pending_hits = 2218, Reservation_fails = 12108
	L1D_cache_core[5]: Access = 33739, Miss = 20547, Miss_rate = 0.609, Pending_hits = 2140, Reservation_fails = 12733
	L1D_cache_core[6]: Access = 34107, Miss = 20741, Miss_rate = 0.608, Pending_hits = 2030, Reservation_fails = 12185
	L1D_cache_core[7]: Access = 33979, Miss = 20189, Miss_rate = 0.594, Pending_hits = 2120, Reservation_fails = 10650
	L1D_cache_core[8]: Access = 33708, Miss = 20383, Miss_rate = 0.605, Pending_hits = 2184, Reservation_fails = 12931
	L1D_cache_core[9]: Access = 33804, Miss = 20108, Miss_rate = 0.595, Pending_hits = 2135, Reservation_fails = 11508
	L1D_cache_core[10]: Access = 33565, Miss = 20016, Miss_rate = 0.596, Pending_hits = 2221, Reservation_fails = 11480
	L1D_cache_core[11]: Access = 33550, Miss = 20223, Miss_rate = 0.603, Pending_hits = 2083, Reservation_fails = 12845
	L1D_cache_core[12]: Access = 33663, Miss = 20049, Miss_rate = 0.596, Pending_hits = 2384, Reservation_fails = 12785
	L1D_cache_core[13]: Access = 33566, Miss = 20095, Miss_rate = 0.599, Pending_hits = 2294, Reservation_fails = 10876
	L1D_cache_core[14]: Access = 33901, Miss = 20527, Miss_rate = 0.605, Pending_hits = 2131, Reservation_fails = 13694
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 304060
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 32399
	L1D_total_cache_reservation_fails = 184774
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183654
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2987300
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42848
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34831
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129767
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3030148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 163235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21305
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 141
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34831
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31785, 18114, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 332497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295880
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1199557	W0_Idle:7417277	W0_Scoreboard:6710765	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2367040 {8:295880,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47340800 {40:1183520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 60 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	800132 	536906 	98620 	7426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12936 	694 	159 	377517 	21373 	19180 	6567 	1021 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168943 	206442 	192760 	238607 	495831 	140477 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	783 	337 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6241      4565      6135      4943      5110      3866      5518      4313      4660      3666      5018      4893      4676      4549      4879      4495
dram[1]:       4980      2876      5133      3271      4922      2764      5388      3181      4212      2812      4616      3605      4301      3245      4510      2900
dram[2]:       4516      5788      4789      6152      3850      4933      4122      5563      3618      4394      4662      5110      4128      4275      4530      4615
dram[3]:       2941      4410      3225      4981      2847      4582      3096      5110      2857      3898      3407      4584      3275      4033      2927      4248
dram[4]:       5780      4378      5976      4890      5391      3722      5530      4161      4444      3524      4567      4776      4219      4285      4366      4441
dram[5]:       4484      2870      4725      3300      4540      2770      4954      3192      3883      2831      4454      3603      4101      3323      4183      2955
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       700      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1162       779      1230       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        769       756       769       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       800      1031
dram[4]:        710      1179       971      1213      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       708       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938768 n_nop=885701 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.1061
n_activity=178095 dram_eff=0.5592
bk0: 2094a 915958i bk1: 2748a 912327i bk2: 1794a 919519i bk3: 2280a 917558i bk4: 2202a 914190i bk5: 2792a 910751i bk6: 2048a 917996i bk7: 2616a 914420i bk8: 2268a 913437i bk9: 3072a 909670i bk10: 1688a 920129i bk11: 2224a 916665i bk12: 1616a 920401i bk13: 2212a 917605i bk14: 1450a 924042i bk15: 1944a 921388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106079 
total_CMD = 938768 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 778903 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 938768 
n_nop = 885701 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003592 
CoL_Bus_Util = 0.053040 
Either_Row_CoL_Bus_Util = 0.056528 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.001828 
queue_avg = 1.790365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938768 n_nop=880253 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1189
n_activity=188570 dram_eff=0.5922
bk0: 2460a 912115i bk1: 2840a 910698i bk2: 2126a 917206i bk3: 2296a 917236i bk4: 2632a 908798i bk5: 2872a 908713i bk6: 2496a 914746i bk7: 2636a 914275i bk8: 2970a 907978i bk9: 3128a 907060i bk10: 2176a 915613i bk11: 2232a 915469i bk12: 2012a 916871i bk13: 2264a 915898i bk14: 1792a 921105i bk15: 1952a 920096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.118950 
total_CMD = 938768 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 767463 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 938768 
n_nop = 880253 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002929 
CoL_Bus_Util = 0.059475 
Either_Row_CoL_Bus_Util = 0.062332 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001162 
queue_avg = 2.176795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938768 n_nop=885575 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.1062
n_activity=178454 dram_eff=0.5588
bk0: 2774a 911390i bk1: 2088a 915303i bk2: 2296a 917177i bk3: 1770a 919038i bk4: 2808a 910643i bk5: 2202a 913244i bk6: 2640a 915785i bk7: 2024a 917244i bk8: 3078a 909498i bk9: 2270a 913325i bk10: 2308a 917660i bk11: 1594a 919041i bk12: 2216a 916812i bk13: 1640a 920744i bk14: 1972a 921025i bk15: 1418a 924275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106226 
total_CMD = 938768 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 778796 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 938768 
n_nop = 885575 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003628 
CoL_Bus_Util = 0.053113 
Either_Row_CoL_Bus_Util = 0.056663 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001391 
queue_avg = 1.786934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938768 n_nop=880152 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1191
n_activity=189024 dram_eff=0.5916
bk0: 2840a 910545i bk1: 2490a 911669i bk2: 2320a 916168i bk3: 2102a 916532i bk4: 2872a 908672i bk5: 2644a 909398i bk6: 2664a 914659i bk7: 2466a 914403i bk8: 3128a 908311i bk9: 2982a 907250i bk10: 2320a 915506i bk11: 2084a 914880i bk12: 2264a 915360i bk13: 2014a 916915i bk14: 1984a 920550i bk15: 1768a 920780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.119122 
total_CMD = 938768 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 767565 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 938768 
n_nop = 880152 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002953 
CoL_Bus_Util = 0.059561 
Either_Row_CoL_Bus_Util = 0.062439 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001194 
queue_avg = 2.173853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938768 n_nop=885907 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.1057
n_activity=177126 dram_eff=0.5602
bk0: 2058a 915610i bk1: 2718a 912510i bk2: 1816a 919765i bk3: 2272a 918311i bk4: 2178a 914828i bk5: 2800a 911765i bk6: 2044a 916911i bk7: 2616a 915511i bk8: 2232a 913983i bk9: 3074a 909779i bk10: 1660a 920353i bk11: 2220a 916550i bk12: 1632a 920465i bk13: 2212a 916314i bk14: 1436a 923769i bk15: 1940a 921240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.105696 
total_CMD = 938768 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 779635 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 938768 
n_nop = 885907 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003524 
CoL_Bus_Util = 0.052848 
Either_Row_CoL_Bus_Util = 0.056309 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001116 
queue_avg = 1.756332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75633
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=938768 n_nop=880700 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.118
n_activity=186134 dram_eff=0.5954
bk0: 2460a 911598i bk1: 2728a 911578i bk2: 2124a 917510i bk3: 2296a 917055i bk4: 2620a 910050i bk5: 2848a 909376i bk6: 2500a 915405i bk7: 2644a 913505i bk8: 2942a 909100i bk9: 3104a 907949i bk10: 2090a 917468i bk11: 2232a 915194i bk12: 2014a 916849i bk13: 2240a 915557i bk14: 1770a 921484i bk15: 1952a 919784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118046 
total_CMD = 938768 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 769344 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 938768 
n_nop = 880700 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002889 
CoL_Bus_Util = 0.059023 
Either_Row_CoL_Bus_Util = 0.061856 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000913 
queue_avg = 2.148618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115104, Miss = 15990, Miss_rate = 0.139, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 136532, Miss = 19904, Miss_rate = 0.146, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 128958, Miss = 18992, Miss_rate = 0.147, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 119632, Miss = 20220, Miss_rate = 0.169, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 135840, Miss = 20100, Miss_rate = 0.148, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 115272, Miss = 15838, Miss_rate = 0.137, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 119100, Miss = 20392, Miss_rate = 0.171, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 129926, Miss = 18904, Miss_rate = 0.145, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 114142, Miss = 15912, Miss_rate = 0.139, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 135954, Miss = 19860, Miss_rate = 0.146, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 129388, Miss = 18866, Miss_rate = 0.146, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 118500, Miss = 20044, Miss_rate = 0.169, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1498348
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1502
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 863429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43467
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1183520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259534
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1498348
icnt_total_pkts_simt_to_mem=569245
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.986
	minimum = 5
	maximum = 349
Network latency average = 51.792
	minimum = 5
	maximum = 347
Slowest packet = 1849767
Flit latency average = 49.1613
	minimum = 5
	maximum = 346
Slowest flit = 1973302
Fragmentation average = 0.00897417
	minimum = 0
	maximum = 283
Injected packet rate average = 0.208436
	minimum = 0.0763907 (at node 4)
	maximum = 0.591473 (at node 19)
Accepted packet rate average = 0.208436
	minimum = 0.0649797 (at node 25)
	maximum = 0.309578 (at node 13)
Injected flit rate average = 0.222242
	minimum = 0.0992128 (at node 4)
	maximum = 0.591473 (at node 19)
Accepted flit rate average= 0.222242
	minimum = 0.088647 (at node 25)
	maximum = 0.309578 (at node 13)
Injected packet length average = 1.06624
Accepted packet length average = 1.06624
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6123 (33 samples)
	minimum = 5 (33 samples)
	maximum = 231.091 (33 samples)
Network latency average = 19.4294 (33 samples)
	minimum = 5 (33 samples)
	maximum = 228.576 (33 samples)
Flit latency average = 18.6795 (33 samples)
	minimum = 5 (33 samples)
	maximum = 227.848 (33 samples)
Fragmentation average = 0.00230668 (33 samples)
	minimum = 0 (33 samples)
	maximum = 78.7273 (33 samples)
Injected packet rate average = 0.0766376 (33 samples)
	minimum = 0.0291866 (33 samples)
	maximum = 0.203174 (33 samples)
Accepted packet rate average = 0.0766376 (33 samples)
	minimum = 0.0261662 (33 samples)
	maximum = 0.113789 (33 samples)
Injected flit rate average = 0.0817659 (33 samples)
	minimum = 0.0379166 (33 samples)
	maximum = 0.203345 (33 samples)
Accepted flit rate average = 0.0817659 (33 samples)
	minimum = 0.0355038 (33 samples)
	maximum = 0.113789 (33 samples)
Injected packet size average = 1.06692 (33 samples)
Accepted packet size average = 1.06692 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 16 sec (376 sec)
gpgpu_simulation_rate = 493357 (inst/sec)
gpgpu_simulation_rate = 2702 (cycle/sec)
gpgpu_silicon_slowdown = 370096x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1042454
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     177.9668
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.1401% 
max_total_param_size = 0
gpu_stall_dramfull = 124128
gpu_stall_icnt2sh    = 236186
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4216
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8059
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      45.9988 GB/Sec
gpu_total_sim_rate=490799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 42860
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34831
L1D_cache:
	L1D_cache_core[0]: Access = 33707, Miss = 20209, Miss_rate = 0.600, Pending_hits = 2276, Reservation_fails = 12056
	L1D_cache_core[1]: Access = 33547, Miss = 20238, Miss_rate = 0.603, Pending_hits = 1973, Reservation_fails = 13377
	L1D_cache_core[2]: Access = 33691, Miss = 20185, Miss_rate = 0.599, Pending_hits = 2154, Reservation_fails = 12217
	L1D_cache_core[3]: Access = 33708, Miss = 20340, Miss_rate = 0.603, Pending_hits = 2056, Reservation_fails = 13329
	L1D_cache_core[4]: Access = 33644, Miss = 20210, Miss_rate = 0.601, Pending_hits = 2218, Reservation_fails = 12108
	L1D_cache_core[5]: Access = 33739, Miss = 20547, Miss_rate = 0.609, Pending_hits = 2140, Reservation_fails = 12733
	L1D_cache_core[6]: Access = 34107, Miss = 20741, Miss_rate = 0.608, Pending_hits = 2030, Reservation_fails = 12185
	L1D_cache_core[7]: Access = 33979, Miss = 20189, Miss_rate = 0.594, Pending_hits = 2120, Reservation_fails = 10650
	L1D_cache_core[8]: Access = 33708, Miss = 20383, Miss_rate = 0.605, Pending_hits = 2184, Reservation_fails = 12931
	L1D_cache_core[9]: Access = 33804, Miss = 20108, Miss_rate = 0.595, Pending_hits = 2135, Reservation_fails = 11508
	L1D_cache_core[10]: Access = 33565, Miss = 20016, Miss_rate = 0.596, Pending_hits = 2221, Reservation_fails = 11480
	L1D_cache_core[11]: Access = 33550, Miss = 20223, Miss_rate = 0.603, Pending_hits = 2083, Reservation_fails = 12845
	L1D_cache_core[12]: Access = 33694, Miss = 20065, Miss_rate = 0.596, Pending_hits = 2384, Reservation_fails = 12785
	L1D_cache_core[13]: Access = 33566, Miss = 20095, Miss_rate = 0.599, Pending_hits = 2294, Reservation_fails = 10876
	L1D_cache_core[14]: Access = 33901, Miss = 20527, Miss_rate = 0.605, Pending_hits = 2131, Reservation_fails = 13694
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 304076
	L1D_total_cache_miss_rate = 0.6010
	L1D_total_cache_pending_hits = 32399
	L1D_total_cache_reservation_fails = 184774
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2988960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42860
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34831
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129782
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3031820

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 163235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21305
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 141
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34831
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31785, 18114, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 333001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295896
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1199557	W0_Idle:7447466	W0_Scoreboard:6730535	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2367168 {8:295896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47343360 {40:1183584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 60 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	800226 	536906 	98620 	7426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12948 	694 	159 	377548 	21373 	19180 	6567 	1021 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	169037 	206442 	192760 	238607 	495831 	140477 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	793 	337 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6241      4565      6135      4943      5110      3866      5518      4313      4660      3666      5018      4893      4676      4549      4879      4500
dram[1]:       4980      2876      5133      3271      4922      2764      5388      3181      4212      2812      4616      3605      4301      3245      4510      2900
dram[2]:       4516      5788      4789      6152      3850      4933      4122      5563      3618      4394      4662      5110      4128      4275      4535      4615
dram[3]:       2941      4410      3225      4981      2847      4582      3096      5110      2857      3898      3407      4584      3275      4033      2927      4248
dram[4]:       5780      4378      5976      4890      5391      3722      5530      4161      4444      3524      4567      4776      4219      4285      4366      4446
dram[5]:       4484      2870      4725      3300      4540      2770      4954      3192      3883      2831      4454      3603      4101      3323      4183      2955
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       700      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1162       779      1230       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        769       756       769       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       800      1031
dram[4]:        710      1179       971      1213      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       708       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963212 n_nop=910145 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.1034
n_activity=178095 dram_eff=0.5592
bk0: 2094a 940402i bk1: 2748a 936771i bk2: 1794a 943963i bk3: 2280a 942002i bk4: 2202a 938634i bk5: 2792a 935195i bk6: 2048a 942440i bk7: 2616a 938864i bk8: 2268a 937881i bk9: 3072a 934114i bk10: 1688a 944573i bk11: 2224a 941109i bk12: 1616a 944845i bk13: 2212a 942049i bk14: 1450a 948486i bk15: 1944a 945832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103387 
total_CMD = 963212 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 803347 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 963212 
n_nop = 910145 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003501 
CoL_Bus_Util = 0.051694 
Either_Row_CoL_Bus_Util = 0.055094 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.001828 
queue_avg = 1.744929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74493
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963212 n_nop=904697 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1159
n_activity=188570 dram_eff=0.5922
bk0: 2460a 936559i bk1: 2840a 935142i bk2: 2126a 941650i bk3: 2296a 941680i bk4: 2632a 933242i bk5: 2872a 933157i bk6: 2496a 939190i bk7: 2636a 938719i bk8: 2970a 932422i bk9: 3128a 931504i bk10: 2176a 940057i bk11: 2232a 939913i bk12: 2012a 941315i bk13: 2264a 940342i bk14: 1792a 945549i bk15: 1952a 944540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.115931 
total_CMD = 963212 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 791907 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 963212 
n_nop = 904697 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002855 
CoL_Bus_Util = 0.057965 
Either_Row_CoL_Bus_Util = 0.060750 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001162 
queue_avg = 2.121554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963212 n_nop=910019 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.1035
n_activity=178454 dram_eff=0.5588
bk0: 2774a 935834i bk1: 2088a 939747i bk2: 2296a 941621i bk3: 1770a 943482i bk4: 2808a 935087i bk5: 2202a 937688i bk6: 2640a 940229i bk7: 2024a 941688i bk8: 3078a 933942i bk9: 2270a 937769i bk10: 2308a 942104i bk11: 1594a 943485i bk12: 2216a 941256i bk13: 1640a 945188i bk14: 1972a 945469i bk15: 1418a 948719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103531 
total_CMD = 963212 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 803240 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 963212 
n_nop = 910019 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003536 
CoL_Bus_Util = 0.051765 
Either_Row_CoL_Bus_Util = 0.055225 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.001391 
queue_avg = 1.741585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963212 n_nop=904596 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1161
n_activity=189024 dram_eff=0.5916
bk0: 2840a 934989i bk1: 2490a 936113i bk2: 2320a 940612i bk3: 2102a 940976i bk4: 2872a 933116i bk5: 2644a 933842i bk6: 2664a 939103i bk7: 2466a 938847i bk8: 3128a 932755i bk9: 2982a 931694i bk10: 2320a 939950i bk11: 2084a 939324i bk12: 2264a 939804i bk13: 2014a 941359i bk14: 1984a 944994i bk15: 1768a 945224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.116099 
total_CMD = 963212 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 792009 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 963212 
n_nop = 904596 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002878 
CoL_Bus_Util = 0.058050 
Either_Row_CoL_Bus_Util = 0.060855 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.001194 
queue_avg = 2.118686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963212 n_nop=910351 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.103
n_activity=177126 dram_eff=0.5602
bk0: 2058a 940054i bk1: 2718a 936954i bk2: 1816a 944209i bk3: 2272a 942755i bk4: 2178a 939272i bk5: 2800a 936209i bk6: 2044a 941355i bk7: 2616a 939955i bk8: 2232a 938427i bk9: 3074a 934223i bk10: 1660a 944797i bk11: 2220a 940994i bk12: 1632a 944909i bk13: 2212a 940758i bk14: 1436a 948213i bk15: 1940a 945684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.103014 
total_CMD = 963212 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 804079 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 963212 
n_nop = 910351 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003434 
CoL_Bus_Util = 0.051507 
Either_Row_CoL_Bus_Util = 0.054880 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001116 
queue_avg = 1.711760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963212 n_nop=905144 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1151
n_activity=186134 dram_eff=0.5954
bk0: 2460a 936042i bk1: 2728a 936022i bk2: 2124a 941954i bk3: 2296a 941499i bk4: 2620a 934494i bk5: 2848a 933820i bk6: 2500a 939849i bk7: 2644a 937949i bk8: 2942a 933544i bk9: 3104a 932393i bk10: 2090a 941912i bk11: 2232a 939638i bk12: 2014a 941293i bk13: 2240a 940001i bk14: 1770a 945928i bk15: 1952a 944228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115050 
total_CMD = 963212 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 793788 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 963212 
n_nop = 905144 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002816 
CoL_Bus_Util = 0.057525 
Either_Row_CoL_Bus_Util = 0.060286 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000913 
queue_avg = 2.094091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115112, Miss = 15990, Miss_rate = 0.139, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 136566, Miss = 19904, Miss_rate = 0.146, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 128966, Miss = 18992, Miss_rate = 0.147, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 119632, Miss = 20220, Miss_rate = 0.169, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 135878, Miss = 20100, Miss_rate = 0.148, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 115272, Miss = 15838, Miss_rate = 0.137, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 119108, Miss = 20392, Miss_rate = 0.171, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 129926, Miss = 18904, Miss_rate = 0.145, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 114150, Miss = 15912, Miss_rate = 0.139, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 135984, Miss = 19860, Miss_rate = 0.146, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 129396, Miss = 18866, Miss_rate = 0.146, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 118500, Miss = 20044, Miss_rate = 0.169, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1498490
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1502
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 863493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43515
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1183584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259564
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1498490
icnt_total_pkts_simt_to_mem=569303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1937962
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2067593
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 12)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 12)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 12)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1621 (34 samples)
	minimum = 5 (34 samples)
	maximum = 224.647 (34 samples)
Network latency average = 19.0074 (34 samples)
	minimum = 5 (34 samples)
	maximum = 222.029 (34 samples)
Flit latency average = 18.2772 (34 samples)
	minimum = 5 (34 samples)
	maximum = 221.294 (34 samples)
Fragmentation average = 0.00223884 (34 samples)
	minimum = 0 (34 samples)
	maximum = 76.4118 (34 samples)
Injected packet rate average = 0.0743912 (34 samples)
	minimum = 0.0283282 (34 samples)
	maximum = 0.197246 (34 samples)
Accepted packet rate average = 0.0743912 (34 samples)
	minimum = 0.0253966 (34 samples)
	maximum = 0.1106 (34 samples)
Injected flit rate average = 0.0793692 (34 samples)
	minimum = 0.0368014 (34 samples)
	maximum = 0.197429 (34 samples)
Accepted flit rate average = 0.0793692 (34 samples)
	minimum = 0.0344595 (34 samples)
	maximum = 0.1106 (34 samples)
Injected packet size average = 1.06692 (34 samples)
Accepted packet size average = 1.06692 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 490799 (inst/sec)
gpgpu_simulation_rate = 2757 (cycle/sec)
gpgpu_silicon_slowdown = 362713x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 25874
gpu_sim_insn = 393600
gpu_ipc =      15.2122
gpu_tot_sim_cycle = 1068328
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     174.0250
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7824% 
gpu_tot_occupancy = 34.0146% 
max_total_param_size = 0
gpu_stall_dramfull = 124128
gpu_stall_icnt2sh    = 236186
partiton_level_parallism =       0.1032
partiton_level_parallism_total  =       0.4139
partiton_level_parallism_util =       1.0819
partiton_level_parallism_util_total  =       1.7986
L2_BW  =      11.6701 GB/Sec
L2_BW_total  =      45.1674 GB/Sec
gpu_total_sim_rate=486690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 44419
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 34831
L1D_cache:
	L1D_cache_core[0]: Access = 33865, Miss = 20289, Miss_rate = 0.599, Pending_hits = 2292, Reservation_fails = 12056
	L1D_cache_core[1]: Access = 33705, Miss = 20318, Miss_rate = 0.603, Pending_hits = 1989, Reservation_fails = 13377
	L1D_cache_core[2]: Access = 33849, Miss = 20265, Miss_rate = 0.599, Pending_hits = 2170, Reservation_fails = 12217
	L1D_cache_core[3]: Access = 33787, Miss = 20388, Miss_rate = 0.603, Pending_hits = 2056, Reservation_fails = 13329
	L1D_cache_core[4]: Access = 33723, Miss = 20258, Miss_rate = 0.601, Pending_hits = 2218, Reservation_fails = 12108
	L1D_cache_core[5]: Access = 33818, Miss = 20595, Miss_rate = 0.609, Pending_hits = 2140, Reservation_fails = 12733
	L1D_cache_core[6]: Access = 34186, Miss = 20789, Miss_rate = 0.608, Pending_hits = 2030, Reservation_fails = 12185
	L1D_cache_core[7]: Access = 34058, Miss = 20237, Miss_rate = 0.594, Pending_hits = 2120, Reservation_fails = 10650
	L1D_cache_core[8]: Access = 33787, Miss = 20431, Miss_rate = 0.605, Pending_hits = 2184, Reservation_fails = 12931
	L1D_cache_core[9]: Access = 33883, Miss = 20156, Miss_rate = 0.595, Pending_hits = 2135, Reservation_fails = 11508
	L1D_cache_core[10]: Access = 33644, Miss = 20064, Miss_rate = 0.596, Pending_hits = 2221, Reservation_fails = 11480
	L1D_cache_core[11]: Access = 33629, Miss = 20271, Miss_rate = 0.603, Pending_hits = 2083, Reservation_fails = 12845
	L1D_cache_core[12]: Access = 33773, Miss = 20113, Miss_rate = 0.596, Pending_hits = 2384, Reservation_fails = 12785
	L1D_cache_core[13]: Access = 33724, Miss = 20182, Miss_rate = 0.598, Pending_hits = 2310, Reservation_fails = 10876
	L1D_cache_core[14]: Access = 34059, Miss = 20607, Miss_rate = 0.605, Pending_hits = 2147, Reservation_fails = 13694
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 304963
	L1D_total_cache_miss_rate = 0.6009
	L1D_total_cache_pending_hits = 32479
	L1D_total_cache_reservation_fails = 184774
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 296776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2999601
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44419
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 34831
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 377088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 130402
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3044020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 163235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21305
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 141
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 34831
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32991, 19320, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 337481
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296776
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1203271	W0_Idle:7936806	W0_Scoreboard:6983525	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2374208 {8:296776,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47484160 {40:1187104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 60 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	804986 	536906 	98620 	7426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14081 	725 	164 	379048 	21373 	19180 	6567 	1021 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173117 	207120 	192762 	238607 	495831 	140477 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	820 	337 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6241      4577      6135      4956      5110      3876      5518      4323      4660      3675      5018      4901      4676      4555      4907      4582
dram[1]:       4980      2876      5133      3271      4922      2764      5388      3181      4212      2812      4616      3605      4301      3245      4530      2940
dram[2]:       4527      5788      4801      6152      3860      4933      4133      5563      3627      4394      4670      5110      4134      4275      4606      4647
dram[3]:       2941      4410      3225      4981      2847      4582      3096      5110      2857      3898      3407      4584      3275      4033      2964      4272
dram[4]:       5780      4390      5976      4903      5391      3732      5530      4171      4444      3533      4567      4784      4219      4291      4394      4521
dram[5]:       4484      2870      4725      3300      4540      2770      4954      3192      3883      2831      4454      3603      4101      3323      4204      2994
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       701       915       700      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       819
dram[2]:       1162       779      1230       961      1081      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        769       756       769       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       800      1031
dram[4]:        710      1179       971      1213      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       708       835       706      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987119 n_nop=934052 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.1009
n_activity=178095 dram_eff=0.5592
bk0: 2094a 964309i bk1: 2748a 960678i bk2: 1794a 967870i bk3: 2280a 965909i bk4: 2202a 962541i bk5: 2792a 959102i bk6: 2048a 966347i bk7: 2616a 962771i bk8: 2268a 961788i bk9: 3072a 958021i bk10: 1688a 968480i bk11: 2224a 965016i bk12: 1616a 968752i bk13: 2212a 965956i bk14: 1450a 972393i bk15: 1944a 969739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100883 
total_CMD = 987119 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 827254 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 987119 
n_nop = 934052 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.050442 
Either_Row_CoL_Bus_Util = 0.053759 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.001828 
queue_avg = 1.702669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987119 n_nop=928604 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1131
n_activity=188570 dram_eff=0.5922
bk0: 2460a 960466i bk1: 2840a 959049i bk2: 2126a 965557i bk3: 2296a 965587i bk4: 2632a 957149i bk5: 2872a 957064i bk6: 2496a 963097i bk7: 2636a 962626i bk8: 2970a 956329i bk9: 3128a 955411i bk10: 2176a 963964i bk11: 2232a 963820i bk12: 2012a 965222i bk13: 2264a 964249i bk14: 1792a 969456i bk15: 1952a 968447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.113123 
total_CMD = 987119 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 815814 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 987119 
n_nop = 928604 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002786 
CoL_Bus_Util = 0.056562 
Either_Row_CoL_Bus_Util = 0.059279 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.001162 
queue_avg = 2.070172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987119 n_nop=933926 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.101
n_activity=178454 dram_eff=0.5588
bk0: 2774a 959741i bk1: 2088a 963654i bk2: 2296a 965528i bk3: 1770a 967389i bk4: 2808a 958994i bk5: 2202a 961595i bk6: 2640a 964136i bk7: 2024a 965595i bk8: 3078a 957849i bk9: 2270a 961676i bk10: 2308a 966011i bk11: 1594a 967392i bk12: 2216a 965163i bk13: 1640a 969095i bk14: 1972a 969376i bk15: 1418a 972626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101023 
total_CMD = 987119 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 827147 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 987119 
n_nop = 933926 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.050512 
Either_Row_CoL_Bus_Util = 0.053887 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001391 
queue_avg = 1.699406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987119 n_nop=928503 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1133
n_activity=189024 dram_eff=0.5916
bk0: 2840a 958896i bk1: 2490a 960020i bk2: 2320a 964519i bk3: 2102a 964883i bk4: 2872a 957023i bk5: 2644a 957749i bk6: 2664a 963010i bk7: 2466a 962754i bk8: 3128a 956662i bk9: 2982a 955601i bk10: 2320a 963857i bk11: 2084a 963231i bk12: 2264a 963711i bk13: 2014a 965266i bk14: 1984a 968901i bk15: 1768a 969131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.113287 
total_CMD = 987119 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 815916 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 987119 
n_nop = 928503 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002808 
CoL_Bus_Util = 0.056644 
Either_Row_CoL_Bus_Util = 0.059381 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001194 
queue_avg = 2.067374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987119 n_nop=934258 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.1005
n_activity=177126 dram_eff=0.5602
bk0: 2058a 963961i bk1: 2718a 960861i bk2: 1816a 968116i bk3: 2272a 966662i bk4: 2178a 963179i bk5: 2800a 960116i bk6: 2044a 965262i bk7: 2616a 963862i bk8: 2232a 962334i bk9: 3074a 958130i bk10: 1660a 968704i bk11: 2220a 964901i bk12: 1632a 968816i bk13: 2212a 964665i bk14: 1436a 972120i bk15: 1940a 969591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.100519 
total_CMD = 987119 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 827986 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 987119 
n_nop = 934258 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003351 
CoL_Bus_Util = 0.050259 
Either_Row_CoL_Bus_Util = 0.053551 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001116 
queue_avg = 1.670303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987119 n_nop=929051 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1123
n_activity=186134 dram_eff=0.5954
bk0: 2460a 959949i bk1: 2728a 959929i bk2: 2124a 965861i bk3: 2296a 965406i bk4: 2620a 958401i bk5: 2848a 957727i bk6: 2500a 963756i bk7: 2644a 961856i bk8: 2942a 957451i bk9: 3104a 956300i bk10: 2090a 965819i bk11: 2232a 963545i bk12: 2014a 965200i bk13: 2240a 963908i bk14: 1770a 969835i bk15: 1952a 968135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.112264 
total_CMD = 987119 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 817695 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 987119 
n_nop = 929051 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002747 
CoL_Bus_Util = 0.056132 
Either_Row_CoL_Bus_Util = 0.058826 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.000913 
queue_avg = 2.043375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04337

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115652, Miss = 15990, Miss_rate = 0.138, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 138162, Miss = 19904, Miss_rate = 0.144, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 129446, Miss = 18992, Miss_rate = 0.147, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 120368, Miss = 20220, Miss_rate = 0.168, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 137300, Miss = 20100, Miss_rate = 0.146, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 115768, Miss = 15838, Miss_rate = 0.137, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 119708, Miss = 20392, Miss_rate = 0.170, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 130422, Miss = 18904, Miss_rate = 0.145, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 114630, Miss = 15912, Miss_rate = 0.139, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 137422, Miss = 19860, Miss_rate = 0.145, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 129932, Miss = 18866, Miss_rate = 0.145, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 119116, Miss = 20044, Miss_rate = 0.168, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1507926
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1492
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 867013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 257226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48191
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 260804
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 59988
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1507926
icnt_total_pkts_simt_to_mem=572592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.22553
	minimum = 5
	maximum = 18
Network latency average = 5.2171
	minimum = 5
	maximum = 18
Slowest packet = 1938022
Flit latency average = 5.18413
	minimum = 5
	maximum = 18
Slowest flit = 2067804
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0173276
	minimum = 0.00602922 (at node 12)
	maximum = 0.0616835 (at node 16)
Accepted packet rate average = 0.0173276
	minimum = 0.00502435 (at node 17)
	maximum = 0.0292185 (at node 0)
Injected flit rate average = 0.0182151
	minimum = 0.00722733 (at node 12)
	maximum = 0.0616835 (at node 16)
Accepted flit rate average= 0.0182151
	minimum = 0.00579733 (at node 17)
	maximum = 0.0292185 (at node 0)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7353 (35 samples)
	minimum = 5 (35 samples)
	maximum = 218.743 (35 samples)
Network latency average = 18.6134 (35 samples)
	minimum = 5 (35 samples)
	maximum = 216.2 (35 samples)
Flit latency average = 17.9031 (35 samples)
	minimum = 5 (35 samples)
	maximum = 215.486 (35 samples)
Fragmentation average = 0.00217487 (35 samples)
	minimum = 0 (35 samples)
	maximum = 74.2286 (35 samples)
Injected packet rate average = 0.0727608 (35 samples)
	minimum = 0.0276911 (35 samples)
	maximum = 0.193373 (35 samples)
Accepted packet rate average = 0.0727608 (35 samples)
	minimum = 0.0248145 (35 samples)
	maximum = 0.108275 (35 samples)
Injected flit rate average = 0.077622 (35 samples)
	minimum = 0.0359564 (35 samples)
	maximum = 0.19355 (35 samples)
Accepted flit rate average = 0.077622 (35 samples)
	minimum = 0.0336406 (35 samples)
	maximum = 0.108275 (35 samples)
Injected packet size average = 1.06681 (35 samples)
Accepted packet size average = 1.06681 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 22 sec (382 sec)
gpgpu_simulation_rate = 486690 (inst/sec)
gpgpu_simulation_rate = 2796 (cycle/sec)
gpgpu_silicon_slowdown = 357653x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 17398
gpu_sim_insn = 9523200
gpu_ipc =     547.3733
gpu_tot_sim_cycle = 1085726
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     180.0077
gpu_tot_issued_cta = 8264
gpu_occupancy = 77.0724% 
gpu_tot_occupancy = 34.9800% 
max_total_param_size = 0
gpu_stall_dramfull = 131180
gpu_stall_icnt2sh    = 255424
partiton_level_parallism =       1.2675
partiton_level_parallism_total  =       0.4276
partiton_level_parallism_util =       1.9104
partiton_level_parallism_util_total  =       1.8036
L2_BW  =     138.6973 GB/Sec
L2_BW_total  =      46.6662 GB/Sec
gpu_total_sim_rate=489822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 46002
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35784
L1D_cache:
	L1D_cache_core[0]: Access = 35593, Miss = 21430, Miss_rate = 0.602, Pending_hits = 2407, Reservation_fails = 12847
	L1D_cache_core[1]: Access = 35305, Miss = 21305, Miss_rate = 0.603, Pending_hits = 2128, Reservation_fails = 14105
	L1D_cache_core[2]: Access = 35513, Miss = 21383, Miss_rate = 0.602, Pending_hits = 2226, Reservation_fails = 12844
	L1D_cache_core[3]: Access = 35387, Miss = 21401, Miss_rate = 0.605, Pending_hits = 2239, Reservation_fails = 13833
	L1D_cache_core[4]: Access = 35515, Miss = 21365, Miss_rate = 0.602, Pending_hits = 2287, Reservation_fails = 12463
	L1D_cache_core[5]: Access = 35546, Miss = 21666, Miss_rate = 0.610, Pending_hits = 2317, Reservation_fails = 13354
	L1D_cache_core[6]: Access = 35850, Miss = 21820, Miss_rate = 0.609, Pending_hits = 2098, Reservation_fails = 12336
	L1D_cache_core[7]: Access = 35786, Miss = 21357, Miss_rate = 0.597, Pending_hits = 2213, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 35643, Miss = 21517, Miss_rate = 0.604, Pending_hits = 2362, Reservation_fails = 13165
	L1D_cache_core[9]: Access = 35547, Miss = 21214, Miss_rate = 0.597, Pending_hits = 2241, Reservation_fails = 11903
	L1D_cache_core[10]: Access = 35308, Miss = 21128, Miss_rate = 0.598, Pending_hits = 2296, Reservation_fails = 12174
	L1D_cache_core[11]: Access = 35357, Miss = 21365, Miss_rate = 0.604, Pending_hits = 2174, Reservation_fails = 13072
	L1D_cache_core[12]: Access = 35565, Miss = 21167, Miss_rate = 0.595, Pending_hits = 2540, Reservation_fails = 13069
	L1D_cache_core[13]: Access = 35516, Miss = 21254, Miss_rate = 0.598, Pending_hits = 2406, Reservation_fails = 11020
	L1D_cache_core[14]: Access = 35659, Miss = 21636, Miss_rate = 0.607, Pending_hits = 2308, Reservation_fails = 15418
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 321008
	L1D_total_cache_miss_rate = 0.6022
	L1D_total_cache_pending_hits = 34242
	L1D_total_cache_reservation_fails = 192351
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 312353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3148418
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35784
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136802
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3194420

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 170753
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21343
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35784
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33549, 19878, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 352566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312353
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1268549	W0_Idle:7943688	W0_Scoreboard:7121593	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2498824 {8:312353,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49976480 {40:1249412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849052 	561149 	104480 	8365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14144 	737 	164 	398042 	22684 	20397 	6980 	1063 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	176885 	215629 	201690 	248513 	527822 	152483 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	839 	349 	23 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6324      4992      6218      5555      5177      4329      5587      4625      4718      3915      5072      5154      4719      4791      5399      5384
dram[1]:       5041      3081      5200      3524      4973      2928      5440      3324      4253      2927      4664      3709      4332      3328      4881      4129
dram[2]:       4906      5871      5397      6235      4323      4996      4403      5632      3857      4454      4897      5167      4317      4317      5272      5269
dram[3]:       3131      4473      3464      5054      2991      4634      3219      5164      2950      3940      3494      4633      3349      4066      3973      4734
dram[4]:       5866      4852      6062      5577      5460      4224      5596      4533      4504      3824      4623      5076      4262      4535      4888      5562
dram[5]:       4547      3077      4792      3548      4591      2938      5005      3345      3925      2952      4503      3711      4133      3410      4563      4251
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       717       915       726      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        769       756       769       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       800      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       754       835       757      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       843
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003194 n_nop=950127 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.09927
n_activity=178095 dram_eff=0.5592
bk0: 2094a 980384i bk1: 2748a 976753i bk2: 1794a 983945i bk3: 2280a 981984i bk4: 2202a 978616i bk5: 2792a 975177i bk6: 2048a 982422i bk7: 2616a 978846i bk8: 2268a 977863i bk9: 3072a 974096i bk10: 1688a 984555i bk11: 2224a 981091i bk12: 1616a 984827i bk13: 2212a 982031i bk14: 1450a 988468i bk15: 1944a 985814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099267 
total_CMD = 1003194 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 843329 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1003194 
n_nop = 950127 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003361 
CoL_Bus_Util = 0.049633 
Either_Row_CoL_Bus_Util = 0.052898 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.001828 
queue_avg = 1.675386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67539
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003194 n_nop=944679 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1113
n_activity=188570 dram_eff=0.5922
bk0: 2460a 976541i bk1: 2840a 975124i bk2: 2126a 981632i bk3: 2296a 981662i bk4: 2632a 973224i bk5: 2872a 973139i bk6: 2496a 979172i bk7: 2636a 978701i bk8: 2970a 972404i bk9: 3128a 971486i bk10: 2176a 980039i bk11: 2232a 979895i bk12: 2012a 981297i bk13: 2264a 980324i bk14: 1792a 985531i bk15: 1952a 984522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.111310 
total_CMD = 1003194 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 831889 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1003194 
n_nop = 944679 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002741 
CoL_Bus_Util = 0.055655 
Either_Row_CoL_Bus_Util = 0.058329 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001162 
queue_avg = 2.037000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003194 n_nop=950001 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.0994
n_activity=178454 dram_eff=0.5588
bk0: 2774a 975816i bk1: 2088a 979729i bk2: 2296a 981603i bk3: 1770a 983464i bk4: 2808a 975069i bk5: 2202a 977670i bk6: 2640a 980211i bk7: 2024a 981670i bk8: 3078a 973924i bk9: 2270a 977751i bk10: 2308a 982086i bk11: 1594a 983467i bk12: 2216a 981238i bk13: 1640a 985170i bk14: 1972a 985451i bk15: 1418a 988701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099404 
total_CMD = 1003194 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 843222 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1003194 
n_nop = 950001 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.049702 
Either_Row_CoL_Bus_Util = 0.053024 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001391 
queue_avg = 1.672175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67218
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003194 n_nop=944578 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1115
n_activity=189024 dram_eff=0.5916
bk0: 2840a 974971i bk1: 2490a 976095i bk2: 2320a 980594i bk3: 2102a 980958i bk4: 2872a 973098i bk5: 2644a 973824i bk6: 2664a 979085i bk7: 2466a 978829i bk8: 3128a 972737i bk9: 2982a 971676i bk10: 2320a 979932i bk11: 2084a 979306i bk12: 2264a 979786i bk13: 2014a 981341i bk14: 1984a 984976i bk15: 1768a 985206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.111472 
total_CMD = 1003194 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 831991 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1003194 
n_nop = 944578 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002763 
CoL_Bus_Util = 0.055736 
Either_Row_CoL_Bus_Util = 0.058429 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001194 
queue_avg = 2.034247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03425
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003194 n_nop=950333 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.09891
n_activity=177126 dram_eff=0.5602
bk0: 2058a 980036i bk1: 2718a 976936i bk2: 1816a 984191i bk3: 2272a 982737i bk4: 2178a 979254i bk5: 2800a 976191i bk6: 2044a 981337i bk7: 2616a 979937i bk8: 2232a 978409i bk9: 3074a 974205i bk10: 1660a 984779i bk11: 2220a 980976i bk12: 1632a 984891i bk13: 2212a 980740i bk14: 1436a 988195i bk15: 1940a 985666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.098908 
total_CMD = 1003194 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 844061 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1003194 
n_nop = 950333 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003297 
CoL_Bus_Util = 0.049454 
Either_Row_CoL_Bus_Util = 0.052693 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001116 
queue_avg = 1.643539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003194 n_nop=945126 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1105
n_activity=186134 dram_eff=0.5954
bk0: 2460a 976024i bk1: 2728a 976004i bk2: 2124a 981936i bk3: 2296a 981481i bk4: 2620a 974476i bk5: 2848a 973802i bk6: 2500a 979831i bk7: 2644a 977931i bk8: 2942a 973526i bk9: 3104a 972375i bk10: 2090a 981894i bk11: 2232a 979620i bk12: 2014a 981275i bk13: 2240a 979983i bk14: 1770a 985910i bk15: 1952a 984210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110465 
total_CMD = 1003194 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 833770 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1003194 
n_nop = 945126 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002703 
CoL_Bus_Util = 0.055233 
Either_Row_CoL_Bus_Util = 0.057883 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.000913 
queue_avg = 2.010632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119472, Miss = 15990, Miss_rate = 0.134, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 147470, Miss = 19904, Miss_rate = 0.135, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 133334, Miss = 18992, Miss_rate = 0.142, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 128172, Miss = 20220, Miss_rate = 0.158, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 146672, Miss = 20100, Miss_rate = 0.137, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 119924, Miss = 15838, Miss_rate = 0.132, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 127300, Miss = 20392, Miss_rate = 0.160, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 134670, Miss = 18904, Miss_rate = 0.140, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 118446, Miss = 15912, Miss_rate = 0.134, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 147082, Miss = 19860, Miss_rate = 0.135, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 133828, Miss = 18866, Miss_rate = 0.141, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 126964, Miss = 20044, Miss_rate = 0.158, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1583334
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1421
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 929321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48491
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1249412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1583334
icnt_total_pkts_simt_to_mem=601044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.728
	minimum = 5
	maximum = 347
Network latency average = 56.2441
	minimum = 5
	maximum = 347
Slowest packet = 1999468
Flit latency average = 53.3008
	minimum = 5
	maximum = 347
Slowest flit = 2132642
Fragmentation average = 0.00603324
	minimum = 0
	maximum = 243
Injected packet rate average = 0.207474
	minimum = 0.0773652 (at node 1)
	maximum = 0.555236 (at node 24)
Accepted packet rate average = 0.207474
	minimum = 0.0671342 (at node 23)
	maximum = 0.308311 (at node 7)
Injected flit rate average = 0.221098
	minimum = 0.100356 (at node 1)
	maximum = 0.555236 (at node 24)
Accepted flit rate average= 0.221098
	minimum = 0.0917347 (at node 23)
	maximum = 0.308311 (at node 7)
Injected packet length average = 1.06567
Accepted packet length average = 1.06567
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.874 (36 samples)
	minimum = 5 (36 samples)
	maximum = 222.306 (36 samples)
Network latency average = 19.6586 (36 samples)
	minimum = 5 (36 samples)
	maximum = 219.833 (36 samples)
Flit latency average = 18.8863 (36 samples)
	minimum = 5 (36 samples)
	maximum = 219.139 (36 samples)
Fragmentation average = 0.00228205 (36 samples)
	minimum = 0 (36 samples)
	maximum = 78.9167 (36 samples)
Injected packet rate average = 0.0765028 (36 samples)
	minimum = 0.0290709 (36 samples)
	maximum = 0.203425 (36 samples)
Accepted packet rate average = 0.0765028 (36 samples)
	minimum = 0.0259901 (36 samples)
	maximum = 0.113831 (36 samples)
Injected flit rate average = 0.0816074 (36 samples)
	minimum = 0.0377453 (36 samples)
	maximum = 0.203597 (36 samples)
Accepted flit rate average = 0.0816074 (36 samples)
	minimum = 0.0352543 (36 samples)
	maximum = 0.113831 (36 samples)
Injected packet size average = 1.06672 (36 samples)
Accepted packet size average = 1.06672 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 39 sec (399 sec)
gpgpu_simulation_rate = 489822 (inst/sec)
gpgpu_simulation_rate = 2721 (cycle/sec)
gpgpu_silicon_slowdown = 367511x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1112181
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     175.7438
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.9033% 
max_total_param_size = 0
gpu_stall_dramfull = 131180
gpu_stall_icnt2sh    = 255424
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4175
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8035
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      45.5602 GB/Sec
gpu_total_sim_rate=487428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 46014
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35784
L1D_cache:
	L1D_cache_core[0]: Access = 35593, Miss = 21430, Miss_rate = 0.602, Pending_hits = 2407, Reservation_fails = 12847
	L1D_cache_core[1]: Access = 35305, Miss = 21305, Miss_rate = 0.603, Pending_hits = 2128, Reservation_fails = 14105
	L1D_cache_core[2]: Access = 35513, Miss = 21383, Miss_rate = 0.602, Pending_hits = 2226, Reservation_fails = 12844
	L1D_cache_core[3]: Access = 35387, Miss = 21401, Miss_rate = 0.605, Pending_hits = 2239, Reservation_fails = 13833
	L1D_cache_core[4]: Access = 35515, Miss = 21365, Miss_rate = 0.602, Pending_hits = 2287, Reservation_fails = 12463
	L1D_cache_core[5]: Access = 35546, Miss = 21666, Miss_rate = 0.610, Pending_hits = 2317, Reservation_fails = 13354
	L1D_cache_core[6]: Access = 35850, Miss = 21820, Miss_rate = 0.609, Pending_hits = 2098, Reservation_fails = 12336
	L1D_cache_core[7]: Access = 35786, Miss = 21357, Miss_rate = 0.597, Pending_hits = 2213, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 35643, Miss = 21517, Miss_rate = 0.604, Pending_hits = 2362, Reservation_fails = 13165
	L1D_cache_core[9]: Access = 35547, Miss = 21214, Miss_rate = 0.597, Pending_hits = 2241, Reservation_fails = 11903
	L1D_cache_core[10]: Access = 35308, Miss = 21128, Miss_rate = 0.598, Pending_hits = 2296, Reservation_fails = 12174
	L1D_cache_core[11]: Access = 35388, Miss = 21381, Miss_rate = 0.604, Pending_hits = 2174, Reservation_fails = 13072
	L1D_cache_core[12]: Access = 35565, Miss = 21167, Miss_rate = 0.595, Pending_hits = 2540, Reservation_fails = 13069
	L1D_cache_core[13]: Access = 35516, Miss = 21254, Miss_rate = 0.598, Pending_hits = 2406, Reservation_fails = 11020
	L1D_cache_core[14]: Access = 35659, Miss = 21636, Miss_rate = 0.607, Pending_hits = 2308, Reservation_fails = 15418
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 321024
	L1D_total_cache_miss_rate = 0.6022
	L1D_total_cache_pending_hits = 34242
	L1D_total_cache_reservation_fails = 192351
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 312369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3150078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46014
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35784
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136817
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3196092

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 170753
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21343
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35784
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33549, 19878, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 353070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312369
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1268549	W0_Idle:7973877	W0_Scoreboard:7141363	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2498952 {8:312369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49979040 {40:1249476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849146 	561149 	104480 	8365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14156 	737 	164 	398073 	22684 	20397 	6980 	1063 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	176979 	215629 	201690 	248513 	527822 	152483 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	849 	349 	23 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6324      4992      6218      5555      5177      4329      5587      4625      4718      3915      5072      5154      4719      4791      5399      5384
dram[1]:       5041      3084      5200      3524      4973      2928      5440      3324      4253      2927      4664      3709      4332      3328      4881      4129
dram[2]:       4906      5871      5397      6235      4323      4996      4403      5632      3857      4454      4897      5167      4317      4317      5272      5269
dram[3]:       3135      4473      3464      5054      2991      4634      3219      5164      2950      3940      3494      4633      3349      4066      3973      4734
dram[4]:       5866      4852      6062      5577      5460      4224      5596      4533      4504      3824      4623      5076      4262      4535      4888      5562
dram[5]:       4547      3080      4792      3548      4591      2938      5005      3345      3925      2952      4503      3711      4133      3410      4563      4251
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       717       915       726      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        769       756       769       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       800      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       754       835       757      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       843
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1027638 n_nop=974571 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.09691
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1004828i bk1: 2748a 1001197i bk2: 1794a 1008389i bk3: 2280a 1006428i bk4: 2202a 1003060i bk5: 2792a 999621i bk6: 2048a 1006866i bk7: 2616a 1003290i bk8: 2268a 1002307i bk9: 3072a 998540i bk10: 1688a 1008999i bk11: 2224a 1005535i bk12: 1616a 1009271i bk13: 2212a 1006475i bk14: 1450a 1012912i bk15: 1944a 1010258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096906 
total_CMD = 1027638 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 867773 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1027638 
n_nop = 974571 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003281 
CoL_Bus_Util = 0.048453 
Either_Row_CoL_Bus_Util = 0.051640 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.001828 
queue_avg = 1.635534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1027638 n_nop=969123 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1087
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1000985i bk1: 2840a 999568i bk2: 2126a 1006076i bk3: 2296a 1006106i bk4: 2632a 997668i bk5: 2872a 997583i bk6: 2496a 1003616i bk7: 2636a 1003145i bk8: 2970a 996848i bk9: 3128a 995930i bk10: 2176a 1004483i bk11: 2232a 1004339i bk12: 2012a 1005741i bk13: 2264a 1004768i bk14: 1792a 1009975i bk15: 1952a 1008966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.108663 
total_CMD = 1027638 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 856333 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1027638 
n_nop = 969123 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002676 
CoL_Bus_Util = 0.054331 
Either_Row_CoL_Bus_Util = 0.056941 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001162 
queue_avg = 1.988547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1027638 n_nop=974445 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.09704
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1000260i bk1: 2088a 1004173i bk2: 2296a 1006047i bk3: 1770a 1007908i bk4: 2808a 999513i bk5: 2202a 1002114i bk6: 2640a 1004655i bk7: 2024a 1006114i bk8: 3078a 998368i bk9: 2270a 1002195i bk10: 2308a 1006530i bk11: 1594a 1007911i bk12: 2216a 1005682i bk13: 1640a 1009614i bk14: 1972a 1009895i bk15: 1418a 1013145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097040 
total_CMD = 1027638 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 867666 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1027638 
n_nop = 974445 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003314 
CoL_Bus_Util = 0.048520 
Either_Row_CoL_Bus_Util = 0.051762 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.001391 
queue_avg = 1.632400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1027638 n_nop=969022 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1088
n_activity=189024 dram_eff=0.5916
bk0: 2840a 999415i bk1: 2490a 1000539i bk2: 2320a 1005038i bk3: 2102a 1005402i bk4: 2872a 997542i bk5: 2644a 998268i bk6: 2664a 1003529i bk7: 2466a 1003273i bk8: 3128a 997181i bk9: 2982a 996120i bk10: 2320a 1004376i bk11: 2084a 1003750i bk12: 2264a 1004230i bk13: 2014a 1005785i bk14: 1984a 1009420i bk15: 1768a 1009650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.108820 
total_CMD = 1027638 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 856435 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1027638 
n_nop = 969022 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002697 
CoL_Bus_Util = 0.054410 
Either_Row_CoL_Bus_Util = 0.057040 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001194 
queue_avg = 1.985859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1027638 n_nop=974777 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.09656
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1004480i bk1: 2718a 1001380i bk2: 1816a 1008635i bk3: 2272a 1007181i bk4: 2178a 1003698i bk5: 2800a 1000635i bk6: 2044a 1005781i bk7: 2616a 1004381i bk8: 2232a 1002853i bk9: 3074a 998649i bk10: 1660a 1009223i bk11: 2220a 1005420i bk12: 1632a 1009335i bk13: 2212a 1005184i bk14: 1436a 1012639i bk15: 1940a 1010110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.096555 
total_CMD = 1027638 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 868505 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1027638 
n_nop = 974777 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003219 
CoL_Bus_Util = 0.048278 
Either_Row_CoL_Bus_Util = 0.051439 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001116 
queue_avg = 1.604444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1027638 n_nop=969570 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1078
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1000468i bk1: 2728a 1000448i bk2: 2124a 1006380i bk3: 2296a 1005925i bk4: 2620a 998920i bk5: 2848a 998246i bk6: 2500a 1004275i bk7: 2644a 1002375i bk8: 2942a 997970i bk9: 3104a 996819i bk10: 2090a 1006338i bk11: 2232a 1004064i bk12: 2014a 1005719i bk13: 2240a 1004427i bk14: 1770a 1010354i bk15: 1952a 1008654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107838 
total_CMD = 1027638 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 858214 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1027638 
n_nop = 969570 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002639 
CoL_Bus_Util = 0.053919 
Either_Row_CoL_Bus_Util = 0.056506 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.000913 
queue_avg = 1.962806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119480, Miss = 15990, Miss_rate = 0.134, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 147470, Miss = 19904, Miss_rate = 0.135, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 133342, Miss = 18992, Miss_rate = 0.142, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 128202, Miss = 20220, Miss_rate = 0.158, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 146680, Miss = 20100, Miss_rate = 0.137, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 119924, Miss = 15838, Miss_rate = 0.132, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 127342, Miss = 20392, Miss_rate = 0.160, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 134670, Miss = 18904, Miss_rate = 0.140, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 118454, Miss = 15912, Miss_rate = 0.134, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 147082, Miss = 19860, Miss_rate = 0.135, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 133836, Miss = 18866, Miss_rate = 0.141, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 126994, Miss = 20044, Miss_rate = 0.158, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1583476
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1421
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 929385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48539
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1249476
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273634
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1583476
icnt_total_pkts_simt_to_mem=601102
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2047712
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2184378
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 11)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 11)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4531 (37 samples)
	minimum = 5 (37 samples)
	maximum = 216.622 (37 samples)
Network latency average = 19.2647 (37 samples)
	minimum = 5 (37 samples)
	maximum = 214.054 (37 samples)
Flit latency average = 18.511 (37 samples)
	minimum = 5 (37 samples)
	maximum = 213.351 (37 samples)
Fragmentation average = 0.00222037 (37 samples)
	minimum = 0 (37 samples)
	maximum = 76.7838 (37 samples)
Injected packet rate average = 0.0744422 (37 samples)
	minimum = 0.0282852 (37 samples)
	maximum = 0.197971 (37 samples)
Accepted packet rate average = 0.0744422 (37 samples)
	minimum = 0.0252876 (37 samples)
	maximum = 0.1109 (37 samples)
Injected flit rate average = 0.0794094 (37 samples)
	minimum = 0.0367252 (37 samples)
	maximum = 0.198154 (37 samples)
Accepted flit rate average = 0.0794094 (37 samples)
	minimum = 0.0343015 (37 samples)
	maximum = 0.1109 (37 samples)
Injected packet size average = 1.06673 (37 samples)
Accepted packet size average = 1.06673 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 41 sec (401 sec)
gpgpu_simulation_rate = 487428 (inst/sec)
gpgpu_simulation_rate = 2773 (cycle/sec)
gpgpu_silicon_slowdown = 360620x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 25901
gpu_sim_insn = 373920
gpu_ipc =      14.4365
gpu_tot_sim_cycle = 1138082
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     172.0727
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6346% 
gpu_tot_occupancy = 33.8503% 
max_total_param_size = 0
gpu_stall_dramfull = 131180
gpu_stall_icnt2sh    = 255424
partiton_level_parallism =       0.1000
partiton_level_parallism_total  =       0.4102
partiton_level_parallism_util =       1.0792
partiton_level_parallism_util_total  =       1.7968
L2_BW  =      11.3441 GB/Sec
L2_BW_total  =      44.7815 GB/Sec
gpu_total_sim_rate=483537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 47486
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35784
L1D_cache:
	L1D_cache_core[0]: Access = 35751, Miss = 21510, Miss_rate = 0.602, Pending_hits = 2423, Reservation_fails = 12847
	L1D_cache_core[1]: Access = 35384, Miss = 21353, Miss_rate = 0.603, Pending_hits = 2128, Reservation_fails = 14105
	L1D_cache_core[2]: Access = 35592, Miss = 21431, Miss_rate = 0.602, Pending_hits = 2226, Reservation_fails = 12844
	L1D_cache_core[3]: Access = 35466, Miss = 21449, Miss_rate = 0.605, Pending_hits = 2239, Reservation_fails = 13833
	L1D_cache_core[4]: Access = 35594, Miss = 21413, Miss_rate = 0.602, Pending_hits = 2287, Reservation_fails = 12463
	L1D_cache_core[5]: Access = 35625, Miss = 21714, Miss_rate = 0.610, Pending_hits = 2317, Reservation_fails = 13354
	L1D_cache_core[6]: Access = 35929, Miss = 21868, Miss_rate = 0.609, Pending_hits = 2098, Reservation_fails = 12336
	L1D_cache_core[7]: Access = 35865, Miss = 21405, Miss_rate = 0.597, Pending_hits = 2213, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 35722, Miss = 21565, Miss_rate = 0.604, Pending_hits = 2362, Reservation_fails = 13165
	L1D_cache_core[9]: Access = 35626, Miss = 21262, Miss_rate = 0.597, Pending_hits = 2241, Reservation_fails = 11903
	L1D_cache_core[10]: Access = 35387, Miss = 21176, Miss_rate = 0.598, Pending_hits = 2296, Reservation_fails = 12174
	L1D_cache_core[11]: Access = 35467, Miss = 21429, Miss_rate = 0.604, Pending_hits = 2174, Reservation_fails = 13072
	L1D_cache_core[12]: Access = 35723, Miss = 21231, Miss_rate = 0.594, Pending_hits = 2548, Reservation_fails = 13069
	L1D_cache_core[13]: Access = 35674, Miss = 21342, Miss_rate = 0.598, Pending_hits = 2422, Reservation_fails = 11020
	L1D_cache_core[14]: Access = 35817, Miss = 21724, Miss_rate = 0.607, Pending_hits = 2324, Reservation_fails = 15418
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 321872
	L1D_total_cache_miss_rate = 0.6021
	L1D_total_cache_pending_hits = 34298
	L1D_total_cache_reservation_fails = 192351
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 313201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 192199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193617
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3160196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35784
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 397216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 137406
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3207682

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 170753
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21343
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35784
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34755, 21084, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 357326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313201
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1271681	W0_Idle:8476273	W0_Scoreboard:7378819	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2505608 {8:313201,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50112160 {40:1252804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	853652 	561149 	104480 	8365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15287 	770 	169 	399494 	22684 	20397 	6980 	1063 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181056 	216058 	201690 	248513 	527822 	152483 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	881 	349 	23 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6346      5009      6218      5555      5177      4329      5587      4625      4718      3915      5072      5154      4719      4791      5399      5384
dram[1]:       5058      3152      5200      3537      4973      2937      5440      3335      4253      2936      4664      3717      4332      3334      4881      4136
dram[2]:       4921      5892      5397      6235      4323      4996      4403      5632      3857      4454      4897      5167      4317      4317      5272      5269
dram[3]:       3208      4489      3476      5054      3000      4634      3229      5164      2959      3940      3502      4633      3356      4066      3981      4734
dram[4]:       5891      4867      6062      5577      5460      4224      5596      4533      4504      3824      4623      5076      4262      4535      4888      5562
dram[5]:       4566      3146      4792      3561      4591      2948      5005      3356      3925      2961      4503      3720      4133      3416      4563      4258
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       717       915       726      1245      1188      1351      1239      1358      1280      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        769       756       769       913      1317      1280      1257      1265      1180      1332      1542      1465      1158      1034       800      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       754       835       757      1428      1301      1389      1293      1353      1291      1448      1388      1020      1277      1028       843
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051570 n_nop=998503 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.0947
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1028760i bk1: 2748a 1025129i bk2: 1794a 1032321i bk3: 2280a 1030360i bk4: 2202a 1026992i bk5: 2792a 1023553i bk6: 2048a 1030798i bk7: 2616a 1027222i bk8: 2268a 1026239i bk9: 3072a 1022472i bk10: 1688a 1032931i bk11: 2224a 1029467i bk12: 1616a 1033203i bk13: 2212a 1030407i bk14: 1450a 1036844i bk15: 1944a 1034190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094700 
total_CMD = 1051570 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 891705 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1051570 
n_nop = 998503 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003207 
CoL_Bus_Util = 0.047350 
Either_Row_CoL_Bus_Util = 0.050465 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001828 
queue_avg = 1.598312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59831
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051570 n_nop=993055 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1062
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1024917i bk1: 2840a 1023500i bk2: 2126a 1030008i bk3: 2296a 1030038i bk4: 2632a 1021600i bk5: 2872a 1021515i bk6: 2496a 1027548i bk7: 2636a 1027077i bk8: 2970a 1020780i bk9: 3128a 1019862i bk10: 2176a 1028415i bk11: 2232a 1028271i bk12: 2012a 1029673i bk13: 2264a 1028700i bk14: 1792a 1033907i bk15: 1952a 1032898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.106190 
total_CMD = 1051570 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 880265 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1051570 
n_nop = 993055 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002615 
CoL_Bus_Util = 0.053095 
Either_Row_CoL_Bus_Util = 0.055645 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001162 
queue_avg = 1.943290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051570 n_nop=998377 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.09483
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1024192i bk1: 2088a 1028105i bk2: 2296a 1029979i bk3: 1770a 1031840i bk4: 2808a 1023445i bk5: 2202a 1026046i bk6: 2640a 1028587i bk7: 2024a 1030046i bk8: 3078a 1022300i bk9: 2270a 1026127i bk10: 2308a 1030462i bk11: 1594a 1031843i bk12: 2216a 1029614i bk13: 1640a 1033546i bk14: 1972a 1033827i bk15: 1418a 1037077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094832 
total_CMD = 1051570 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 891598 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1051570 
n_nop = 998377 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003239 
CoL_Bus_Util = 0.047416 
Either_Row_CoL_Bus_Util = 0.050584 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001391 
queue_avg = 1.595249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051570 n_nop=992954 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1063
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1023347i bk1: 2490a 1024471i bk2: 2320a 1028970i bk3: 2102a 1029334i bk4: 2872a 1021474i bk5: 2644a 1022200i bk6: 2664a 1027461i bk7: 2466a 1027205i bk8: 3128a 1021113i bk9: 2982a 1020052i bk10: 2320a 1028308i bk11: 2084a 1027682i bk12: 2264a 1028162i bk13: 2014a 1029717i bk14: 1984a 1033352i bk15: 1768a 1033582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.106344 
total_CMD = 1051570 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 880367 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1051570 
n_nop = 992954 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002636 
CoL_Bus_Util = 0.053172 
Either_Row_CoL_Bus_Util = 0.055741 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001194 
queue_avg = 1.940664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051570 n_nop=998709 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.09436
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1028412i bk1: 2718a 1025312i bk2: 1816a 1032567i bk3: 2272a 1031113i bk4: 2178a 1027630i bk5: 2800a 1024567i bk6: 2044a 1029713i bk7: 2616a 1028313i bk8: 2232a 1026785i bk9: 3074a 1022581i bk10: 1660a 1033155i bk11: 2220a 1029352i bk12: 1632a 1033267i bk13: 2212a 1029116i bk14: 1436a 1036571i bk15: 1940a 1034042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.094358 
total_CMD = 1051570 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 892437 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1051570 
n_nop = 998709 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003146 
CoL_Bus_Util = 0.047179 
Either_Row_CoL_Bus_Util = 0.050269 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001116 
queue_avg = 1.567930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051570 n_nop=993502 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1054
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1024400i bk1: 2728a 1024380i bk2: 2124a 1030312i bk3: 2296a 1029857i bk4: 2620a 1022852i bk5: 2848a 1022178i bk6: 2500a 1028207i bk7: 2644a 1026307i bk8: 2942a 1021902i bk9: 3104a 1020751i bk10: 2090a 1030270i bk11: 2232a 1027996i bk12: 2014a 1029651i bk13: 2240a 1028359i bk14: 1770a 1034286i bk15: 1952a 1032586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105383 
total_CMD = 1051570 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 882146 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1051570 
n_nop = 993502 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002579 
CoL_Bus_Util = 0.052692 
Either_Row_CoL_Bus_Util = 0.055220 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000913 
queue_avg = 1.918136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120020, Miss = 15990, Miss_rate = 0.133, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 148086, Miss = 19904, Miss_rate = 0.134, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 133822, Miss = 18992, Miss_rate = 0.142, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 129794, Miss = 20220, Miss_rate = 0.156, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 147160, Miss = 20100, Miss_rate = 0.137, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 120404, Miss = 15838, Miss_rate = 0.132, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 128866, Miss = 20392, Miss_rate = 0.158, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 135150, Miss = 18904, Miss_rate = 0.140, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 118950, Miss = 15912, Miss_rate = 0.134, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 147562, Miss = 19860, Miss_rate = 0.135, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 134388, Miss = 18866, Miss_rate = 0.140, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 128456, Miss = 20044, Miss_rate = 0.156, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1592658
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1413
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 932713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 271234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53215
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1252804
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 274812
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65012
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1592658
icnt_total_pkts_simt_to_mem=604281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18671
	minimum = 5
	maximum = 18
Network latency average = 5.18026
	minimum = 5
	maximum = 18
Slowest packet = 2047771
Flit latency average = 5.13535
	minimum = 5
	maximum = 18
Slowest flit = 2184588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0168333
	minimum = 0.00602293 (at node 11)
	maximum = 0.0614648 (at node 18)
Accepted packet rate average = 0.0168333
	minimum = 0.00501911 (at node 17)
	maximum = 0.0291881 (at node 0)
Injected flit rate average = 0.0176756
	minimum = 0.0072198 (at node 11)
	maximum = 0.0614648 (at node 18)
Accepted flit rate average= 0.0176756
	minimum = 0.00579128 (at node 17)
	maximum = 0.0291881 (at node 0)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0514 (38 samples)
	minimum = 5 (38 samples)
	maximum = 211.395 (38 samples)
Network latency average = 18.894 (38 samples)
	minimum = 5 (38 samples)
	maximum = 208.895 (38 samples)
Flit latency average = 18.159 (38 samples)
	minimum = 5 (38 samples)
	maximum = 208.211 (38 samples)
Fragmentation average = 0.00216194 (38 samples)
	minimum = 0 (38 samples)
	maximum = 74.7632 (38 samples)
Injected packet rate average = 0.0729262 (38 samples)
	minimum = 0.0276994 (38 samples)
	maximum = 0.194379 (38 samples)
Accepted packet rate average = 0.0729262 (38 samples)
	minimum = 0.0247542 (38 samples)
	maximum = 0.10875 (38 samples)
Injected flit rate average = 0.0777848 (38 samples)
	minimum = 0.0359487 (38 samples)
	maximum = 0.194557 (38 samples)
Accepted flit rate average = 0.0777848 (38 samples)
	minimum = 0.0335513 (38 samples)
	maximum = 0.10875 (38 samples)
Injected packet size average = 1.06662 (38 samples)
Accepted packet size average = 1.06662 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 45 sec (405 sec)
gpgpu_simulation_rate = 483537 (inst/sec)
gpgpu_simulation_rate = 2810 (cycle/sec)
gpgpu_silicon_slowdown = 355871x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 17035
gpu_sim_insn = 8594688
gpu_ipc =     504.5311
gpu_tot_sim_cycle = 1155117
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     176.9756
gpu_tot_issued_cta = 8645
gpu_occupancy = 76.9974% 
gpu_tot_occupancy = 34.7520% 
max_total_param_size = 0
gpu_stall_dramfull = 145784
gpu_stall_icnt2sh    = 268073
partiton_level_parallism =       1.1562
partiton_level_parallism_total  =       0.4212
partiton_level_parallism_util =       1.8432
partiton_level_parallism_util_total  =       1.7986
L2_BW  =     126.2943 GB/Sec
L2_BW_total  =      45.9836 GB/Sec
gpu_total_sim_rate=486732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 48962
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35966
L1D_cache:
	L1D_cache_core[0]: Access = 37287, Miss = 22461, Miss_rate = 0.602, Pending_hits = 2508, Reservation_fails = 14303
	L1D_cache_core[1]: Access = 36792, Miss = 22213, Miss_rate = 0.604, Pending_hits = 2245, Reservation_fails = 15261
	L1D_cache_core[2]: Access = 37128, Miss = 22351, Miss_rate = 0.602, Pending_hits = 2358, Reservation_fails = 13250
	L1D_cache_core[3]: Access = 37002, Miss = 22455, Miss_rate = 0.607, Pending_hits = 2326, Reservation_fails = 14732
	L1D_cache_core[4]: Access = 37258, Miss = 22411, Miss_rate = 0.602, Pending_hits = 2418, Reservation_fails = 12756
	L1D_cache_core[5]: Access = 37225, Miss = 22643, Miss_rate = 0.608, Pending_hits = 2451, Reservation_fails = 13718
	L1D_cache_core[6]: Access = 37529, Miss = 22868, Miss_rate = 0.609, Pending_hits = 2224, Reservation_fails = 13173
	L1D_cache_core[7]: Access = 37337, Miss = 22261, Miss_rate = 0.596, Pending_hits = 2341, Reservation_fails = 11241
	L1D_cache_core[8]: Access = 37194, Miss = 22400, Miss_rate = 0.602, Pending_hits = 2562, Reservation_fails = 13464
	L1D_cache_core[9]: Access = 37162, Miss = 22256, Miss_rate = 0.599, Pending_hits = 2323, Reservation_fails = 12317
	L1D_cache_core[10]: Access = 36859, Miss = 22108, Miss_rate = 0.600, Pending_hits = 2408, Reservation_fails = 13053
	L1D_cache_core[11]: Access = 36939, Miss = 22313, Miss_rate = 0.604, Pending_hits = 2268, Reservation_fails = 13489
	L1D_cache_core[12]: Access = 37259, Miss = 22155, Miss_rate = 0.595, Pending_hits = 2635, Reservation_fails = 13318
	L1D_cache_core[13]: Access = 37338, Miss = 22376, Miss_rate = 0.599, Pending_hits = 2507, Reservation_fails = 12392
	L1D_cache_core[14]: Access = 37417, Miss = 22730, Miss_rate = 0.607, Pending_hits = 2427, Reservation_fails = 16774
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 336001
	L1D_total_cache_miss_rate = 0.6024
	L1D_total_cache_pending_hits = 36001
	L1D_total_cache_reservation_fails = 203241
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 203089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3294456
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35966
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143182
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3343418

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 178039
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35966
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35220, 21549, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 370413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327046
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1330946	W0_Idle:8482505	W0_Scoreboard:7545686	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2616368 {8:327046,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52327360 {40:1308184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	890561 	577728 	116625 	9664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15344 	788 	169 	414060 	24007 	22442 	8556 	1174 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185733 	225226 	209954 	257165 	559085 	157391 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	891 	370 	25 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6749      5354      6308      5612      5248      4375      5661      4672      4776      3955      5130      5196      4761      4816      5449      5418
dram[1]:       5393      4620      5270      4351      5025      3719      5497      3958      4295      3342      4702      4115      4364      3684      4915      4540
dram[2]:       5198      6306      5454      6331      4369      5067      4449      5708      3895      4510      4935      5223      4341      4360      5304      5326
dram[3]:       4690      4815      4275      5122      3782      4686      3909      5221      3386      3982      3925      4671      3739      4098      4428      4769
dram[4]:       6408      5147      6153      5636      5533      4272      5672      4582      4563      3863      4685      5115      4306      4560      4944      5596
dram[5]:       4966      4101      4858      4159      4642      3553      5063      3834      3967      3228      4544      4026      4167      3620      4599      4502
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1435      1358      1280      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1098       913      1433      1280      1442      1265      1180      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       777       835      1127      1428      1393      1389      1401      1353      1291      1448      1388      1020      1277      1028       843
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067310 n_nop=1014243 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.0933
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1044500i bk1: 2748a 1040869i bk2: 1794a 1048061i bk3: 2280a 1046100i bk4: 2202a 1042732i bk5: 2792a 1039293i bk6: 2048a 1046538i bk7: 2616a 1042962i bk8: 2268a 1041979i bk9: 3072a 1038212i bk10: 1688a 1048671i bk11: 2224a 1045207i bk12: 1616a 1048943i bk13: 2212a 1046147i bk14: 1450a 1052584i bk15: 1944a 1049930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093304 
total_CMD = 1067310 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 907445 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1067310 
n_nop = 1014243 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003159 
CoL_Bus_Util = 0.046652 
Either_Row_CoL_Bus_Util = 0.049720 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001828 
queue_avg = 1.574741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067310 n_nop=1008795 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1046
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1040657i bk1: 2840a 1039240i bk2: 2126a 1045748i bk3: 2296a 1045778i bk4: 2632a 1037340i bk5: 2872a 1037255i bk6: 2496a 1043288i bk7: 2636a 1042817i bk8: 2970a 1036520i bk9: 3128a 1035602i bk10: 2176a 1044155i bk11: 2232a 1044011i bk12: 2012a 1045413i bk13: 2264a 1044440i bk14: 1792a 1049647i bk15: 1952a 1048638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.104624 
total_CMD = 1067310 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 896005 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1067310 
n_nop = 1008795 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002577 
CoL_Bus_Util = 0.052312 
Either_Row_CoL_Bus_Util = 0.054825 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001162 
queue_avg = 1.914632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067310 n_nop=1014117 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.09343
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1039932i bk1: 2088a 1043845i bk2: 2296a 1045719i bk3: 1770a 1047580i bk4: 2808a 1039185i bk5: 2202a 1041786i bk6: 2640a 1044327i bk7: 2024a 1045786i bk8: 3078a 1038040i bk9: 2270a 1041867i bk10: 2308a 1046202i bk11: 1594a 1047583i bk12: 2216a 1045354i bk13: 1640a 1049286i bk14: 1972a 1049567i bk15: 1418a 1052817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093433 
total_CMD = 1067310 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 907338 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1067310 
n_nop = 1014117 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003191 
CoL_Bus_Util = 0.046717 
Either_Row_CoL_Bus_Util = 0.049838 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.001391 
queue_avg = 1.571723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57172
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067310 n_nop=1008694 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1048
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1039087i bk1: 2490a 1040211i bk2: 2320a 1044710i bk3: 2102a 1045074i bk4: 2872a 1037214i bk5: 2644a 1037940i bk6: 2664a 1043201i bk7: 2466a 1042945i bk8: 3128a 1036853i bk9: 2982a 1035792i bk10: 2320a 1044048i bk11: 2084a 1043422i bk12: 2264a 1043902i bk13: 2014a 1045457i bk14: 1984a 1049092i bk15: 1768a 1049322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.104776 
total_CMD = 1067310 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 896107 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1067310 
n_nop = 1008694 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002597 
CoL_Bus_Util = 0.052388 
Either_Row_CoL_Bus_Util = 0.054919 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001194 
queue_avg = 1.912044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91204
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067310 n_nop=1014449 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.09297
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1044152i bk1: 2718a 1041052i bk2: 1816a 1048307i bk3: 2272a 1046853i bk4: 2178a 1043370i bk5: 2800a 1040307i bk6: 2044a 1045453i bk7: 2616a 1044053i bk8: 2232a 1042525i bk9: 3074a 1038321i bk10: 1660a 1048895i bk11: 2220a 1045092i bk12: 1632a 1049007i bk13: 2212a 1044856i bk14: 1436a 1052311i bk15: 1940a 1049782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.092966 
total_CMD = 1067310 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 908177 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1067310 
n_nop = 1014449 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003099 
CoL_Bus_Util = 0.046483 
Either_Row_CoL_Bus_Util = 0.049527 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001116 
queue_avg = 1.544807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067310 n_nop=1009242 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1038
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1040140i bk1: 2728a 1040120i bk2: 2124a 1046052i bk3: 2296a 1045597i bk4: 2620a 1038592i bk5: 2848a 1037918i bk6: 2500a 1043947i bk7: 2644a 1042047i bk8: 2942a 1037642i bk9: 3104a 1036491i bk10: 2090a 1046010i bk11: 2232a 1043736i bk12: 2014a 1045391i bk13: 2240a 1044099i bk14: 1770a 1050026i bk15: 1952a 1048326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103829 
total_CMD = 1067310 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 897886 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1067310 
n_nop = 1009242 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002541 
CoL_Bus_Util = 0.051915 
Either_Row_CoL_Bus_Util = 0.054406 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.000913 
queue_avg = 1.889848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123736, Miss = 15990, Miss_rate = 0.129, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 151942, Miss = 19904, Miss_rate = 0.131, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 137542, Miss = 18992, Miss_rate = 0.138, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 140876, Miss = 20220, Miss_rate = 0.144, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 150796, Miss = 20100, Miss_rate = 0.133, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 124216, Miss = 15838, Miss_rate = 0.128, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 139908, Miss = 20392, Miss_rate = 0.146, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 138962, Miss = 18904, Miss_rate = 0.136, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 122898, Miss = 15912, Miss_rate = 0.129, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 151238, Miss = 19860, Miss_rate = 0.131, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 138336, Miss = 18866, Miss_rate = 0.136, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 139440, Miss = 20044, Miss_rate = 0.144, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1659890
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1356
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 988093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53515
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1308184
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286364
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1659890
icnt_total_pkts_simt_to_mem=629753
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.6314
	minimum = 5
	maximum = 502
Network latency average = 53.4643
	minimum = 5
	maximum = 502
Slowest packet = 2099477
Flit latency average = 51.2616
	minimum = 5
	maximum = 502
Slowest flit = 2239117
Fragmentation average = 0.0118489
	minimum = 0
	maximum = 283
Injected packet rate average = 0.188997
	minimum = 0.0681538 (at node 8)
	maximum = 0.650543 (at node 18)
Accepted packet rate average = 0.188997
	minimum = 0.0653361 (at node 19)
	maximum = 0.289991 (at node 13)
Injected flit rate average = 0.201555
	minimum = 0.0897564 (at node 8)
	maximum = 0.650543 (at node 18)
Accepted flit rate average= 0.201555
	minimum = 0.0892868 (at node 19)
	maximum = 0.289991 (at node 13)
Injected packet length average = 1.06645
Accepted packet length average = 1.06645
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.015 (39 samples)
	minimum = 5 (39 samples)
	maximum = 218.846 (39 samples)
Network latency average = 19.7804 (39 samples)
	minimum = 5 (39 samples)
	maximum = 216.41 (39 samples)
Flit latency average = 19.0078 (39 samples)
	minimum = 5 (39 samples)
	maximum = 215.744 (39 samples)
Fragmentation average = 0.00241033 (39 samples)
	minimum = 0 (39 samples)
	maximum = 80.1026 (39 samples)
Injected packet rate average = 0.0759023 (39 samples)
	minimum = 0.0287367 (39 samples)
	maximum = 0.206075 (39 samples)
Accepted packet rate average = 0.0759023 (39 samples)
	minimum = 0.0257948 (39 samples)
	maximum = 0.113397 (39 samples)
Injected flit rate average = 0.0809584 (39 samples)
	minimum = 0.0373284 (39 samples)
	maximum = 0.206249 (39 samples)
Accepted flit rate average = 0.0809584 (39 samples)
	minimum = 0.0349804 (39 samples)
	maximum = 0.113397 (39 samples)
Injected packet size average = 1.06661 (39 samples)
Accepted packet size average = 1.06661 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 0 sec (420 sec)
gpgpu_simulation_rate = 486732 (inst/sec)
gpgpu_simulation_rate = 2750 (cycle/sec)
gpgpu_silicon_slowdown = 363636x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1181572
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     173.0300
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.6800% 
max_total_param_size = 0
gpu_stall_dramfull = 145784
gpu_stall_icnt2sh    = 268073
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4118
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7985
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      44.9579 GB/Sec
gpu_total_sim_rate=484472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 48974
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35966
L1D_cache:
	L1D_cache_core[0]: Access = 37287, Miss = 22461, Miss_rate = 0.602, Pending_hits = 2508, Reservation_fails = 14303
	L1D_cache_core[1]: Access = 36792, Miss = 22213, Miss_rate = 0.604, Pending_hits = 2245, Reservation_fails = 15261
	L1D_cache_core[2]: Access = 37128, Miss = 22351, Miss_rate = 0.602, Pending_hits = 2358, Reservation_fails = 13250
	L1D_cache_core[3]: Access = 37002, Miss = 22455, Miss_rate = 0.607, Pending_hits = 2326, Reservation_fails = 14732
	L1D_cache_core[4]: Access = 37258, Miss = 22411, Miss_rate = 0.602, Pending_hits = 2418, Reservation_fails = 12756
	L1D_cache_core[5]: Access = 37225, Miss = 22643, Miss_rate = 0.608, Pending_hits = 2451, Reservation_fails = 13718
	L1D_cache_core[6]: Access = 37560, Miss = 22884, Miss_rate = 0.609, Pending_hits = 2224, Reservation_fails = 13173
	L1D_cache_core[7]: Access = 37337, Miss = 22261, Miss_rate = 0.596, Pending_hits = 2341, Reservation_fails = 11241
	L1D_cache_core[8]: Access = 37194, Miss = 22400, Miss_rate = 0.602, Pending_hits = 2562, Reservation_fails = 13464
	L1D_cache_core[9]: Access = 37162, Miss = 22256, Miss_rate = 0.599, Pending_hits = 2323, Reservation_fails = 12317
	L1D_cache_core[10]: Access = 36859, Miss = 22108, Miss_rate = 0.600, Pending_hits = 2408, Reservation_fails = 13053
	L1D_cache_core[11]: Access = 36939, Miss = 22313, Miss_rate = 0.604, Pending_hits = 2268, Reservation_fails = 13489
	L1D_cache_core[12]: Access = 37259, Miss = 22155, Miss_rate = 0.595, Pending_hits = 2635, Reservation_fails = 13318
	L1D_cache_core[13]: Access = 37338, Miss = 22376, Miss_rate = 0.599, Pending_hits = 2507, Reservation_fails = 12392
	L1D_cache_core[14]: Access = 37417, Miss = 22730, Miss_rate = 0.607, Pending_hits = 2427, Reservation_fails = 16774
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 336017
	L1D_total_cache_miss_rate = 0.6024
	L1D_total_cache_pending_hits = 36001
	L1D_total_cache_reservation_fails = 203241
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 203089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3296116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48974
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35966
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143197
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3345090

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 178039
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35966
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35220, 21549, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 370917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327062
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1330946	W0_Idle:8512694	W0_Scoreboard:7565456	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2616496 {8:327062,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52329920 {40:1308248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	890655 	577728 	116625 	9664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15356 	788 	169 	414091 	24007 	22442 	8556 	1174 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185827 	225226 	209954 	257165 	559085 	157391 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	901 	370 	25 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6749      5354      6308      5612      5248      4375      5661      4672      4776      3955      5130      5196      4761      4816      5449      5418
dram[1]:       5393      4622      5270      4352      5025      3719      5497      3958      4295      3342      4702      4115      4364      3684      4915      4540
dram[2]:       5198      6306      5454      6331      4369      5067      4449      5708      3895      4510      4935      5223      4341      4360      5304      5326
dram[3]:       4691      4815      4278      5122      3782      4686      3909      5221      3386      3982      3925      4671      3739      4098      4428      4769
dram[4]:       6408      5147      6153      5636      5533      4272      5672      4582      4563      3863      4685      5115      4306      4560      4944      5596
dram[5]:       4966      4102      4858      4161      4642      3553      5063      3834      3967      3228      4544      4026      4167      3620      4599      4502
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1435      1358      1280      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1098       913      1433      1280      1442      1265      1180      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       777       835      1127      1428      1393      1389      1401      1353      1291      1448      1388      1020      1277      1028       843
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091754 n_nop=1038687 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.09121
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1068944i bk1: 2748a 1065313i bk2: 1794a 1072505i bk3: 2280a 1070544i bk4: 2202a 1067176i bk5: 2792a 1063737i bk6: 2048a 1070982i bk7: 2616a 1067406i bk8: 2268a 1066423i bk9: 3072a 1062656i bk10: 1688a 1073115i bk11: 2224a 1069651i bk12: 1616a 1073387i bk13: 2212a 1070591i bk14: 1450a 1077028i bk15: 1944a 1074374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091215 
total_CMD = 1091754 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 931889 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1091754 
n_nop = 1038687 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003089 
CoL_Bus_Util = 0.045607 
Either_Row_CoL_Bus_Util = 0.048607 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001828 
queue_avg = 1.539483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091754 n_nop=1033239 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1023
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1065101i bk1: 2840a 1063684i bk2: 2126a 1070192i bk3: 2296a 1070222i bk4: 2632a 1061784i bk5: 2872a 1061699i bk6: 2496a 1067732i bk7: 2636a 1067261i bk8: 2970a 1060964i bk9: 3128a 1060046i bk10: 2176a 1068599i bk11: 2232a 1068455i bk12: 2012a 1069857i bk13: 2264a 1068884i bk14: 1792a 1074091i bk15: 1952a 1073082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.102281 
total_CMD = 1091754 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 920449 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1091754 
n_nop = 1033239 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002519 
CoL_Bus_Util = 0.051141 
Either_Row_CoL_Bus_Util = 0.053597 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001162 
queue_avg = 1.871764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091754 n_nop=1038561 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.09134
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1064376i bk1: 2088a 1068289i bk2: 2296a 1070163i bk3: 1770a 1072024i bk4: 2808a 1063629i bk5: 2202a 1066230i bk6: 2640a 1068771i bk7: 2024a 1070230i bk8: 3078a 1062484i bk9: 2270a 1066311i bk10: 2308a 1070646i bk11: 1594a 1072027i bk12: 2216a 1069798i bk13: 1640a 1073730i bk14: 1972a 1074011i bk15: 1418a 1077261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091341 
total_CMD = 1091754 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 931782 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1091754 
n_nop = 1038561 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003120 
CoL_Bus_Util = 0.045671 
Either_Row_CoL_Bus_Util = 0.048723 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001391 
queue_avg = 1.536533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091754 n_nop=1033138 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1024
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1063531i bk1: 2490a 1064655i bk2: 2320a 1069154i bk3: 2102a 1069518i bk4: 2872a 1061658i bk5: 2644a 1062384i bk6: 2664a 1067645i bk7: 2466a 1067389i bk8: 3128a 1061297i bk9: 2982a 1060236i bk10: 2320a 1068492i bk11: 2084a 1067866i bk12: 2264a 1068346i bk13: 2014a 1069901i bk14: 1984a 1073536i bk15: 1768a 1073766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.102430 
total_CMD = 1091754 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 920551 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1091754 
n_nop = 1033138 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002539 
CoL_Bus_Util = 0.051215 
Either_Row_CoL_Bus_Util = 0.053690 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001194 
queue_avg = 1.869234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091754 n_nop=1038893 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.09088
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1068596i bk1: 2718a 1065496i bk2: 1816a 1072751i bk3: 2272a 1071297i bk4: 2178a 1067814i bk5: 2800a 1064751i bk6: 2044a 1069897i bk7: 2616a 1068497i bk8: 2232a 1066969i bk9: 3074a 1062765i bk10: 1660a 1073339i bk11: 2220a 1069536i bk12: 1632a 1073451i bk13: 2212a 1069300i bk14: 1436a 1076755i bk15: 1940a 1074226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.090885 
total_CMD = 1091754 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 932621 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1091754 
n_nop = 1038893 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.003030 
CoL_Bus_Util = 0.045442 
Either_Row_CoL_Bus_Util = 0.048418 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001116 
queue_avg = 1.510219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51022
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091754 n_nop=1033686 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.1015
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1064584i bk1: 2728a 1064564i bk2: 2124a 1070496i bk3: 2296a 1070041i bk4: 2620a 1063036i bk5: 2848a 1062362i bk6: 2500a 1068391i bk7: 2644a 1066491i bk8: 2942a 1062086i bk9: 3104a 1060935i bk10: 2090a 1070454i bk11: 2232a 1068180i bk12: 2014a 1069835i bk13: 2240a 1068543i bk14: 1770a 1074470i bk15: 1952a 1072770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101505 
total_CMD = 1091754 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 922330 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1091754 
n_nop = 1033686 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.050752 
Either_Row_CoL_Bus_Util = 0.053188 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000913 
queue_avg = 1.847535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123744, Miss = 15990, Miss_rate = 0.129, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 151942, Miss = 19904, Miss_rate = 0.131, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 137550, Miss = 18992, Miss_rate = 0.138, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 140906, Miss = 20220, Miss_rate = 0.143, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 150804, Miss = 20100, Miss_rate = 0.133, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 124216, Miss = 15838, Miss_rate = 0.128, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 139946, Miss = 20392, Miss_rate = 0.146, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 138962, Miss = 18904, Miss_rate = 0.136, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 122906, Miss = 15912, Miss_rate = 0.129, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 151238, Miss = 19860, Miss_rate = 0.131, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 138344, Miss = 18866, Miss_rate = 0.136, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 139474, Miss = 20044, Miss_rate = 0.144, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1660032
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1356
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 988157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53563
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1308248
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1660032
icnt_total_pkts_simt_to_mem=629811
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2146597
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2289643
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6222 (40 samples)
	minimum = 5 (40 samples)
	maximum = 213.675 (40 samples)
Network latency average = 19.413 (40 samples)
	minimum = 5 (40 samples)
	maximum = 211.15 (40 samples)
Flit latency average = 18.6576 (40 samples)
	minimum = 5 (40 samples)
	maximum = 210.475 (40 samples)
Fragmentation average = 0.00235007 (40 samples)
	minimum = 0 (40 samples)
	maximum = 78.1 (40 samples)
Injected packet rate average = 0.0740112 (40 samples)
	minimum = 0.0280183 (40 samples)
	maximum = 0.200964 (40 samples)
Accepted packet rate average = 0.0740112 (40 samples)
	minimum = 0.0251499 (40 samples)
	maximum = 0.110696 (40 samples)
Injected flit rate average = 0.0789414 (40 samples)
	minimum = 0.0363952 (40 samples)
	maximum = 0.201147 (40 samples)
Accepted flit rate average = 0.0789414 (40 samples)
	minimum = 0.0341059 (40 samples)
	maximum = 0.110696 (40 samples)
Injected packet size average = 1.06661 (40 samples)
Accepted packet size average = 1.06661 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 2 sec (422 sec)
gpgpu_simulation_rate = 484472 (inst/sec)
gpgpu_simulation_rate = 2799 (cycle/sec)
gpgpu_silicon_slowdown = 357270x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 25916
gpu_sim_insn = 354240
gpu_ipc =      13.6688
gpu_tot_sim_cycle = 1207488
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     169.6096
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.5038% 
gpu_tot_occupancy = 33.6814% 
max_total_param_size = 0
gpu_stall_dramfull = 145784
gpu_stall_icnt2sh    = 268073
partiton_level_parallism =       0.0981
partiton_level_parallism_total  =       0.4051
partiton_level_parallism_util =       1.0789
partiton_level_parallism_util_total  =       1.7923
L2_BW  =      11.1820 GB/Sec
L2_BW_total  =      44.2330 GB/Sec
gpu_total_sim_rate=480754

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 50377
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35966
L1D_cache:
	L1D_cache_core[0]: Access = 37366, Miss = 22509, Miss_rate = 0.602, Pending_hits = 2508, Reservation_fails = 14303
	L1D_cache_core[1]: Access = 36871, Miss = 22261, Miss_rate = 0.604, Pending_hits = 2245, Reservation_fails = 15261
	L1D_cache_core[2]: Access = 37207, Miss = 22399, Miss_rate = 0.602, Pending_hits = 2358, Reservation_fails = 13250
	L1D_cache_core[3]: Access = 37081, Miss = 22503, Miss_rate = 0.607, Pending_hits = 2326, Reservation_fails = 14732
	L1D_cache_core[4]: Access = 37337, Miss = 22459, Miss_rate = 0.602, Pending_hits = 2418, Reservation_fails = 12756
	L1D_cache_core[5]: Access = 37304, Miss = 22691, Miss_rate = 0.608, Pending_hits = 2451, Reservation_fails = 13718
	L1D_cache_core[6]: Access = 37639, Miss = 22932, Miss_rate = 0.609, Pending_hits = 2224, Reservation_fails = 13173
	L1D_cache_core[7]: Access = 37495, Miss = 22349, Miss_rate = 0.596, Pending_hits = 2357, Reservation_fails = 11241
	L1D_cache_core[8]: Access = 37352, Miss = 22488, Miss_rate = 0.602, Pending_hits = 2578, Reservation_fails = 13464
	L1D_cache_core[9]: Access = 37320, Miss = 22336, Miss_rate = 0.598, Pending_hits = 2339, Reservation_fails = 12317
	L1D_cache_core[10]: Access = 36938, Miss = 22156, Miss_rate = 0.600, Pending_hits = 2408, Reservation_fails = 13053
	L1D_cache_core[11]: Access = 37018, Miss = 22361, Miss_rate = 0.604, Pending_hits = 2268, Reservation_fails = 13489
	L1D_cache_core[12]: Access = 37338, Miss = 22203, Miss_rate = 0.595, Pending_hits = 2635, Reservation_fails = 13318
	L1D_cache_core[13]: Access = 37417, Miss = 22424, Miss_rate = 0.599, Pending_hits = 2507, Reservation_fails = 12392
	L1D_cache_core[14]: Access = 37496, Miss = 22778, Miss_rate = 0.607, Pending_hits = 2427, Reservation_fails = 16774
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 336849
	L1D_total_cache_miss_rate = 0.6024
	L1D_total_cache_pending_hits = 36049
	L1D_total_cache_reservation_fails = 203241
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 203089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3305693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50377
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35966
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 415424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143755
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3356070

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 178039
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35966
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36426, 21549, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 374949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327878
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1333483	W0_Idle:9030297	W0_Scoreboard:7793104	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2623024 {8:327878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52460480 {40:1311512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 1553 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	895035 	577728 	116625 	9664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16487 	821 	174 	415465 	24007 	22442 	8556 	1174 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	189736 	225677 	209974 	257165 	559085 	157391 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	929 	370 	25 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       6761      5360      6321      5621      5248      4375      5661      4672      4776      3955      5130      5196      4761      4816      5449      5418
dram[1]:       5402      4659      5280      4391      5025      3729      5497      3969      4295      3351      4702      4123      4364      3690      4915      4548
dram[2]:       5205      6318      5463      6340      4369      5067      4449      5708      3895      4510      4935      5223      4341      4360      5304      5326
dram[3]:       4721      4824      4324      5129      3792      4686      3920      5221      3395      3982      3933      4671      3745      4098      4436      4769
dram[4]:       6416      5155      6166      5642      5533      4272      5672      4582      4563      3863      4685      5115      4306      4560      4944      5596
dram[5]:       4973      4142      4868      4206      4642      3563      5063      3844      3967      3237      4544      4035      4167      3626      4599      4510
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1435      1358      1280      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1098       913      1433      1280      1442      1265      1180      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       777       835      1127      1428      1393      1389      1401      1353      1291      1448      1388      1020      1277      1028       843
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115700 n_nop=1062633 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08926
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1092890i bk1: 2748a 1089259i bk2: 1794a 1096451i bk3: 2280a 1094490i bk4: 2202a 1091122i bk5: 2792a 1087683i bk6: 2048a 1094928i bk7: 2616a 1091352i bk8: 2268a 1090369i bk9: 3072a 1086602i bk10: 1688a 1097061i bk11: 2224a 1093597i bk12: 1616a 1097333i bk13: 2212a 1094537i bk14: 1450a 1100974i bk15: 1944a 1098320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089257 
total_CMD = 1115700 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 955835 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1115700 
n_nop = 1062633 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.003022 
CoL_Bus_Util = 0.044628 
Either_Row_CoL_Bus_Util = 0.047564 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.001828 
queue_avg = 1.506442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50644
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115700 n_nop=1057185 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.1001
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1089047i bk1: 2840a 1087630i bk2: 2126a 1094138i bk3: 2296a 1094168i bk4: 2632a 1085730i bk5: 2872a 1085645i bk6: 2496a 1091678i bk7: 2636a 1091207i bk8: 2970a 1084910i bk9: 3128a 1083992i bk10: 2176a 1092545i bk11: 2232a 1092401i bk12: 2012a 1093803i bk13: 2264a 1092830i bk14: 1792a 1098037i bk15: 1952a 1097028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.100086 
total_CMD = 1115700 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 944395 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1115700 
n_nop = 1057185 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002465 
CoL_Bus_Util = 0.050043 
Either_Row_CoL_Bus_Util = 0.052447 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001162 
queue_avg = 1.831591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115700 n_nop=1062507 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.08938
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1088322i bk1: 2088a 1092235i bk2: 2296a 1094109i bk3: 1770a 1095970i bk4: 2808a 1087575i bk5: 2202a 1090176i bk6: 2640a 1092717i bk7: 2024a 1094176i bk8: 3078a 1086430i bk9: 2270a 1090257i bk10: 2308a 1094592i bk11: 1594a 1095973i bk12: 2216a 1093744i bk13: 1640a 1097676i bk14: 1972a 1097957i bk15: 1418a 1101207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089381 
total_CMD = 1115700 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 955728 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1115700 
n_nop = 1062507 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003053 
CoL_Bus_Util = 0.044690 
Either_Row_CoL_Bus_Util = 0.047677 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001391 
queue_avg = 1.503555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115700 n_nop=1057084 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.1002
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1087477i bk1: 2490a 1088601i bk2: 2320a 1093100i bk3: 2102a 1093464i bk4: 2872a 1085604i bk5: 2644a 1086330i bk6: 2664a 1091591i bk7: 2466a 1091335i bk8: 3128a 1085243i bk9: 2982a 1084182i bk10: 2320a 1092438i bk11: 2084a 1091812i bk12: 2264a 1092292i bk13: 2014a 1093847i bk14: 1984a 1097482i bk15: 1768a 1097712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.100231 
total_CMD = 1115700 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 944497 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1115700 
n_nop = 1057084 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002485 
CoL_Bus_Util = 0.050116 
Either_Row_CoL_Bus_Util = 0.052537 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001194 
queue_avg = 1.829115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115700 n_nop=1062839 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.08893
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1092542i bk1: 2718a 1089442i bk2: 1816a 1096697i bk3: 2272a 1095243i bk4: 2178a 1091760i bk5: 2800a 1088697i bk6: 2044a 1093843i bk7: 2616a 1092443i bk8: 2232a 1090915i bk9: 3074a 1086711i bk10: 1660a 1097285i bk11: 2220a 1093482i bk12: 1632a 1097397i bk13: 2212a 1093246i bk14: 1436a 1100701i bk15: 1940a 1098172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.088934 
total_CMD = 1115700 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 956567 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1115700 
n_nop = 1062839 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.044467 
Either_Row_CoL_Bus_Util = 0.047379 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001116 
queue_avg = 1.477806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1115700 n_nop=1057632 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.09933
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1088530i bk1: 2728a 1088510i bk2: 2124a 1094442i bk3: 2296a 1093987i bk4: 2620a 1086982i bk5: 2848a 1086308i bk6: 2500a 1092337i bk7: 2644a 1090437i bk8: 2942a 1086032i bk9: 3104a 1084881i bk10: 2090a 1094400i bk11: 2232a 1092126i bk12: 2014a 1093781i bk13: 2240a 1092489i bk14: 1770a 1098416i bk15: 1952a 1096716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099326 
total_CMD = 1115700 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 946276 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1115700 
n_nop = 1057632 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002431 
CoL_Bus_Util = 0.049663 
Either_Row_CoL_Bus_Util = 0.052046 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000913 
queue_avg = 1.807882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124300, Miss = 15990, Miss_rate = 0.129, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 152542, Miss = 19904, Miss_rate = 0.130, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 138046, Miss = 18992, Miss_rate = 0.138, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 142442, Miss = 20220, Miss_rate = 0.142, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 151300, Miss = 20100, Miss_rate = 0.133, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 124696, Miss = 15838, Miss_rate = 0.127, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 141378, Miss = 20392, Miss_rate = 0.144, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 139442, Miss = 18904, Miss_rate = 0.136, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 123386, Miss = 15912, Miss_rate = 0.129, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 151718, Miss = 19860, Miss_rate = 0.131, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 138880, Miss = 18866, Miss_rate = 0.136, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 140958, Miss = 20044, Miss_rate = 0.142, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1669088
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1348
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 991421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283932
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58239
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1311512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287510
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1669088
icnt_total_pkts_simt_to_mem=632912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.21519
	minimum = 5
	maximum = 18
Network latency average = 5.21028
	minimum = 5
	maximum = 18
Slowest packet = 2146651
Flit latency average = 5.17652
	minimum = 5
	maximum = 18
Slowest flit = 2289848
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0165763
	minimum = 0.00601945 (at node 6)
	maximum = 0.0592684 (at node 18)
Accepted packet rate average = 0.0165763
	minimum = 0.00501621 (at node 20)
	maximum = 0.0291712 (at node 7)
Injected flit rate average = 0.0173738
	minimum = 0.00721562 (at node 6)
	maximum = 0.0592684 (at node 18)
Accepted flit rate average= 0.0173738
	minimum = 0.00578793 (at node 20)
	maximum = 0.0291712 (at node 7)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2464 (41 samples)
	minimum = 5 (41 samples)
	maximum = 208.902 (41 samples)
Network latency average = 19.0665 (41 samples)
	minimum = 5 (41 samples)
	maximum = 206.439 (41 samples)
Flit latency average = 18.3288 (41 samples)
	minimum = 5 (41 samples)
	maximum = 205.78 (41 samples)
Fragmentation average = 0.00229275 (41 samples)
	minimum = 0 (41 samples)
	maximum = 76.1951 (41 samples)
Injected packet rate average = 0.0726104 (41 samples)
	minimum = 0.0274817 (41 samples)
	maximum = 0.197508 (41 samples)
Accepted packet rate average = 0.0726104 (41 samples)
	minimum = 0.0246589 (41 samples)
	maximum = 0.108708 (41 samples)
Injected flit rate average = 0.0774398 (41 samples)
	minimum = 0.0356835 (41 samples)
	maximum = 0.197687 (41 samples)
Accepted flit rate average = 0.0774398 (41 samples)
	minimum = 0.0334152 (41 samples)
	maximum = 0.108708 (41 samples)
Injected packet size average = 1.06651 (41 samples)
Accepted packet size average = 1.06651 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 6 sec (426 sec)
gpgpu_simulation_rate = 480754 (inst/sec)
gpgpu_simulation_rate = 2834 (cycle/sec)
gpgpu_silicon_slowdown = 352858x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 16200
gpu_sim_insn = 7713792
gpu_ipc =     476.1600
gpu_tot_sim_cycle = 1223688
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     173.6680
gpu_tot_issued_cta = 8988
gpu_occupancy = 76.7715% 
gpu_tot_occupancy = 34.4902% 
max_total_param_size = 0
gpu_stall_dramfull = 163788
gpu_stall_icnt2sh    = 283235
partiton_level_parallism =       1.1392
partiton_level_parallism_total  =       0.4148
partiton_level_parallism_util =       1.8692
partiton_level_parallism_util_total  =       1.7950
L2_BW  =     125.3373 GB/Sec
L2_BW_total  =      45.3067 GB/Sec
gpu_total_sim_rate=482989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 51852
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36145
L1D_cache:
	L1D_cache_core[0]: Access = 38838, Miss = 23448, Miss_rate = 0.604, Pending_hits = 2604, Reservation_fails = 14874
	L1D_cache_core[1]: Access = 38151, Miss = 23092, Miss_rate = 0.605, Pending_hits = 2321, Reservation_fails = 15747
	L1D_cache_core[2]: Access = 38487, Miss = 23255, Miss_rate = 0.604, Pending_hits = 2406, Reservation_fails = 13653
	L1D_cache_core[3]: Access = 38361, Miss = 23307, Miss_rate = 0.608, Pending_hits = 2379, Reservation_fails = 15424
	L1D_cache_core[4]: Access = 38617, Miss = 23283, Miss_rate = 0.603, Pending_hits = 2505, Reservation_fails = 13913
	L1D_cache_core[5]: Access = 38712, Miss = 23581, Miss_rate = 0.609, Pending_hits = 2515, Reservation_fails = 14052
	L1D_cache_core[6]: Access = 39111, Miss = 23812, Miss_rate = 0.609, Pending_hits = 2374, Reservation_fails = 13708
	L1D_cache_core[7]: Access = 38967, Miss = 23339, Miss_rate = 0.599, Pending_hits = 2457, Reservation_fails = 13121
	L1D_cache_core[8]: Access = 38824, Miss = 23508, Miss_rate = 0.606, Pending_hits = 2613, Reservation_fails = 14720
	L1D_cache_core[9]: Access = 38664, Miss = 23221, Miss_rate = 0.601, Pending_hits = 2366, Reservation_fails = 14029
	L1D_cache_core[10]: Access = 38346, Miss = 23099, Miss_rate = 0.602, Pending_hits = 2500, Reservation_fails = 15186
	L1D_cache_core[11]: Access = 38426, Miss = 23275, Miss_rate = 0.606, Pending_hits = 2348, Reservation_fails = 15049
	L1D_cache_core[12]: Access = 38746, Miss = 23068, Miss_rate = 0.595, Pending_hits = 2773, Reservation_fails = 14165
	L1D_cache_core[13]: Access = 38825, Miss = 23375, Miss_rate = 0.602, Pending_hits = 2570, Reservation_fails = 13180
	L1D_cache_core[14]: Access = 38840, Miss = 23655, Miss_rate = 0.609, Pending_hits = 2501, Reservation_fails = 17837
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 350318
	L1D_total_cache_miss_rate = 0.6041
	L1D_total_cache_pending_hits = 37232
	L1D_total_cache_reservation_fails = 218658
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 218506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3426042
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51852
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36145
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148939
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3477894

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 190617
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27785
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36145
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36891, 22014, 11160, 11160, 11160, 11160, 11160, 11160, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 387349
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 341074
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27269
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1386482	W0_Idle:9036775	W0_Scoreboard:7966867	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2728592 {8:341074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54571840 {40:1364296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 1592 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	926390 	594204 	130356 	11254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16548 	835 	174 	426747 	25991 	25236 	10557 	1493 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193589 	233491 	216671 	264950 	589206 	164273 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	933 	395 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7031      5467      6647      5812      5335      4422      5756      4724      4835      3994      5189      5236      4809      4844      5505      5451
dram[1]:       5597      5226      5519      5327      5083      4272      5562      4686      4341      3700      4750      4591      4396      3984      4954      4882
dram[2]:       5360      6586      5662      6598      4417      5161      4504      5812      3935      4571      4976      5279      4370      4405      5337      5384
dram[3]:       5508      5010      5512      5312      4485      4745      4790      5290      3869      4024      4458      4716      4149      4129      4879      4809
dram[4]:       6606      5301      6488      5788      5627      4319      5772      4634      4626      3901      4743      5152      4354      4588      4996      5629
dram[5]:       5101      5050      5085      5287      4698      4252      5123      4729      4012      3687      4587      4576      4197      3984      4636      4952
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1388      1020      1277      1028       883
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1130668 n_nop=1077601 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08808
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1107858i bk1: 2748a 1104227i bk2: 1794a 1111419i bk3: 2280a 1109458i bk4: 2202a 1106090i bk5: 2792a 1102651i bk6: 2048a 1109896i bk7: 2616a 1106320i bk8: 2268a 1105337i bk9: 3072a 1101570i bk10: 1688a 1112029i bk11: 2224a 1108565i bk12: 1616a 1112301i bk13: 2212a 1109505i bk14: 1450a 1115942i bk15: 1944a 1113288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088075 
total_CMD = 1130668 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 970803 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1130668 
n_nop = 1077601 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002982 
CoL_Bus_Util = 0.044038 
Either_Row_CoL_Bus_Util = 0.046934 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.001828 
queue_avg = 1.486499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4865
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1130668 n_nop=1072153 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.09876
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1104015i bk1: 2840a 1102598i bk2: 2126a 1109106i bk3: 2296a 1109136i bk4: 2632a 1100698i bk5: 2872a 1100613i bk6: 2496a 1106646i bk7: 2636a 1106175i bk8: 2970a 1099878i bk9: 3128a 1098960i bk10: 2176a 1107513i bk11: 2232a 1107369i bk12: 2012a 1108771i bk13: 2264a 1107798i bk14: 1792a 1113005i bk15: 1952a 1111996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.098761 
total_CMD = 1130668 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 959363 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1130668 
n_nop = 1072153 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002432 
CoL_Bus_Util = 0.049381 
Either_Row_CoL_Bus_Util = 0.051753 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001162 
queue_avg = 1.807344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1130668 n_nop=1077475 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.0882
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1103290i bk1: 2088a 1107203i bk2: 2296a 1109077i bk3: 1770a 1110938i bk4: 2808a 1102543i bk5: 2202a 1105144i bk6: 2640a 1107685i bk7: 2024a 1109144i bk8: 3078a 1101398i bk9: 2270a 1105225i bk10: 2308a 1109560i bk11: 1594a 1110941i bk12: 2216a 1108712i bk13: 1640a 1112644i bk14: 1972a 1112925i bk15: 1418a 1116175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088197 
total_CMD = 1130668 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 970696 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1130668 
n_nop = 1077475 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.003012 
CoL_Bus_Util = 0.044099 
Either_Row_CoL_Bus_Util = 0.047046 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001391 
queue_avg = 1.483650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1130668 n_nop=1072052 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.0989
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1102445i bk1: 2490a 1103569i bk2: 2320a 1108068i bk3: 2102a 1108432i bk4: 2872a 1100572i bk5: 2644a 1101298i bk6: 2664a 1106559i bk7: 2466a 1106303i bk8: 3128a 1100211i bk9: 2982a 1099150i bk10: 2320a 1107406i bk11: 2084a 1106780i bk12: 2264a 1107260i bk13: 2014a 1108815i bk14: 1984a 1112450i bk15: 1768a 1112680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.098904 
total_CMD = 1130668 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 959465 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1130668 
n_nop = 1072052 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002452 
CoL_Bus_Util = 0.049452 
Either_Row_CoL_Bus_Util = 0.051842 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001194 
queue_avg = 1.804901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1130668 n_nop=1077807 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.08776
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1107510i bk1: 2718a 1104410i bk2: 1816a 1111665i bk3: 2272a 1110211i bk4: 2178a 1106728i bk5: 2800a 1103665i bk6: 2044a 1108811i bk7: 2616a 1107411i bk8: 2232a 1105883i bk9: 3074a 1101679i bk10: 1660a 1112253i bk11: 2220a 1108450i bk12: 1632a 1112365i bk13: 2212a 1108214i bk14: 1436a 1115669i bk15: 1940a 1113140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.087757 
total_CMD = 1130668 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 971535 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1130668 
n_nop = 1077807 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002926 
CoL_Bus_Util = 0.043878 
Either_Row_CoL_Bus_Util = 0.046752 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001116 
queue_avg = 1.458242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1130668 n_nop=1072600 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.09801
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1103498i bk1: 2728a 1103478i bk2: 2124a 1109410i bk3: 2296a 1108955i bk4: 2620a 1101950i bk5: 2848a 1101276i bk6: 2500a 1107305i bk7: 2644a 1105405i bk8: 2942a 1101000i bk9: 3104a 1099849i bk10: 2090a 1109368i bk11: 2232a 1107094i bk12: 2014a 1108749i bk13: 2240a 1107457i bk14: 1770a 1113384i bk15: 1952a 1111684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.098011 
total_CMD = 1130668 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 961244 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1130668 
n_nop = 1072600 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002399 
CoL_Bus_Util = 0.049006 
Either_Row_CoL_Bus_Util = 0.051357 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.000913 
queue_avg = 1.783949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128212, Miss = 15990, Miss_rate = 0.125, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 156054, Miss = 19904, Miss_rate = 0.128, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 141762, Miss = 18992, Miss_rate = 0.134, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 152526, Miss = 20220, Miss_rate = 0.133, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 155048, Miss = 20100, Miss_rate = 0.130, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 128460, Miss = 15838, Miss_rate = 0.123, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 151662, Miss = 20392, Miss_rate = 0.134, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 143046, Miss = 18904, Miss_rate = 0.132, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 127030, Miss = 15912, Miss_rate = 0.125, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 155278, Miss = 19860, Miss_rate = 0.128, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 142360, Miss = 18866, Miss_rate = 0.133, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 151102, Miss = 20044, Miss_rate = 0.133, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1732540
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1299
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1044205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58539
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1364296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297878
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1732540
icnt_total_pkts_simt_to_mem=656551
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 66.1467
	minimum = 5
	maximum = 563
Network latency average = 61.3331
	minimum = 5
	maximum = 561
Slowest packet = 2192253
Flit latency average = 59.9422
	minimum = 5
	maximum = 560
Slowest flit = 2337680
Fragmentation average = 0.0109514
	minimum = 0
	maximum = 367
Injected packet rate average = 0.187259
	minimum = 0.0694444 (at node 3)
	maximum = 0.634815 (at node 21)
Accepted packet rate average = 0.187259
	minimum = 0.0655556 (at node 25)
	maximum = 0.288642 (at node 8)
Injected flit rate average = 0.199111
	minimum = 0.0891975 (at node 3)
	maximum = 0.634815 (at node 21)
Accepted flit rate average= 0.199111
	minimum = 0.0892593 (at node 25)
	maximum = 0.288642 (at node 8)
Injected packet length average = 1.06329
Accepted packet length average = 1.06329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3393 (42 samples)
	minimum = 5 (42 samples)
	maximum = 217.333 (42 samples)
Network latency average = 20.0729 (42 samples)
	minimum = 5 (42 samples)
	maximum = 214.881 (42 samples)
Flit latency average = 19.3196 (42 samples)
	minimum = 5 (42 samples)
	maximum = 214.214 (42 samples)
Fragmentation average = 0.00249891 (42 samples)
	minimum = 0 (42 samples)
	maximum = 83.119 (42 samples)
Injected packet rate average = 0.0753401 (42 samples)
	minimum = 0.0284808 (42 samples)
	maximum = 0.20792 (42 samples)
Accepted packet rate average = 0.0753401 (42 samples)
	minimum = 0.0256326 (42 samples)
	maximum = 0.112992 (42 samples)
Injected flit rate average = 0.0803367 (42 samples)
	minimum = 0.0369577 (42 samples)
	maximum = 0.208095 (42 samples)
Accepted flit rate average = 0.0803367 (42 samples)
	minimum = 0.0347448 (42 samples)
	maximum = 0.112992 (42 samples)
Injected packet size average = 1.06632 (42 samples)
Accepted packet size average = 1.06632 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 20 sec (440 sec)
gpgpu_simulation_rate = 482989 (inst/sec)
gpgpu_simulation_rate = 2781 (cycle/sec)
gpgpu_silicon_slowdown = 359582x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1250143
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     170.0088
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.4225% 
max_total_param_size = 0
gpu_stall_dramfull = 163788
gpu_stall_icnt2sh    = 283235
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4061
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7948
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      44.3516 GB/Sec
gpu_total_sim_rate=480849

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 51864
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36145
L1D_cache:
	L1D_cache_core[0]: Access = 38838, Miss = 23448, Miss_rate = 0.604, Pending_hits = 2604, Reservation_fails = 14874
	L1D_cache_core[1]: Access = 38151, Miss = 23092, Miss_rate = 0.605, Pending_hits = 2321, Reservation_fails = 15747
	L1D_cache_core[2]: Access = 38487, Miss = 23255, Miss_rate = 0.604, Pending_hits = 2406, Reservation_fails = 13653
	L1D_cache_core[3]: Access = 38361, Miss = 23307, Miss_rate = 0.608, Pending_hits = 2379, Reservation_fails = 15424
	L1D_cache_core[4]: Access = 38617, Miss = 23283, Miss_rate = 0.603, Pending_hits = 2505, Reservation_fails = 13913
	L1D_cache_core[5]: Access = 38712, Miss = 23581, Miss_rate = 0.609, Pending_hits = 2515, Reservation_fails = 14052
	L1D_cache_core[6]: Access = 39111, Miss = 23812, Miss_rate = 0.609, Pending_hits = 2374, Reservation_fails = 13708
	L1D_cache_core[7]: Access = 38967, Miss = 23339, Miss_rate = 0.599, Pending_hits = 2457, Reservation_fails = 13121
	L1D_cache_core[8]: Access = 38855, Miss = 23524, Miss_rate = 0.605, Pending_hits = 2613, Reservation_fails = 14720
	L1D_cache_core[9]: Access = 38664, Miss = 23221, Miss_rate = 0.601, Pending_hits = 2366, Reservation_fails = 14029
	L1D_cache_core[10]: Access = 38346, Miss = 23099, Miss_rate = 0.602, Pending_hits = 2500, Reservation_fails = 15186
	L1D_cache_core[11]: Access = 38426, Miss = 23275, Miss_rate = 0.606, Pending_hits = 2348, Reservation_fails = 15049
	L1D_cache_core[12]: Access = 38746, Miss = 23068, Miss_rate = 0.595, Pending_hits = 2773, Reservation_fails = 14165
	L1D_cache_core[13]: Access = 38825, Miss = 23375, Miss_rate = 0.602, Pending_hits = 2570, Reservation_fails = 13180
	L1D_cache_core[14]: Access = 38840, Miss = 23655, Miss_rate = 0.609, Pending_hits = 2501, Reservation_fails = 17837
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 350334
	L1D_total_cache_miss_rate = 0.6041
	L1D_total_cache_pending_hits = 37232
	L1D_total_cache_reservation_fails = 218658
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 218506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210231
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3427702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51864
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36145
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148954
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3479566

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 190617
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27785
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36145
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36891, 22014, 11160, 11160, 11160, 11160, 11160, 11160, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 387853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 341090
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27269
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1386482	W0_Idle:9066964	W0_Scoreboard:7986637	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2728720 {8:341090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54574400 {40:1364360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 1592 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	926484 	594204 	130356 	11254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16560 	835 	174 	426778 	25991 	25236 	10557 	1493 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193683 	233491 	216671 	264950 	589206 	164273 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	943 	395 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7031      5467      6647      5812      5335      4422      5756      4724      4835      3994      5189      5236      4809      4844      5505      5451
dram[1]:       5597      5226      5519      5332      5083      4272      5562      4686      4341      3700      4750      4591      4396      3984      4954      4882
dram[2]:       5360      6586      5662      6598      4417      5161      4504      5812      3935      4571      4976      5279      4370      4405      5337      5384
dram[3]:       5508      5010      5515      5312      4485      4745      4790      5290      3869      4024      4458      4716      4149      4129      4879      4809
dram[4]:       6606      5301      6488      5788      5627      4319      5772      4634      4626      3901      4743      5152      4354      4588      4996      5629
dram[5]:       5101      5050      5085      5291      4698      4252      5123      4729      4012      3687      4587      4576      4197      3984      4636      4952
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1388      1020      1277      1028       883
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1155112 n_nop=1102045 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08621
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1132302i bk1: 2748a 1128671i bk2: 1794a 1135863i bk3: 2280a 1133902i bk4: 2202a 1130534i bk5: 2792a 1127095i bk6: 2048a 1134340i bk7: 2616a 1130764i bk8: 2268a 1129781i bk9: 3072a 1126014i bk10: 1688a 1136473i bk11: 2224a 1133009i bk12: 1616a 1136745i bk13: 2212a 1133949i bk14: 1450a 1140386i bk15: 1944a 1137732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086212 
total_CMD = 1155112 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 995247 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1155112 
n_nop = 1102045 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002919 
CoL_Bus_Util = 0.043106 
Either_Row_CoL_Bus_Util = 0.045941 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001828 
queue_avg = 1.455042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1155112 n_nop=1096597 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.09667
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1128459i bk1: 2840a 1127042i bk2: 2126a 1133550i bk3: 2296a 1133580i bk4: 2632a 1125142i bk5: 2872a 1125057i bk6: 2496a 1131090i bk7: 2636a 1130619i bk8: 2970a 1124322i bk9: 3128a 1123404i bk10: 2176a 1131957i bk11: 2232a 1131813i bk12: 2012a 1133215i bk13: 2264a 1132242i bk14: 1792a 1137449i bk15: 1952a 1136440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.096671 
total_CMD = 1155112 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 983807 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1155112 
n_nop = 1096597 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002381 
CoL_Bus_Util = 0.048336 
Either_Row_CoL_Bus_Util = 0.050657 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001162 
queue_avg = 1.769098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1155112 n_nop=1101919 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.08633
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1127734i bk1: 2088a 1131647i bk2: 2296a 1133521i bk3: 1770a 1135382i bk4: 2808a 1126987i bk5: 2202a 1129588i bk6: 2640a 1132129i bk7: 2024a 1133588i bk8: 3078a 1125842i bk9: 2270a 1129669i bk10: 2308a 1134004i bk11: 1594a 1135385i bk12: 2216a 1133156i bk13: 1640a 1137088i bk14: 1972a 1137369i bk15: 1418a 1140619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086331 
total_CMD = 1155112 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 995140 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1155112 
n_nop = 1101919 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002949 
CoL_Bus_Util = 0.043166 
Either_Row_CoL_Bus_Util = 0.046050 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001391 
queue_avg = 1.452254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1155112 n_nop=1096496 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.09681
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1126889i bk1: 2490a 1128013i bk2: 2320a 1132512i bk3: 2102a 1132876i bk4: 2872a 1125016i bk5: 2644a 1125742i bk6: 2664a 1131003i bk7: 2466a 1130747i bk8: 3128a 1124655i bk9: 2982a 1123594i bk10: 2320a 1131850i bk11: 2084a 1131224i bk12: 2264a 1131704i bk13: 2014a 1133259i bk14: 1984a 1136894i bk15: 1768a 1137124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.096811 
total_CMD = 1155112 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 983909 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1155112 
n_nop = 1096496 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002400 
CoL_Bus_Util = 0.048406 
Either_Row_CoL_Bus_Util = 0.050745 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001194 
queue_avg = 1.766707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1155112 n_nop=1102251 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.0859
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1131954i bk1: 2718a 1128854i bk2: 1816a 1136109i bk3: 2272a 1134655i bk4: 2178a 1131172i bk5: 2800a 1128109i bk6: 2044a 1133255i bk7: 2616a 1131855i bk8: 2232a 1130327i bk9: 3074a 1126123i bk10: 1660a 1136697i bk11: 2220a 1132894i bk12: 1632a 1136809i bk13: 2212a 1132658i bk14: 1436a 1140113i bk15: 1940a 1137584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.085900 
total_CMD = 1155112 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 995979 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1155112 
n_nop = 1102251 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002864 
CoL_Bus_Util = 0.042950 
Either_Row_CoL_Bus_Util = 0.045763 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001116 
queue_avg = 1.427384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42738
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1155112 n_nop=1097044 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.09594
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1127942i bk1: 2728a 1127922i bk2: 2124a 1133854i bk3: 2296a 1133399i bk4: 2620a 1126394i bk5: 2848a 1125720i bk6: 2500a 1131749i bk7: 2644a 1129849i bk8: 2942a 1125444i bk9: 3104a 1124293i bk10: 2090a 1133812i bk11: 2232a 1131538i bk12: 2014a 1133193i bk13: 2240a 1131901i bk14: 1770a 1137828i bk15: 1952a 1136128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.095937 
total_CMD = 1155112 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 985688 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1155112 
n_nop = 1097044 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002348 
CoL_Bus_Util = 0.047969 
Either_Row_CoL_Bus_Util = 0.050270 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000913 
queue_avg = 1.746198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128220, Miss = 15990, Miss_rate = 0.125, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 156054, Miss = 19904, Miss_rate = 0.128, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 141770, Miss = 18992, Miss_rate = 0.134, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 152560, Miss = 20220, Miss_rate = 0.133, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 155056, Miss = 20100, Miss_rate = 0.130, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 128460, Miss = 15838, Miss_rate = 0.123, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 151700, Miss = 20392, Miss_rate = 0.134, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 143046, Miss = 18904, Miss_rate = 0.132, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 127038, Miss = 15912, Miss_rate = 0.125, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 155278, Miss = 19860, Miss_rate = 0.128, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 142368, Miss = 18866, Miss_rate = 0.133, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 151132, Miss = 20044, Miss_rate = 0.133, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1732682
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1299
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1044269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1364360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297908
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1732682
icnt_total_pkts_simt_to_mem=656609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2240288
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2389091
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 8)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 8)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9663 (43 samples)
	minimum = 5 (43 samples)
	maximum = 212.558 (43 samples)
Network latency average = 19.7242 (43 samples)
	minimum = 5 (43 samples)
	maximum = 210.023 (43 samples)
Flit latency average = 18.9866 (43 samples)
	minimum = 5 (43 samples)
	maximum = 209.349 (43 samples)
Fragmentation average = 0.00244079 (43 samples)
	minimum = 0 (43 samples)
	maximum = 81.186 (43 samples)
Injected packet rate average = 0.073594 (43 samples)
	minimum = 0.0278185 (43 samples)
	maximum = 0.203122 (43 samples)
Accepted packet rate average = 0.073594 (43 samples)
	minimum = 0.0250365 (43 samples)
	maximum = 0.110489 (43 samples)
Injected flit rate average = 0.0784749 (43 samples)
	minimum = 0.0360982 (43 samples)
	maximum = 0.203306 (43 samples)
Accepted flit rate average = 0.0784749 (43 samples)
	minimum = 0.0339368 (43 samples)
	maximum = 0.110489 (43 samples)
Injected packet size average = 1.06632 (43 samples)
Accepted packet size average = 1.06632 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 22 sec (442 sec)
gpgpu_simulation_rate = 480849 (inst/sec)
gpgpu_simulation_rate = 2828 (cycle/sec)
gpgpu_silicon_slowdown = 353606x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 25852
gpu_sim_insn = 334560
gpu_ipc =      12.9414
gpu_tot_sim_cycle = 1275995
gpu_tot_sim_insn = 212869848
gpu_tot_ipc =     166.8266
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3535% 
gpu_tot_occupancy = 33.4830% 
max_total_param_size = 0
gpu_stall_dramfull = 163788
gpu_stall_icnt2sh    = 283235
partiton_level_parallism =       0.0953
partiton_level_parallism_total  =       0.3998
partiton_level_parallism_util =       1.0534
partiton_level_parallism_util_total  =       1.7888
L2_BW  =      10.8952 GB/Sec
L2_BW_total  =      43.6738 GB/Sec
gpu_total_sim_rate=477286

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 53180
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36145
L1D_cache:
	L1D_cache_core[0]: Access = 38917, Miss = 23496, Miss_rate = 0.604, Pending_hits = 2604, Reservation_fails = 14874
	L1D_cache_core[1]: Access = 38230, Miss = 23140, Miss_rate = 0.605, Pending_hits = 2321, Reservation_fails = 15747
	L1D_cache_core[2]: Access = 38566, Miss = 23303, Miss_rate = 0.604, Pending_hits = 2406, Reservation_fails = 13653
	L1D_cache_core[3]: Access = 38440, Miss = 23355, Miss_rate = 0.608, Pending_hits = 2379, Reservation_fails = 15424
	L1D_cache_core[4]: Access = 38696, Miss = 23331, Miss_rate = 0.603, Pending_hits = 2505, Reservation_fails = 13913
	L1D_cache_core[5]: Access = 38791, Miss = 23629, Miss_rate = 0.609, Pending_hits = 2515, Reservation_fails = 14052
	L1D_cache_core[6]: Access = 39190, Miss = 23860, Miss_rate = 0.609, Pending_hits = 2374, Reservation_fails = 13708
	L1D_cache_core[7]: Access = 39046, Miss = 23387, Miss_rate = 0.599, Pending_hits = 2457, Reservation_fails = 13121
	L1D_cache_core[8]: Access = 38934, Miss = 23572, Miss_rate = 0.605, Pending_hits = 2613, Reservation_fails = 14720
	L1D_cache_core[9]: Access = 38822, Miss = 23285, Miss_rate = 0.600, Pending_hits = 2374, Reservation_fails = 14029
	L1D_cache_core[10]: Access = 38504, Miss = 23179, Miss_rate = 0.602, Pending_hits = 2516, Reservation_fails = 15186
	L1D_cache_core[11]: Access = 38505, Miss = 23323, Miss_rate = 0.606, Pending_hits = 2348, Reservation_fails = 15049
	L1D_cache_core[12]: Access = 38825, Miss = 23116, Miss_rate = 0.595, Pending_hits = 2773, Reservation_fails = 14165
	L1D_cache_core[13]: Access = 38904, Miss = 23423, Miss_rate = 0.602, Pending_hits = 2570, Reservation_fails = 13180
	L1D_cache_core[14]: Access = 38919, Miss = 23703, Miss_rate = 0.609, Pending_hits = 2501, Reservation_fails = 17837
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 351102
	L1D_total_cache_miss_rate = 0.6040
	L1D_total_cache_pending_hits = 37256
	L1D_total_cache_reservation_fails = 218658
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 218506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3436756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53180
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36145
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 431808
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3489936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 190617
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27785
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36145
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38097, 22014, 11160, 11160, 11160, 11160, 11160, 11160, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 391661
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 341858
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27269
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1388430	W0_Idle:9596769	W0_Scoreboard:8198504	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2734864 {8:341858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54697280 {40:1367432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 1592 
max_icnt2mem_latency = 1103 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	930610 	594204 	130356 	11254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17694 	864 	180 	428073 	25991 	25236 	10557 	1493 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197473 	233823 	216675 	264950 	589206 	164273 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	974 	395 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7031      5467      6669      5827      5335      4422      5756      4724      4835      3994      5189      5236      4809      4844      5505      5451
dram[1]:       5597      5232      5536      5401      5083      4282      5562      4696      4341      3709      4750      4599      4396      3990      4954      4890
dram[2]:       5360      6586      5677      6623      4417      5161      4504      5812      3935      4571      4976      5279      4370      4405      5337      5384
dram[3]:       5514      5010      5576      5331      4495      4745      4801      5290      3878      4024      4466      4716      4155      4129      4886      4809
dram[4]:       6606      5301      6510      5806      5627      4319      5772      4634      4626      3901      4743      5152      4354      4588      4996      5629
dram[5]:       5101      5056      5102      5354      4698      4261      5123      4739      4012      3696      4587      4585      4197      3990      4636      4959
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1388      1020      1277      1028       883
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1178999 n_nop=1125932 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08446
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1156189i bk1: 2748a 1152558i bk2: 1794a 1159750i bk3: 2280a 1157789i bk4: 2202a 1154421i bk5: 2792a 1150982i bk6: 2048a 1158227i bk7: 2616a 1154651i bk8: 2268a 1153668i bk9: 3072a 1149901i bk10: 1688a 1160360i bk11: 2224a 1156896i bk12: 1616a 1160632i bk13: 2212a 1157836i bk14: 1450a 1164273i bk15: 1944a 1161619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084465 
total_CMD = 1178999 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1019134 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1178999 
n_nop = 1125932 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002860 
CoL_Bus_Util = 0.042232 
Either_Row_CoL_Bus_Util = 0.045010 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001828 
queue_avg = 1.425563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1178999 n_nop=1120484 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.09471
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1152346i bk1: 2840a 1150929i bk2: 2126a 1157437i bk3: 2296a 1157467i bk4: 2632a 1149029i bk5: 2872a 1148944i bk6: 2496a 1154977i bk7: 2636a 1154506i bk8: 2970a 1148209i bk9: 3128a 1147291i bk10: 2176a 1155844i bk11: 2232a 1155700i bk12: 2012a 1157102i bk13: 2264a 1156129i bk14: 1792a 1161336i bk15: 1952a 1160327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.094713 
total_CMD = 1178999 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1007694 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1178999 
n_nop = 1120484 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002332 
CoL_Bus_Util = 0.047356 
Either_Row_CoL_Bus_Util = 0.049631 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001162 
queue_avg = 1.733255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1178999 n_nop=1125806 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.08458
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1151621i bk1: 2088a 1155534i bk2: 2296a 1157408i bk3: 1770a 1159269i bk4: 2808a 1150874i bk5: 2202a 1153475i bk6: 2640a 1156016i bk7: 2024a 1157475i bk8: 3078a 1149729i bk9: 2270a 1153556i bk10: 2308a 1157891i bk11: 1594a 1159272i bk12: 2216a 1157043i bk13: 1640a 1160975i bk14: 1972a 1161256i bk15: 1418a 1164506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084582 
total_CMD = 1178999 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1019027 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1178999 
n_nop = 1125806 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002889 
CoL_Bus_Util = 0.042291 
Either_Row_CoL_Bus_Util = 0.045117 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001391 
queue_avg = 1.422831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1178999 n_nop=1120383 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.09485
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1150776i bk1: 2490a 1151900i bk2: 2320a 1156399i bk3: 2102a 1156763i bk4: 2872a 1148903i bk5: 2644a 1149629i bk6: 2664a 1154890i bk7: 2466a 1154634i bk8: 3128a 1148542i bk9: 2982a 1147481i bk10: 2320a 1155737i bk11: 2084a 1155111i bk12: 2264a 1155591i bk13: 2014a 1157146i bk14: 1984a 1160781i bk15: 1768a 1161011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.094850 
total_CMD = 1178999 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1007796 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1178999 
n_nop = 1120383 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002351 
CoL_Bus_Util = 0.047425 
Either_Row_CoL_Bus_Util = 0.049717 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001194 
queue_avg = 1.730912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1178999 n_nop=1126138 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.08416
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1155841i bk1: 2718a 1152741i bk2: 1816a 1159996i bk3: 2272a 1158542i bk4: 2178a 1155059i bk5: 2800a 1151996i bk6: 2044a 1157142i bk7: 2616a 1155742i bk8: 2232a 1154214i bk9: 3074a 1150010i bk10: 1660a 1160584i bk11: 2220a 1156781i bk12: 1632a 1160696i bk13: 2212a 1156545i bk14: 1436a 1164000i bk15: 1940a 1161471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.084160 
total_CMD = 1178999 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1019866 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1178999 
n_nop = 1126138 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002806 
CoL_Bus_Util = 0.042080 
Either_Row_CoL_Bus_Util = 0.044835 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001116 
queue_avg = 1.398464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1178999 n_nop=1120931 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.09399
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1151829i bk1: 2728a 1151809i bk2: 2124a 1157741i bk3: 2296a 1157286i bk4: 2620a 1150281i bk5: 2848a 1149607i bk6: 2500a 1155636i bk7: 2644a 1153736i bk8: 2942a 1149331i bk9: 3104a 1148180i bk10: 2090a 1157699i bk11: 2232a 1155425i bk12: 2014a 1157080i bk13: 2240a 1155788i bk14: 1770a 1161715i bk15: 1952a 1160015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093993 
total_CMD = 1178999 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1009575 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1178999 
n_nop = 1120931 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002300 
CoL_Bus_Util = 0.046997 
Either_Row_CoL_Bus_Util = 0.049252 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000913 
queue_avg = 1.710819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128760, Miss = 15990, Miss_rate = 0.124, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 156654, Miss = 19904, Miss_rate = 0.127, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 142250, Miss = 18992, Miss_rate = 0.134, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 154070, Miss = 20220, Miss_rate = 0.131, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 155536, Miss = 20100, Miss_rate = 0.129, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 128956, Miss = 15838, Miss_rate = 0.123, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 153036, Miss = 20392, Miss_rate = 0.133, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 143542, Miss = 18904, Miss_rate = 0.132, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 127518, Miss = 15912, Miss_rate = 0.125, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 155774, Miss = 19860, Miss_rate = 0.127, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 142904, Miss = 18866, Miss_rate = 0.132, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 152484, Miss = 20044, Miss_rate = 0.131, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1741484
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1292
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1047341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63263
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1367432
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 298962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75060
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1741484
icnt_total_pkts_simt_to_mem=659600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15391
	minimum = 5
	maximum = 18
Network latency average = 5.15054
	minimum = 5
	maximum = 18
Slowest packet = 2240344
Flit latency average = 5.11108
	minimum = 5
	maximum = 18
Slowest flit = 2389298
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161403
	minimum = 0.00603435 (at node 8)
	maximum = 0.0584094 (at node 18)
Accepted packet rate average = 0.0161403
	minimum = 0.00502862 (at node 17)
	maximum = 0.0292434 (at node 10)
Injected flit rate average = 0.0168953
	minimum = 0.00723348 (at node 8)
	maximum = 0.0584094 (at node 18)
Accepted flit rate average= 0.0168953
	minimum = 0.00580226 (at node 17)
	maximum = 0.0292434 (at node 10)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6069 (44 samples)
	minimum = 5 (44 samples)
	maximum = 208.136 (44 samples)
Network latency average = 19.393 (44 samples)
	minimum = 5 (44 samples)
	maximum = 205.659 (44 samples)
Flit latency average = 18.6713 (44 samples)
	minimum = 5 (44 samples)
	maximum = 205 (44 samples)
Fragmentation average = 0.00238532 (44 samples)
	minimum = 0 (44 samples)
	maximum = 79.3409 (44 samples)
Injected packet rate average = 0.0722883 (44 samples)
	minimum = 0.0273234 (44 samples)
	maximum = 0.199834 (44 samples)
Accepted packet rate average = 0.0722883 (44 samples)
	minimum = 0.0245818 (44 samples)
	maximum = 0.108642 (44 samples)
Injected flit rate average = 0.0770754 (44 samples)
	minimum = 0.0354422 (44 samples)
	maximum = 0.200013 (44 samples)
Accepted flit rate average = 0.0770754 (44 samples)
	minimum = 0.0332974 (44 samples)
	maximum = 0.108642 (44 samples)
Injected packet size average = 1.06622 (44 samples)
Accepted packet size average = 1.06622 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 26 sec (446 sec)
gpgpu_simulation_rate = 477286 (inst/sec)
gpgpu_simulation_rate = 2860 (cycle/sec)
gpgpu_silicon_slowdown = 349650x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 14198
gpu_sim_insn = 6880512
gpu_ipc =     484.6114
gpu_tot_sim_cycle = 1290193
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     170.3236
gpu_tot_issued_cta = 9295
gpu_occupancy = 75.5899% 
gpu_tot_occupancy = 34.1206% 
max_total_param_size = 0
gpu_stall_dramfull = 173981
gpu_stall_icnt2sh    = 294721
partiton_level_parallism =       1.1505
partiton_level_parallism_total  =       0.4080
partiton_level_parallism_util =       1.8577
partiton_level_parallism_util_total  =       1.7908
L2_BW  =     126.4223 GB/Sec
L2_BW_total  =      44.5844 GB/Sec
gpu_total_sim_rate=478758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 54742
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36322
L1D_cache:
	L1D_cache_core[0]: Access = 40197, Miss = 24272, Miss_rate = 0.604, Pending_hits = 2658, Reservation_fails = 15220
	L1D_cache_core[1]: Access = 39446, Miss = 23948, Miss_rate = 0.607, Pending_hits = 2382, Reservation_fails = 16184
	L1D_cache_core[2]: Access = 39846, Miss = 24098, Miss_rate = 0.605, Pending_hits = 2478, Reservation_fails = 14784
	L1D_cache_core[3]: Access = 39848, Miss = 24245, Miss_rate = 0.608, Pending_hits = 2479, Reservation_fails = 16741
	L1D_cache_core[4]: Access = 39848, Miss = 24133, Miss_rate = 0.606, Pending_hits = 2542, Reservation_fails = 16519
	L1D_cache_core[5]: Access = 40007, Miss = 24453, Miss_rate = 0.611, Pending_hits = 2611, Reservation_fails = 16696
	L1D_cache_core[6]: Access = 40342, Miss = 24599, Miss_rate = 0.610, Pending_hits = 2442, Reservation_fails = 15493
	L1D_cache_core[7]: Access = 40198, Miss = 24147, Miss_rate = 0.601, Pending_hits = 2535, Reservation_fails = 14992
	L1D_cache_core[8]: Access = 40150, Miss = 24349, Miss_rate = 0.606, Pending_hits = 2691, Reservation_fails = 16486
	L1D_cache_core[9]: Access = 40102, Miss = 24123, Miss_rate = 0.602, Pending_hits = 2459, Reservation_fails = 14587
	L1D_cache_core[10]: Access = 39720, Miss = 23977, Miss_rate = 0.604, Pending_hits = 2560, Reservation_fails = 16455
	L1D_cache_core[11]: Access = 39721, Miss = 24099, Miss_rate = 0.607, Pending_hits = 2375, Reservation_fails = 15557
	L1D_cache_core[12]: Access = 40041, Miss = 23899, Miss_rate = 0.597, Pending_hits = 2822, Reservation_fails = 15247
	L1D_cache_core[13]: Access = 40120, Miss = 24165, Miss_rate = 0.602, Pending_hits = 2641, Reservation_fails = 13729
	L1D_cache_core[14]: Access = 40199, Miss = 24485, Miss_rate = 0.609, Pending_hits = 2562, Reservation_fails = 18197
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 362992
	L1D_total_cache_miss_rate = 0.6052
	L1D_total_cache_pending_hits = 38237
	L1D_total_cache_reservation_fails = 236887
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3543858
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54742
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36322
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445680
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154105
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3598600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 203781
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32849
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36322
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38469, 22386, 11532, 11532, 11532, 11532, 11532, 11532, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 404049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353494
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30409
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1438581	W0_Idle:9602710	W0_Scoreboard:8328424	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2827952 {8:353494,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56559040 {40:1413976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1592 
max_icnt2mem_latency = 1206 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	962263 	609651 	138839 	11463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17746 	879 	180 	440906 	26823 	26212 	11509 	2136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200949 	241472 	223330 	272422 	614093 	169926 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	986 	408 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7070      5494      7008      6079      5411      4476      5836      4781      4895      4049      5243      5276      4853      4875      5555      5485
dram[1]:       5631      5453      5846      6275      5137      4730      5621      5257      4384      4102      4792      4902      4427      4298      4990      5200
dram[2]:       5387      6625      5925      7089      4467      5235      4558      5885      3981      4630      5013      5331      4401      4449      5374      5436
dram[3]:       5694      5044      6296      5722      4929      4797      5292      5352      4258      4070      4736      4756      4411      4160      5150      4845
dram[4]:       6645      5328      6844      6131      5710      4371      5853      4688      4687      3953      4797      5189      4400      4620      5047      5666
dram[5]:       5136      5322      5416      6399      4748      4750      5181      5286      4057      4106      4629      4936      4229      4327      4673      5319
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1388      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192118 n_nop=1139051 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08354
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1169308i bk1: 2748a 1165677i bk2: 1794a 1172869i bk3: 2280a 1170908i bk4: 2202a 1167540i bk5: 2792a 1164101i bk6: 2048a 1171346i bk7: 2616a 1167770i bk8: 2268a 1166787i bk9: 3072a 1163020i bk10: 1688a 1173479i bk11: 2224a 1170015i bk12: 1616a 1173751i bk13: 2212a 1170955i bk14: 1450a 1177392i bk15: 1944a 1174738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083535 
total_CMD = 1192118 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1032253 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1192118 
n_nop = 1139051 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002829 
CoL_Bus_Util = 0.041768 
Either_Row_CoL_Bus_Util = 0.044515 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.001828 
queue_avg = 1.409875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192118 n_nop=1133603 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.09367
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1165465i bk1: 2840a 1164048i bk2: 2126a 1170556i bk3: 2296a 1170586i bk4: 2632a 1162148i bk5: 2872a 1162063i bk6: 2496a 1168096i bk7: 2636a 1167625i bk8: 2970a 1161328i bk9: 3128a 1160410i bk10: 2176a 1168963i bk11: 2232a 1168819i bk12: 2012a 1170221i bk13: 2264a 1169248i bk14: 1792a 1174455i bk15: 1952a 1173446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.093670 
total_CMD = 1192118 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1020813 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1192118 
n_nop = 1133603 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002307 
CoL_Bus_Util = 0.046835 
Either_Row_CoL_Bus_Util = 0.049085 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001162 
queue_avg = 1.714181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192118 n_nop=1138925 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.08365
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1164740i bk1: 2088a 1168653i bk2: 2296a 1170527i bk3: 1770a 1172388i bk4: 2808a 1163993i bk5: 2202a 1166594i bk6: 2640a 1169135i bk7: 2024a 1170594i bk8: 3078a 1162848i bk9: 2270a 1166675i bk10: 2308a 1171010i bk11: 1594a 1172391i bk12: 2216a 1170162i bk13: 1640a 1174094i bk14: 1972a 1174375i bk15: 1418a 1177625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083651 
total_CMD = 1192118 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1032146 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1192118 
n_nop = 1138925 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002857 
CoL_Bus_Util = 0.041826 
Either_Row_CoL_Bus_Util = 0.044621 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001391 
queue_avg = 1.407173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192118 n_nop=1133502 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.09381
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1163895i bk1: 2490a 1165019i bk2: 2320a 1169518i bk3: 2102a 1169882i bk4: 2872a 1162022i bk5: 2644a 1162748i bk6: 2664a 1168009i bk7: 2466a 1167753i bk8: 3128a 1161661i bk9: 2982a 1160600i bk10: 2320a 1168856i bk11: 2084a 1168230i bk12: 2264a 1168710i bk13: 2014a 1170265i bk14: 1984a 1173900i bk15: 1768a 1174130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.093806 
total_CMD = 1192118 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1020915 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1192118 
n_nop = 1133502 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002325 
CoL_Bus_Util = 0.046903 
Either_Row_CoL_Bus_Util = 0.049170 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001194 
queue_avg = 1.711864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71186
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192118 n_nop=1139257 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.08323
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1168960i bk1: 2718a 1165860i bk2: 1816a 1173115i bk3: 2272a 1171661i bk4: 2178a 1168178i bk5: 2800a 1165115i bk6: 2044a 1170261i bk7: 2616a 1168861i bk8: 2232a 1167333i bk9: 3074a 1163129i bk10: 1660a 1173703i bk11: 2220a 1169900i bk12: 1632a 1173815i bk13: 2212a 1169664i bk14: 1436a 1177119i bk15: 1940a 1174590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.083233 
total_CMD = 1192118 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1032985 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1192118 
n_nop = 1139257 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002775 
CoL_Bus_Util = 0.041617 
Either_Row_CoL_Bus_Util = 0.044342 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001116 
queue_avg = 1.383075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192118 n_nop=1134050 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.09296
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1164948i bk1: 2728a 1164928i bk2: 2124a 1170860i bk3: 2296a 1170405i bk4: 2620a 1163400i bk5: 2848a 1162726i bk6: 2500a 1168755i bk7: 2644a 1166855i bk8: 2942a 1162450i bk9: 3104a 1161299i bk10: 2090a 1170818i bk11: 2232a 1168544i bk12: 2014a 1170199i bk13: 2240a 1168907i bk14: 1770a 1174834i bk15: 1952a 1173134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092959 
total_CMD = 1192118 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1022694 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1192118 
n_nop = 1134050 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002275 
CoL_Bus_Util = 0.046479 
Either_Row_CoL_Bus_Util = 0.048710 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000913 
queue_avg = 1.691992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132132, Miss = 15990, Miss_rate = 0.121, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 159998, Miss = 19904, Miss_rate = 0.124, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 145554, Miss = 18992, Miss_rate = 0.130, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 162350, Miss = 20220, Miss_rate = 0.125, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 158880, Miss = 20100, Miss_rate = 0.127, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 132660, Miss = 15838, Miss_rate = 0.119, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 161370, Miss = 20392, Miss_rate = 0.126, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 147186, Miss = 18904, Miss_rate = 0.128, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 130886, Miss = 15912, Miss_rate = 0.122, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 159382, Miss = 19860, Miss_rate = 0.125, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 146224, Miss = 18866, Miss_rate = 0.129, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 160954, Miss = 20044, Miss_rate = 0.125, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1797576
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1252
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1093885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63563
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1413976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308210
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1797576
icnt_total_pkts_simt_to_mem=680559
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.5257
	minimum = 5
	maximum = 980
Network latency average = 56.3089
	minimum = 5
	maximum = 980
Slowest packet = 2258357
Flit latency average = 53.5631
	minimum = 5
	maximum = 980
Slowest flit = 2407838
Fragmentation average = 0.0111699
	minimum = 0
	maximum = 418
Injected packet rate average = 0.188934
	minimum = 0.0713481 (at node 6)
	maximum = 0.596563 (at node 26)
Accepted packet rate average = 0.188934
	minimum = 0.0709959 (at node 17)
	maximum = 0.290463 (at node 3)
Injected flit rate average = 0.200996
	minimum = 0.0916326 (at node 6)
	maximum = 0.596563 (at node 26)
Accepted flit rate average= 0.200996
	minimum = 0.0966333 (at node 17)
	maximum = 0.290463 (at node 3)
Injected packet length average = 1.06384
Accepted packet length average = 1.06384
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.494 (45 samples)
	minimum = 5 (45 samples)
	maximum = 225.289 (45 samples)
Network latency average = 20.2134 (45 samples)
	minimum = 5 (45 samples)
	maximum = 222.867 (45 samples)
Flit latency average = 19.4466 (45 samples)
	minimum = 5 (45 samples)
	maximum = 222.222 (45 samples)
Fragmentation average = 0.00258053 (45 samples)
	minimum = 0 (45 samples)
	maximum = 86.8667 (45 samples)
Injected packet rate average = 0.0748804 (45 samples)
	minimum = 0.0283017 (45 samples)
	maximum = 0.20865 (45 samples)
Accepted packet rate average = 0.0748804 (45 samples)
	minimum = 0.0256132 (45 samples)
	maximum = 0.112683 (45 samples)
Injected flit rate average = 0.0798292 (45 samples)
	minimum = 0.0366908 (45 samples)
	maximum = 0.208825 (45 samples)
Accepted flit rate average = 0.0798292 (45 samples)
	minimum = 0.0347048 (45 samples)
	maximum = 0.112683 (45 samples)
Injected packet size average = 1.06609 (45 samples)
Accepted packet size average = 1.06609 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 39 sec (459 sec)
gpgpu_simulation_rate = 478758 (inst/sec)
gpgpu_simulation_rate = 2810 (cycle/sec)
gpgpu_silicon_slowdown = 355871x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1316648
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     166.9165
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.0567% 
max_total_param_size = 0
gpu_stall_dramfull = 173981
gpu_stall_icnt2sh    = 294721
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3999
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7907
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      43.6920 GB/Sec
gpu_total_sim_rate=476725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 54754
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36322
L1D_cache:
	L1D_cache_core[0]: Access = 40197, Miss = 24272, Miss_rate = 0.604, Pending_hits = 2658, Reservation_fails = 15220
	L1D_cache_core[1]: Access = 39446, Miss = 23948, Miss_rate = 0.607, Pending_hits = 2382, Reservation_fails = 16184
	L1D_cache_core[2]: Access = 39846, Miss = 24098, Miss_rate = 0.605, Pending_hits = 2478, Reservation_fails = 14784
	L1D_cache_core[3]: Access = 39848, Miss = 24245, Miss_rate = 0.608, Pending_hits = 2479, Reservation_fails = 16741
	L1D_cache_core[4]: Access = 39848, Miss = 24133, Miss_rate = 0.606, Pending_hits = 2542, Reservation_fails = 16519
	L1D_cache_core[5]: Access = 40007, Miss = 24453, Miss_rate = 0.611, Pending_hits = 2611, Reservation_fails = 16696
	L1D_cache_core[6]: Access = 40342, Miss = 24599, Miss_rate = 0.610, Pending_hits = 2442, Reservation_fails = 15493
	L1D_cache_core[7]: Access = 40198, Miss = 24147, Miss_rate = 0.601, Pending_hits = 2535, Reservation_fails = 14992
	L1D_cache_core[8]: Access = 40150, Miss = 24349, Miss_rate = 0.606, Pending_hits = 2691, Reservation_fails = 16486
	L1D_cache_core[9]: Access = 40102, Miss = 24123, Miss_rate = 0.602, Pending_hits = 2459, Reservation_fails = 14587
	L1D_cache_core[10]: Access = 39751, Miss = 23993, Miss_rate = 0.604, Pending_hits = 2560, Reservation_fails = 16455
	L1D_cache_core[11]: Access = 39721, Miss = 24099, Miss_rate = 0.607, Pending_hits = 2375, Reservation_fails = 15557
	L1D_cache_core[12]: Access = 40041, Miss = 23899, Miss_rate = 0.597, Pending_hits = 2822, Reservation_fails = 15247
	L1D_cache_core[13]: Access = 40120, Miss = 24165, Miss_rate = 0.602, Pending_hits = 2641, Reservation_fails = 13729
	L1D_cache_core[14]: Access = 40199, Miss = 24485, Miss_rate = 0.609, Pending_hits = 2562, Reservation_fails = 18197
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 363008
	L1D_total_cache_miss_rate = 0.6052
	L1D_total_cache_pending_hits = 38237
	L1D_total_cache_reservation_fails = 236887
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3545518
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36322
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3600272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 203781
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32849
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36322
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38469, 22386, 11532, 11532, 11532, 11532, 11532, 11532, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 404553
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353510
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30409
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1438581	W0_Idle:9632899	W0_Scoreboard:8348194	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2828080 {8:353510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56561600 {40:1414040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1592 
max_icnt2mem_latency = 1206 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	962357 	609651 	138839 	11463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17758 	879 	180 	440937 	26823 	26212 	11509 	2136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	201043 	241472 	223330 	272422 	614093 	169926 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	996 	408 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7070      5494      7008      6079      5411      4476      5836      4781      4895      4049      5243      5276      4853      4875      5555      5485
dram[1]:       5631      5453      5846      6275      5137      4733      5621      5257      4384      4102      4792      4902      4427      4298      4990      5200
dram[2]:       5387      6625      5925      7089      4467      5235      4558      5885      3981      4630      5013      5331      4401      4449      5374      5436
dram[3]:       5694      5044      6296      5722      4932      4797      5292      5352      4258      4070      4736      4756      4411      4160      5150      4845
dram[4]:       6645      5328      6844      6131      5710      4371      5853      4688      4687      3953      4797      5189      4400      4620      5047      5666
dram[5]:       5136      5322      5416      6399      4748      4753      5181      5286      4057      4106      4629      4936      4229      4327      4673      5319
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1388      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216562 n_nop=1163495 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08186
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1193752i bk1: 2748a 1190121i bk2: 1794a 1197313i bk3: 2280a 1195352i bk4: 2202a 1191984i bk5: 2792a 1188545i bk6: 2048a 1195790i bk7: 2616a 1192214i bk8: 2268a 1191231i bk9: 3072a 1187464i bk10: 1688a 1197923i bk11: 2224a 1194459i bk12: 1616a 1198195i bk13: 2212a 1195399i bk14: 1450a 1201836i bk15: 1944a 1199182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081857 
total_CMD = 1216562 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1056697 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1216562 
n_nop = 1163495 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002772 
CoL_Bus_Util = 0.040928 
Either_Row_CoL_Bus_Util = 0.043620 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.001828 
queue_avg = 1.381546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216562 n_nop=1158047 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.09179
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1189909i bk1: 2840a 1188492i bk2: 2126a 1195000i bk3: 2296a 1195030i bk4: 2632a 1186592i bk5: 2872a 1186507i bk6: 2496a 1192540i bk7: 2636a 1192069i bk8: 2970a 1185772i bk9: 3128a 1184854i bk10: 2176a 1193407i bk11: 2232a 1193263i bk12: 2012a 1194665i bk13: 2264a 1193692i bk14: 1792a 1198899i bk15: 1952a 1197890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.091788 
total_CMD = 1216562 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1045257 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1216562 
n_nop = 1158047 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002260 
CoL_Bus_Util = 0.045894 
Either_Row_CoL_Bus_Util = 0.048099 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001162 
queue_avg = 1.679739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216562 n_nop=1163369 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.08197
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1189184i bk1: 2088a 1193097i bk2: 2296a 1194971i bk3: 1770a 1196832i bk4: 2808a 1188437i bk5: 2202a 1191038i bk6: 2640a 1193579i bk7: 2024a 1195038i bk8: 3078a 1187292i bk9: 2270a 1191119i bk10: 2308a 1195454i bk11: 1594a 1196835i bk12: 2216a 1194606i bk13: 1640a 1198538i bk14: 1972a 1198819i bk15: 1418a 1202069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081970 
total_CMD = 1216562 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1056590 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1216562 
n_nop = 1163369 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002800 
CoL_Bus_Util = 0.040985 
Either_Row_CoL_Bus_Util = 0.043724 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001391 
queue_avg = 1.378899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216562 n_nop=1157946 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.09192
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1188339i bk1: 2490a 1189463i bk2: 2320a 1193962i bk3: 2102a 1194326i bk4: 2872a 1186466i bk5: 2644a 1187192i bk6: 2664a 1192453i bk7: 2466a 1192197i bk8: 3128a 1186105i bk9: 2982a 1185044i bk10: 2320a 1193300i bk11: 2084a 1192674i bk12: 2264a 1193154i bk13: 2014a 1194709i bk14: 1984a 1198344i bk15: 1768a 1198574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.091921 
total_CMD = 1216562 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1045359 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1216562 
n_nop = 1157946 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002279 
CoL_Bus_Util = 0.045961 
Either_Row_CoL_Bus_Util = 0.048182 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001194 
queue_avg = 1.677468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216562 n_nop=1163701 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.08156
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1193404i bk1: 2718a 1190304i bk2: 1816a 1197559i bk3: 2272a 1196105i bk4: 2178a 1192622i bk5: 2800a 1189559i bk6: 2044a 1194705i bk7: 2616a 1193305i bk8: 2232a 1191777i bk9: 3074a 1187573i bk10: 1660a 1198147i bk11: 2220a 1194344i bk12: 1632a 1198259i bk13: 2212a 1194108i bk14: 1436a 1201563i bk15: 1940a 1199034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.081561 
total_CMD = 1216562 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1057429 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1216562 
n_nop = 1163701 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002719 
CoL_Bus_Util = 0.040780 
Either_Row_CoL_Bus_Util = 0.043451 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001116 
queue_avg = 1.355285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216562 n_nop=1158494 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.09109
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1189392i bk1: 2728a 1189372i bk2: 2124a 1195304i bk3: 2296a 1194849i bk4: 2620a 1187844i bk5: 2848a 1187170i bk6: 2500a 1193199i bk7: 2644a 1191299i bk8: 2942a 1186894i bk9: 3104a 1185743i bk10: 2090a 1195262i bk11: 2232a 1192988i bk12: 2014a 1194643i bk13: 2240a 1193351i bk14: 1770a 1199278i bk15: 1952a 1197578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091091 
total_CMD = 1216562 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1047138 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1216562 
n_nop = 1158494 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002229 
CoL_Bus_Util = 0.045546 
Either_Row_CoL_Bus_Util = 0.047731 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000913 
queue_avg = 1.657995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132140, Miss = 15990, Miss_rate = 0.121, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 159998, Miss = 19904, Miss_rate = 0.124, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 145562, Miss = 18992, Miss_rate = 0.130, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 162380, Miss = 20220, Miss_rate = 0.125, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 158888, Miss = 20100, Miss_rate = 0.127, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 132660, Miss = 15838, Miss_rate = 0.119, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 161412, Miss = 20392, Miss_rate = 0.126, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 147186, Miss = 18904, Miss_rate = 0.128, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 130894, Miss = 15912, Miss_rate = 0.122, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 159382, Miss = 19860, Miss_rate = 0.125, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 146232, Miss = 18866, Miss_rate = 0.129, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 160984, Miss = 20044, Miss_rate = 0.125, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1797718
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1252
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1093949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63611
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1414040
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1797718
icnt_total_pkts_simt_to_mem=680617
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2324166
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2478135
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 10)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 10)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.142 (46 samples)
	minimum = 5 (46 samples)
	maximum = 220.652 (46 samples)
Network latency average = 19.8844 (46 samples)
	minimum = 5 (46 samples)
	maximum = 218.152 (46 samples)
Flit latency average = 19.1326 (46 samples)
	minimum = 5 (46 samples)
	maximum = 217.5 (46 samples)
Fragmentation average = 0.00252444 (46 samples)
	minimum = 0 (46 samples)
	maximum = 84.9783 (46 samples)
Injected packet rate average = 0.0732582 (46 samples)
	minimum = 0.0276864 (46 samples)
	maximum = 0.204149 (46 samples)
Accepted packet rate average = 0.0732582 (46 samples)
	minimum = 0.0250564 (46 samples)
	maximum = 0.11035 (46 samples)
Injected flit rate average = 0.0780999 (46 samples)
	minimum = 0.0358932 (46 samples)
	maximum = 0.204333 (46 samples)
Accepted flit rate average = 0.0780999 (46 samples)
	minimum = 0.0339504 (46 samples)
	maximum = 0.11035 (46 samples)
Injected packet size average = 1.06609 (46 samples)
Accepted packet size average = 1.06609 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 41 sec (461 sec)
gpgpu_simulation_rate = 476725 (inst/sec)
gpgpu_simulation_rate = 2856 (cycle/sec)
gpgpu_silicon_slowdown = 350140x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
gpu_sim_cycle = 25877
gpu_sim_insn = 314880
gpu_ipc =      12.1683
gpu_tot_sim_cycle = 1342525
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     163.9337
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2237% 
gpu_tot_occupancy = 33.1614% 
max_total_param_size = 0
gpu_stall_dramfull = 173981
gpu_stall_icnt2sh    = 294721
partiton_level_parallism =       0.0934
partiton_level_parallism_total  =       0.3940
partiton_level_parallism_util =       1.0522
partiton_level_parallism_util_total  =       1.7850
L2_BW  =      10.7289 GB/Sec
L2_BW_total  =      43.0566 GB/Sec
gpu_total_sim_rate=474321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 56001
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36322
L1D_cache:
	L1D_cache_core[0]: Access = 40276, Miss = 24320, Miss_rate = 0.604, Pending_hits = 2658, Reservation_fails = 15220
	L1D_cache_core[1]: Access = 39525, Miss = 23996, Miss_rate = 0.607, Pending_hits = 2382, Reservation_fails = 16184
	L1D_cache_core[2]: Access = 39925, Miss = 24146, Miss_rate = 0.605, Pending_hits = 2478, Reservation_fails = 14784
	L1D_cache_core[3]: Access = 39927, Miss = 24293, Miss_rate = 0.608, Pending_hits = 2479, Reservation_fails = 16741
	L1D_cache_core[4]: Access = 39927, Miss = 24181, Miss_rate = 0.606, Pending_hits = 2542, Reservation_fails = 16519
	L1D_cache_core[5]: Access = 40086, Miss = 24501, Miss_rate = 0.611, Pending_hits = 2611, Reservation_fails = 16696
	L1D_cache_core[6]: Access = 40421, Miss = 24647, Miss_rate = 0.610, Pending_hits = 2442, Reservation_fails = 15493
	L1D_cache_core[7]: Access = 40277, Miss = 24195, Miss_rate = 0.601, Pending_hits = 2535, Reservation_fails = 14992
	L1D_cache_core[8]: Access = 40229, Miss = 24397, Miss_rate = 0.606, Pending_hits = 2691, Reservation_fails = 16486
	L1D_cache_core[9]: Access = 40181, Miss = 24171, Miss_rate = 0.602, Pending_hits = 2459, Reservation_fails = 14587
	L1D_cache_core[10]: Access = 39830, Miss = 24041, Miss_rate = 0.604, Pending_hits = 2560, Reservation_fails = 16455
	L1D_cache_core[11]: Access = 39879, Miss = 24179, Miss_rate = 0.606, Pending_hits = 2391, Reservation_fails = 15557
	L1D_cache_core[12]: Access = 40120, Miss = 23947, Miss_rate = 0.597, Pending_hits = 2822, Reservation_fails = 15247
	L1D_cache_core[13]: Access = 40199, Miss = 24213, Miss_rate = 0.602, Pending_hits = 2641, Reservation_fails = 13729
	L1D_cache_core[14]: Access = 40278, Miss = 24533, Miss_rate = 0.609, Pending_hits = 2562, Reservation_fails = 18197
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 363760
	L1D_total_cache_miss_rate = 0.6052
	L1D_total_cache_pending_hits = 38253
	L1D_total_cache_reservation_fails = 236887
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 354262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3554031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36322
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 446464
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3610032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 203781
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 32849
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36322
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39675, 22386, 11532, 11532, 11532, 11532, 11532, 11532, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 408137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 354262
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30409
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1439938	W0_Idle:10178270	W0_Scoreboard:8550152	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2834096 {8:354262,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56681920 {40:1417048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1592 
max_icnt2mem_latency = 1206 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	966357 	609651 	138839 	11463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18889 	912 	185 	442185 	26823 	26212 	11509 	2136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204764 	241736 	223345 	272422 	614093 	169926 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1023 	408 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7070      5494      7008      6079      5429      4490      5836      4781      4895      4049      5243      5276      4853      4875      5555      5485
dram[1]:       5631      5459      5846      6281      5151      4783      5621      5267      4384      4111      4792      4910      4427      4304      4990      5207
dram[2]:       5387      6625      5925      7089      4479      5253      4558      5885      3981      4630      5013      5331      4401      4449      5374      5436
dram[3]:       5700      5044      6302      5722      4987      4810      5302      5352      4267      4070      4745      4756      4417      4160      5158      4845
dram[4]:       6645      5328      6844      6131      5731      4384      5853      4688      4687      3953      4797      5189      4400      4620      5047      5666
dram[5]:       5136      5327      5416      6405      4764      4802      5181      5296      4057      4115      4629      4944      4229      4334      4673      5326
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1388      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240472 n_nop=1187405 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.08028
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1217662i bk1: 2748a 1214031i bk2: 1794a 1221223i bk3: 2280a 1219262i bk4: 2202a 1215894i bk5: 2792a 1212455i bk6: 2048a 1219700i bk7: 2616a 1216124i bk8: 2268a 1215141i bk9: 3072a 1211374i bk10: 1688a 1221833i bk11: 2224a 1218369i bk12: 1616a 1222105i bk13: 2212a 1219309i bk14: 1450a 1225746i bk15: 1944a 1223092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080279 
total_CMD = 1240472 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1080607 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1240472 
n_nop = 1187405 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002718 
CoL_Bus_Util = 0.040140 
Either_Row_CoL_Bus_Util = 0.042780 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001828 
queue_avg = 1.354917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240472 n_nop=1181957 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.09002
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1213819i bk1: 2840a 1212402i bk2: 2126a 1218910i bk3: 2296a 1218940i bk4: 2632a 1210502i bk5: 2872a 1210417i bk6: 2496a 1216450i bk7: 2636a 1215979i bk8: 2970a 1209682i bk9: 3128a 1208764i bk10: 2176a 1217317i bk11: 2232a 1217173i bk12: 2012a 1218575i bk13: 2264a 1217602i bk14: 1792a 1222809i bk15: 1952a 1221800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.090019 
total_CMD = 1240472 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1069167 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1240472 
n_nop = 1181957 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002217 
CoL_Bus_Util = 0.045009 
Either_Row_CoL_Bus_Util = 0.047172 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001162 
queue_avg = 1.647362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240472 n_nop=1187279 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.08039
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1213094i bk1: 2088a 1217007i bk2: 2296a 1218881i bk3: 1770a 1220742i bk4: 2808a 1212347i bk5: 2202a 1214948i bk6: 2640a 1217489i bk7: 2024a 1218948i bk8: 3078a 1211202i bk9: 2270a 1215029i bk10: 2308a 1219364i bk11: 1594a 1220745i bk12: 2216a 1218516i bk13: 1640a 1222448i bk14: 1972a 1222729i bk15: 1418a 1225979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080390 
total_CMD = 1240472 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1080500 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1240472 
n_nop = 1187279 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002746 
CoL_Bus_Util = 0.040195 
Either_Row_CoL_Bus_Util = 0.042881 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001391 
queue_avg = 1.352321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240472 n_nop=1181856 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.09015
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1212249i bk1: 2490a 1213373i bk2: 2320a 1217872i bk3: 2102a 1218236i bk4: 2872a 1210376i bk5: 2644a 1211102i bk6: 2664a 1216363i bk7: 2466a 1216107i bk8: 3128a 1210015i bk9: 2982a 1208954i bk10: 2320a 1217210i bk11: 2084a 1216584i bk12: 2264a 1217064i bk13: 2014a 1218619i bk14: 1984a 1222254i bk15: 1768a 1222484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.090150 
total_CMD = 1240472 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1069269 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1240472 
n_nop = 1181856 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002235 
CoL_Bus_Util = 0.045075 
Either_Row_CoL_Bus_Util = 0.047253 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001194 
queue_avg = 1.645135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240472 n_nop=1187611 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07999
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1217314i bk1: 2718a 1214214i bk2: 1816a 1221469i bk3: 2272a 1220015i bk4: 2178a 1216532i bk5: 2800a 1213469i bk6: 2044a 1218615i bk7: 2616a 1217215i bk8: 2232a 1215687i bk9: 3074a 1211483i bk10: 1660a 1222057i bk11: 2220a 1218254i bk12: 1632a 1222169i bk13: 2212a 1218018i bk14: 1436a 1225473i bk15: 1940a 1222944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.079989 
total_CMD = 1240472 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1081339 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1240472 
n_nop = 1187611 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002667 
CoL_Bus_Util = 0.039994 
Either_Row_CoL_Bus_Util = 0.042614 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001116 
queue_avg = 1.329162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240472 n_nop=1182404 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08934
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1213302i bk1: 2728a 1213282i bk2: 2124a 1219214i bk3: 2296a 1218759i bk4: 2620a 1211754i bk5: 2848a 1211080i bk6: 2500a 1217109i bk7: 2644a 1215209i bk8: 2942a 1210804i bk9: 3104a 1209653i bk10: 2090a 1219172i bk11: 2232a 1216898i bk12: 2014a 1218553i bk13: 2240a 1217261i bk14: 1770a 1223188i bk15: 1952a 1221488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089335 
total_CMD = 1240472 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1071048 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1240472 
n_nop = 1182404 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002186 
CoL_Bus_Util = 0.044668 
Either_Row_CoL_Bus_Util = 0.046811 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000913 
queue_avg = 1.626037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132680, Miss = 15990, Miss_rate = 0.121, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 160614, Miss = 19904, Miss_rate = 0.124, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 146042, Miss = 18992, Miss_rate = 0.130, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 163806, Miss = 20220, Miss_rate = 0.123, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 159368, Miss = 20100, Miss_rate = 0.126, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 133140, Miss = 15838, Miss_rate = 0.119, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 162762, Miss = 20392, Miss_rate = 0.125, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 147666, Miss = 18904, Miss_rate = 0.128, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 131390, Miss = 15912, Miss_rate = 0.121, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 159862, Miss = 19860, Miss_rate = 0.124, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 146784, Miss = 18866, Miss_rate = 0.129, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 162280, Miss = 20044, Miss_rate = 0.124, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1806394
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1246
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1096957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1417048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 309232
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80084
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1806394
icnt_total_pkts_simt_to_mem=683530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.20274
	minimum = 5
	maximum = 19
Network latency average = 5.20103
	minimum = 5
	maximum = 19
Slowest packet = 2335202
Flit latency average = 5.16731
	minimum = 5
	maximum = 19
Slowest flit = 2489795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0158771
	minimum = 0.00602852 (at node 10)
	maximum = 0.0551069 (at node 18)
Accepted packet rate average = 0.0158771
	minimum = 0.00502377 (at node 17)
	maximum = 0.0292151 (at node 11)
Injected flit rate average = 0.016587
	minimum = 0.00722649 (at node 10)
	maximum = 0.0551069 (at node 18)
Accepted flit rate average= 0.016587
	minimum = 0.00579665 (at node 17)
	maximum = 0.0292151 (at node 11)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8029 (47 samples)
	minimum = 5 (47 samples)
	maximum = 216.362 (47 samples)
Network latency average = 19.572 (47 samples)
	minimum = 5 (47 samples)
	maximum = 213.915 (47 samples)
Flit latency average = 18.8354 (47 samples)
	minimum = 5 (47 samples)
	maximum = 213.277 (47 samples)
Fragmentation average = 0.00247072 (47 samples)
	minimum = 0 (47 samples)
	maximum = 83.1702 (47 samples)
Injected packet rate average = 0.0720373 (47 samples)
	minimum = 0.0272256 (47 samples)
	maximum = 0.200978 (47 samples)
Accepted packet rate average = 0.0720373 (47 samples)
	minimum = 0.0246302 (47 samples)
	maximum = 0.108624 (47 samples)
Injected flit rate average = 0.0767911 (47 samples)
	minimum = 0.0352833 (47 samples)
	maximum = 0.201158 (47 samples)
Accepted flit rate average = 0.0767911 (47 samples)
	minimum = 0.0333514 (47 samples)
	maximum = 0.108624 (47 samples)
Injected packet size average = 1.06599 (47 samples)
Accepted packet size average = 1.06599 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 44 sec (464 sec)
gpgpu_simulation_rate = 474321 (inst/sec)
gpgpu_simulation_rate = 2893 (cycle/sec)
gpgpu_silicon_slowdown = 345661x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
gpu_sim_cycle = 11924
gpu_sim_insn = 6094848
gpu_ipc =     511.1412
gpu_tot_sim_cycle = 1354449
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     166.9904
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.1331% 
gpu_tot_occupancy = 33.6786% 
max_total_param_size = 0
gpu_stall_dramfull = 179924
gpu_stall_icnt2sh    = 302790
partiton_level_parallism =       1.2102
partiton_level_parallism_total  =       0.4012
partiton_level_parallism_util =       1.8338
partiton_level_parallism_util_total  =       1.7862
L2_BW  =     132.9165 GB/Sec
L2_BW_total  =      43.8477 GB/Sec
gpu_total_sim_rate=476168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 57512
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36541
L1D_cache:
	L1D_cache_core[0]: Access = 41364, Miss = 25037, Miss_rate = 0.605, Pending_hits = 2751, Reservation_fails = 15628
	L1D_cache_core[1]: Access = 40741, Miss = 24764, Miss_rate = 0.608, Pending_hits = 2452, Reservation_fails = 16745
	L1D_cache_core[2]: Access = 40949, Miss = 24819, Miss_rate = 0.606, Pending_hits = 2534, Reservation_fails = 15458
	L1D_cache_core[3]: Access = 41079, Miss = 24997, Miss_rate = 0.609, Pending_hits = 2596, Reservation_fails = 17897
	L1D_cache_core[4]: Access = 40887, Miss = 24801, Miss_rate = 0.607, Pending_hits = 2630, Reservation_fails = 18017
	L1D_cache_core[5]: Access = 41174, Miss = 25220, Miss_rate = 0.613, Pending_hits = 2680, Reservation_fails = 17821
	L1D_cache_core[6]: Access = 41445, Miss = 25323, Miss_rate = 0.611, Pending_hits = 2501, Reservation_fails = 16541
	L1D_cache_core[7]: Access = 41301, Miss = 24863, Miss_rate = 0.602, Pending_hits = 2589, Reservation_fails = 16044
	L1D_cache_core[8]: Access = 41189, Miss = 24996, Miss_rate = 0.607, Pending_hits = 2755, Reservation_fails = 18103
	L1D_cache_core[9]: Access = 41397, Miss = 24941, Miss_rate = 0.602, Pending_hits = 2533, Reservation_fails = 15210
	L1D_cache_core[10]: Access = 40918, Miss = 24685, Miss_rate = 0.603, Pending_hits = 2655, Reservation_fails = 17215
	L1D_cache_core[11]: Access = 41031, Miss = 24899, Miss_rate = 0.607, Pending_hits = 2481, Reservation_fails = 16048
	L1D_cache_core[12]: Access = 41272, Miss = 24682, Miss_rate = 0.598, Pending_hits = 2902, Reservation_fails = 15442
	L1D_cache_core[13]: Access = 41287, Miss = 24941, Miss_rate = 0.604, Pending_hits = 2721, Reservation_fails = 13978
	L1D_cache_core[14]: Access = 41430, Miss = 25278, Miss_rate = 0.610, Pending_hits = 2627, Reservation_fails = 18953
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 374246
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 39407
	L1D_total_cache_reservation_fails = 249100
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3648776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36541
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3706288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 210830
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38002
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36541
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
40047, 22758, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 417633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364521
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31713
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1482203	W0_Idle:10184389	W0_Scoreboard:8651976	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916168 {8:364521,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58323360 {40:1458084,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1592 
max_icnt2mem_latency = 1480 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	996253 	622308 	143963 	13014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18949 	925 	187 	453754 	27765 	27554 	11932 	2213 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208159 	247891 	229221 	279977 	637305 	172961 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1033 	418 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7111      5522      7052      6108      5674      4708      5913      4837      4958      4097      5306      5328      4897      4903      5621      5518
dram[1]:       5665      5738      5878      6520      5350      5414      5675      5744      4425      4593      4835      5537      4459      4574      5031      5543
dram[2]:       5415      6666      5953      7135      4659      5499      4612      5965      4028      4691      5060      5391      4431      4493      5408      5501
dram[3]:       5849      5076      6429      5756      5348      5004      5668      5407      4674      4112      5269      4801      4553      4194      5354      4889
dram[4]:       6689      5355      6888      6159      6040      4562      5929      4742      4751      3999      4869      5233      4446      4649      5113      5700
dram[5]:       5174      5554      5451      6615      5015      5345      5234      5771      4101      4610      4680      5584      4264      4552      4715      5623
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251489 n_nop=1198422 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07957
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1228679i bk1: 2748a 1225048i bk2: 1794a 1232240i bk3: 2280a 1230279i bk4: 2202a 1226911i bk5: 2792a 1223472i bk6: 2048a 1230717i bk7: 2616a 1227141i bk8: 2268a 1226158i bk9: 3072a 1222391i bk10: 1688a 1232850i bk11: 2224a 1229386i bk12: 1616a 1233122i bk13: 2212a 1230326i bk14: 1450a 1236763i bk15: 1944a 1234109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079572 
total_CMD = 1251489 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1091624 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1251489 
n_nop = 1198422 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002694 
CoL_Bus_Util = 0.039786 
Either_Row_CoL_Bus_Util = 0.042403 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001828 
queue_avg = 1.342990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251489 n_nop=1192974 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08923
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1224836i bk1: 2840a 1223419i bk2: 2126a 1229927i bk3: 2296a 1229957i bk4: 2632a 1221519i bk5: 2872a 1221434i bk6: 2496a 1227467i bk7: 2636a 1226996i bk8: 2970a 1220699i bk9: 3128a 1219781i bk10: 2176a 1228334i bk11: 2232a 1228190i bk12: 2012a 1229592i bk13: 2264a 1228619i bk14: 1792a 1233826i bk15: 1952a 1232817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.089227 
total_CMD = 1251489 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1080184 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1251489 
n_nop = 1192974 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002197 
CoL_Bus_Util = 0.044613 
Either_Row_CoL_Bus_Util = 0.046756 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001162 
queue_avg = 1.632860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251489 n_nop=1198296 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07968
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1224111i bk1: 2088a 1228024i bk2: 2296a 1229898i bk3: 1770a 1231759i bk4: 2808a 1223364i bk5: 2202a 1225965i bk6: 2640a 1228506i bk7: 2024a 1229965i bk8: 3078a 1222219i bk9: 2270a 1226046i bk10: 2308a 1230381i bk11: 1594a 1231762i bk12: 2216a 1229533i bk13: 1640a 1233465i bk14: 1972a 1233746i bk15: 1418a 1236996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079683 
total_CMD = 1251489 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1091517 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1251489 
n_nop = 1198296 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.039841 
Either_Row_CoL_Bus_Util = 0.042504 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001391 
queue_avg = 1.340416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251489 n_nop=1192873 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08936
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1223266i bk1: 2490a 1224390i bk2: 2320a 1228889i bk3: 2102a 1229253i bk4: 2872a 1221393i bk5: 2644a 1222119i bk6: 2664a 1227380i bk7: 2466a 1227124i bk8: 3128a 1221032i bk9: 2982a 1219971i bk10: 2320a 1228227i bk11: 2084a 1227601i bk12: 2264a 1228081i bk13: 2014a 1229636i bk14: 1984a 1233271i bk15: 1768a 1233501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.089356 
total_CMD = 1251489 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1080286 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1251489 
n_nop = 1192873 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002215 
CoL_Bus_Util = 0.044678 
Either_Row_CoL_Bus_Util = 0.046837 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001194 
queue_avg = 1.630653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251489 n_nop=1198628 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07928
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1228331i bk1: 2718a 1225231i bk2: 1816a 1232486i bk3: 2272a 1231032i bk4: 2178a 1227549i bk5: 2800a 1224486i bk6: 2044a 1229632i bk7: 2616a 1228232i bk8: 2232a 1226704i bk9: 3074a 1222500i bk10: 1660a 1233074i bk11: 2220a 1229271i bk12: 1632a 1233186i bk13: 2212a 1229035i bk14: 1436a 1236490i bk15: 1940a 1233961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.079285 
total_CMD = 1251489 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1092356 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1251489 
n_nop = 1198628 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002643 
CoL_Bus_Util = 0.039642 
Either_Row_CoL_Bus_Util = 0.042238 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001116 
queue_avg = 1.317461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31746
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1251489 n_nop=1193421 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08855
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1224319i bk1: 2728a 1224299i bk2: 2124a 1230231i bk3: 2296a 1229776i bk4: 2620a 1222771i bk5: 2848a 1222097i bk6: 2500a 1228126i bk7: 2644a 1226226i bk8: 2942a 1221821i bk9: 3104a 1220670i bk10: 2090a 1230189i bk11: 2232a 1227915i bk12: 2014a 1229570i bk13: 2240a 1228278i bk14: 1770a 1234205i bk15: 1952a 1232505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088549 
total_CMD = 1251489 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1082065 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1251489 
n_nop = 1193421 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002167 
CoL_Bus_Util = 0.044274 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000913 
queue_avg = 1.611723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135748, Miss = 15990, Miss_rate = 0.118, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 163778, Miss = 19904, Miss_rate = 0.122, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 149034, Miss = 18992, Miss_rate = 0.127, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 171094, Miss = 20220, Miss_rate = 0.118, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 162376, Miss = 20100, Miss_rate = 0.124, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 136308, Miss = 15838, Miss_rate = 0.116, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 169906, Miss = 20392, Miss_rate = 0.120, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 150754, Miss = 18904, Miss_rate = 0.125, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 134642, Miss = 15912, Miss_rate = 0.118, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 162898, Miss = 19860, Miss_rate = 0.122, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 149944, Miss = 18866, Miss_rate = 0.126, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 169440, Miss = 20044, Miss_rate = 0.118, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1855922
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1212
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1137993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1458084
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1855922
icnt_total_pkts_simt_to_mem=702056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.8218
	minimum = 5
	maximum = 359
Network latency average = 49.16
	minimum = 5
	maximum = 357
Slowest packet = 2359324
Flit latency average = 46.6066
	minimum = 5
	maximum = 357
Slowest flit = 2515086
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.198659
	minimum = 0.0687689 (at node 8)
	maximum = 0.611204 (at node 18)
Accepted packet rate average = 0.198659
	minimum = 0.0771553 (at node 17)
	maximum = 0.306273 (at node 9)
Injected flit rate average = 0.211382
	minimum = 0.0888963 (at node 8)
	maximum = 0.611204 (at node 18)
Accepted flit rate average= 0.211382
	minimum = 0.106005 (at node 17)
	maximum = 0.306273 (at node 9)
Injected packet length average = 1.06404
Accepted packet length average = 1.06404
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.47 (48 samples)
	minimum = 5 (48 samples)
	maximum = 219.333 (48 samples)
Network latency average = 20.1884 (48 samples)
	minimum = 5 (48 samples)
	maximum = 216.896 (48 samples)
Flit latency average = 19.414 (48 samples)
	minimum = 5 (48 samples)
	maximum = 216.271 (48 samples)
Fragmentation average = 0.00241925 (48 samples)
	minimum = 0 (48 samples)
	maximum = 81.4375 (48 samples)
Injected packet rate average = 0.0746753 (48 samples)
	minimum = 0.0280911 (48 samples)
	maximum = 0.209524 (48 samples)
Accepted packet rate average = 0.0746753 (48 samples)
	minimum = 0.0257244 (48 samples)
	maximum = 0.112741 (48 samples)
Injected flit rate average = 0.0795951 (48 samples)
	minimum = 0.0364002 (48 samples)
	maximum = 0.209701 (48 samples)
Accepted flit rate average = 0.0795951 (48 samples)
	minimum = 0.034865 (48 samples)
	maximum = 0.112741 (48 samples)
Injected packet size average = 1.06588 (48 samples)
Accepted packet size average = 1.06588 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 55 sec (475 sec)
gpgpu_simulation_rate = 476168 (inst/sec)
gpgpu_simulation_rate = 2851 (cycle/sec)
gpgpu_silicon_slowdown = 350754x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1380904
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     163.8056
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.6182% 
max_total_param_size = 0
gpu_stall_dramfull = 179924
gpu_stall_icnt2sh    = 302790
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3935
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7861
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      43.0110 GB/Sec
gpu_total_sim_rate=474213

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 57524
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36541
L1D_cache:
	L1D_cache_core[0]: Access = 41364, Miss = 25037, Miss_rate = 0.605, Pending_hits = 2751, Reservation_fails = 15628
	L1D_cache_core[1]: Access = 40741, Miss = 24764, Miss_rate = 0.608, Pending_hits = 2452, Reservation_fails = 16745
	L1D_cache_core[2]: Access = 40949, Miss = 24819, Miss_rate = 0.606, Pending_hits = 2534, Reservation_fails = 15458
	L1D_cache_core[3]: Access = 41079, Miss = 24997, Miss_rate = 0.609, Pending_hits = 2596, Reservation_fails = 17897
	L1D_cache_core[4]: Access = 40918, Miss = 24817, Miss_rate = 0.607, Pending_hits = 2630, Reservation_fails = 18017
	L1D_cache_core[5]: Access = 41174, Miss = 25220, Miss_rate = 0.613, Pending_hits = 2680, Reservation_fails = 17821
	L1D_cache_core[6]: Access = 41445, Miss = 25323, Miss_rate = 0.611, Pending_hits = 2501, Reservation_fails = 16541
	L1D_cache_core[7]: Access = 41301, Miss = 24863, Miss_rate = 0.602, Pending_hits = 2589, Reservation_fails = 16044
	L1D_cache_core[8]: Access = 41189, Miss = 24996, Miss_rate = 0.607, Pending_hits = 2755, Reservation_fails = 18103
	L1D_cache_core[9]: Access = 41397, Miss = 24941, Miss_rate = 0.602, Pending_hits = 2533, Reservation_fails = 15210
	L1D_cache_core[10]: Access = 40918, Miss = 24685, Miss_rate = 0.603, Pending_hits = 2655, Reservation_fails = 17215
	L1D_cache_core[11]: Access = 41031, Miss = 24899, Miss_rate = 0.607, Pending_hits = 2481, Reservation_fails = 16048
	L1D_cache_core[12]: Access = 41272, Miss = 24682, Miss_rate = 0.598, Pending_hits = 2902, Reservation_fails = 15442
	L1D_cache_core[13]: Access = 41287, Miss = 24941, Miss_rate = 0.604, Pending_hits = 2721, Reservation_fails = 13978
	L1D_cache_core[14]: Access = 41430, Miss = 25278, Miss_rate = 0.610, Pending_hits = 2627, Reservation_fails = 18953
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 374262
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 39407
	L1D_total_cache_reservation_fails = 249100
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223620
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3650436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57524
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36541
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158727
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3707960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 210830
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38002
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36541
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
40047, 22758, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 418137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364537
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31713
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1482203	W0_Idle:10214578	W0_Scoreboard:8671746	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916296 {8:364537,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58325920 {40:1458148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
maxmflatency = 1592 
max_icnt2mem_latency = 1480 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	996347 	622308 	143963 	13014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18961 	925 	187 	453785 	27765 	27554 	11932 	2213 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208253 	247891 	229221 	279977 	637305 	172961 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1043 	418 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7111      5522      7052      6108      5676      4708      5916      4837      4958      4097      5306      5328      4897      4903      5621      5518
dram[1]:       5665      5738      5878      6520      5350      5414      5675      5744      4425      4593      4835      5537      4459      4574      5031      5543
dram[2]:       5415      6666      5953      7135      4659      5501      4612      5967      4028      4691      5060      5391      4431      4493      5408      5501
dram[3]:       5849      5076      6429      5756      5348      5004      5668      5407      4674      4112      5269      4801      4553      4194      5354      4889
dram[4]:       6689      5355      6888      6159      6042      4562      5932      4742      4751      3999      4869      5233      4446      4649      5113      5700
dram[5]:       5174      5554      5451      6615      5015      5345      5234      5771      4101      4610      4680      5584      4264      4552      4715      5623
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1275933 n_nop=1222866 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07805
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1253123i bk1: 2748a 1249492i bk2: 1794a 1256684i bk3: 2280a 1254723i bk4: 2202a 1251355i bk5: 2792a 1247916i bk6: 2048a 1255161i bk7: 2616a 1251585i bk8: 2268a 1250602i bk9: 3072a 1246835i bk10: 1688a 1257294i bk11: 2224a 1253830i bk12: 1616a 1257566i bk13: 2212a 1254770i bk14: 1450a 1261207i bk15: 1944a 1258553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078048 
total_CMD = 1275933 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1116068 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1275933 
n_nop = 1222866 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002643 
CoL_Bus_Util = 0.039024 
Either_Row_CoL_Bus_Util = 0.041591 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001828 
queue_avg = 1.317261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1275933 n_nop=1217418 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08752
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1249280i bk1: 2840a 1247863i bk2: 2126a 1254371i bk3: 2296a 1254401i bk4: 2632a 1245963i bk5: 2872a 1245878i bk6: 2496a 1251911i bk7: 2636a 1251440i bk8: 2970a 1245143i bk9: 3128a 1244225i bk10: 2176a 1252778i bk11: 2232a 1252634i bk12: 2012a 1254036i bk13: 2264a 1253063i bk14: 1792a 1258270i bk15: 1952a 1257261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.087517 
total_CMD = 1275933 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1104628 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1275933 
n_nop = 1217418 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002155 
CoL_Bus_Util = 0.043759 
Either_Row_CoL_Bus_Util = 0.045861 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001162 
queue_avg = 1.601578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1275933 n_nop=1222740 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07816
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1248555i bk1: 2088a 1252468i bk2: 2296a 1254342i bk3: 1770a 1256203i bk4: 2808a 1247808i bk5: 2202a 1250409i bk6: 2640a 1252950i bk7: 2024a 1254409i bk8: 3078a 1246663i bk9: 2270a 1250490i bk10: 2308a 1254825i bk11: 1594a 1256206i bk12: 2216a 1253977i bk13: 1640a 1257909i bk14: 1972a 1258190i bk15: 1418a 1261440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078156 
total_CMD = 1275933 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1115961 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1275933 
n_nop = 1222740 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002669 
CoL_Bus_Util = 0.039078 
Either_Row_CoL_Bus_Util = 0.041689 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001391 
queue_avg = 1.314737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1275933 n_nop=1217317 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08764
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1247710i bk1: 2490a 1248834i bk2: 2320a 1253333i bk3: 2102a 1253697i bk4: 2872a 1245837i bk5: 2644a 1246563i bk6: 2664a 1251824i bk7: 2466a 1251568i bk8: 3128a 1245476i bk9: 2982a 1244415i bk10: 2320a 1252671i bk11: 2084a 1252045i bk12: 2264a 1252525i bk13: 2014a 1254080i bk14: 1984a 1257715i bk15: 1768a 1257945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.087644 
total_CMD = 1275933 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1104730 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1275933 
n_nop = 1217317 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002173 
CoL_Bus_Util = 0.043822 
Either_Row_CoL_Bus_Util = 0.045940 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001194 
queue_avg = 1.599413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59941
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1275933 n_nop=1223072 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07777
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1252775i bk1: 2718a 1249675i bk2: 1816a 1256930i bk3: 2272a 1255476i bk4: 2178a 1251993i bk5: 2800a 1248930i bk6: 2044a 1254076i bk7: 2616a 1252676i bk8: 2232a 1251148i bk9: 3074a 1246944i bk10: 1660a 1257518i bk11: 2220a 1253715i bk12: 1632a 1257630i bk13: 2212a 1253479i bk14: 1436a 1260934i bk15: 1940a 1258405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.077766 
total_CMD = 1275933 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1116800 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1275933 
n_nop = 1223072 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002593 
CoL_Bus_Util = 0.038883 
Either_Row_CoL_Bus_Util = 0.041429 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001116 
queue_avg = 1.292221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1275933 n_nop=1217865 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08685
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1248763i bk1: 2728a 1248743i bk2: 2124a 1254675i bk3: 2296a 1254220i bk4: 2620a 1247215i bk5: 2848a 1246541i bk6: 2500a 1252570i bk7: 2644a 1250670i bk8: 2942a 1246265i bk9: 3104a 1245114i bk10: 2090a 1254633i bk11: 2232a 1252359i bk12: 2014a 1254014i bk13: 2240a 1252722i bk14: 1770a 1258649i bk15: 1952a 1256949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086853 
total_CMD = 1275933 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1106509 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1275933 
n_nop = 1217865 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002126 
CoL_Bus_Util = 0.043426 
Either_Row_CoL_Bus_Util = 0.045510 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000913 
queue_avg = 1.580846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135790, Miss = 15990, Miss_rate = 0.118, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 163778, Miss = 19904, Miss_rate = 0.122, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 149042, Miss = 18992, Miss_rate = 0.127, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 171094, Miss = 20220, Miss_rate = 0.118, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 162384, Miss = 20100, Miss_rate = 0.124, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 136338, Miss = 15838, Miss_rate = 0.116, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 169914, Miss = 20392, Miss_rate = 0.120, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 150754, Miss = 18904, Miss_rate = 0.125, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 134680, Miss = 15912, Miss_rate = 0.118, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 162898, Miss = 19860, Miss_rate = 0.122, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 149952, Miss = 18866, Miss_rate = 0.126, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 169440, Miss = 20044, Miss_rate = 0.118, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1856064
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1212
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1138057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68635
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1458148
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317454
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80432
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1856064
icnt_total_pkts_simt_to_mem=702114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2399402
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2557978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 4)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 4)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 4)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.14 (49 samples)
	minimum = 5 (49 samples)
	maximum = 215.102 (49 samples)
Network latency average = 19.8801 (49 samples)
	minimum = 5 (49 samples)
	maximum = 212.592 (49 samples)
Flit latency average = 19.1198 (49 samples)
	minimum = 5 (49 samples)
	maximum = 211.959 (49 samples)
Fragmentation average = 0.00236988 (49 samples)
	minimum = 0 (49 samples)
	maximum = 79.7755 (49 samples)
Injected packet rate average = 0.0731566 (49 samples)
	minimum = 0.0275178 (49 samples)
	maximum = 0.205282 (49 samples)
Accepted packet rate average = 0.0731566 (49 samples)
	minimum = 0.0251994 (49 samples)
	maximum = 0.11055 (49 samples)
Injected flit rate average = 0.0779764 (49 samples)
	minimum = 0.0356574 (49 samples)
	maximum = 0.205466 (49 samples)
Accepted flit rate average = 0.0779764 (49 samples)
	minimum = 0.0341534 (49 samples)
	maximum = 0.11055 (49 samples)
Injected packet size average = 1.06588 (49 samples)
Accepted packet size average = 1.06588 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 57 sec (477 sec)
gpgpu_simulation_rate = 474213 (inst/sec)
gpgpu_simulation_rate = 2894 (cycle/sec)
gpgpu_silicon_slowdown = 345542x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
gpu_sim_cycle = 25579
gpu_sim_insn = 295200
gpu_ipc =      11.5407
gpu_tot_sim_cycle = 1406483
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     161.0365
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.7742% 
max_total_param_size = 0
gpu_stall_dramfull = 179924
gpu_stall_icnt2sh    = 302790
partiton_level_parallism =       0.0914
partiton_level_parallism_total  =       0.3880
partiton_level_parallism_util =       1.0508
partiton_level_parallism_util_total  =       1.7808
L2_BW  =      10.5361 GB/Sec
L2_BW_total  =      42.4204 GB/Sec
gpu_total_sim_rate=470883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 58693
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36541
L1D_cache:
	L1D_cache_core[0]: Access = 41443, Miss = 25085, Miss_rate = 0.605, Pending_hits = 2751, Reservation_fails = 15628
	L1D_cache_core[1]: Access = 40820, Miss = 24812, Miss_rate = 0.608, Pending_hits = 2452, Reservation_fails = 16745
	L1D_cache_core[2]: Access = 41028, Miss = 24867, Miss_rate = 0.606, Pending_hits = 2534, Reservation_fails = 15458
	L1D_cache_core[3]: Access = 41158, Miss = 25045, Miss_rate = 0.609, Pending_hits = 2596, Reservation_fails = 17897
	L1D_cache_core[4]: Access = 40997, Miss = 24865, Miss_rate = 0.607, Pending_hits = 2630, Reservation_fails = 18017
	L1D_cache_core[5]: Access = 41253, Miss = 25252, Miss_rate = 0.612, Pending_hits = 2680, Reservation_fails = 17821
	L1D_cache_core[6]: Access = 41524, Miss = 25379, Miss_rate = 0.611, Pending_hits = 2501, Reservation_fails = 16541
	L1D_cache_core[7]: Access = 41380, Miss = 24911, Miss_rate = 0.602, Pending_hits = 2589, Reservation_fails = 16044
	L1D_cache_core[8]: Access = 41268, Miss = 25044, Miss_rate = 0.607, Pending_hits = 2755, Reservation_fails = 18103
	L1D_cache_core[9]: Access = 41476, Miss = 24989, Miss_rate = 0.602, Pending_hits = 2533, Reservation_fails = 15210
	L1D_cache_core[10]: Access = 40997, Miss = 24733, Miss_rate = 0.603, Pending_hits = 2655, Reservation_fails = 17215
	L1D_cache_core[11]: Access = 41110, Miss = 24947, Miss_rate = 0.607, Pending_hits = 2481, Reservation_fails = 16048
	L1D_cache_core[12]: Access = 41351, Miss = 24730, Miss_rate = 0.598, Pending_hits = 2902, Reservation_fails = 15442
	L1D_cache_core[13]: Access = 41366, Miss = 24989, Miss_rate = 0.604, Pending_hits = 2721, Reservation_fails = 13978
	L1D_cache_core[14]: Access = 41509, Miss = 25326, Miss_rate = 0.610, Pending_hits = 2627, Reservation_fails = 18953
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 374974
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 39407
	L1D_total_cache_reservation_fails = 249100
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 365241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3658417
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36541
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 459488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3717110

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 210830
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38002
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36541
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41253, 22758, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 421497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 365241
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31713
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1482968	W0_Idle:10770406	W0_Scoreboard:8858785	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2921928 {8:365241,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58438560 {40:1460964,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1592 
max_icnt2mem_latency = 1480 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1000093 	622308 	143963 	13014 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20112 	938 	192 	454954 	27765 	27554 	11932 	2213 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211990 	247900 	229221 	279977 	637305 	172961 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1074 	418 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7120      5522      7060      6108      5715      4713      5963      4845      4971      4097      5319      5328      4907      4903      5632      5518
dram[1]:       5665      5738      5878      6520      5358      5418      5683      5752      4425      4593      4835      5537      4459      4574      5031      5543
dram[2]:       5415      6674      5953      7144      4666      5541      4620      6004      4028      4704      5060      5403      4431      4502      5408      5512
dram[3]:       5849      5076      6429      5756      5354      5012      5675      5412      4674      4112      5269      4801      4553      4194      5354      4889
dram[4]:       6697      5355      6897      6159      6072      4569      5980      4748      4765      3999      4881      5233      4456      4649      5124      5700
dram[5]:       5174      5554      5451      6615      5020      5353      5243      5776      4101      4610      4680      5584      4264      4552      4715      5623
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1012      1186       967      1324       922      1373       963      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1117      1333       966      1337       934      1234       987      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1114      1172       981      1361       895      1343       880      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1299568 n_nop=1246501 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07663
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1276758i bk1: 2748a 1273127i bk2: 1794a 1280319i bk3: 2280a 1278358i bk4: 2202a 1274990i bk5: 2792a 1271551i bk6: 2048a 1278796i bk7: 2616a 1275220i bk8: 2268a 1274237i bk9: 3072a 1270470i bk10: 1688a 1280929i bk11: 2224a 1277465i bk12: 1616a 1281201i bk13: 2212a 1278405i bk14: 1450a 1284842i bk15: 1944a 1282188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076629 
total_CMD = 1299568 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1139703 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1299568 
n_nop = 1246501 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002595 
CoL_Bus_Util = 0.038314 
Either_Row_CoL_Bus_Util = 0.040834 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001828 
queue_avg = 1.293304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1299568 n_nop=1241053 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08593
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1272915i bk1: 2840a 1271498i bk2: 2126a 1278006i bk3: 2296a 1278036i bk4: 2632a 1269598i bk5: 2872a 1269513i bk6: 2496a 1275546i bk7: 2636a 1275075i bk8: 2970a 1268778i bk9: 3128a 1267860i bk10: 2176a 1276413i bk11: 2232a 1276269i bk12: 2012a 1277671i bk13: 2264a 1276698i bk14: 1792a 1281905i bk15: 1952a 1280896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.085925 
total_CMD = 1299568 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1128263 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1299568 
n_nop = 1241053 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002116 
CoL_Bus_Util = 0.042963 
Either_Row_CoL_Bus_Util = 0.045026 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001162 
queue_avg = 1.572450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1299568 n_nop=1246375 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07673
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1272190i bk1: 2088a 1276103i bk2: 2296a 1277977i bk3: 1770a 1279838i bk4: 2808a 1271443i bk5: 2202a 1274044i bk6: 2640a 1276585i bk7: 2024a 1278044i bk8: 3078a 1270298i bk9: 2270a 1274125i bk10: 2308a 1278460i bk11: 1594a 1279841i bk12: 2216a 1277612i bk13: 1640a 1281544i bk14: 1972a 1281825i bk15: 1418a 1285075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076735 
total_CMD = 1299568 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1139596 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1299568 
n_nop = 1246375 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002621 
CoL_Bus_Util = 0.038367 
Either_Row_CoL_Bus_Util = 0.040931 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001391 
queue_avg = 1.290826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1299568 n_nop=1240952 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08605
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1271345i bk1: 2490a 1272469i bk2: 2320a 1276968i bk3: 2102a 1277332i bk4: 2872a 1269472i bk5: 2644a 1270198i bk6: 2664a 1275459i bk7: 2466a 1275203i bk8: 3128a 1269111i bk9: 2982a 1268050i bk10: 2320a 1276306i bk11: 2084a 1275680i bk12: 2264a 1276160i bk13: 2014a 1277715i bk14: 1984a 1281350i bk15: 1768a 1281580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.086050 
total_CMD = 1299568 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1128365 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1299568 
n_nop = 1240952 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002133 
CoL_Bus_Util = 0.043025 
Either_Row_CoL_Bus_Util = 0.045104 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001194 
queue_avg = 1.570325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57032
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1299568 n_nop=1246707 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07635
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1276410i bk1: 2718a 1273310i bk2: 1816a 1280565i bk3: 2272a 1279111i bk4: 2178a 1275628i bk5: 2800a 1272565i bk6: 2044a 1277711i bk7: 2616a 1276311i bk8: 2232a 1274783i bk9: 3074a 1270579i bk10: 1660a 1281153i bk11: 2220a 1277350i bk12: 1632a 1281265i bk13: 2212a 1277114i bk14: 1436a 1284569i bk15: 1940a 1282040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.076352 
total_CMD = 1299568 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1140435 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1299568 
n_nop = 1246707 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002545 
CoL_Bus_Util = 0.038176 
Either_Row_CoL_Bus_Util = 0.040676 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001116 
queue_avg = 1.268720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26872
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1299568 n_nop=1241500 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08527
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1272398i bk1: 2728a 1272378i bk2: 2124a 1278310i bk3: 2296a 1277855i bk4: 2620a 1270850i bk5: 2848a 1270176i bk6: 2500a 1276205i bk7: 2644a 1274305i bk8: 2942a 1269900i bk9: 3104a 1268749i bk10: 2090a 1278268i bk11: 2232a 1275994i bk12: 2014a 1277649i bk13: 2240a 1276357i bk14: 1770a 1282284i bk15: 1952a 1280584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085273 
total_CMD = 1299568 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1130144 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1299568 
n_nop = 1241500 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002087 
CoL_Bus_Util = 0.042636 
Either_Row_CoL_Bus_Util = 0.044683 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000913 
queue_avg = 1.552096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5521

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137128, Miss = 15990, Miss_rate = 0.117, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 164378, Miss = 19904, Miss_rate = 0.121, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 149538, Miss = 18992, Miss_rate = 0.127, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 171694, Miss = 20220, Miss_rate = 0.118, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 162880, Miss = 20100, Miss_rate = 0.123, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 137548, Miss = 15838, Miss_rate = 0.115, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 170410, Miss = 20392, Miss_rate = 0.120, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 151234, Miss = 18904, Miss_rate = 0.125, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 135890, Miss = 15912, Miss_rate = 0.117, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 163378, Miss = 19860, Miss_rate = 0.122, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 150488, Miss = 18866, Miss_rate = 0.125, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 169920, Miss = 20044, Miss_rate = 0.118, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1864486
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1207
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1140873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73311
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1460964
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 318384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85108
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1864486
icnt_total_pkts_simt_to_mem=704917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07416
	minimum = 5
	maximum = 18
Network latency average = 5.07416
	minimum = 5
	maximum = 18
Slowest packet = 2399454
Flit latency average = 5.03492
	minimum = 5
	maximum = 18
Slowest flit = 2558181
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155799
	minimum = 0.00551233 (at node 5)
	maximum = 0.0523085 (at node 15)
Accepted packet rate average = 0.0155799
	minimum = 0.00508229 (at node 22)
	maximum = 0.0221275 (at node 0)
Injected flit rate average = 0.0162532
	minimum = 0.00672427 (at node 5)
	maximum = 0.0523085 (at node 15)
Accepted flit rate average= 0.0162532
	minimum = 0.00586419 (at node 22)
	maximum = 0.0221275 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8187 (50 samples)
	minimum = 5 (50 samples)
	maximum = 211.16 (50 samples)
Network latency average = 19.584 (50 samples)
	minimum = 5 (50 samples)
	maximum = 208.7 (50 samples)
Flit latency average = 18.8381 (50 samples)
	minimum = 5 (50 samples)
	maximum = 208.08 (50 samples)
Fragmentation average = 0.00232248 (50 samples)
	minimum = 0 (50 samples)
	maximum = 78.18 (50 samples)
Injected packet rate average = 0.072005 (50 samples)
	minimum = 0.0270777 (50 samples)
	maximum = 0.202222 (50 samples)
Accepted packet rate average = 0.072005 (50 samples)
	minimum = 0.0247971 (50 samples)
	maximum = 0.108782 (50 samples)
Injected flit rate average = 0.0767419 (50 samples)
	minimum = 0.0350787 (50 samples)
	maximum = 0.202403 (50 samples)
Accepted flit rate average = 0.0767419 (50 samples)
	minimum = 0.0335877 (50 samples)
	maximum = 0.108782 (50 samples)
Injected packet size average = 1.06579 (50 samples)
Accepted packet size average = 1.06579 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 1 sec (481 sec)
gpgpu_simulation_rate = 470883 (inst/sec)
gpgpu_simulation_rate = 2924 (cycle/sec)
gpgpu_silicon_slowdown = 341997x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
gpu_sim_cycle = 10413
gpu_sim_insn = 5356800
gpu_ipc =     514.4339
gpu_tot_sim_cycle = 1416896
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     163.6336
gpu_tot_issued_cta = 9809
gpu_occupancy = 74.0528% 
gpu_tot_occupancy = 33.1950% 
max_total_param_size = 0
gpu_stall_dramfull = 181842
gpu_stall_icnt2sh    = 308733
partiton_level_parallism =       1.1513
partiton_level_parallism_total  =       0.3936
partiton_level_parallism_util =       1.8609
partiton_level_parallism_util_total  =       1.7824
L2_BW  =     125.2342 GB/Sec
L2_BW_total  =      43.0290 GB/Sec
gpu_total_sim_rate=473167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 60316
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37180
L1D_cache:
	L1D_cache_core[0]: Access = 42403, Miss = 25635, Miss_rate = 0.605, Pending_hits = 2863, Reservation_fails = 16450
	L1D_cache_core[1]: Access = 41780, Miss = 25418, Miss_rate = 0.608, Pending_hits = 2553, Reservation_fails = 17662
	L1D_cache_core[2]: Access = 41988, Miss = 25474, Miss_rate = 0.607, Pending_hits = 2620, Reservation_fails = 16149
	L1D_cache_core[3]: Access = 42182, Miss = 25624, Miss_rate = 0.607, Pending_hits = 2679, Reservation_fails = 18424
	L1D_cache_core[4]: Access = 41957, Miss = 25449, Miss_rate = 0.607, Pending_hits = 2708, Reservation_fails = 18655
	L1D_cache_core[5]: Access = 42277, Miss = 25782, Miss_rate = 0.610, Pending_hits = 2763, Reservation_fails = 18295
	L1D_cache_core[6]: Access = 42356, Miss = 25867, Miss_rate = 0.611, Pending_hits = 2608, Reservation_fails = 17351
	L1D_cache_core[7]: Access = 42404, Miss = 25501, Miss_rate = 0.601, Pending_hits = 2679, Reservation_fails = 16324
	L1D_cache_core[8]: Access = 42164, Miss = 25632, Miss_rate = 0.608, Pending_hits = 2821, Reservation_fails = 18812
	L1D_cache_core[9]: Access = 42564, Miss = 25565, Miss_rate = 0.601, Pending_hits = 2628, Reservation_fails = 15391
	L1D_cache_core[10]: Access = 41893, Miss = 25269, Miss_rate = 0.603, Pending_hits = 2744, Reservation_fails = 17527
	L1D_cache_core[11]: Access = 42006, Miss = 25485, Miss_rate = 0.607, Pending_hits = 2600, Reservation_fails = 17062
	L1D_cache_core[12]: Access = 42311, Miss = 25278, Miss_rate = 0.597, Pending_hits = 3079, Reservation_fails = 16155
	L1D_cache_core[13]: Access = 42390, Miss = 25630, Miss_rate = 0.605, Pending_hits = 2789, Reservation_fails = 14317
	L1D_cache_core[14]: Access = 42405, Miss = 25799, Miss_rate = 0.608, Pending_hits = 2744, Reservation_fails = 19909
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 383408
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 40878
	L1D_total_cache_reservation_fails = 258483
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3741394
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60316
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37180
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3801710

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 212848
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45367
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37180
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41532, 23037, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 428874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373554
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1520841	W0_Idle:10776870	W0_Scoreboard:8940176	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2988432 {8:373554,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59768640 {40:1494216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1592 
max_icnt2mem_latency = 1480 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1027649 	631557 	145802 	14822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20173 	952 	192 	465365 	28303 	28311 	12048 	2304 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214572 	252881 	234765 	287958 	653689 	175941 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1089 	420 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7351      5546      7316      6135      6051      4782      6510      4975      5483      4154      6090      5400      5500      4958      5846      5552
dram[1]:       5695      5769      5909      6551      5445      5480      5795      5863      4470      4634      4883      5582      4499      4609      5070      5579
dram[2]:       5440      6833      5984      7303      4760      5737      4752      6465      4083      5180      5127      6213      4479      5104      5442      5680
dram[3]:       5881      5106      6460      5787      5440      5097      5787      5502      4714      4159      5312      4850      4587      4233      5391      4925
dram[4]:       6892      5381      7089      6192      6279      4665      6411      4858      5237      4054      5656      5299      5171      4698      5301      5735
dram[5]:       5202      5583      5482      6643      5082      5438      5347      5865      4147      4651      4729      5627      4303      4587      4752      5658
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1227      1186      1266      1324      1385      1373      1388      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1450      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1455      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309189 n_nop=1256122 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07607
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1286379i bk1: 2748a 1282748i bk2: 1794a 1289940i bk3: 2280a 1287979i bk4: 2202a 1284611i bk5: 2792a 1281172i bk6: 2048a 1288417i bk7: 2616a 1284841i bk8: 2268a 1283858i bk9: 3072a 1280091i bk10: 1688a 1290550i bk11: 2224a 1287086i bk12: 1616a 1290822i bk13: 2212a 1288026i bk14: 1450a 1294463i bk15: 1944a 1291809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076065 
total_CMD = 1309189 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1149324 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1309189 
n_nop = 1256122 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002576 
CoL_Bus_Util = 0.038033 
Either_Row_CoL_Bus_Util = 0.040534 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.001828 
queue_avg = 1.283800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309189 n_nop=1250674 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08529
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1282536i bk1: 2840a 1281119i bk2: 2126a 1287627i bk3: 2296a 1287657i bk4: 2632a 1279219i bk5: 2872a 1279134i bk6: 2496a 1285167i bk7: 2636a 1284696i bk8: 2970a 1278399i bk9: 3128a 1277481i bk10: 2176a 1286034i bk11: 2232a 1285890i bk12: 2012a 1287292i bk13: 2264a 1286319i bk14: 1792a 1291526i bk15: 1952a 1290517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.085294 
total_CMD = 1309189 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1137884 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1309189 
n_nop = 1250674 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002101 
CoL_Bus_Util = 0.042647 
Either_Row_CoL_Bus_Util = 0.044696 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001162 
queue_avg = 1.560895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309189 n_nop=1255996 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07617
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1281811i bk1: 2088a 1285724i bk2: 2296a 1287598i bk3: 1770a 1289459i bk4: 2808a 1281064i bk5: 2202a 1283665i bk6: 2640a 1286206i bk7: 2024a 1287665i bk8: 3078a 1279919i bk9: 2270a 1283746i bk10: 2308a 1288081i bk11: 1594a 1289462i bk12: 2216a 1287233i bk13: 1640a 1291165i bk14: 1972a 1291446i bk15: 1418a 1294696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076171 
total_CMD = 1309189 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1149217 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1309189 
n_nop = 1255996 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002602 
CoL_Bus_Util = 0.038085 
Either_Row_CoL_Bus_Util = 0.040630 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001391 
queue_avg = 1.281340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309189 n_nop=1250573 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08542
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1280966i bk1: 2490a 1282090i bk2: 2320a 1286589i bk3: 2102a 1286953i bk4: 2872a 1279093i bk5: 2644a 1279819i bk6: 2664a 1285080i bk7: 2466a 1284824i bk8: 3128a 1278732i bk9: 2982a 1277671i bk10: 2320a 1285927i bk11: 2084a 1285301i bk12: 2264a 1285781i bk13: 2014a 1287336i bk14: 1984a 1290971i bk15: 1768a 1291201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.085418 
total_CMD = 1309189 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1137986 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1309189 
n_nop = 1250573 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002117 
CoL_Bus_Util = 0.042709 
Either_Row_CoL_Bus_Util = 0.044773 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001194 
queue_avg = 1.558785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309189 n_nop=1256328 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07579
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1286031i bk1: 2718a 1282931i bk2: 1816a 1290186i bk3: 2272a 1288732i bk4: 2178a 1285249i bk5: 2800a 1282186i bk6: 2044a 1287332i bk7: 2616a 1285932i bk8: 2232a 1284404i bk9: 3074a 1280200i bk10: 1660a 1290774i bk11: 2220a 1286971i bk12: 1632a 1290886i bk13: 2212a 1286735i bk14: 1436a 1294190i bk15: 1940a 1291661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.075790 
total_CMD = 1309189 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1150056 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1309189 
n_nop = 1256328 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002527 
CoL_Bus_Util = 0.037895 
Either_Row_CoL_Bus_Util = 0.040377 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001116 
queue_avg = 1.259396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1309189 n_nop=1251121 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08465
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1282019i bk1: 2728a 1281999i bk2: 2124a 1287931i bk3: 2296a 1287476i bk4: 2620a 1280471i bk5: 2848a 1279797i bk6: 2500a 1285826i bk7: 2644a 1283926i bk8: 2942a 1279521i bk9: 3104a 1278370i bk10: 2090a 1287889i bk11: 2232a 1285615i bk12: 2014a 1287270i bk13: 2240a 1285978i bk14: 1770a 1291905i bk15: 1952a 1290205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084646 
total_CMD = 1309189 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1139765 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1309189 
n_nop = 1251121 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002072 
CoL_Bus_Util = 0.042323 
Either_Row_CoL_Bus_Util = 0.044354 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000913 
queue_avg = 1.540690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142636, Miss = 15990, Miss_rate = 0.112, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 166974, Miss = 19904, Miss_rate = 0.119, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 152274, Miss = 18992, Miss_rate = 0.125, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 174390, Miss = 20220, Miss_rate = 0.116, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 165620, Miss = 20100, Miss_rate = 0.121, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 143096, Miss = 15838, Miss_rate = 0.111, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 173262, Miss = 20392, Miss_rate = 0.118, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 153942, Miss = 18904, Miss_rate = 0.123, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 141322, Miss = 15912, Miss_rate = 0.113, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 166038, Miss = 19860, Miss_rate = 0.120, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 153076, Miss = 18866, Miss_rate = 0.123, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 172608, Miss = 20044, Miss_rate = 0.116, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1905238
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1181
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1174125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73611
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1494216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1905238
icnt_total_pkts_simt_to_mem=720505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.9905
	minimum = 5
	maximum = 226
Network latency average = 46.8792
	minimum = 5
	maximum = 221
Slowest packet = 2416932
Flit latency average = 44.1847
	minimum = 5
	maximum = 220
Slowest flit = 2576150
Fragmentation average = 0.00534699
	minimum = 0
	maximum = 124
Injected packet rate average = 0.187586
	minimum = 0.0665514 (at node 6)
	maximum = 0.532796 (at node 20)
Accepted packet rate average = 0.187586
	minimum = 0.0774993 (at node 25)
	maximum = 0.293479 (at node 13)
Injected flit rate average = 0.200391
	minimum = 0.0865265 (at node 6)
	maximum = 0.532796 (at node 20)
Accepted flit rate average= 0.200391
	minimum = 0.10823 (at node 25)
	maximum = 0.293479 (at node 13)
Injected packet length average = 1.06826
Accepted packet length average = 1.06826
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3907 (51 samples)
	minimum = 5 (51 samples)
	maximum = 211.451 (51 samples)
Network latency average = 20.1192 (51 samples)
	minimum = 5 (51 samples)
	maximum = 208.941 (51 samples)
Flit latency average = 19.3351 (51 samples)
	minimum = 5 (51 samples)
	maximum = 208.314 (51 samples)
Fragmentation average = 0.00238178 (51 samples)
	minimum = 0 (51 samples)
	maximum = 79.0784 (51 samples)
Injected packet rate average = 0.0742713 (51 samples)
	minimum = 0.0278517 (51 samples)
	maximum = 0.208704 (51 samples)
Accepted packet rate average = 0.0742713 (51 samples)
	minimum = 0.0258305 (51 samples)
	maximum = 0.112403 (51 samples)
Injected flit rate average = 0.0791664 (51 samples)
	minimum = 0.0360875 (51 samples)
	maximum = 0.208881 (51 samples)
Accepted flit rate average = 0.0791664 (51 samples)
	minimum = 0.0350512 (51 samples)
	maximum = 0.112403 (51 samples)
Injected packet size average = 1.06591 (51 samples)
Accepted packet size average = 1.06591 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 10 sec (490 sec)
gpgpu_simulation_rate = 473167 (inst/sec)
gpgpu_simulation_rate = 2891 (cycle/sec)
gpgpu_silicon_slowdown = 345901x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1443351
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     160.6482
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.1379% 
max_total_param_size = 0
gpu_stall_dramfull = 181842
gpu_stall_icnt2sh    = 308733
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3864
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7823
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      42.2435 GB/Sec
gpu_total_sim_rate=471284

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 60328
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37180
L1D_cache:
	L1D_cache_core[0]: Access = 42403, Miss = 25635, Miss_rate = 0.605, Pending_hits = 2863, Reservation_fails = 16450
	L1D_cache_core[1]: Access = 41780, Miss = 25418, Miss_rate = 0.608, Pending_hits = 2553, Reservation_fails = 17662
	L1D_cache_core[2]: Access = 41988, Miss = 25474, Miss_rate = 0.607, Pending_hits = 2620, Reservation_fails = 16149
	L1D_cache_core[3]: Access = 42182, Miss = 25624, Miss_rate = 0.607, Pending_hits = 2679, Reservation_fails = 18424
	L1D_cache_core[4]: Access = 41957, Miss = 25449, Miss_rate = 0.607, Pending_hits = 2708, Reservation_fails = 18655
	L1D_cache_core[5]: Access = 42277, Miss = 25782, Miss_rate = 0.610, Pending_hits = 2763, Reservation_fails = 18295
	L1D_cache_core[6]: Access = 42387, Miss = 25883, Miss_rate = 0.611, Pending_hits = 2608, Reservation_fails = 17351
	L1D_cache_core[7]: Access = 42404, Miss = 25501, Miss_rate = 0.601, Pending_hits = 2679, Reservation_fails = 16324
	L1D_cache_core[8]: Access = 42164, Miss = 25632, Miss_rate = 0.608, Pending_hits = 2821, Reservation_fails = 18812
	L1D_cache_core[9]: Access = 42564, Miss = 25565, Miss_rate = 0.601, Pending_hits = 2628, Reservation_fails = 15391
	L1D_cache_core[10]: Access = 41893, Miss = 25269, Miss_rate = 0.603, Pending_hits = 2744, Reservation_fails = 17527
	L1D_cache_core[11]: Access = 42006, Miss = 25485, Miss_rate = 0.607, Pending_hits = 2600, Reservation_fails = 17062
	L1D_cache_core[12]: Access = 42311, Miss = 25278, Miss_rate = 0.597, Pending_hits = 3079, Reservation_fails = 16155
	L1D_cache_core[13]: Access = 42390, Miss = 25630, Miss_rate = 0.605, Pending_hits = 2789, Reservation_fails = 14317
	L1D_cache_core[14]: Access = 42405, Miss = 25799, Miss_rate = 0.608, Pending_hits = 2744, Reservation_fails = 19909
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 383424
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 40878
	L1D_total_cache_reservation_fails = 258483
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3743054
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60328
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37180
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3803382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 212848
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45367
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37180
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41532, 23037, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 429378
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373570
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1520841	W0_Idle:10807059	W0_Scoreboard:8959946	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2988560 {8:373570,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59771200 {40:1494280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1592 
max_icnt2mem_latency = 1480 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1027743 	631557 	145802 	14822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20185 	952 	192 	465396 	28303 	28311 	12048 	2304 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214666 	252881 	234765 	287958 	653689 	175941 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1099 	420 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7351      5546      7316      6135      6051      4782      6515      4975      5483      4154      6090      5400      5500      4958      5846      5552
dram[1]:       5695      5769      5909      6551      5445      5480      5795      5863      4470      4634      4883      5582      4499      4609      5070      5579
dram[2]:       5440      6833      5984      7303      4760      5737      4752      6471      4083      5180      5127      6213      4479      5104      5442      5680
dram[3]:       5881      5106      6460      5787      5440      5097      5787      5502      4714      4159      5312      4850      4587      4233      5391      4925
dram[4]:       6892      5381      7089      6192      6279      4665      6416      4858      5237      4054      5656      5299      5171      4698      5301      5735
dram[5]:       5202      5583      5482      6643      5082      5438      5347      5865      4147      4651      4729      5627      4303      4587      4752      5658
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1227      1186      1266      1324      1385      1373      1388      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1450      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1455      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1333633 n_nop=1280566 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07467
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1310823i bk1: 2748a 1307192i bk2: 1794a 1314384i bk3: 2280a 1312423i bk4: 2202a 1309055i bk5: 2792a 1305616i bk6: 2048a 1312861i bk7: 2616a 1309285i bk8: 2268a 1308302i bk9: 3072a 1304535i bk10: 1688a 1314994i bk11: 2224a 1311530i bk12: 1616a 1315266i bk13: 2212a 1312470i bk14: 1450a 1318907i bk15: 1944a 1316253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074671 
total_CMD = 1333633 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1173768 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1333633 
n_nop = 1280566 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002528 
CoL_Bus_Util = 0.037336 
Either_Row_CoL_Bus_Util = 0.039791 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.001828 
queue_avg = 1.260270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1333633 n_nop=1275118 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08373
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1306980i bk1: 2840a 1305563i bk2: 2126a 1312071i bk3: 2296a 1312101i bk4: 2632a 1303663i bk5: 2872a 1303578i bk6: 2496a 1309611i bk7: 2636a 1309140i bk8: 2970a 1302843i bk9: 3128a 1301925i bk10: 2176a 1310478i bk11: 2232a 1310334i bk12: 2012a 1311736i bk13: 2264a 1310763i bk14: 1792a 1315970i bk15: 1952a 1314961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.083731 
total_CMD = 1333633 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1162328 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1333633 
n_nop = 1275118 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002062 
CoL_Bus_Util = 0.041865 
Either_Row_CoL_Bus_Util = 0.043876 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001162 
queue_avg = 1.532285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1333633 n_nop=1280440 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07477
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1306255i bk1: 2088a 1310168i bk2: 2296a 1312042i bk3: 1770a 1313903i bk4: 2808a 1305508i bk5: 2202a 1308109i bk6: 2640a 1310650i bk7: 2024a 1312109i bk8: 3078a 1304363i bk9: 2270a 1308190i bk10: 2308a 1312525i bk11: 1594a 1313906i bk12: 2216a 1311677i bk13: 1640a 1315609i bk14: 1972a 1315890i bk15: 1418a 1319140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074775 
total_CMD = 1333633 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1173661 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1333633 
n_nop = 1280440 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002554 
CoL_Bus_Util = 0.037387 
Either_Row_CoL_Bus_Util = 0.039886 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001391 
queue_avg = 1.257854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25785
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1333633 n_nop=1275017 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08385
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1305410i bk1: 2490a 1306534i bk2: 2320a 1311033i bk3: 2102a 1311397i bk4: 2872a 1303537i bk5: 2644a 1304263i bk6: 2664a 1309524i bk7: 2466a 1309268i bk8: 3128a 1303176i bk9: 2982a 1302115i bk10: 2320a 1310371i bk11: 2084a 1309745i bk12: 2264a 1310225i bk13: 2014a 1311780i bk14: 1984a 1315415i bk15: 1768a 1315645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.083852 
total_CMD = 1333633 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1162430 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1333633 
n_nop = 1275017 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002079 
CoL_Bus_Util = 0.041926 
Either_Row_CoL_Bus_Util = 0.043952 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001194 
queue_avg = 1.530214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1333633 n_nop=1280772 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.0744
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1310475i bk1: 2718a 1307375i bk2: 1816a 1314630i bk3: 2272a 1313176i bk4: 2178a 1309693i bk5: 2800a 1306630i bk6: 2044a 1311776i bk7: 2616a 1310376i bk8: 2232a 1308848i bk9: 3074a 1304644i bk10: 1660a 1315218i bk11: 2220a 1311415i bk12: 1632a 1315330i bk13: 2212a 1311179i bk14: 1436a 1318634i bk15: 1940a 1316105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.074401 
total_CMD = 1333633 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1174500 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1333633 
n_nop = 1280772 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002480 
CoL_Bus_Util = 0.037201 
Either_Row_CoL_Bus_Util = 0.039637 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001116 
queue_avg = 1.236313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23631
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1333633 n_nop=1275565 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08309
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1306463i bk1: 2728a 1306443i bk2: 2124a 1312375i bk3: 2296a 1311920i bk4: 2620a 1304915i bk5: 2848a 1304241i bk6: 2500a 1310270i bk7: 2644a 1308370i bk8: 2942a 1303965i bk9: 3104a 1302814i bk10: 2090a 1312333i bk11: 2232a 1310059i bk12: 2014a 1311714i bk13: 2240a 1310422i bk14: 1770a 1316349i bk15: 1952a 1314649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083095 
total_CMD = 1333633 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1164209 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1333633 
n_nop = 1275565 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.002034 
CoL_Bus_Util = 0.041547 
Either_Row_CoL_Bus_Util = 0.043541 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000913 
queue_avg = 1.512451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142674, Miss = 15990, Miss_rate = 0.112, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 166974, Miss = 19904, Miss_rate = 0.119, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 152282, Miss = 18992, Miss_rate = 0.125, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 174390, Miss = 20220, Miss_rate = 0.116, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 165628, Miss = 20100, Miss_rate = 0.121, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 143130, Miss = 15838, Miss_rate = 0.111, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 173270, Miss = 20392, Miss_rate = 0.118, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 153942, Miss = 18904, Miss_rate = 0.123, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 141360, Miss = 15912, Miss_rate = 0.113, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 166038, Miss = 19860, Miss_rate = 0.120, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 153084, Miss = 18866, Miss_rate = 0.123, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 172608, Miss = 20044, Miss_rate = 0.116, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1905380
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1181
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1174189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73659
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1494280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85456
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1905380
icnt_total_pkts_simt_to_mem=720563
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2463087
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2625743
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0813 (52 samples)
	minimum = 5 (52 samples)
	maximum = 207.615 (52 samples)
Network latency average = 19.83 (52 samples)
	minimum = 5 (52 samples)
	maximum = 205.038 (52 samples)
Flit latency average = 19.0595 (52 samples)
	minimum = 5 (52 samples)
	maximum = 204.404 (52 samples)
Fragmentation average = 0.00233598 (52 samples)
	minimum = 0 (52 samples)
	maximum = 77.5577 (52 samples)
Injected packet rate average = 0.072848 (52 samples)
	minimum = 0.0273161 (52 samples)
	maximum = 0.204722 (52 samples)
Accepted packet rate average = 0.072848 (52 samples)
	minimum = 0.0253337 (52 samples)
	maximum = 0.110345 (52 samples)
Injected flit rate average = 0.0776493 (52 samples)
	minimum = 0.0353935 (52 samples)
	maximum = 0.204906 (52 samples)
Accepted flit rate average = 0.0776493 (52 samples)
	minimum = 0.0343772 (52 samples)
	maximum = 0.110345 (52 samples)
Injected packet size average = 1.06591 (52 samples)
Accepted packet size average = 1.06591 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 12 sec (492 sec)
gpgpu_simulation_rate = 471284 (inst/sec)
gpgpu_simulation_rate = 2933 (cycle/sec)
gpgpu_silicon_slowdown = 340947x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
gpu_sim_cycle = 25571
gpu_sim_insn = 275520
gpu_ipc =      10.7747
gpu_tot_sim_cycle = 1468922
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     158.0392
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3857% 
max_total_param_size = 0
gpu_stall_dramfull = 181842
gpu_stall_icnt2sh    = 308733
partiton_level_parallism =       0.0860
partiton_level_parallism_total  =       0.3812
partiton_level_parallism_util =       1.0492
partiton_level_parallism_util_total  =       1.7775
L2_BW  =       9.9162 GB/Sec
L2_BW_total  =      41.6807 GB/Sec
gpu_total_sim_rate=468038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 61420
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37180
L1D_cache:
	L1D_cache_core[0]: Access = 42482, Miss = 25683, Miss_rate = 0.605, Pending_hits = 2863, Reservation_fails = 16450
	L1D_cache_core[1]: Access = 41859, Miss = 25466, Miss_rate = 0.608, Pending_hits = 2553, Reservation_fails = 17662
	L1D_cache_core[2]: Access = 42067, Miss = 25522, Miss_rate = 0.607, Pending_hits = 2620, Reservation_fails = 16149
	L1D_cache_core[3]: Access = 42261, Miss = 25672, Miss_rate = 0.607, Pending_hits = 2679, Reservation_fails = 18424
	L1D_cache_core[4]: Access = 42036, Miss = 25497, Miss_rate = 0.607, Pending_hits = 2708, Reservation_fails = 18655
	L1D_cache_core[5]: Access = 42356, Miss = 25830, Miss_rate = 0.610, Pending_hits = 2763, Reservation_fails = 18295
	L1D_cache_core[6]: Access = 42387, Miss = 25883, Miss_rate = 0.611, Pending_hits = 2608, Reservation_fails = 17351
	L1D_cache_core[7]: Access = 42483, Miss = 25549, Miss_rate = 0.601, Pending_hits = 2679, Reservation_fails = 16324
	L1D_cache_core[8]: Access = 42243, Miss = 25688, Miss_rate = 0.608, Pending_hits = 2821, Reservation_fails = 18812
	L1D_cache_core[9]: Access = 42643, Miss = 25613, Miss_rate = 0.601, Pending_hits = 2628, Reservation_fails = 15391
	L1D_cache_core[10]: Access = 41972, Miss = 25317, Miss_rate = 0.603, Pending_hits = 2744, Reservation_fails = 17527
	L1D_cache_core[11]: Access = 42085, Miss = 25533, Miss_rate = 0.607, Pending_hits = 2600, Reservation_fails = 17062
	L1D_cache_core[12]: Access = 42390, Miss = 25326, Miss_rate = 0.597, Pending_hits = 3079, Reservation_fails = 16155
	L1D_cache_core[13]: Access = 42469, Miss = 25678, Miss_rate = 0.605, Pending_hits = 2789, Reservation_fails = 14317
	L1D_cache_core[14]: Access = 42484, Miss = 25847, Miss_rate = 0.608, Pending_hits = 2744, Reservation_fails = 19909
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 384104
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 40878
	L1D_total_cache_reservation_fails = 258483
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 374242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3750502
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 61420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37180
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163241
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3811922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 212848
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45367
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37180
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42738, 23037, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 432514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 374242
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1521555	W0_Idle:11327993	W0_Scoreboard:9136444	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2993936 {8:374242,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59878720 {40:1496968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1592 
max_icnt2mem_latency = 1480 
maxmrqlatency = 926 
max_icnt2sh_latency = 278 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1031299 	631557 	145802 	14822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21260 	964 	197 	466502 	28303 	28311 	12048 	2304 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218218 	252885 	234765 	287958 	653689 	175941 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1126 	420 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7360      5546      7325      6135      6058      4782      6577      4989      5496      4154      6103      5400      5509      4958      5857      5552
dram[1]:       5695      5769      5909      6551      5445      5480      5809      5876      4470      4634      4883      5582      4499      4609      5070      5579
dram[2]:       5440      6841      5984      7312      4760      5744      4765      6544      4083      5194      5127      6225      4479      5114      5442      5691
dram[3]:       5881      5106      6460      5787      5440      5097      5800      5519      4714      4159      5312      4850      4587      4233      5391      4925
dram[4]:       6901      5381      7098      6192      6287      4665      6478      4873      5250      4054      5668      5299      5181      4698      5312      5735
dram[5]:       5202      5583      5482      6643      5082      5438      5361      5880      4147      4651      4729      5627      4303      4587      4752      5658
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1227      1186      1266      1324      1385      1373      1388      1261       805      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1450      1099       802
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1455      1327       722      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357260 n_nop=1304193 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07337
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1334450i bk1: 2748a 1330819i bk2: 1794a 1338011i bk3: 2280a 1336050i bk4: 2202a 1332682i bk5: 2792a 1329243i bk6: 2048a 1336488i bk7: 2616a 1332912i bk8: 2268a 1331929i bk9: 3072a 1328162i bk10: 1688a 1338621i bk11: 2224a 1335157i bk12: 1616a 1338893i bk13: 2212a 1336097i bk14: 1450a 1342534i bk15: 1944a 1339880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073371 
total_CMD = 1357260 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1197395 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1357260 
n_nop = 1304193 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.036686 
Either_Row_CoL_Bus_Util = 0.039099 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001828 
queue_avg = 1.238331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357260 n_nop=1298745 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08227
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1330607i bk1: 2840a 1329190i bk2: 2126a 1335698i bk3: 2296a 1335728i bk4: 2632a 1327290i bk5: 2872a 1327205i bk6: 2496a 1333238i bk7: 2636a 1332767i bk8: 2970a 1326470i bk9: 3128a 1325552i bk10: 2176a 1334105i bk11: 2232a 1333961i bk12: 2012a 1335363i bk13: 2264a 1334390i bk14: 1792a 1339597i bk15: 1952a 1338588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.082273 
total_CMD = 1357260 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1185955 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1357260 
n_nop = 1298745 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002026 
CoL_Bus_Util = 0.041137 
Either_Row_CoL_Bus_Util = 0.043113 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001162 
queue_avg = 1.505611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357260 n_nop=1304067 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07347
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1329882i bk1: 2088a 1333795i bk2: 2296a 1335669i bk3: 1770a 1337530i bk4: 2808a 1329135i bk5: 2202a 1331736i bk6: 2640a 1334277i bk7: 2024a 1335736i bk8: 3078a 1327990i bk9: 2270a 1331817i bk10: 2308a 1336152i bk11: 1594a 1337533i bk12: 2216a 1335304i bk13: 1640a 1339236i bk14: 1972a 1339517i bk15: 1418a 1342767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073473 
total_CMD = 1357260 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1197288 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1357260 
n_nop = 1304067 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.036737 
Either_Row_CoL_Bus_Util = 0.039191 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001391 
queue_avg = 1.235958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357260 n_nop=1298644 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08239
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1329037i bk1: 2490a 1330161i bk2: 2320a 1334660i bk3: 2102a 1335024i bk4: 2872a 1327164i bk5: 2644a 1327890i bk6: 2664a 1333151i bk7: 2466a 1332895i bk8: 3128a 1326803i bk9: 2982a 1325742i bk10: 2320a 1333998i bk11: 2084a 1333372i bk12: 2264a 1333852i bk13: 2014a 1335407i bk14: 1984a 1339042i bk15: 1768a 1339272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.082392 
total_CMD = 1357260 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1186057 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1357260 
n_nop = 1298644 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002042 
CoL_Bus_Util = 0.041196 
Either_Row_CoL_Bus_Util = 0.043187 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001194 
queue_avg = 1.503576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357260 n_nop=1304399 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07311
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1334102i bk1: 2718a 1331002i bk2: 1816a 1338257i bk3: 2272a 1336803i bk4: 2178a 1333320i bk5: 2800a 1330257i bk6: 2044a 1335403i bk7: 2616a 1334003i bk8: 2232a 1332475i bk9: 3074a 1328271i bk10: 1660a 1338845i bk11: 2220a 1335042i bk12: 1632a 1338957i bk13: 2212a 1334806i bk14: 1436a 1342261i bk15: 1940a 1339732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.073106 
total_CMD = 1357260 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1198127 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1357260 
n_nop = 1304399 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002437 
CoL_Bus_Util = 0.036553 
Either_Row_CoL_Bus_Util = 0.038947 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001116 
queue_avg = 1.214792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357260 n_nop=1299192 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08165
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1330090i bk1: 2728a 1330070i bk2: 2124a 1336002i bk3: 2296a 1335547i bk4: 2620a 1328542i bk5: 2848a 1327868i bk6: 2500a 1333897i bk7: 2644a 1331997i bk8: 2942a 1327592i bk9: 3104a 1326441i bk10: 2090a 1335960i bk11: 2232a 1333686i bk12: 2014a 1335341i bk13: 2240a 1334049i bk14: 1770a 1339976i bk15: 1952a 1338276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081648 
total_CMD = 1357260 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1187836 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1357260 
n_nop = 1299192 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.040824 
Either_Row_CoL_Bus_Util = 0.042783 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000913 
queue_avg = 1.486122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143856, Miss = 15990, Miss_rate = 0.111, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 167542, Miss = 19904, Miss_rate = 0.119, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 152738, Miss = 18992, Miss_rate = 0.124, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 174958, Miss = 20220, Miss_rate = 0.116, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 166084, Miss = 20100, Miss_rate = 0.121, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 144314, Miss = 15838, Miss_rate = 0.110, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 173726, Miss = 20392, Miss_rate = 0.117, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 154414, Miss = 18904, Miss_rate = 0.122, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 142486, Miss = 15912, Miss_rate = 0.112, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 166510, Miss = 19860, Miss_rate = 0.119, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 153596, Miss = 18866, Miss_rate = 0.123, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 173080, Miss = 20044, Miss_rate = 0.116, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1913304
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1176
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78027
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1496968
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 326482
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 89824
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1913304
icnt_total_pkts_simt_to_mem=723195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07676
	minimum = 5
	maximum = 18
Network latency average = 5.07676
	minimum = 5
	maximum = 18
Slowest packet = 2463141
Flit latency average = 5.04481
	minimum = 5
	maximum = 18
Slowest flit = 2625948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146607
	minimum = 0 (at node 6)
	maximum = 0.0463025 (at node 20)
Accepted packet rate average = 0.0146607
	minimum = 0 (at node 6)
	maximum = 0.0221344 (at node 0)
Injected flit rate average = 0.0152893
	minimum = 0 (at node 6)
	maximum = 0.0463025 (at node 20)
Accepted flit rate average= 0.0152893
	minimum = 0 (at node 6)
	maximum = 0.0221344 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7793 (53 samples)
	minimum = 5 (53 samples)
	maximum = 204.038 (53 samples)
Network latency average = 19.5516 (53 samples)
	minimum = 5 (53 samples)
	maximum = 201.509 (53 samples)
Flit latency average = 18.795 (53 samples)
	minimum = 5 (53 samples)
	maximum = 200.887 (53 samples)
Fragmentation average = 0.00229191 (53 samples)
	minimum = 0 (53 samples)
	maximum = 76.0943 (53 samples)
Injected packet rate average = 0.0717501 (53 samples)
	minimum = 0.0268007 (53 samples)
	maximum = 0.201733 (53 samples)
Accepted packet rate average = 0.0717501 (53 samples)
	minimum = 0.0248557 (53 samples)
	maximum = 0.10868 (53 samples)
Injected flit rate average = 0.0764727 (53 samples)
	minimum = 0.0347257 (53 samples)
	maximum = 0.201914 (53 samples)
Accepted flit rate average = 0.0764727 (53 samples)
	minimum = 0.0337285 (53 samples)
	maximum = 0.10868 (53 samples)
Injected packet size average = 1.06582 (53 samples)
Accepted packet size average = 1.06582 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 16 sec (496 sec)
gpgpu_simulation_rate = 468038 (inst/sec)
gpgpu_simulation_rate = 2961 (cycle/sec)
gpgpu_silicon_slowdown = 337723x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
gpu_sim_cycle = 9339
gpu_sim_insn = 4666368
gpu_ipc =     499.6646
gpu_tot_sim_cycle = 1478261
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     160.1974
gpu_tot_issued_cta = 10020
gpu_occupancy = 73.5220% 
gpu_tot_occupancy = 32.7622% 
max_total_param_size = 0
gpu_stall_dramfull = 186305
gpu_stall_icnt2sh    = 316932
partiton_level_parallism =       1.1958
partiton_level_parallism_total  =       0.3863
partiton_level_parallism_util =       1.8820
partiton_level_parallism_util_total  =       1.7794
L2_BW  =     131.5773 GB/Sec
L2_BW_total  =      42.2486 GB/Sec
gpu_total_sim_rate=469868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 62968
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37771
L1D_cache:
	L1D_cache_core[0]: Access = 43314, Miss = 26257, Miss_rate = 0.606, Pending_hits = 2901, Reservation_fails = 17427
	L1D_cache_core[1]: Access = 42563, Miss = 25914, Miss_rate = 0.609, Pending_hits = 2606, Reservation_fails = 18568
	L1D_cache_core[2]: Access = 42899, Miss = 26090, Miss_rate = 0.608, Pending_hits = 2652, Reservation_fails = 17035
	L1D_cache_core[3]: Access = 43029, Miss = 26189, Miss_rate = 0.609, Pending_hits = 2775, Reservation_fails = 19630
	L1D_cache_core[4]: Access = 42996, Miss = 26065, Miss_rate = 0.606, Pending_hits = 2764, Reservation_fails = 18845
	L1D_cache_core[5]: Access = 43124, Miss = 26326, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 19218
	L1D_cache_core[6]: Access = 43219, Miss = 26406, Miss_rate = 0.611, Pending_hits = 2671, Reservation_fails = 17971
	L1D_cache_core[7]: Access = 43379, Miss = 26075, Miss_rate = 0.601, Pending_hits = 2782, Reservation_fails = 17337
	L1D_cache_core[8]: Access = 43203, Miss = 26314, Miss_rate = 0.609, Pending_hits = 2896, Reservation_fails = 18996
	L1D_cache_core[9]: Access = 43539, Miss = 26171, Miss_rate = 0.601, Pending_hits = 2660, Reservation_fails = 15690
	L1D_cache_core[10]: Access = 42740, Miss = 25797, Miss_rate = 0.604, Pending_hits = 2817, Reservation_fails = 18351
	L1D_cache_core[11]: Access = 42789, Miss = 25965, Miss_rate = 0.607, Pending_hits = 2664, Reservation_fails = 17988
	L1D_cache_core[12]: Access = 43350, Miss = 25953, Miss_rate = 0.599, Pending_hits = 3148, Reservation_fails = 16708
	L1D_cache_core[13]: Access = 43301, Miss = 26245, Miss_rate = 0.606, Pending_hits = 2821, Reservation_fails = 15099
	L1D_cache_core[14]: Access = 43316, Miss = 26417, Miss_rate = 0.610, Pending_hits = 2777, Reservation_fails = 20885
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 392184
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 41770
	L1D_total_cache_reservation_fails = 269748
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 269595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233991
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3822650
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62968
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37771
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166377
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3885618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215867
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53609
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37771
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43017, 23316, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 439162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382200
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1552024	W0_Idle:11334754	W0_Scoreboard:9226132	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3057600 {8:382200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61152000 {40:1528800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1053817 	642607 	148440 	16720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21319 	979 	197 	475906 	28860 	29138 	12227 	2358 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220240 	256564 	239144 	293536 	669739 	182287 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1135 	426 	36 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7460      5572      7464      6164      6180      4811      6871      5160      5948      4195      6793      5444      6269      4987      6337      5604
dram[1]:       5735      5798      5951      6594      5469      5506      6005      6052      4519      4674      4936      5633      4556      4660      5127      5622
dram[2]:       5466      6967      6014      7521      4784      5918      4936      6965      4126      5672      5171      6895      4511      5898      5492      6236
dram[3]:       5910      5139      6500      5824      5463      5121      5975      5757      4755      4208      5362      4899      4639      4290      5435      4983
dram[4]:       7053      5408      7327      6226      6491      4695      6892      5093      5771      4097      6354      5342      5943      4733      5844      5795
dram[5]:       5242      5614      5527      6687      5110      5463      5557      6112      4196      4693      4782      5681      4357      4649      4808      5702
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365889 n_nop=1312822 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07291
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1343079i bk1: 2748a 1339448i bk2: 1794a 1346640i bk3: 2280a 1344679i bk4: 2202a 1341311i bk5: 2792a 1337872i bk6: 2048a 1345117i bk7: 2616a 1341541i bk8: 2268a 1340558i bk9: 3072a 1336791i bk10: 1688a 1347250i bk11: 2224a 1343786i bk12: 1616a 1347522i bk13: 2212a 1344726i bk14: 1450a 1351163i bk15: 1944a 1348509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072908 
total_CMD = 1365889 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1206024 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1365889 
n_nop = 1312822 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002469 
CoL_Bus_Util = 0.036454 
Either_Row_CoL_Bus_Util = 0.038852 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001828 
queue_avg = 1.230508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365889 n_nop=1307374 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08175
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1339236i bk1: 2840a 1337819i bk2: 2126a 1344327i bk3: 2296a 1344357i bk4: 2632a 1335919i bk5: 2872a 1335834i bk6: 2496a 1341867i bk7: 2636a 1341396i bk8: 2970a 1335099i bk9: 3128a 1334181i bk10: 2176a 1342734i bk11: 2232a 1342590i bk12: 2012a 1343992i bk13: 2264a 1343019i bk14: 1792a 1348226i bk15: 1952a 1347217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.081753 
total_CMD = 1365889 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1194584 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1365889 
n_nop = 1307374 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.040877 
Either_Row_CoL_Bus_Util = 0.042840 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001162 
queue_avg = 1.496100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365889 n_nop=1312696 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07301
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1338511i bk1: 2088a 1342424i bk2: 2296a 1344298i bk3: 1770a 1346159i bk4: 2808a 1337764i bk5: 2202a 1340365i bk6: 2640a 1342906i bk7: 2024a 1344365i bk8: 3078a 1336619i bk9: 2270a 1340446i bk10: 2308a 1344781i bk11: 1594a 1346162i bk12: 2216a 1343933i bk13: 1640a 1347865i bk14: 1972a 1348146i bk15: 1418a 1351396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073009 
total_CMD = 1365889 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1205917 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1365889 
n_nop = 1312696 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002494 
CoL_Bus_Util = 0.036504 
Either_Row_CoL_Bus_Util = 0.038944 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001391 
queue_avg = 1.228150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22815
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365889 n_nop=1307273 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08187
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1337666i bk1: 2490a 1338790i bk2: 2320a 1343289i bk3: 2102a 1343653i bk4: 2872a 1335793i bk5: 2644a 1336519i bk6: 2664a 1341780i bk7: 2466a 1341524i bk8: 3128a 1335432i bk9: 2982a 1334371i bk10: 2320a 1342627i bk11: 2084a 1342001i bk12: 2264a 1342481i bk13: 2014a 1344036i bk14: 1984a 1347671i bk15: 1768a 1347901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.081872 
total_CMD = 1365889 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1194686 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1365889 
n_nop = 1307273 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.002029 
CoL_Bus_Util = 0.040936 
Either_Row_CoL_Bus_Util = 0.042914 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001194 
queue_avg = 1.494077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365889 n_nop=1313028 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07264
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1342731i bk1: 2718a 1339631i bk2: 1816a 1346886i bk3: 2272a 1345432i bk4: 2178a 1341949i bk5: 2800a 1338886i bk6: 2044a 1344032i bk7: 2616a 1342632i bk8: 2232a 1341104i bk9: 3074a 1336900i bk10: 1660a 1347474i bk11: 2220a 1343671i bk12: 1632a 1347586i bk13: 2212a 1343435i bk14: 1436a 1350890i bk15: 1940a 1348361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.072644 
total_CMD = 1365889 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1206756 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1365889 
n_nop = 1313028 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002422 
CoL_Bus_Util = 0.036322 
Either_Row_CoL_Bus_Util = 0.038701 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001116 
queue_avg = 1.207117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365889 n_nop=1307821 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.08113
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1338719i bk1: 2728a 1338699i bk2: 2124a 1344631i bk3: 2296a 1344176i bk4: 2620a 1337171i bk5: 2848a 1336497i bk6: 2500a 1342526i bk7: 2644a 1340626i bk8: 2942a 1336221i bk9: 3104a 1335070i bk10: 2090a 1344589i bk11: 2232a 1342315i bk12: 2014a 1343970i bk13: 2240a 1342678i bk14: 1770a 1348605i bk15: 1952a 1346905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081133 
total_CMD = 1365889 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1196465 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1365889 
n_nop = 1307821 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001986 
CoL_Bus_Util = 0.040566 
Either_Row_CoL_Bus_Util = 0.042513 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000913 
queue_avg = 1.476733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148596, Miss = 15990, Miss_rate = 0.108, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 170174, Miss = 19904, Miss_rate = 0.117, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 155358, Miss = 18992, Miss_rate = 0.122, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 177534, Miss = 20220, Miss_rate = 0.114, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 168712, Miss = 20100, Miss_rate = 0.119, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 149186, Miss = 15838, Miss_rate = 0.106, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 176294, Miss = 20392, Miss_rate = 0.116, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 157294, Miss = 18904, Miss_rate = 0.120, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 147222, Miss = 15912, Miss_rate = 0.108, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 169350, Miss = 19860, Miss_rate = 0.117, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 156212, Miss = 18866, Miss_rate = 0.121, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 175772, Miss = 20044, Miss_rate = 0.114, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1951704
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1153
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1208709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78323
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1528800
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332754
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1951704
icnt_total_pkts_simt_to_mem=737499
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.8748
	minimum = 5
	maximum = 934
Network latency average = 57.8404
	minimum = 5
	maximum = 934
Slowest packet = 2479949
Flit latency average = 54.6959
	minimum = 5
	maximum = 934
Slowest flit = 2643190
Fragmentation average = 0.00881617
	minimum = 0
	maximum = 304
Injected packet rate average = 0.196579
	minimum = 0.0656387 (at node 11)
	maximum = 0.521683 (at node 20)
Accepted packet rate average = 0.196579
	minimum = 0.0848057 (at node 21)
	maximum = 0.320805 (at node 8)
Injected flit rate average = 0.209016
	minimum = 0.0844844 (at node 11)
	maximum = 0.521683 (at node 20)
Accepted flit rate average= 0.209016
	minimum = 0.116929 (at node 21)
	maximum = 0.320805 (at node 8)
Injected packet length average = 1.06327
Accepted packet length average = 1.06327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5404 (54 samples)
	minimum = 5 (54 samples)
	maximum = 217.556 (54 samples)
Network latency average = 20.2607 (54 samples)
	minimum = 5 (54 samples)
	maximum = 215.074 (54 samples)
Flit latency average = 19.4599 (54 samples)
	minimum = 5 (54 samples)
	maximum = 214.463 (54 samples)
Fragmentation average = 0.00241273 (54 samples)
	minimum = 0 (54 samples)
	maximum = 80.3148 (54 samples)
Injected packet rate average = 0.0740618 (54 samples)
	minimum = 0.0275199 (54 samples)
	maximum = 0.207658 (54 samples)
Accepted packet rate average = 0.0740618 (54 samples)
	minimum = 0.0259659 (54 samples)
	maximum = 0.112609 (54 samples)
Injected flit rate average = 0.0789272 (54 samples)
	minimum = 0.0356471 (54 samples)
	maximum = 0.207836 (54 samples)
Accepted flit rate average = 0.0789272 (54 samples)
	minimum = 0.0352693 (54 samples)
	maximum = 0.112609 (54 samples)
Injected packet size average = 1.06569 (54 samples)
Accepted packet size average = 1.06569 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 24 sec (504 sec)
gpgpu_simulation_rate = 469868 (inst/sec)
gpgpu_simulation_rate = 2933 (cycle/sec)
gpgpu_silicon_slowdown = 340947x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1504716
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     157.3941
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.7079% 
max_total_param_size = 0
gpu_stall_dramfull = 186305
gpu_stall_icnt2sh    = 316932
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3796
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7793
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      41.5089 GB/Sec
gpu_total_sim_rate=468050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 62980
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37771
L1D_cache:
	L1D_cache_core[0]: Access = 43314, Miss = 26257, Miss_rate = 0.606, Pending_hits = 2901, Reservation_fails = 17427
	L1D_cache_core[1]: Access = 42563, Miss = 25914, Miss_rate = 0.609, Pending_hits = 2606, Reservation_fails = 18568
	L1D_cache_core[2]: Access = 42899, Miss = 26090, Miss_rate = 0.608, Pending_hits = 2652, Reservation_fails = 17035
	L1D_cache_core[3]: Access = 43029, Miss = 26189, Miss_rate = 0.609, Pending_hits = 2775, Reservation_fails = 19630
	L1D_cache_core[4]: Access = 42996, Miss = 26065, Miss_rate = 0.606, Pending_hits = 2764, Reservation_fails = 18845
	L1D_cache_core[5]: Access = 43124, Miss = 26326, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 19218
	L1D_cache_core[6]: Access = 43219, Miss = 26406, Miss_rate = 0.611, Pending_hits = 2671, Reservation_fails = 17971
	L1D_cache_core[7]: Access = 43379, Miss = 26075, Miss_rate = 0.601, Pending_hits = 2782, Reservation_fails = 17337
	L1D_cache_core[8]: Access = 43203, Miss = 26314, Miss_rate = 0.609, Pending_hits = 2896, Reservation_fails = 18996
	L1D_cache_core[9]: Access = 43539, Miss = 26171, Miss_rate = 0.601, Pending_hits = 2660, Reservation_fails = 15690
	L1D_cache_core[10]: Access = 42740, Miss = 25797, Miss_rate = 0.604, Pending_hits = 2817, Reservation_fails = 18351
	L1D_cache_core[11]: Access = 42789, Miss = 25965, Miss_rate = 0.607, Pending_hits = 2664, Reservation_fails = 17988
	L1D_cache_core[12]: Access = 43350, Miss = 25953, Miss_rate = 0.599, Pending_hits = 3148, Reservation_fails = 16708
	L1D_cache_core[13]: Access = 43332, Miss = 26261, Miss_rate = 0.606, Pending_hits = 2821, Reservation_fails = 15099
	L1D_cache_core[14]: Access = 43316, Miss = 26417, Miss_rate = 0.610, Pending_hits = 2777, Reservation_fails = 20885
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 392200
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 41770
	L1D_total_cache_reservation_fails = 269748
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 269595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233997
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3824310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62980
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37771
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166392
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3887290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215867
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53609
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37771
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43017, 23316, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 439666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382216
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1552024	W0_Idle:11364943	W0_Scoreboard:9245902	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3057728 {8:382216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180336 {8:22542,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61154560 {40:1528864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3606720 {40:90168,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1053911 	642607 	148440 	16720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21331 	979 	197 	475937 	28860 	29138 	12227 	2358 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220334 	256564 	239144 	293536 	669739 	182287 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1145 	426 	36 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7460      5572      7464      6164      6180      4811      6871      5160      5953      4195      6793      5444      6269      4987      6337      5604
dram[1]:       5735      5798      5951      6594      5469      5506      6005      6052      4519      4674      4936      5633      4556      4660      5127      5622
dram[2]:       5466      6967      6014      7521      4784      5918      4936      6965      4126      5676      5171      6895      4511      5898      5492      6236
dram[3]:       5910      5139      6500      5824      5463      5121      5975      5757      4755      4208      5362      4899      4639      4290      5435      4983
dram[4]:       7053      5408      7327      6226      6491      4695      6892      5093      5776      4097      6354      5342      5943      4733      5844      5795
dram[5]:       5242      5614      5527      6687      5110      5463      5557      6112      4196      4693      4782      5681      4357      4649      4808      5702
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390333 n_nop=1337266 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07163
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1367523i bk1: 2748a 1363892i bk2: 1794a 1371084i bk3: 2280a 1369123i bk4: 2202a 1365755i bk5: 2792a 1362316i bk6: 2048a 1369561i bk7: 2616a 1365985i bk8: 2268a 1365002i bk9: 3072a 1361235i bk10: 1688a 1371694i bk11: 2224a 1368230i bk12: 1616a 1371966i bk13: 2212a 1369170i bk14: 1450a 1375607i bk15: 1944a 1372953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071626 
total_CMD = 1390333 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1230468 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1390333 
n_nop = 1337266 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002425 
CoL_Bus_Util = 0.035813 
Either_Row_CoL_Bus_Util = 0.038169 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001828 
queue_avg = 1.208874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390333 n_nop=1331818 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.08032
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1363680i bk1: 2840a 1362263i bk2: 2126a 1368771i bk3: 2296a 1368801i bk4: 2632a 1360363i bk5: 2872a 1360278i bk6: 2496a 1366311i bk7: 2636a 1365840i bk8: 2970a 1359543i bk9: 3128a 1358625i bk10: 2176a 1367178i bk11: 2232a 1367034i bk12: 2012a 1368436i bk13: 2264a 1367463i bk14: 1792a 1372670i bk15: 1952a 1371661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.080316 
total_CMD = 1390333 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1219028 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1390333 
n_nop = 1331818 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001978 
CoL_Bus_Util = 0.040158 
Either_Row_CoL_Bus_Util = 0.042087 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001162 
queue_avg = 1.469796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390333 n_nop=1337140 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07173
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1362955i bk1: 2088a 1366868i bk2: 2296a 1368742i bk3: 1770a 1370603i bk4: 2808a 1362208i bk5: 2202a 1364809i bk6: 2640a 1367350i bk7: 2024a 1368809i bk8: 3078a 1361063i bk9: 2270a 1364890i bk10: 2308a 1369225i bk11: 1594a 1370606i bk12: 2216a 1368377i bk13: 1640a 1372309i bk14: 1972a 1372590i bk15: 1418a 1375840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071725 
total_CMD = 1390333 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1230361 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1390333 
n_nop = 1337140 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002450 
CoL_Bus_Util = 0.035863 
Either_Row_CoL_Bus_Util = 0.038259 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001391 
queue_avg = 1.206557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20656
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390333 n_nop=1331717 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.08043
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1362110i bk1: 2490a 1363234i bk2: 2320a 1367733i bk3: 2102a 1368097i bk4: 2872a 1360237i bk5: 2644a 1360963i bk6: 2664a 1366224i bk7: 2466a 1365968i bk8: 3128a 1359876i bk9: 2982a 1358815i bk10: 2320a 1367071i bk11: 2084a 1366445i bk12: 2264a 1366925i bk13: 2014a 1368480i bk14: 1984a 1372115i bk15: 1768a 1372345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.080433 
total_CMD = 1390333 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1219130 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1390333 
n_nop = 1331717 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001994 
CoL_Bus_Util = 0.040216 
Either_Row_CoL_Bus_Util = 0.042160 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001194 
queue_avg = 1.467810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390333 n_nop=1337472 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07137
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1367175i bk1: 2718a 1364075i bk2: 1816a 1371330i bk3: 2272a 1369876i bk4: 2178a 1366393i bk5: 2800a 1363330i bk6: 2044a 1368476i bk7: 2616a 1367076i bk8: 2232a 1365548i bk9: 3074a 1361344i bk10: 1660a 1371918i bk11: 2220a 1368115i bk12: 1632a 1372030i bk13: 2212a 1367879i bk14: 1436a 1375334i bk15: 1940a 1372805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.071367 
total_CMD = 1390333 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1231200 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1390333 
n_nop = 1337472 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002379 
CoL_Bus_Util = 0.035684 
Either_Row_CoL_Bus_Util = 0.038020 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001116 
queue_avg = 1.185894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1390333 n_nop=1332265 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07971
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1363163i bk1: 2728a 1363143i bk2: 2124a 1369075i bk3: 2296a 1368620i bk4: 2620a 1361615i bk5: 2848a 1360941i bk6: 2500a 1366970i bk7: 2644a 1365070i bk8: 2942a 1360665i bk9: 3104a 1359514i bk10: 2090a 1369033i bk11: 2232a 1366759i bk12: 2014a 1368414i bk13: 2240a 1367122i bk14: 1770a 1373049i bk15: 1952a 1371349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079706 
total_CMD = 1390333 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1220909 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1390333 
n_nop = 1332265 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001951 
CoL_Bus_Util = 0.039853 
Either_Row_CoL_Bus_Util = 0.041766 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000913 
queue_avg = 1.450770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148634, Miss = 15990, Miss_rate = 0.108, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 170174, Miss = 19904, Miss_rate = 0.117, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 155366, Miss = 18992, Miss_rate = 0.122, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 177534, Miss = 20220, Miss_rate = 0.114, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 168720, Miss = 20100, Miss_rate = 0.119, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 149216, Miss = 15838, Miss_rate = 0.106, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 176302, Miss = 20392, Miss_rate = 0.116, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 157294, Miss = 18904, Miss_rate = 0.120, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 147264, Miss = 15912, Miss_rate = 0.108, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 169350, Miss = 19860, Miss_rate = 0.117, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 156220, Miss = 18866, Miss_rate = 0.121, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 175772, Miss = 20044, Miss_rate = 0.114, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1951846
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1153
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1208773
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78371
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1528864
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332784
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1951846
icnt_total_pkts_simt_to_mem=737557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2522962
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2689203
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2451 (55 samples)
	minimum = 5 (55 samples)
	maximum = 213.818 (55 samples)
Network latency average = 19.9847 (55 samples)
	minimum = 5 (55 samples)
	maximum = 211.273 (55 samples)
Flit latency average = 19.197 (55 samples)
	minimum = 5 (55 samples)
	maximum = 210.655 (55 samples)
Fragmentation average = 0.00236886 (55 samples)
	minimum = 0 (55 samples)
	maximum = 78.8545 (55 samples)
Injected packet rate average = 0.0727199 (55 samples)
	minimum = 0.0270196 (55 samples)
	maximum = 0.203912 (55 samples)
Accepted packet rate average = 0.0727199 (55 samples)
	minimum = 0.0254938 (55 samples)
	maximum = 0.110659 (55 samples)
Injected flit rate average = 0.0774973 (55 samples)
	minimum = 0.034999 (55 samples)
	maximum = 0.204097 (55 samples)
Accepted flit rate average = 0.0774973 (55 samples)
	minimum = 0.034628 (55 samples)
	maximum = 0.110659 (55 samples)
Injected packet size average = 1.0657 (55 samples)
Accepted packet size average = 1.0657 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 26 sec (506 sec)
gpgpu_simulation_rate = 468050 (inst/sec)
gpgpu_simulation_rate = 2973 (cycle/sec)
gpgpu_silicon_slowdown = 336360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
gpu_sim_cycle = 25565
gpu_sim_insn = 255840
gpu_ipc =      10.0074
gpu_tot_sim_cycle = 1530281
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     154.9319
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0459% 
max_total_param_size = 0
gpu_stall_dramfull = 186305
gpu_stall_icnt2sh    = 316932
partiton_level_parallism =       0.0792
partiton_level_parallism_total  =       0.3746
partiton_level_parallism_util =       1.0327
partiton_level_parallism_util_total  =       1.7748
L2_BW  =       9.1250 GB/Sec
L2_BW_total  =      40.9679 GB/Sec
gpu_total_sim_rate=464881

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 63993
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37771
L1D_cache:
	L1D_cache_core[0]: Access = 43393, Miss = 26305, Miss_rate = 0.606, Pending_hits = 2901, Reservation_fails = 17427
	L1D_cache_core[1]: Access = 42642, Miss = 25962, Miss_rate = 0.609, Pending_hits = 2606, Reservation_fails = 18568
	L1D_cache_core[2]: Access = 42978, Miss = 26138, Miss_rate = 0.608, Pending_hits = 2652, Reservation_fails = 17035
	L1D_cache_core[3]: Access = 43108, Miss = 26237, Miss_rate = 0.609, Pending_hits = 2775, Reservation_fails = 19630
	L1D_cache_core[4]: Access = 43075, Miss = 26113, Miss_rate = 0.606, Pending_hits = 2764, Reservation_fails = 18845
	L1D_cache_core[5]: Access = 43203, Miss = 26374, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 19218
	L1D_cache_core[6]: Access = 43298, Miss = 26454, Miss_rate = 0.611, Pending_hits = 2671, Reservation_fails = 17971
	L1D_cache_core[7]: Access = 43458, Miss = 26123, Miss_rate = 0.601, Pending_hits = 2782, Reservation_fails = 17337
	L1D_cache_core[8]: Access = 43282, Miss = 26362, Miss_rate = 0.609, Pending_hits = 2896, Reservation_fails = 18996
	L1D_cache_core[9]: Access = 43618, Miss = 26219, Miss_rate = 0.601, Pending_hits = 2660, Reservation_fails = 15690
	L1D_cache_core[10]: Access = 42819, Miss = 25845, Miss_rate = 0.604, Pending_hits = 2817, Reservation_fails = 18351
	L1D_cache_core[11]: Access = 42868, Miss = 26013, Miss_rate = 0.607, Pending_hits = 2664, Reservation_fails = 17988
	L1D_cache_core[12]: Access = 43350, Miss = 25953, Miss_rate = 0.599, Pending_hits = 3148, Reservation_fails = 16708
	L1D_cache_core[13]: Access = 43332, Miss = 26261, Miss_rate = 0.606, Pending_hits = 2821, Reservation_fails = 15099
	L1D_cache_core[14]: Access = 43395, Miss = 26449, Miss_rate = 0.609, Pending_hits = 2777, Reservation_fails = 20885
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 392808
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 41770
	L1D_total_cache_reservation_fails = 269748
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 269595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3831227
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 63993
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37771
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 481024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166795
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3895220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215867
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53609
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37771
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44223, 23316, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
gpgpu_n_stall_shd_mem = 442578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382824
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1552687	W0_Idle:11846168	W0_Scoreboard:9407738	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3062592 {8:382824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188440 {8:23555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61251840 {40:1531296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768800 {40:94220,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 61 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1057149 	642607 	148440 	16720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22331 	989 	200 	476948 	28860 	29138 	12227 	2358 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	223572 	256564 	239144 	293536 	669739 	182287 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1176 	426 	36 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7468      5572      7473      6164      6187      4811      6878      5160      5999      4207      6806      5444      6279      4987      6347      5604
dram[1]:       5735      5798      5951      6594      5469      5506      6005      6052      4531      4687      4936      5633      4556      4660      5127      5622
dram[2]:       5466      6975      6014      7530      4784      5925      4936      6973      4137      5722      5171      6907      4511      5908      5492      6247
dram[3]:       5910      5139      6500      5824      5463      5121      5975      5757      4766      4220      5362      4899      4639      4290      5435      4983
dram[4]:       7061      5408      7336      6226      6498      4695      6900      5093      5830      4108      6366      5342      5952      4733      5855      5795
dram[5]:       5242      5614      5527      6687      5110      5463      5557      6112      4210      4704      4782      5681      4357      4649      4808      5702
maximum mf latency per bank:
dram[0]:        649      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389       779      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:        710      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413955 n_nop=1360888 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07043
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1391145i bk1: 2748a 1387514i bk2: 1794a 1394706i bk3: 2280a 1392745i bk4: 2202a 1389377i bk5: 2792a 1385938i bk6: 2048a 1393183i bk7: 2616a 1389607i bk8: 2268a 1388624i bk9: 3072a 1384857i bk10: 1688a 1395316i bk11: 2224a 1391852i bk12: 1616a 1395588i bk13: 2212a 1392792i bk14: 1450a 1399229i bk15: 1944a 1396575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070429 
total_CMD = 1413955 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1254090 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1413955 
n_nop = 1360888 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002385 
CoL_Bus_Util = 0.035215 
Either_Row_CoL_Bus_Util = 0.037531 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.001828 
queue_avg = 1.188678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413955 n_nop=1355440 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07897
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1387302i bk1: 2840a 1385885i bk2: 2126a 1392393i bk3: 2296a 1392423i bk4: 2632a 1383985i bk5: 2872a 1383900i bk6: 2496a 1389933i bk7: 2636a 1389462i bk8: 2970a 1383165i bk9: 3128a 1382247i bk10: 2176a 1390800i bk11: 2232a 1390656i bk12: 2012a 1392058i bk13: 2264a 1391085i bk14: 1792a 1396292i bk15: 1952a 1395283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.078974 
total_CMD = 1413955 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1242650 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1413955 
n_nop = 1355440 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001945 
CoL_Bus_Util = 0.039487 
Either_Row_CoL_Bus_Util = 0.041384 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001162 
queue_avg = 1.445241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413955 n_nop=1360762 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07053
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1386577i bk1: 2088a 1390490i bk2: 2296a 1392364i bk3: 1770a 1394225i bk4: 2808a 1385830i bk5: 2202a 1388431i bk6: 2640a 1390972i bk7: 2024a 1392431i bk8: 3078a 1384685i bk9: 2270a 1388512i bk10: 2308a 1392847i bk11: 1594a 1394228i bk12: 2216a 1391999i bk13: 1640a 1395931i bk14: 1972a 1396212i bk15: 1418a 1399462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070527 
total_CMD = 1413955 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1253983 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1413955 
n_nop = 1360762 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002409 
CoL_Bus_Util = 0.035263 
Either_Row_CoL_Bus_Util = 0.037620 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001391 
queue_avg = 1.186400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413955 n_nop=1355339 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07909
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1385732i bk1: 2490a 1386856i bk2: 2320a 1391355i bk3: 2102a 1391719i bk4: 2872a 1383859i bk5: 2644a 1384585i bk6: 2664a 1389846i bk7: 2466a 1389590i bk8: 3128a 1383498i bk9: 2982a 1382437i bk10: 2320a 1390693i bk11: 2084a 1390067i bk12: 2264a 1390547i bk13: 2014a 1392102i bk14: 1984a 1395737i bk15: 1768a 1395967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.079089 
total_CMD = 1413955 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1242752 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1413955 
n_nop = 1355339 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.039544 
Either_Row_CoL_Bus_Util = 0.041455 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001194 
queue_avg = 1.443288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413955 n_nop=1361094 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.07017
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1390797i bk1: 2718a 1387697i bk2: 1816a 1394952i bk3: 2272a 1393498i bk4: 2178a 1390015i bk5: 2800a 1386952i bk6: 2044a 1392098i bk7: 2616a 1390698i bk8: 2232a 1389170i bk9: 3074a 1384966i bk10: 1660a 1395540i bk11: 2220a 1391737i bk12: 1632a 1395652i bk13: 2212a 1391501i bk14: 1436a 1398956i bk15: 1940a 1396427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.070175 
total_CMD = 1413955 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1254822 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1413955 
n_nop = 1361094 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002340 
CoL_Bus_Util = 0.035087 
Either_Row_CoL_Bus_Util = 0.037385 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001116 
queue_avg = 1.166082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413955 n_nop=1355887 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07837
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1386785i bk1: 2728a 1386765i bk2: 2124a 1392697i bk3: 2296a 1392242i bk4: 2620a 1385237i bk5: 2848a 1384563i bk6: 2500a 1390592i bk7: 2644a 1388692i bk8: 2942a 1384287i bk9: 3104a 1383136i bk10: 2090a 1392655i bk11: 2232a 1390381i bk12: 2014a 1392036i bk13: 2240a 1390744i bk14: 1770a 1396671i bk15: 1952a 1394971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078374 
total_CMD = 1413955 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1244531 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1413955 
n_nop = 1355887 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001918 
CoL_Bus_Util = 0.039187 
Either_Row_CoL_Bus_Util = 0.041068 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000913 
queue_avg = 1.426533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149688, Miss = 15990, Miss_rate = 0.107, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 170726, Miss = 19904, Miss_rate = 0.117, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 155798, Miss = 18992, Miss_rate = 0.122, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 178086, Miss = 20220, Miss_rate = 0.114, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 169152, Miss = 20100, Miss_rate = 0.119, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 150212, Miss = 15838, Miss_rate = 0.105, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 176734, Miss = 20392, Miss_rate = 0.115, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 157726, Miss = 18904, Miss_rate = 0.120, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 148312, Miss = 15912, Miss_rate = 0.107, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 169782, Miss = 19860, Miss_rate = 0.117, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 156716, Miss = 18866, Miss_rate = 0.120, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 176204, Miss = 20044, Miss_rate = 0.114, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1959136
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1149
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1211205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 330012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82423
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1531296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 333590
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1959136
icnt_total_pkts_simt_to_mem=739984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05669
	minimum = 5
	maximum = 16
Network latency average = 5.05669
	minimum = 5
	maximum = 16
Slowest packet = 2523021
Flit latency average = 5.01873
	minimum = 5
	maximum = 16
Slowest flit = 2689413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0134936
	minimum = 0 (at node 12)
	maximum = 0.0412282 (at node 15)
Accepted packet rate average = 0.0134936
	minimum = 0 (at node 12)
	maximum = 0.0221396 (at node 0)
Injected flit rate average = 0.0140774
	minimum = 0 (at node 12)
	maximum = 0.0412282 (at node 15)
Accepted flit rate average= 0.0140774
	minimum = 0 (at node 12)
	maximum = 0.0221396 (at node 0)
Injected packet length average = 1.04327
Accepted packet length average = 1.04327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9561 (56 samples)
	minimum = 5 (56 samples)
	maximum = 210.286 (56 samples)
Network latency average = 19.7181 (56 samples)
	minimum = 5 (56 samples)
	maximum = 207.786 (56 samples)
Flit latency average = 18.9438 (56 samples)
	minimum = 5 (56 samples)
	maximum = 207.179 (56 samples)
Fragmentation average = 0.00232656 (56 samples)
	minimum = 0 (56 samples)
	maximum = 77.4464 (56 samples)
Injected packet rate average = 0.0716623 (56 samples)
	minimum = 0.0265371 (56 samples)
	maximum = 0.201007 (56 samples)
Accepted packet rate average = 0.0716623 (56 samples)
	minimum = 0.0250386 (56 samples)
	maximum = 0.109078 (56 samples)
Injected flit rate average = 0.0763648 (56 samples)
	minimum = 0.034374 (56 samples)
	maximum = 0.201188 (56 samples)
Accepted flit rate average = 0.0763648 (56 samples)
	minimum = 0.0340097 (56 samples)
	maximum = 0.109078 (56 samples)
Injected packet size average = 1.06562 (56 samples)
Accepted packet size average = 1.06562 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 30 sec (510 sec)
gpgpu_simulation_rate = 464881 (inst/sec)
gpgpu_simulation_rate = 3000 (cycle/sec)
gpgpu_silicon_slowdown = 333333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
gpu_sim_cycle = 8940
gpu_sim_insn = 4023552
gpu_ipc =     450.0617
gpu_tot_sim_cycle = 1539221
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     156.6461
gpu_tot_issued_cta = 10203
gpu_occupancy = 73.9907% 
gpu_tot_occupancy = 32.3827% 
max_total_param_size = 0
gpu_stall_dramfull = 192079
gpu_stall_icnt2sh    = 325904
partiton_level_parallism =       1.0916
partiton_level_parallism_total  =       0.3787
partiton_level_parallism_util =       1.8946
partiton_level_parallism_util_total  =       1.7766
L2_BW  =     120.3687 GB/Sec
L2_BW_total  =      41.4290 GB/Sec
gpu_total_sim_rate=466369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 65374
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38095
L1D_cache:
	L1D_cache_core[0]: Access = 44097, Miss = 26776, Miss_rate = 0.607, Pending_hits = 2908, Reservation_fails = 19312
	L1D_cache_core[1]: Access = 43282, Miss = 26362, Miss_rate = 0.609, Pending_hits = 2658, Reservation_fails = 20213
	L1D_cache_core[2]: Access = 43746, Miss = 26623, Miss_rate = 0.609, Pending_hits = 2668, Reservation_fails = 18446
	L1D_cache_core[3]: Access = 43748, Miss = 26664, Miss_rate = 0.609, Pending_hits = 2805, Reservation_fails = 20960
	L1D_cache_core[4]: Access = 43843, Miss = 26609, Miss_rate = 0.607, Pending_hits = 2821, Reservation_fails = 19619
	L1D_cache_core[5]: Access = 44035, Miss = 26886, Miss_rate = 0.611, Pending_hits = 2892, Reservation_fails = 19675
	L1D_cache_core[6]: Access = 44002, Miss = 26926, Miss_rate = 0.612, Pending_hits = 2685, Reservation_fails = 18914
	L1D_cache_core[7]: Access = 44098, Miss = 26561, Miss_rate = 0.602, Pending_hits = 2798, Reservation_fails = 18078
	L1D_cache_core[8]: Access = 44050, Miss = 26917, Miss_rate = 0.611, Pending_hits = 2896, Reservation_fails = 19425
	L1D_cache_core[9]: Access = 44258, Miss = 26683, Miss_rate = 0.603, Pending_hits = 2676, Reservation_fails = 16971
	L1D_cache_core[10]: Access = 43587, Miss = 26305, Miss_rate = 0.604, Pending_hits = 2833, Reservation_fails = 18862
	L1D_cache_core[11]: Access = 43636, Miss = 26501, Miss_rate = 0.607, Pending_hits = 2669, Reservation_fails = 18879
	L1D_cache_core[12]: Access = 44118, Miss = 26481, Miss_rate = 0.600, Pending_hits = 3174, Reservation_fails = 17367
	L1D_cache_core[13]: Access = 43972, Miss = 26679, Miss_rate = 0.607, Pending_hits = 2839, Reservation_fails = 16920
	L1D_cache_core[14]: Access = 44163, Miss = 26931, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 22109
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 399904
	L1D_total_cache_miss_rate = 0.6072
	L1D_total_cache_pending_hits = 42130
	L1D_total_cache_reservation_fails = 285750
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238170
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3893390
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65374
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38095
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169499
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3958764

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 223447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 62031
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38095
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44409, 23502, 12648, 12648, 12648, 12648, 12648, 12648, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 449979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389810
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34259
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582641	W0_Idle:11852643	W0_Scoreboard:9492501	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3118480 {8:389810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188992 {8:23624,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62369600 {40:1559240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779840 {40:94496,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075962 	652373 	152478 	17455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22375 	1003 	200 	484822 	29341 	29740 	12487 	2668 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225576 	260709 	243317 	297791 	682551 	188250 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1186 	431 	38 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7696      5613      7545      6205      6267      4839      7012      5184      6245      4510      7235      5493      6781      5028      6888      5648
dram[1]:       5801      5832      5982      6623      5494      5529      6030      6075      4817      4890      5006      5686      4615      4697      5236      5669
dram[2]:       5510      7202      6052      7604      4809      6006      4959      7116      4394      5974      5228      7353      4562      6399      5549      6778
dram[3]:       5938      5198      6527      5856      5484      5148      5998      5782      4924      4475      5413      4964      4676      4346      5474      5081
dram[4]:       7344      5460      7409      6257      6562      4715      7000      5116      6038      4353      6802      5402      6434      4793      6369      5863
dram[5]:       5318      5641      5558      6717      5134      5487      5581      6136      4567      4853      4856      5729      4414      4684      4915      5739
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422215 n_nop=1369148 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.07002
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1399405i bk1: 2748a 1395774i bk2: 1794a 1402966i bk3: 2280a 1401005i bk4: 2202a 1397637i bk5: 2792a 1394198i bk6: 2048a 1401443i bk7: 2616a 1397867i bk8: 2268a 1396884i bk9: 3072a 1393117i bk10: 1688a 1403576i bk11: 2224a 1400112i bk12: 1616a 1403848i bk13: 2212a 1401052i bk14: 1450a 1407489i bk15: 1944a 1404835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070020 
total_CMD = 1422215 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1262350 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1422215 
n_nop = 1369148 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002371 
CoL_Bus_Util = 0.035010 
Either_Row_CoL_Bus_Util = 0.037313 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001828 
queue_avg = 1.181774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422215 n_nop=1363700 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07852
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1395562i bk1: 2840a 1394145i bk2: 2126a 1400653i bk3: 2296a 1400683i bk4: 2632a 1392245i bk5: 2872a 1392160i bk6: 2496a 1398193i bk7: 2636a 1397722i bk8: 2970a 1391425i bk9: 3128a 1390507i bk10: 2176a 1399060i bk11: 2232a 1398916i bk12: 2012a 1400318i bk13: 2264a 1399345i bk14: 1792a 1404552i bk15: 1952a 1403543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.078516 
total_CMD = 1422215 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1250910 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1422215 
n_nop = 1363700 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001934 
CoL_Bus_Util = 0.039258 
Either_Row_CoL_Bus_Util = 0.041144 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001162 
queue_avg = 1.436847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422215 n_nop=1369022 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.07012
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1394837i bk1: 2088a 1398750i bk2: 2296a 1400624i bk3: 1770a 1402485i bk4: 2808a 1394090i bk5: 2202a 1396691i bk6: 2640a 1399232i bk7: 2024a 1400691i bk8: 3078a 1392945i bk9: 2270a 1396772i bk10: 2308a 1401107i bk11: 1594a 1402488i bk12: 2216a 1400259i bk13: 1640a 1404191i bk14: 1972a 1404472i bk15: 1418a 1407722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070117 
total_CMD = 1422215 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1262243 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1422215 
n_nop = 1369022 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002395 
CoL_Bus_Util = 0.035059 
Either_Row_CoL_Bus_Util = 0.037402 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001391 
queue_avg = 1.179509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422215 n_nop=1363599 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07863
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1393992i bk1: 2490a 1395116i bk2: 2320a 1399615i bk3: 2102a 1399979i bk4: 2872a 1392119i bk5: 2644a 1392845i bk6: 2664a 1398106i bk7: 2466a 1397850i bk8: 3128a 1391758i bk9: 2982a 1390697i bk10: 2320a 1398953i bk11: 2084a 1398327i bk12: 2264a 1398807i bk13: 2014a 1400362i bk14: 1984a 1403997i bk15: 1768a 1404227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.078629 
total_CMD = 1422215 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1251012 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1422215 
n_nop = 1363599 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001949 
CoL_Bus_Util = 0.039315 
Either_Row_CoL_Bus_Util = 0.041215 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001194 
queue_avg = 1.434905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43491
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422215 n_nop=1369354 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06977
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1399057i bk1: 2718a 1395957i bk2: 1816a 1403212i bk3: 2272a 1401758i bk4: 2178a 1398275i bk5: 2800a 1395212i bk6: 2044a 1400358i bk7: 2616a 1398958i bk8: 2232a 1397430i bk9: 3074a 1393226i bk10: 1660a 1403800i bk11: 2220a 1399997i bk12: 1632a 1403912i bk13: 2212a 1399761i bk14: 1436a 1407216i bk15: 1940a 1404687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.069767 
total_CMD = 1422215 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1263082 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1422215 
n_nop = 1369354 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002326 
CoL_Bus_Util = 0.034884 
Either_Row_CoL_Bus_Util = 0.037168 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001116 
queue_avg = 1.159310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15931
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422215 n_nop=1364147 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07792
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1395045i bk1: 2728a 1395025i bk2: 2124a 1400957i bk3: 2296a 1400502i bk4: 2620a 1393497i bk5: 2848a 1392823i bk6: 2500a 1398852i bk7: 2644a 1396952i bk8: 2942a 1392547i bk9: 3104a 1391396i bk10: 2090a 1400915i bk11: 2232a 1398641i bk12: 2014a 1400296i bk13: 2240a 1399004i bk14: 1770a 1404931i bk15: 1952a 1403231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077919 
total_CMD = 1422215 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1252791 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1422215 
n_nop = 1364147 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001907 
CoL_Bus_Util = 0.038960 
Either_Row_CoL_Bus_Util = 0.040829 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000913 
queue_avg = 1.418248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153060, Miss = 15990, Miss_rate = 0.104, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 173470, Miss = 19904, Miss_rate = 0.115, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 158266, Miss = 18992, Miss_rate = 0.120, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 180814, Miss = 20220, Miss_rate = 0.112, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 171728, Miss = 20100, Miss_rate = 0.117, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 153658, Miss = 15838, Miss_rate = 0.103, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 179306, Miss = 20392, Miss_rate = 0.114, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 160294, Miss = 18904, Miss_rate = 0.118, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 151678, Miss = 15912, Miss_rate = 0.105, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 172398, Miss = 19860, Miss_rate = 0.115, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 159332, Miss = 18866, Miss_rate = 0.118, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 178760, Miss = 20044, Miss_rate = 0.112, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1992764
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1129
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1239149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82699
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1559240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 338998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94496
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1992764
icnt_total_pkts_simt_to_mem=752447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 66.0475
	minimum = 5
	maximum = 977
Network latency average = 61.4518
	minimum = 5
	maximum = 977
Slowest packet = 2539897
Flit latency average = 58.1395
	minimum = 5
	maximum = 977
Slowest flit = 2706692
Fragmentation average = 0.00205131
	minimum = 0
	maximum = 50
Injected packet rate average = 0.179746
	minimum = 0.0618568 (at node 1)
	maximum = 0.385459 (at node 20)
Accepted packet rate average = 0.179746
	minimum = 0.0846756 (at node 17)
	maximum = 0.288591 (at node 8)
Injected flit rate average = 0.190948
	minimum = 0.0797539 (at node 1)
	maximum = 0.385459 (at node 20)
Accepted flit rate average= 0.190948
	minimum = 0.105705 (at node 23)
	maximum = 0.288591 (at node 8)
Injected packet length average = 1.06232
Accepted packet length average = 1.06232
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7471 (57 samples)
	minimum = 5 (57 samples)
	maximum = 223.737 (57 samples)
Network latency average = 20.4503 (57 samples)
	minimum = 5 (57 samples)
	maximum = 221.281 (57 samples)
Flit latency average = 19.6314 (57 samples)
	minimum = 5 (57 samples)
	maximum = 220.684 (57 samples)
Fragmentation average = 0.00232173 (57 samples)
	minimum = 0 (57 samples)
	maximum = 76.9649 (57 samples)
Injected packet rate average = 0.0735585 (57 samples)
	minimum = 0.0271567 (57 samples)
	maximum = 0.204243 (57 samples)
Accepted packet rate average = 0.0735585 (57 samples)
	minimum = 0.0260848 (57 samples)
	maximum = 0.112227 (57 samples)
Injected flit rate average = 0.078375 (57 samples)
	minimum = 0.0351702 (57 samples)
	maximum = 0.204421 (57 samples)
Accepted flit rate average = 0.078375 (57 samples)
	minimum = 0.0352675 (57 samples)
	maximum = 0.112227 (57 samples)
Injected packet size average = 1.06548 (57 samples)
Accepted packet size average = 1.06548 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 37 sec (517 sec)
gpgpu_simulation_rate = 466369 (inst/sec)
gpgpu_simulation_rate = 2977 (cycle/sec)
gpgpu_silicon_slowdown = 335908x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1565676
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     154.0119
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3306% 
max_total_param_size = 0
gpu_stall_dramfull = 192079
gpu_stall_icnt2sh    = 325904
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3724
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7765
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      40.7319 GB/Sec
gpu_total_sim_rate=464610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 65386
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38095
L1D_cache:
	L1D_cache_core[0]: Access = 44097, Miss = 26776, Miss_rate = 0.607, Pending_hits = 2908, Reservation_fails = 19312
	L1D_cache_core[1]: Access = 43282, Miss = 26362, Miss_rate = 0.609, Pending_hits = 2658, Reservation_fails = 20213
	L1D_cache_core[2]: Access = 43746, Miss = 26623, Miss_rate = 0.609, Pending_hits = 2668, Reservation_fails = 18446
	L1D_cache_core[3]: Access = 43748, Miss = 26664, Miss_rate = 0.609, Pending_hits = 2805, Reservation_fails = 20960
	L1D_cache_core[4]: Access = 43843, Miss = 26609, Miss_rate = 0.607, Pending_hits = 2821, Reservation_fails = 19619
	L1D_cache_core[5]: Access = 44035, Miss = 26886, Miss_rate = 0.611, Pending_hits = 2892, Reservation_fails = 19675
	L1D_cache_core[6]: Access = 44033, Miss = 26942, Miss_rate = 0.612, Pending_hits = 2685, Reservation_fails = 18914
	L1D_cache_core[7]: Access = 44098, Miss = 26561, Miss_rate = 0.602, Pending_hits = 2798, Reservation_fails = 18078
	L1D_cache_core[8]: Access = 44050, Miss = 26917, Miss_rate = 0.611, Pending_hits = 2896, Reservation_fails = 19425
	L1D_cache_core[9]: Access = 44258, Miss = 26683, Miss_rate = 0.603, Pending_hits = 2676, Reservation_fails = 16971
	L1D_cache_core[10]: Access = 43587, Miss = 26305, Miss_rate = 0.604, Pending_hits = 2833, Reservation_fails = 18862
	L1D_cache_core[11]: Access = 43636, Miss = 26501, Miss_rate = 0.607, Pending_hits = 2669, Reservation_fails = 18879
	L1D_cache_core[12]: Access = 44118, Miss = 26481, Miss_rate = 0.600, Pending_hits = 3174, Reservation_fails = 17367
	L1D_cache_core[13]: Access = 43972, Miss = 26679, Miss_rate = 0.607, Pending_hits = 2839, Reservation_fails = 16920
	L1D_cache_core[14]: Access = 44163, Miss = 26931, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 22109
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 399920
	L1D_total_cache_miss_rate = 0.6072
	L1D_total_cache_pending_hits = 42130
	L1D_total_cache_reservation_fails = 285750
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3895050
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38095
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489152
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169514
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3960436

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 223447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 62031
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38095
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44409, 23502, 12648, 12648, 12648, 12648, 12648, 12648, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 450483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389826
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34259
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582641	W0_Idle:11882832	W0_Scoreboard:9512271	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3118608 {8:389826,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189088 {8:23636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62372160 {40:1559304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3781760 {40:94544,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076056 	652373 	152478 	17455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22387 	1003 	200 	484853 	29341 	29740 	12487 	2668 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	225670 	260709 	243317 	297791 	682551 	188250 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1196 	431 	38 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7696      5613      7545      6205      6267      4839      7012      5184      6248      4510      7239      5493      6781      5028      6888      5648
dram[1]:       5801      5832      5982      6623      5494      5529      6030      6075      4817      4890      5006      5686      4615      4697      5236      5669
dram[2]:       5510      7202      6052      7604      4809      6006      4959      7116      4394      5977      5228      7355      4562      6399      5549      6778
dram[3]:       5938      5198      6527      5856      5484      5148      5998      5782      4924      4475      5413      4964      4676      4346      5474      5081
dram[4]:       7344      5460      7409      6257      6562      4715      7000      5116      6039      4353      6805      5402      6434      4793      6369      5863
dram[5]:       5318      5641      5558      6717      5134      5487      5581      6136      4567      4853      4856      5729      4414      4684      4915      5739
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446659 n_nop=1393592 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06884
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1423849i bk1: 2748a 1420218i bk2: 1794a 1427410i bk3: 2280a 1425449i bk4: 2202a 1422081i bk5: 2792a 1418642i bk6: 2048a 1425887i bk7: 2616a 1422311i bk8: 2268a 1421328i bk9: 3072a 1417561i bk10: 1688a 1428020i bk11: 2224a 1424556i bk12: 1616a 1428292i bk13: 2212a 1425496i bk14: 1450a 1431933i bk15: 1944a 1429279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068837 
total_CMD = 1446659 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1286794 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1446659 
n_nop = 1393592 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002331 
CoL_Bus_Util = 0.034419 
Either_Row_CoL_Bus_Util = 0.036682 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.001828 
queue_avg = 1.161806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446659 n_nop=1388144 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07719
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1420006i bk1: 2840a 1418589i bk2: 2126a 1425097i bk3: 2296a 1425127i bk4: 2632a 1416689i bk5: 2872a 1416604i bk6: 2496a 1422637i bk7: 2636a 1422166i bk8: 2970a 1415869i bk9: 3128a 1414951i bk10: 2176a 1423504i bk11: 2232a 1423360i bk12: 2012a 1424762i bk13: 2264a 1423789i bk14: 1792a 1428996i bk15: 1952a 1427987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.077189 
total_CMD = 1446659 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1275354 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1446659 
n_nop = 1388144 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001901 
CoL_Bus_Util = 0.038594 
Either_Row_CoL_Bus_Util = 0.040448 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001162 
queue_avg = 1.412569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446659 n_nop=1393466 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06893
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1419281i bk1: 2088a 1423194i bk2: 2296a 1425068i bk3: 1770a 1426929i bk4: 2808a 1418534i bk5: 2202a 1421135i bk6: 2640a 1423676i bk7: 2024a 1425135i bk8: 3078a 1417389i bk9: 2270a 1421216i bk10: 2308a 1425551i bk11: 1594a 1426932i bk12: 2216a 1424703i bk13: 1640a 1428635i bk14: 1972a 1428916i bk15: 1418a 1432166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068933 
total_CMD = 1446659 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1286687 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1446659 
n_nop = 1393466 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002354 
CoL_Bus_Util = 0.034466 
Either_Row_CoL_Bus_Util = 0.036770 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001391 
queue_avg = 1.159579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446659 n_nop=1388043 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.0773
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1418436i bk1: 2490a 1419560i bk2: 2320a 1424059i bk3: 2102a 1424423i bk4: 2872a 1416563i bk5: 2644a 1417289i bk6: 2664a 1422550i bk7: 2466a 1422294i bk8: 3128a 1416202i bk9: 2982a 1415141i bk10: 2320a 1423397i bk11: 2084a 1422771i bk12: 2264a 1423251i bk13: 2014a 1424806i bk14: 1984a 1428441i bk15: 1768a 1428671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.077301 
total_CMD = 1446659 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1275456 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1446659 
n_nop = 1388043 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001916 
CoL_Bus_Util = 0.038650 
Either_Row_CoL_Bus_Util = 0.040518 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001194 
queue_avg = 1.410660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446659 n_nop=1393798 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06859
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1423501i bk1: 2718a 1420401i bk2: 1816a 1427656i bk3: 2272a 1426202i bk4: 2178a 1422719i bk5: 2800a 1419656i bk6: 2044a 1424802i bk7: 2616a 1423402i bk8: 2232a 1421874i bk9: 3074a 1417670i bk10: 1660a 1428244i bk11: 2220a 1424441i bk12: 1632a 1428356i bk13: 2212a 1424205i bk14: 1436a 1431660i bk15: 1940a 1429131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.068588 
total_CMD = 1446659 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1287526 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1446659 
n_nop = 1393798 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002287 
CoL_Bus_Util = 0.034294 
Either_Row_CoL_Bus_Util = 0.036540 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001116 
queue_avg = 1.139721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446659 n_nop=1388591 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.0766
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1419489i bk1: 2728a 1419469i bk2: 2124a 1425401i bk3: 2296a 1424946i bk4: 2620a 1417941i bk5: 2848a 1417267i bk6: 2500a 1423296i bk7: 2644a 1421396i bk8: 2942a 1416991i bk9: 3104a 1415840i bk10: 2090a 1425359i bk11: 2232a 1423085i bk12: 2014a 1424740i bk13: 2240a 1423448i bk14: 1770a 1429375i bk15: 1952a 1427675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076603 
total_CMD = 1446659 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1277235 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1446659 
n_nop = 1388591 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001875 
CoL_Bus_Util = 0.038301 
Either_Row_CoL_Bus_Util = 0.040139 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000913 
queue_avg = 1.394284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153102, Miss = 15990, Miss_rate = 0.104, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 173470, Miss = 19904, Miss_rate = 0.115, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 158274, Miss = 18992, Miss_rate = 0.120, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 180814, Miss = 20220, Miss_rate = 0.112, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 171736, Miss = 20100, Miss_rate = 0.117, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 153688, Miss = 15838, Miss_rate = 0.103, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 179314, Miss = 20392, Miss_rate = 0.114, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 160294, Miss = 18904, Miss_rate = 0.118, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 151716, Miss = 15912, Miss_rate = 0.105, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 172398, Miss = 19860, Miss_rate = 0.115, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 159340, Miss = 18866, Miss_rate = 0.118, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 178760, Miss = 20044, Miss_rate = 0.112, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1992906
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1129
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1239213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1559304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339028
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94544
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1992906
icnt_total_pkts_simt_to_mem=752505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2575848
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2745211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4636 (58 samples)
	minimum = 5 (58 samples)
	maximum = 220.086 (58 samples)
Network latency average = 20.1853 (58 samples)
	minimum = 5 (58 samples)
	maximum = 217.569 (58 samples)
Flit latency average = 19.3792 (58 samples)
	minimum = 5 (58 samples)
	maximum = 216.966 (58 samples)
Fragmentation average = 0.0022817 (58 samples)
	minimum = 0 (58 samples)
	maximum = 75.6379 (58 samples)
Injected packet rate average = 0.0722947 (58 samples)
	minimum = 0.0266885 (58 samples)
	maximum = 0.200749 (58 samples)
Accepted packet rate average = 0.0722947 (58 samples)
	minimum = 0.0256351 (58 samples)
	maximum = 0.110385 (58 samples)
Injected flit rate average = 0.0770286 (58 samples)
	minimum = 0.0345638 (58 samples)
	maximum = 0.200934 (58 samples)
Accepted flit rate average = 0.0770286 (58 samples)
	minimum = 0.0346594 (58 samples)
	maximum = 0.110385 (58 samples)
Injected packet size average = 1.06548 (58 samples)
Accepted packet size average = 1.06548 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 39 sec (519 sec)
gpgpu_simulation_rate = 464610 (inst/sec)
gpgpu_simulation_rate = 3016 (cycle/sec)
gpgpu_silicon_slowdown = 331564x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
gpu_sim_cycle = 25561
gpu_sim_insn = 236160
gpu_ipc =       9.2391
gpu_tot_sim_cycle = 1591237
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     151.6863
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.7410% 
max_total_param_size = 0
gpu_stall_dramfull = 192079
gpu_stall_icnt2sh    = 325904
partiton_level_parallism =       0.0737
partiton_level_parallism_total  =       0.3676
partiton_level_parallism_util =       1.0250
partiton_level_parallism_util_total  =       1.7724
L2_BW  =       8.4979 GB/Sec
L2_BW_total  =      40.2141 GB/Sec
gpu_total_sim_rate=462392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 66321
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38095
L1D_cache:
	L1D_cache_core[0]: Access = 44176, Miss = 26824, Miss_rate = 0.607, Pending_hits = 2908, Reservation_fails = 19312
	L1D_cache_core[1]: Access = 43361, Miss = 26410, Miss_rate = 0.609, Pending_hits = 2658, Reservation_fails = 20213
	L1D_cache_core[2]: Access = 43825, Miss = 26671, Miss_rate = 0.609, Pending_hits = 2668, Reservation_fails = 18446
	L1D_cache_core[3]: Access = 43827, Miss = 26712, Miss_rate = 0.609, Pending_hits = 2805, Reservation_fails = 20960
	L1D_cache_core[4]: Access = 43843, Miss = 26609, Miss_rate = 0.607, Pending_hits = 2821, Reservation_fails = 19619
	L1D_cache_core[5]: Access = 44035, Miss = 26886, Miss_rate = 0.611, Pending_hits = 2892, Reservation_fails = 19675
	L1D_cache_core[6]: Access = 44033, Miss = 26942, Miss_rate = 0.612, Pending_hits = 2685, Reservation_fails = 18914
	L1D_cache_core[7]: Access = 44177, Miss = 26609, Miss_rate = 0.602, Pending_hits = 2798, Reservation_fails = 18078
	L1D_cache_core[8]: Access = 44129, Miss = 26965, Miss_rate = 0.611, Pending_hits = 2896, Reservation_fails = 19425
	L1D_cache_core[9]: Access = 44337, Miss = 26731, Miss_rate = 0.603, Pending_hits = 2676, Reservation_fails = 16971
	L1D_cache_core[10]: Access = 43666, Miss = 26353, Miss_rate = 0.604, Pending_hits = 2833, Reservation_fails = 18862
	L1D_cache_core[11]: Access = 43715, Miss = 26549, Miss_rate = 0.607, Pending_hits = 2669, Reservation_fails = 18879
	L1D_cache_core[12]: Access = 44197, Miss = 26529, Miss_rate = 0.600, Pending_hits = 3174, Reservation_fails = 17367
	L1D_cache_core[13]: Access = 44051, Miss = 26727, Miss_rate = 0.607, Pending_hits = 2839, Reservation_fails = 16920
	L1D_cache_core[14]: Access = 44242, Miss = 26979, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 22109
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 400496
	L1D_total_cache_miss_rate = 0.6072
	L1D_total_cache_pending_hits = 42130
	L1D_total_cache_reservation_fails = 285750
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238284
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3901435
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66321
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38095
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169886
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3967756

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 223447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 62031
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38095
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45615, 23502, 12648, 12648, 12648, 12648, 12648, 12648, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 453171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390402
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34259
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1583253	W0_Idle:12328910	W0_Scoreboard:9663555	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3123216 {8:390402,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196568 {8:24571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62464320 {40:1561608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3931360 {40:98284,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1079104 	652373 	152478 	17455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23307 	1016 	202 	485801 	29341 	29740 	12487 	2668 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	228706 	260721 	243317 	297791 	682551 	188250 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1223 	431 	38 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7704      5613      7553      6205      6274      4839      7019      5184      6274      4514      7275      5502      6791      5028      6899      5648
dram[1]:       5801      5832      5982      6623      5494      5529      6030      6075      4824      4894      5016      5696      4615      4697      5236      5669
dram[2]:       5510      7211      6052      7613      4809      6013      4959      7123      4400      6003      5237      7384      4562      6409      5549      6790
dram[3]:       5938      5198      6527      5856      5484      5148      5998      5782      4930      4483      5422      4971      4676      4346      5474      5081
dram[4]:       7353      5460      7418      6257      6570      4715      7008      5116      6059      4360      6842      5408      6443      4793      6380      5863
dram[5]:       5318      5641      5558      6717      5134      5487      5581      6136      4572      4860      4866      5736      4414      4684      4915      5739
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279       971      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470277 n_nop=1417210 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06773
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1447467i bk1: 2748a 1443836i bk2: 1794a 1451028i bk3: 2280a 1449067i bk4: 2202a 1445699i bk5: 2792a 1442260i bk6: 2048a 1449505i bk7: 2616a 1445929i bk8: 2268a 1444946i bk9: 3072a 1441179i bk10: 1688a 1451638i bk11: 2224a 1448174i bk12: 1616a 1451910i bk13: 2212a 1449114i bk14: 1450a 1455551i bk15: 1944a 1452897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067731 
total_CMD = 1470277 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1310412 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1470277 
n_nop = 1417210 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002293 
CoL_Bus_Util = 0.033866 
Either_Row_CoL_Bus_Util = 0.036093 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001828 
queue_avg = 1.143143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14314
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470277 n_nop=1411762 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07595
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1443624i bk1: 2840a 1442207i bk2: 2126a 1448715i bk3: 2296a 1448745i bk4: 2632a 1440307i bk5: 2872a 1440222i bk6: 2496a 1446255i bk7: 2636a 1445784i bk8: 2970a 1439487i bk9: 3128a 1438569i bk10: 2176a 1447122i bk11: 2232a 1446978i bk12: 2012a 1448380i bk13: 2264a 1447407i bk14: 1792a 1452614i bk15: 1952a 1451605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.075949 
total_CMD = 1470277 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1298972 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1470277 
n_nop = 1411762 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001870 
CoL_Bus_Util = 0.037974 
Either_Row_CoL_Bus_Util = 0.039799 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001162 
queue_avg = 1.389878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470277 n_nop=1417084 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06783
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1442899i bk1: 2088a 1446812i bk2: 2296a 1448686i bk3: 1770a 1450547i bk4: 2808a 1442152i bk5: 2202a 1444753i bk6: 2640a 1447294i bk7: 2024a 1448753i bk8: 3078a 1441007i bk9: 2270a 1444834i bk10: 2308a 1449169i bk11: 1594a 1450550i bk12: 2216a 1448321i bk13: 1640a 1452253i bk14: 1972a 1452534i bk15: 1418a 1455784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067825 
total_CMD = 1470277 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1310305 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1470277 
n_nop = 1417084 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002317 
CoL_Bus_Util = 0.033913 
Either_Row_CoL_Bus_Util = 0.036179 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001391 
queue_avg = 1.140952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470277 n_nop=1411661 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07606
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1442054i bk1: 2490a 1443178i bk2: 2320a 1447677i bk3: 2102a 1448041i bk4: 2872a 1440181i bk5: 2644a 1440907i bk6: 2664a 1446168i bk7: 2466a 1445912i bk8: 3128a 1439820i bk9: 2982a 1438759i bk10: 2320a 1447015i bk11: 2084a 1446389i bk12: 2264a 1446869i bk13: 2014a 1448424i bk14: 1984a 1452059i bk15: 1768a 1452289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.076059 
total_CMD = 1470277 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1299074 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1470277 
n_nop = 1411661 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001885 
CoL_Bus_Util = 0.038030 
Either_Row_CoL_Bus_Util = 0.039867 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001194 
queue_avg = 1.388000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470277 n_nop=1417416 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06749
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1447119i bk1: 2718a 1444019i bk2: 1816a 1451274i bk3: 2272a 1449820i bk4: 2178a 1446337i bk5: 2800a 1443274i bk6: 2044a 1448420i bk7: 2616a 1447020i bk8: 2232a 1445492i bk9: 3074a 1441288i bk10: 1660a 1451862i bk11: 2220a 1448059i bk12: 1632a 1451974i bk13: 2212a 1447823i bk14: 1436a 1455278i bk15: 1940a 1452749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.067487 
total_CMD = 1470277 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1311144 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1470277 
n_nop = 1417416 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002250 
CoL_Bus_Util = 0.033743 
Either_Row_CoL_Bus_Util = 0.035953 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001116 
queue_avg = 1.121413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470277 n_nop=1412209 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07537
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1443107i bk1: 2728a 1443087i bk2: 2124a 1449019i bk3: 2296a 1448564i bk4: 2620a 1441559i bk5: 2848a 1440885i bk6: 2500a 1446914i bk7: 2644a 1445014i bk8: 2942a 1440609i bk9: 3104a 1439458i bk10: 2090a 1448977i bk11: 2232a 1446703i bk12: 2014a 1448358i bk13: 2240a 1447066i bk14: 1770a 1452993i bk15: 1952a 1451293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075372 
total_CMD = 1470277 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1300853 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1470277 
n_nop = 1412209 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001845 
CoL_Bus_Util = 0.037686 
Either_Row_CoL_Bus_Util = 0.039495 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000913 
queue_avg = 1.371887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37189

========= L2 cache stats =========
L2_cache_bank[0]: Access = 154110, Miss = 15990, Miss_rate = 0.104, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 173974, Miss = 19904, Miss_rate = 0.114, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 158698, Miss = 18992, Miss_rate = 0.120, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 181318, Miss = 20220, Miss_rate = 0.112, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 172160, Miss = 20100, Miss_rate = 0.117, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 154600, Miss = 15838, Miss_rate = 0.102, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 179738, Miss = 20392, Miss_rate = 0.113, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 160702, Miss = 18904, Miss_rate = 0.118, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 152628, Miss = 15912, Miss_rate = 0.104, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 172806, Miss = 19860, Miss_rate = 0.115, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 159792, Miss = 18866, Miss_rate = 0.118, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 179168, Miss = 20044, Miss_rate = 0.112, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 1999694
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1125
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1241517
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 336194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86487
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1561608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339772
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98284
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1999694
icnt_total_pkts_simt_to_mem=754760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0707
	minimum = 5
	maximum = 15
Network latency average = 5.0707
	minimum = 5
	maximum = 15
Slowest packet = 2575900
Flit latency average = 5.03826
	minimum = 5
	maximum = 15
Slowest flit = 2745414
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.012564
	minimum = 0 (at node 4)
	maximum = 0.0394351 (at node 15)
Accepted packet rate average = 0.012564
	minimum = 0 (at node 4)
	maximum = 0.0221431 (at node 0)
Injected flit rate average = 0.013103
	minimum = 0 (at node 4)
	maximum = 0.0394351 (at node 15)
Accepted flit rate average= 0.013103
	minimum = 0 (at node 4)
	maximum = 0.0221431 (at node 0)
Injected packet length average = 1.0429
Accepted packet length average = 1.0429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1858 (59 samples)
	minimum = 5 (59 samples)
	maximum = 216.61 (59 samples)
Network latency average = 19.9291 (59 samples)
	minimum = 5 (59 samples)
	maximum = 214.136 (59 samples)
Flit latency average = 19.1361 (59 samples)
	minimum = 5 (59 samples)
	maximum = 213.542 (59 samples)
Fragmentation average = 0.00224303 (59 samples)
	minimum = 0 (59 samples)
	maximum = 74.3559 (59 samples)
Injected packet rate average = 0.0712823 (59 samples)
	minimum = 0.0262362 (59 samples)
	maximum = 0.198015 (59 samples)
Accepted packet rate average = 0.0712823 (59 samples)
	minimum = 0.0252006 (59 samples)
	maximum = 0.108889 (59 samples)
Injected flit rate average = 0.0759451 (59 samples)
	minimum = 0.033978 (59 samples)
	maximum = 0.198197 (59 samples)
Accepted flit rate average = 0.0759451 (59 samples)
	minimum = 0.034072 (59 samples)
	maximum = 0.108889 (59 samples)
Injected packet size average = 1.06541 (59 samples)
Accepted packet size average = 1.06541 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 42 sec (522 sec)
gpgpu_simulation_rate = 462392 (inst/sec)
gpgpu_simulation_rate = 3048 (cycle/sec)
gpgpu_silicon_slowdown = 328083x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
gpu_sim_cycle = 7331
gpu_sim_insn = 3428352
gpu_ipc =     467.6513
gpu_tot_sim_cycle = 1598568
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     153.1354
gpu_tot_issued_cta = 10360
gpu_occupancy = 71.9412% 
gpu_tot_occupancy = 32.0104% 
max_total_param_size = 0
gpu_stall_dramfull = 195419
gpu_stall_icnt2sh    = 333494
partiton_level_parallism =       1.1391
partiton_level_parallism_total  =       0.3711
partiton_level_parallism_util =       1.8045
partiton_level_parallism_util_total  =       1.7728
L2_BW  =     125.6953 GB/Sec
L2_BW_total  =      40.6061 GB/Sec
gpu_total_sim_rate=463631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 67617
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38347
L1D_cache:
	L1D_cache_core[0]: Access = 44752, Miss = 27224, Miss_rate = 0.608, Pending_hits = 2956, Reservation_fails = 20604
	L1D_cache_core[1]: Access = 44001, Miss = 26778, Miss_rate = 0.609, Pending_hits = 2754, Reservation_fails = 20513
	L1D_cache_core[2]: Access = 44465, Miss = 27088, Miss_rate = 0.609, Pending_hits = 2712, Reservation_fails = 18879
	L1D_cache_core[3]: Access = 44467, Miss = 27146, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 21715
	L1D_cache_core[4]: Access = 44547, Miss = 27095, Miss_rate = 0.608, Pending_hits = 2825, Reservation_fails = 19619
	L1D_cache_core[5]: Access = 44739, Miss = 27350, Miss_rate = 0.611, Pending_hits = 2931, Reservation_fails = 20466
	L1D_cache_core[6]: Access = 44545, Miss = 27286, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 20180
	L1D_cache_core[7]: Access = 44817, Miss = 27041, Miss_rate = 0.603, Pending_hits = 2837, Reservation_fails = 18652
	L1D_cache_core[8]: Access = 44705, Miss = 27365, Miss_rate = 0.612, Pending_hits = 2921, Reservation_fails = 21106
	L1D_cache_core[9]: Access = 44913, Miss = 27138, Miss_rate = 0.604, Pending_hits = 2687, Reservation_fails = 18412
	L1D_cache_core[10]: Access = 44306, Miss = 26760, Miss_rate = 0.604, Pending_hits = 2888, Reservation_fails = 19539
	L1D_cache_core[11]: Access = 44291, Miss = 26937, Miss_rate = 0.608, Pending_hits = 2693, Reservation_fails = 20082
	L1D_cache_core[12]: Access = 44773, Miss = 26947, Miss_rate = 0.602, Pending_hits = 3180, Reservation_fails = 18010
	L1D_cache_core[13]: Access = 44691, Miss = 27141, Miss_rate = 0.607, Pending_hits = 2885, Reservation_fails = 17171
	L1D_cache_core[14]: Access = 44818, Miss = 27381, Miss_rate = 0.611, Pending_hits = 2854, Reservation_fails = 23608
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 406677
	L1D_total_cache_miss_rate = 0.6080
	L1D_total_cache_pending_hits = 42621
	L1D_total_cache_reservation_fails = 298556
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 298403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3954283
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67617
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38347
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172190
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4021900

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230669
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67615
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38347
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45801, 23688, 12834, 12834, 12834, 12834, 12834, 12834, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 459012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396385
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 35492
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1609607	W0_Idle:12335475	W0_Scoreboard:9735454	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3171080 {8:396385,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197080 {8:24635,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63421600 {40:1585540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3941600 {40:98540,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1096101 	660240 	156098 	17511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23350 	1030 	203 	492783 	29627 	30010 	12726 	3172 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	230462 	264189 	246582 	301703 	693657 	193283 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1233 	435 	39 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5642      7703      6232      6325      4859      7086      5205      6330      4595      7453      5681      7033      5062      7228      5686
dram[1]:       5841      5875      6019      6657      5517      5548      6057      6098      4947      4984      5206      5895      4651      4739      5280      5726
dram[2]:       5557      7576      6099      7783      4828      6070      4980      7212      4537      6081      5447      7619      4601      6688      5595      7211
dram[3]:       5987      5250      6567      5906      5504      5171      6022      5812      5069      4604      5632      5116      4719      4386      5535      5131
dram[4]:       7651      5511      7599      6309      6631      4734      7092      5137      6135      4493      7089      5568      6731      4833      6804      5914
dram[5]:       5368      5671      5604      6740      5157      5506      5608      6160      4655      4977      5048      5865      4451      4715      4963      5776
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477050 n_nop=1423983 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06742
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1454240i bk1: 2748a 1450609i bk2: 1794a 1457801i bk3: 2280a 1455840i bk4: 2202a 1452472i bk5: 2792a 1449033i bk6: 2048a 1456278i bk7: 2616a 1452702i bk8: 2268a 1451719i bk9: 3072a 1447952i bk10: 1688a 1458411i bk11: 2224a 1454947i bk12: 1616a 1458683i bk13: 2212a 1455887i bk14: 1450a 1462324i bk15: 1944a 1459670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067421 
total_CMD = 1477050 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1317185 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1477050 
n_nop = 1423983 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002283 
CoL_Bus_Util = 0.033710 
Either_Row_CoL_Bus_Util = 0.035928 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001828 
queue_avg = 1.137901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477050 n_nop=1418535 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.0756
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1450397i bk1: 2840a 1448980i bk2: 2126a 1455488i bk3: 2296a 1455518i bk4: 2632a 1447080i bk5: 2872a 1446995i bk6: 2496a 1453028i bk7: 2636a 1452557i bk8: 2970a 1446260i bk9: 3128a 1445342i bk10: 2176a 1453895i bk11: 2232a 1453751i bk12: 2012a 1455153i bk13: 2264a 1454180i bk14: 1792a 1459387i bk15: 1952a 1458378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.075601 
total_CMD = 1477050 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1305745 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1477050 
n_nop = 1418535 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001862 
CoL_Bus_Util = 0.037800 
Either_Row_CoL_Bus_Util = 0.039616 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001162 
queue_avg = 1.383505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3835
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477050 n_nop=1423857 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06751
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1449672i bk1: 2088a 1453585i bk2: 2296a 1455459i bk3: 1770a 1457320i bk4: 2808a 1448925i bk5: 2202a 1451526i bk6: 2640a 1454067i bk7: 2024a 1455526i bk8: 3078a 1447780i bk9: 2270a 1451607i bk10: 2308a 1455942i bk11: 1594a 1457323i bk12: 2216a 1455094i bk13: 1640a 1459026i bk14: 1972a 1459307i bk15: 1418a 1462557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067514 
total_CMD = 1477050 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1317078 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1477050 
n_nop = 1423857 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002306 
CoL_Bus_Util = 0.033757 
Either_Row_CoL_Bus_Util = 0.036013 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001391 
queue_avg = 1.135720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477050 n_nop=1418434 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07571
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1448827i bk1: 2490a 1449951i bk2: 2320a 1454450i bk3: 2102a 1454814i bk4: 2872a 1446954i bk5: 2644a 1447680i bk6: 2664a 1452941i bk7: 2466a 1452685i bk8: 3128a 1446593i bk9: 2982a 1445532i bk10: 2320a 1453788i bk11: 2084a 1453162i bk12: 2264a 1453642i bk13: 2014a 1455197i bk14: 1984a 1458832i bk15: 1768a 1459062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.075710 
total_CMD = 1477050 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1305847 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1477050 
n_nop = 1418434 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001877 
CoL_Bus_Util = 0.037855 
Either_Row_CoL_Bus_Util = 0.039685 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001194 
queue_avg = 1.381635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38164
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477050 n_nop=1424189 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06718
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1453892i bk1: 2718a 1450792i bk2: 1816a 1458047i bk3: 2272a 1456593i bk4: 2178a 1453110i bk5: 2800a 1450047i bk6: 2044a 1455193i bk7: 2616a 1453793i bk8: 2232a 1452265i bk9: 3074a 1448061i bk10: 1660a 1458635i bk11: 2220a 1454832i bk12: 1632a 1458747i bk13: 2212a 1454596i bk14: 1436a 1462051i bk15: 1940a 1459522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.067177 
total_CMD = 1477050 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1317917 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1477050 
n_nop = 1424189 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002240 
CoL_Bus_Util = 0.033589 
Either_Row_CoL_Bus_Util = 0.035788 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001116 
queue_avg = 1.116271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477050 n_nop=1418982 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07503
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1449880i bk1: 2728a 1449860i bk2: 2124a 1455792i bk3: 2296a 1455337i bk4: 2620a 1448332i bk5: 2848a 1447658i bk6: 2500a 1453687i bk7: 2644a 1451787i bk8: 2942a 1447382i bk9: 3104a 1446231i bk10: 2090a 1455750i bk11: 2232a 1453476i bk12: 2014a 1455131i bk13: 2240a 1453839i bk14: 1770a 1459766i bk15: 1952a 1458066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075027 
total_CMD = 1477050 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1307626 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1477050 
n_nop = 1418982 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001836 
CoL_Bus_Util = 0.037513 
Either_Row_CoL_Bus_Util = 0.039313 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000913 
queue_avg = 1.365596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156702, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 176294, Miss = 19904, Miss_rate = 0.113, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 161018, Miss = 18992, Miss_rate = 0.118, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 183598, Miss = 20220, Miss_rate = 0.110, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 174628, Miss = 20100, Miss_rate = 0.115, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157288, Miss = 15838, Miss_rate = 0.101, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 182186, Miss = 20392, Miss_rate = 0.112, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 162978, Miss = 18904, Miss_rate = 0.116, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155220, Miss = 15912, Miss_rate = 0.103, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 175158, Miss = 19860, Miss_rate = 0.113, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 161972, Miss = 18866, Miss_rate = 0.116, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 181448, Miss = 20044, Miss_rate = 0.110, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2028490
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1109
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86743
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1585540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344380
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2028490
icnt_total_pkts_simt_to_mem=765415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.4573
	minimum = 5
	maximum = 794
Network latency average = 61.0649
	minimum = 5
	maximum = 794
Slowest packet = 2591954
Flit latency average = 57.751
	minimum = 5
	maximum = 794
Slowest flit = 2761840
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.187671
	minimum = 0.0649298 (at node 6)
	maximum = 0.366662 (at node 20)
Accepted packet rate average = 0.187671
	minimum = 0.0883918 (at node 15)
	maximum = 0.312099 (at node 4)
Injected flit rate average = 0.199311
	minimum = 0.0823899 (at node 6)
	maximum = 0.366662 (at node 20)
Accepted flit rate average= 0.199311
	minimum = 0.0883918 (at node 15)
	maximum = 0.312099 (at node 4)
Injected packet length average = 1.06202
Accepted packet length average = 1.06202
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9236 (60 samples)
	minimum = 5 (60 samples)
	maximum = 226.233 (60 samples)
Network latency average = 20.6147 (60 samples)
	minimum = 5 (60 samples)
	maximum = 223.8 (60 samples)
Flit latency average = 19.7797 (60 samples)
	minimum = 5 (60 samples)
	maximum = 223.217 (60 samples)
Fragmentation average = 0.00220564 (60 samples)
	minimum = 0 (60 samples)
	maximum = 73.1167 (60 samples)
Injected packet rate average = 0.0732222 (60 samples)
	minimum = 0.026881 (60 samples)
	maximum = 0.200826 (60 samples)
Accepted packet rate average = 0.0732222 (60 samples)
	minimum = 0.0262538 (60 samples)
	maximum = 0.112276 (60 samples)
Injected flit rate average = 0.0780012 (60 samples)
	minimum = 0.0347848 (60 samples)
	maximum = 0.201005 (60 samples)
Accepted flit rate average = 0.0780012 (60 samples)
	minimum = 0.0349773 (60 samples)
	maximum = 0.112276 (60 samples)
Injected packet size average = 1.06527 (60 samples)
Accepted packet size average = 1.06527 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 48 sec (528 sec)
gpgpu_simulation_rate = 463631 (inst/sec)
gpgpu_simulation_rate = 3027 (cycle/sec)
gpgpu_silicon_slowdown = 330360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1625023
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     150.6546
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.9604% 
max_total_param_size = 0
gpu_stall_dramfull = 195419
gpu_stall_icnt2sh    = 333494
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3651
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7727
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      39.9479 GB/Sec
gpu_total_sim_rate=461919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 67629
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38347
L1D_cache:
	L1D_cache_core[0]: Access = 44783, Miss = 27240, Miss_rate = 0.608, Pending_hits = 2956, Reservation_fails = 20604
	L1D_cache_core[1]: Access = 44001, Miss = 26778, Miss_rate = 0.609, Pending_hits = 2754, Reservation_fails = 20513
	L1D_cache_core[2]: Access = 44465, Miss = 27088, Miss_rate = 0.609, Pending_hits = 2712, Reservation_fails = 18879
	L1D_cache_core[3]: Access = 44467, Miss = 27146, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 21715
	L1D_cache_core[4]: Access = 44547, Miss = 27095, Miss_rate = 0.608, Pending_hits = 2825, Reservation_fails = 19619
	L1D_cache_core[5]: Access = 44739, Miss = 27350, Miss_rate = 0.611, Pending_hits = 2931, Reservation_fails = 20466
	L1D_cache_core[6]: Access = 44545, Miss = 27286, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 20180
	L1D_cache_core[7]: Access = 44817, Miss = 27041, Miss_rate = 0.603, Pending_hits = 2837, Reservation_fails = 18652
	L1D_cache_core[8]: Access = 44705, Miss = 27365, Miss_rate = 0.612, Pending_hits = 2921, Reservation_fails = 21106
	L1D_cache_core[9]: Access = 44913, Miss = 27138, Miss_rate = 0.604, Pending_hits = 2687, Reservation_fails = 18412
	L1D_cache_core[10]: Access = 44306, Miss = 26760, Miss_rate = 0.604, Pending_hits = 2888, Reservation_fails = 19539
	L1D_cache_core[11]: Access = 44291, Miss = 26937, Miss_rate = 0.608, Pending_hits = 2693, Reservation_fails = 20082
	L1D_cache_core[12]: Access = 44773, Miss = 26947, Miss_rate = 0.602, Pending_hits = 3180, Reservation_fails = 18010
	L1D_cache_core[13]: Access = 44691, Miss = 27141, Miss_rate = 0.607, Pending_hits = 2885, Reservation_fails = 17171
	L1D_cache_core[14]: Access = 44818, Miss = 27381, Miss_rate = 0.611, Pending_hits = 2854, Reservation_fails = 23608
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 406693
	L1D_total_cache_miss_rate = 0.6080
	L1D_total_cache_pending_hits = 42621
	L1D_total_cache_reservation_fails = 298556
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 298403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241746
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3955943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38347
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496656
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172205
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4023572

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230669
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67615
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38347
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48750, 23688, 12834, 12834, 12834, 12834, 12834, 12834, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 459516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396401
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 35492
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1609607	W0_Idle:12365664	W0_Scoreboard:9755224	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3171208 {8:396401,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197176 {8:24647,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63424160 {40:1585604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3943520 {40:98588,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1096195 	660240 	156098 	17511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23362 	1030 	203 	492814 	29627 	30010 	12726 	3172 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	230556 	264189 	246582 	301703 	693657 	193283 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1243 	435 	39 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5642      7703      6232      6325      4859      7086      5205      6330      4595      7453      5681      7033      5062      7228      5686
dram[1]:       5841      5875      6019      6657      5517      5548      6057      6098      4947      4984      5210      5895      4651      4739      5280      5726
dram[2]:       5557      7576      6099      7783      4828      6070      4980      7212      4537      6081      5447      7619      4601      6688      5595      7211
dram[3]:       5987      5250      6567      5906      5504      5171      6022      5812      5069      4604      5632      5121      4719      4386      5535      5131
dram[4]:       7651      5511      7599      6309      6631      4734      7092      5137      6135      4493      7089      5568      6731      4833      6804      5914
dram[5]:       5368      5671      5604      6740      5157      5506      5608      6160      4655      4977      5052      5865      4451      4715      4963      5776
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1501494 n_nop=1448427 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06632
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1478684i bk1: 2748a 1475053i bk2: 1794a 1482245i bk3: 2280a 1480284i bk4: 2202a 1476916i bk5: 2792a 1473477i bk6: 2048a 1480722i bk7: 2616a 1477146i bk8: 2268a 1476163i bk9: 3072a 1472396i bk10: 1688a 1482855i bk11: 2224a 1479391i bk12: 1616a 1483127i bk13: 2212a 1480331i bk14: 1450a 1486768i bk15: 1944a 1484114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066323 
total_CMD = 1501494 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1341629 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1501494 
n_nop = 1448427 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002246 
CoL_Bus_Util = 0.033162 
Either_Row_CoL_Bus_Util = 0.035343 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001828 
queue_avg = 1.119376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11938
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1501494 n_nop=1442979 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07437
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1474841i bk1: 2840a 1473424i bk2: 2126a 1479932i bk3: 2296a 1479962i bk4: 2632a 1471524i bk5: 2872a 1471439i bk6: 2496a 1477472i bk7: 2636a 1477001i bk8: 2970a 1470704i bk9: 3128a 1469786i bk10: 2176a 1478339i bk11: 2232a 1478195i bk12: 2012a 1479597i bk13: 2264a 1478624i bk14: 1792a 1483831i bk15: 1952a 1482822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.074370 
total_CMD = 1501494 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1330189 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1501494 
n_nop = 1442979 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.037185 
Either_Row_CoL_Bus_Util = 0.038971 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001162 
queue_avg = 1.360982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1501494 n_nop=1448301 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06642
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1474116i bk1: 2088a 1478029i bk2: 2296a 1479903i bk3: 1770a 1481764i bk4: 2808a 1473369i bk5: 2202a 1475970i bk6: 2640a 1478511i bk7: 2024a 1479970i bk8: 3078a 1472224i bk9: 2270a 1476051i bk10: 2308a 1480386i bk11: 1594a 1481767i bk12: 2216a 1479538i bk13: 1640a 1483470i bk14: 1972a 1483751i bk15: 1418a 1487001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066415 
total_CMD = 1501494 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1341522 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1501494 
n_nop = 1448301 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002268 
CoL_Bus_Util = 0.033208 
Either_Row_CoL_Bus_Util = 0.035427 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001391 
queue_avg = 1.117231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1501494 n_nop=1442878 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07448
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1473271i bk1: 2490a 1474395i bk2: 2320a 1478894i bk3: 2102a 1479258i bk4: 2872a 1471398i bk5: 2644a 1472124i bk6: 2664a 1477385i bk7: 2466a 1477129i bk8: 3128a 1471037i bk9: 2982a 1469976i bk10: 2320a 1478232i bk11: 2084a 1477606i bk12: 2264a 1478086i bk13: 2014a 1479641i bk14: 1984a 1483276i bk15: 1768a 1483506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.074478 
total_CMD = 1501494 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1330291 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1501494 
n_nop = 1442878 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001846 
CoL_Bus_Util = 0.037239 
Either_Row_CoL_Bus_Util = 0.039038 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001194 
queue_avg = 1.359142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1501494 n_nop=1448633 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06608
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1478336i bk1: 2718a 1475236i bk2: 1816a 1482491i bk3: 2272a 1481037i bk4: 2178a 1477554i bk5: 2800a 1474491i bk6: 2044a 1479637i bk7: 2616a 1478237i bk8: 2232a 1476709i bk9: 3074a 1472505i bk10: 1660a 1483079i bk11: 2220a 1479276i bk12: 1632a 1483191i bk13: 2212a 1479040i bk14: 1436a 1486495i bk15: 1940a 1483966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.066084 
total_CMD = 1501494 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1342361 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1501494 
n_nop = 1448633 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002203 
CoL_Bus_Util = 0.033042 
Either_Row_CoL_Bus_Util = 0.035206 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001116 
queue_avg = 1.098098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1501494 n_nop=1443426 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07381
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1474324i bk1: 2728a 1474304i bk2: 2124a 1480236i bk3: 2296a 1479781i bk4: 2620a 1472776i bk5: 2848a 1472102i bk6: 2500a 1478131i bk7: 2644a 1476231i bk8: 2942a 1471826i bk9: 3104a 1470675i bk10: 2090a 1480194i bk11: 2232a 1477920i bk12: 2014a 1479575i bk13: 2240a 1478283i bk14: 1770a 1484210i bk15: 1952a 1482510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073805 
total_CMD = 1501494 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1332070 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1501494 
n_nop = 1443426 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001806 
CoL_Bus_Util = 0.036903 
Either_Row_CoL_Bus_Util = 0.038673 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000913 
queue_avg = 1.343365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156710, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 176294, Miss = 19904, Miss_rate = 0.113, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 161056, Miss = 18992, Miss_rate = 0.118, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 183598, Miss = 20220, Miss_rate = 0.110, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 174636, Miss = 20100, Miss_rate = 0.115, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157288, Miss = 15838, Miss_rate = 0.101, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 182194, Miss = 20392, Miss_rate = 0.112, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 163012, Miss = 18904, Miss_rate = 0.116, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155228, Miss = 15912, Miss_rate = 0.103, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 175158, Miss = 19860, Miss_rate = 0.113, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 162010, Miss = 18866, Miss_rate = 0.116, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 181448, Miss = 20044, Miss_rate = 0.110, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2028632
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1109
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86791
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1585604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344410
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98588
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2028632
icnt_total_pkts_simt_to_mem=765473
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2621851
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2793905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 1)
	maximum = 0.0016254 (at node 0)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 1)
	maximum = 0.00536761 (at node 0)
Injected flit rate average = 0.00028
	minimum = 0 (at node 1)
	maximum = 0.0021924 (at node 0)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 1)
	maximum = 0.00536761 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6512 (61 samples)
	minimum = 5 (61 samples)
	maximum = 222.721 (61 samples)
Network latency average = 20.3601 (61 samples)
	minimum = 5 (61 samples)
	maximum = 220.23 (61 samples)
Flit latency average = 19.5374 (61 samples)
	minimum = 5 (61 samples)
	maximum = 219.639 (61 samples)
Fragmentation average = 0.00216948 (61 samples)
	minimum = 0 (61 samples)
	maximum = 71.918 (61 samples)
Injected packet rate average = 0.072026 (61 samples)
	minimum = 0.0264404 (61 samples)
	maximum = 0.19756 (61 samples)
Accepted packet rate average = 0.072026 (61 samples)
	minimum = 0.0258234 (61 samples)
	maximum = 0.110524 (61 samples)
Injected flit rate average = 0.0767271 (61 samples)
	minimum = 0.0342146 (61 samples)
	maximum = 0.197746 (61 samples)
Accepted flit rate average = 0.0767271 (61 samples)
	minimum = 0.0344039 (61 samples)
	maximum = 0.110524 (61 samples)
Injected packet size average = 1.06527 (61 samples)
Accepted packet size average = 1.06527 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 50 sec (530 sec)
gpgpu_simulation_rate = 461919 (inst/sec)
gpgpu_simulation_rate = 3066 (cycle/sec)
gpgpu_silicon_slowdown = 326157x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
gpu_sim_cycle = 25552
gpu_sim_insn = 216480
gpu_ipc =       8.4721
gpu_tot_sim_cycle = 1650575
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     148.4535
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4441% 
max_total_param_size = 0
gpu_stall_dramfull = 195419
gpu_stall_icnt2sh    = 333494
partiton_level_parallism =       0.0669
partiton_level_parallism_total  =       0.3605
partiton_level_parallism_util =       1.0276
partiton_level_parallism_util_total  =       1.7690
L2_BW  =       7.7120 GB/Sec
L2_BW_total  =      39.4488 GB/Sec
gpu_total_sim_rate=458864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 68486
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38347
L1D_cache:
	L1D_cache_core[0]: Access = 44783, Miss = 27240, Miss_rate = 0.608, Pending_hits = 2956, Reservation_fails = 20604
	L1D_cache_core[1]: Access = 44080, Miss = 26810, Miss_rate = 0.608, Pending_hits = 2754, Reservation_fails = 20513
	L1D_cache_core[2]: Access = 44544, Miss = 27144, Miss_rate = 0.609, Pending_hits = 2712, Reservation_fails = 18879
	L1D_cache_core[3]: Access = 44546, Miss = 27194, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 21715
	L1D_cache_core[4]: Access = 44626, Miss = 27143, Miss_rate = 0.608, Pending_hits = 2825, Reservation_fails = 19619
	L1D_cache_core[5]: Access = 44818, Miss = 27398, Miss_rate = 0.611, Pending_hits = 2931, Reservation_fails = 20466
	L1D_cache_core[6]: Access = 44624, Miss = 27334, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 20180
	L1D_cache_core[7]: Access = 44896, Miss = 27089, Miss_rate = 0.603, Pending_hits = 2837, Reservation_fails = 18652
	L1D_cache_core[8]: Access = 44784, Miss = 27413, Miss_rate = 0.612, Pending_hits = 2921, Reservation_fails = 21106
	L1D_cache_core[9]: Access = 44992, Miss = 27186, Miss_rate = 0.604, Pending_hits = 2687, Reservation_fails = 18412
	L1D_cache_core[10]: Access = 44385, Miss = 26808, Miss_rate = 0.604, Pending_hits = 2888, Reservation_fails = 19539
	L1D_cache_core[11]: Access = 44370, Miss = 26985, Miss_rate = 0.608, Pending_hits = 2693, Reservation_fails = 20082
	L1D_cache_core[12]: Access = 44773, Miss = 26947, Miss_rate = 0.602, Pending_hits = 3180, Reservation_fails = 18010
	L1D_cache_core[13]: Access = 44691, Miss = 27141, Miss_rate = 0.607, Pending_hits = 2885, Reservation_fails = 17171
	L1D_cache_core[14]: Access = 44818, Miss = 27381, Miss_rate = 0.611, Pending_hits = 2854, Reservation_fails = 23608
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 407213
	L1D_total_cache_miss_rate = 0.6080
	L1D_total_cache_pending_hits = 42621
	L1D_total_cache_reservation_fails = 298556
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 298403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3961796
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 68486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38347
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 497184
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172546
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4030282

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230669
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67615
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38347
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48750, 23688, 12834, 12834, 12834, 12834, 12834, 12834, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 461980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396913
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 35492
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1610168	W0_Idle:12772336	W0_Scoreboard:9891833	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3175304 {8:396913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 204032 {8:25504,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63506080 {40:1587652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080640 {40:102016,}
maxmflatency = 1592 
max_icnt2mem_latency = 1677 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1098925 	660240 	156098 	17511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24208 	1040 	204 	493667 	29627 	30010 	12726 	3172 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233286 	264189 	246582 	301703 	693657 	193283 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1274 	435 	39 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5642      7703      6232      6325      4859      7086      5205      6330      4595      7453      5697      7033      5062      7228      5686
dram[1]:       5847      5875      6026      6657      5522      5548      6063      6098      4952      4984      5252      5911      4658      4739      5288      5726
dram[2]:       5557      7576      6099      7783      4828      6070      4980      7212      4537      6081      5463      7619      4601      6688      5595      7211
dram[3]:       5987      5256      6567      5913      5504      5176      6022      5817      5069      4608      5648      5173      4719      4393      5535      5139
dram[4]:       7651      5511      7599      6309      6631      4734      7092      5137      6135      4493      7089      5586      6731      4833      6804      5914
dram[5]:       5374      5671      5610      6740      5162      5506      5614      6160      4660      4977      5096      5883      4458      4715      4971      5776
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        849       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       756      1163       913      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:        741       891       835      1165      1428      1488      1389      1491      1353      1485      1448      1440      1020      1277      1028       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1525104 n_nop=1472037 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.0653
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1502294i bk1: 2748a 1498663i bk2: 1794a 1505855i bk3: 2280a 1503894i bk4: 2202a 1500526i bk5: 2792a 1497087i bk6: 2048a 1504332i bk7: 2616a 1500756i bk8: 2268a 1499773i bk9: 3072a 1496006i bk10: 1688a 1506465i bk11: 2224a 1503001i bk12: 1616a 1506737i bk13: 2212a 1503941i bk14: 1450a 1510378i bk15: 1944a 1507724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065297 
total_CMD = 1525104 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1365239 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1525104 
n_nop = 1472037 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.032648 
Either_Row_CoL_Bus_Util = 0.034796 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001828 
queue_avg = 1.102047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1525104 n_nop=1466589 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07322
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1498451i bk1: 2840a 1497034i bk2: 2126a 1503542i bk3: 2296a 1503572i bk4: 2632a 1495134i bk5: 2872a 1495049i bk6: 2496a 1501082i bk7: 2636a 1500611i bk8: 2970a 1494314i bk9: 3128a 1493396i bk10: 2176a 1501949i bk11: 2232a 1501805i bk12: 2012a 1503207i bk13: 2264a 1502234i bk14: 1792a 1507441i bk15: 1952a 1506432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.073219 
total_CMD = 1525104 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1353799 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1525104 
n_nop = 1466589 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001803 
CoL_Bus_Util = 0.036609 
Either_Row_CoL_Bus_Util = 0.038368 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001162 
queue_avg = 1.339913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1525104 n_nop=1471911 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06539
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1497726i bk1: 2088a 1501639i bk2: 2296a 1503513i bk3: 1770a 1505374i bk4: 2808a 1496979i bk5: 2202a 1499580i bk6: 2640a 1502121i bk7: 2024a 1503580i bk8: 3078a 1495834i bk9: 2270a 1499661i bk10: 2308a 1503996i bk11: 1594a 1505377i bk12: 2216a 1503148i bk13: 1640a 1507080i bk14: 1972a 1507361i bk15: 1418a 1510611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065387 
total_CMD = 1525104 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1365132 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1525104 
n_nop = 1471911 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002233 
CoL_Bus_Util = 0.032694 
Either_Row_CoL_Bus_Util = 0.034878 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001391 
queue_avg = 1.099936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1525104 n_nop=1466488 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07332
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1496881i bk1: 2490a 1498005i bk2: 2320a 1502504i bk3: 2102a 1502868i bk4: 2872a 1495008i bk5: 2644a 1495734i bk6: 2664a 1500995i bk7: 2466a 1500739i bk8: 3128a 1494647i bk9: 2982a 1493586i bk10: 2320a 1501842i bk11: 2084a 1501216i bk12: 2264a 1501696i bk13: 2014a 1503251i bk14: 1984a 1506886i bk15: 1768a 1507116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.073325 
total_CMD = 1525104 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1353901 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1525104 
n_nop = 1466488 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001818 
CoL_Bus_Util = 0.036662 
Either_Row_CoL_Bus_Util = 0.038434 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001194 
queue_avg = 1.338102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1525104 n_nop=1472243 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06506
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1501946i bk1: 2718a 1498846i bk2: 1816a 1506101i bk3: 2272a 1504647i bk4: 2178a 1501164i bk5: 2800a 1498101i bk6: 2044a 1503247i bk7: 2616a 1501847i bk8: 2232a 1500319i bk9: 3074a 1496115i bk10: 1660a 1506689i bk11: 2220a 1502886i bk12: 1632a 1506801i bk13: 2212a 1502650i bk14: 1436a 1510105i bk15: 1940a 1507576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.065060 
total_CMD = 1525104 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1365971 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1525104 
n_nop = 1472243 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002169 
CoL_Bus_Util = 0.032530 
Either_Row_CoL_Bus_Util = 0.034661 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001116 
queue_avg = 1.081099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1525104 n_nop=1467036 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07266
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1497934i bk1: 2728a 1497914i bk2: 2124a 1503846i bk3: 2296a 1503391i bk4: 2620a 1496386i bk5: 2848a 1495712i bk6: 2500a 1501741i bk7: 2644a 1499841i bk8: 2942a 1495436i bk9: 3104a 1494285i bk10: 2090a 1503804i bk11: 2232a 1501530i bk12: 2014a 1503185i bk13: 2240a 1501893i bk14: 1770a 1507820i bk15: 1952a 1506120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072663 
total_CMD = 1525104 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1355680 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1525104 
n_nop = 1467036 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001778 
CoL_Bus_Util = 0.036331 
Either_Row_CoL_Bus_Util = 0.038075 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000913 
queue_avg = 1.322568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157018, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 176766, Miss = 19904, Miss_rate = 0.113, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 161964, Miss = 18992, Miss_rate = 0.117, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 184070, Miss = 20220, Miss_rate = 0.110, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 175020, Miss = 20100, Miss_rate = 0.115, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157552, Miss = 15838, Miss_rate = 0.101, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 182578, Miss = 20392, Miss_rate = 0.112, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 163966, Miss = 18904, Miss_rate = 0.115, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155492, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 175558, Miss = 19860, Miss_rate = 0.113, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 162958, Miss = 18866, Miss_rate = 0.116, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 181848, Miss = 20044, Miss_rate = 0.110, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2034790
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1106
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1267561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 341514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90219
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1587652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 345092
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102016
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2034790
icnt_total_pkts_simt_to_mem=767524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05287
	minimum = 5
	maximum = 14
Network latency average = 5.05287
	minimum = 5
	maximum = 14
Slowest packet = 2621909
Flit latency average = 5.01243
	minimum = 5
	maximum = 14
Slowest flit = 2794114
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0114045
	minimum = 0 (at node 0)
	maximum = 0.0373356 (at node 22)
Accepted packet rate average = 0.0114045
	minimum = 0 (at node 0)
	maximum = 0.0221509 (at node 2)
Injected flit rate average = 0.0118988
	minimum = 0 (at node 0)
	maximum = 0.0373356 (at node 22)
Accepted flit rate average= 0.0118988
	minimum = 0 (at node 0)
	maximum = 0.0221509 (at node 2)
Injected packet length average = 1.04334
Accepted packet length average = 1.04334
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3834 (62 samples)
	minimum = 5 (62 samples)
	maximum = 219.355 (62 samples)
Network latency average = 20.1132 (62 samples)
	minimum = 5 (62 samples)
	maximum = 216.903 (62 samples)
Flit latency average = 19.3031 (62 samples)
	minimum = 5 (62 samples)
	maximum = 216.323 (62 samples)
Fragmentation average = 0.00213449 (62 samples)
	minimum = 0 (62 samples)
	maximum = 70.7581 (62 samples)
Injected packet rate average = 0.0710483 (62 samples)
	minimum = 0.0260139 (62 samples)
	maximum = 0.194976 (62 samples)
Accepted packet rate average = 0.0710483 (62 samples)
	minimum = 0.0254069 (62 samples)
	maximum = 0.109098 (62 samples)
Injected flit rate average = 0.0756814 (62 samples)
	minimum = 0.0336627 (62 samples)
	maximum = 0.195158 (62 samples)
Accepted flit rate average = 0.0756814 (62 samples)
	minimum = 0.033849 (62 samples)
	maximum = 0.109098 (62 samples)
Injected packet size average = 1.06521 (62 samples)
Accepted packet size average = 1.06521 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 54 sec (534 sec)
gpgpu_simulation_rate = 458864 (inst/sec)
gpgpu_simulation_rate = 3090 (cycle/sec)
gpgpu_silicon_slowdown = 323624x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
gpu_sim_cycle = 8455
gpu_sim_insn = 2880768
gpu_ipc =     340.7177
gpu_tot_sim_cycle = 1659030
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     149.4333
gpu_tot_issued_cta = 10493
gpu_occupancy = 73.0009% 
gpu_tot_occupancy = 31.7306% 
max_total_param_size = 0
gpu_stall_dramfull = 200921
gpu_stall_icnt2sh    = 341423
partiton_level_parallism =       0.8377
partiton_level_parallism_total  =       0.3629
partiton_level_parallism_util =       1.6565
partiton_level_parallism_util_total  =       1.7676
L2_BW  =      92.5748 GB/Sec
L2_BW_total  =      39.7196 GB/Sec
gpu_total_sim_rate=459952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 70054
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40096
L1D_cache:
	L1D_cache_core[0]: Access = 45359, Miss = 27615, Miss_rate = 0.609, Pending_hits = 3004, Reservation_fails = 22274
	L1D_cache_core[1]: Access = 44400, Miss = 27050, Miss_rate = 0.609, Pending_hits = 2754, Reservation_fails = 22090
	L1D_cache_core[2]: Access = 45120, Miss = 27503, Miss_rate = 0.610, Pending_hits = 2760, Reservation_fails = 20047
	L1D_cache_core[3]: Access = 44866, Miss = 27418, Miss_rate = 0.611, Pending_hits = 2808, Reservation_fails = 23421
	L1D_cache_core[4]: Access = 45202, Miss = 27495, Miss_rate = 0.608, Pending_hits = 2886, Reservation_fails = 20439
	L1D_cache_core[5]: Access = 45202, Miss = 27670, Miss_rate = 0.612, Pending_hits = 2931, Reservation_fails = 22334
	L1D_cache_core[6]: Access = 45008, Miss = 27608, Miss_rate = 0.613, Pending_hits = 2704, Reservation_fails = 21779
	L1D_cache_core[7]: Access = 45280, Miss = 27348, Miss_rate = 0.604, Pending_hits = 2843, Reservation_fails = 20273
	L1D_cache_core[8]: Access = 45360, Miss = 27795, Miss_rate = 0.613, Pending_hits = 2948, Reservation_fails = 22215
	L1D_cache_core[9]: Access = 45632, Miss = 27586, Miss_rate = 0.605, Pending_hits = 2732, Reservation_fails = 18748
	L1D_cache_core[10]: Access = 44833, Miss = 27142, Miss_rate = 0.605, Pending_hits = 2888, Reservation_fails = 20898
	L1D_cache_core[11]: Access = 44946, Miss = 27353, Miss_rate = 0.609, Pending_hits = 2725, Reservation_fails = 20739
	L1D_cache_core[12]: Access = 45413, Miss = 27371, Miss_rate = 0.603, Pending_hits = 3189, Reservation_fails = 18868
	L1D_cache_core[13]: Access = 45331, Miss = 27557, Miss_rate = 0.608, Pending_hits = 2907, Reservation_fails = 18034
	L1D_cache_core[14]: Access = 45522, Miss = 27861, Miss_rate = 0.612, Pending_hits = 2872, Reservation_fails = 24803
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 412372
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 42951
	L1D_total_cache_reservation_fails = 316962
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 316809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4005724
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70054
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174482
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4075778

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 239798
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 76892
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40096
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48936, 23874, 13020, 13020, 13020, 13020, 13020, 13020, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 467997
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402001
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1633805	W0_Idle:12783204	W0_Scoreboard:9991094	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3216008 {8:402001,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204504 {8:25563,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64320160 {40:1608004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4090080 {40:102252,}
maxmflatency = 1592 
max_icnt2mem_latency = 1700 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109020 	669373 	160867 	17738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24247 	1053 	205 	498819 	29878 	30334 	13224 	3736 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234634 	266088 	248436 	303808 	706050 	197899 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1281 	442 	42 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5682      7703      6267      6325      4896      7086      5232      6330      4615      7453      5916      7033      5097      7228      5730
dram[1]:       6091      5954      6277      6743      5656      5607      6119      6128      4997      5003      5444      6185      4918      4824      5585      5781
dram[2]:       5613      7576      6146      7783      4879      6070      5011      7212      4556      6081      5685      7619      4648      6688      5654      7211
dram[3]:       6067      5525      6645      6191      5558      5305      6048      5897      5087      4667      5906      5432      4801      4701      5593      5457
dram[4]:       7651      5577      7599      6362      6631      4791      7092      5166      6135      4512      7089      5926      6731      4886      6804      5988
dram[5]:       5682      5747      5908      6818      5330      5561      5679      6186      4714      4993      5317      6236      4757      4794      5313      5828
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        900       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       930      1163       925      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1532916 n_nop=1479849 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06496
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1510106i bk1: 2748a 1506475i bk2: 1794a 1513667i bk3: 2280a 1511706i bk4: 2202a 1508338i bk5: 2792a 1504899i bk6: 2048a 1512144i bk7: 2616a 1508568i bk8: 2268a 1507585i bk9: 3072a 1503818i bk10: 1688a 1514277i bk11: 2224a 1510813i bk12: 1616a 1514549i bk13: 2212a 1511753i bk14: 1450a 1518190i bk15: 1944a 1515536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064964 
total_CMD = 1532916 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1373051 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1532916 
n_nop = 1479849 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002200 
CoL_Bus_Util = 0.032482 
Either_Row_CoL_Bus_Util = 0.034618 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001828 
queue_avg = 1.096431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1532916 n_nop=1474401 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07285
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1506263i bk1: 2840a 1504846i bk2: 2126a 1511354i bk3: 2296a 1511384i bk4: 2632a 1502946i bk5: 2872a 1502861i bk6: 2496a 1508894i bk7: 2636a 1508423i bk8: 2970a 1502126i bk9: 3128a 1501208i bk10: 2176a 1509761i bk11: 2232a 1509617i bk12: 2012a 1511019i bk13: 2264a 1510046i bk14: 1792a 1515253i bk15: 1952a 1514244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.072845 
total_CMD = 1532916 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1361611 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1532916 
n_nop = 1474401 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001794 
CoL_Bus_Util = 0.036423 
Either_Row_CoL_Bus_Util = 0.038172 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001162 
queue_avg = 1.333084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1532916 n_nop=1479723 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06505
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1505538i bk1: 2088a 1509451i bk2: 2296a 1511325i bk3: 1770a 1513186i bk4: 2808a 1504791i bk5: 2202a 1507392i bk6: 2640a 1509933i bk7: 2024a 1511392i bk8: 3078a 1503646i bk9: 2270a 1507473i bk10: 2308a 1511808i bk11: 1594a 1513189i bk12: 2216a 1510960i bk13: 1640a 1514892i bk14: 1972a 1515173i bk15: 1418a 1518423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065054 
total_CMD = 1532916 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1372944 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1532916 
n_nop = 1479723 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.032527 
Either_Row_CoL_Bus_Util = 0.034701 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001391 
queue_avg = 1.094330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1532916 n_nop=1474300 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07295
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1504693i bk1: 2490a 1505817i bk2: 2320a 1510316i bk3: 2102a 1510680i bk4: 2872a 1502820i bk5: 2644a 1503546i bk6: 2664a 1508807i bk7: 2466a 1508551i bk8: 3128a 1502459i bk9: 2982a 1501398i bk10: 2320a 1509654i bk11: 2084a 1509028i bk12: 2264a 1509508i bk13: 2014a 1511063i bk14: 1984a 1514698i bk15: 1768a 1514928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.072951 
total_CMD = 1532916 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1361713 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1532916 
n_nop = 1474300 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001808 
CoL_Bus_Util = 0.036476 
Either_Row_CoL_Bus_Util = 0.038238 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001194 
queue_avg = 1.331282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33128
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1532916 n_nop=1480055 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06473
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1509758i bk1: 2718a 1506658i bk2: 1816a 1513913i bk3: 2272a 1512459i bk4: 2178a 1508976i bk5: 2800a 1505913i bk6: 2044a 1511059i bk7: 2616a 1509659i bk8: 2232a 1508131i bk9: 3074a 1503927i bk10: 1660a 1514501i bk11: 2220a 1510698i bk12: 1632a 1514613i bk13: 2212a 1510462i bk14: 1436a 1517917i bk15: 1940a 1515388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.064729 
total_CMD = 1532916 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1373783 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1532916 
n_nop = 1480055 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002158 
CoL_Bus_Util = 0.032364 
Either_Row_CoL_Bus_Util = 0.034484 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001116 
queue_avg = 1.075589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07559
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1532916 n_nop=1474848 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07229
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1505746i bk1: 2728a 1505726i bk2: 2124a 1511658i bk3: 2296a 1511203i bk4: 2620a 1504198i bk5: 2848a 1503524i bk6: 2500a 1509553i bk7: 2644a 1507653i bk8: 2942a 1503248i bk9: 3104a 1502097i bk10: 2090a 1511616i bk11: 2232a 1509342i bk12: 2014a 1510997i bk13: 2240a 1509705i bk14: 1770a 1515632i bk15: 1952a 1513932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072292 
total_CMD = 1532916 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1363492 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1532916 
n_nop = 1474848 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001769 
CoL_Bus_Util = 0.036146 
Either_Row_CoL_Bus_Util = 0.037881 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000913 
queue_avg = 1.315828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157018, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 178946, Miss = 19904, Miss_rate = 0.111, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 165658, Miss = 18992, Miss_rate = 0.115, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 186166, Miss = 20220, Miss_rate = 0.109, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 177200, Miss = 20100, Miss_rate = 0.113, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157644, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 184670, Miss = 20392, Miss_rate = 0.110, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 167826, Miss = 18904, Miss_rate = 0.113, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155492, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 177906, Miss = 19860, Miss_rate = 0.112, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 166656, Miss = 18866, Miss_rate = 0.113, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 184068, Miss = 20044, Miss_rate = 0.109, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2059250
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1093
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1287913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90455
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1608004
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348964
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102252
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2059250
icnt_total_pkts_simt_to_mem=776543
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.1391
	minimum = 5
	maximum = 1631
Network latency average = 77.2559
	minimum = 5
	maximum = 1631
Slowest packet = 2635889
Flit latency average = 73.5109
	minimum = 5
	maximum = 1631
Slowest flit = 2808435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.138174
	minimum = 0 (at node 15)
	maximum = 0.456535 (at node 22)
Accepted packet rate average = 0.138174
	minimum = 0 (at node 15)
	maximum = 0.261147 (at node 14)
Injected flit rate average = 0.146654
	minimum = 0 (at node 15)
	maximum = 0.456535 (at node 22)
Accepted flit rate average= 0.146654
	minimum = 0 (at node 15)
	maximum = 0.261147 (at node 14)
Injected packet length average = 1.06138
Accepted packet length average = 1.06138
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3637 (63 samples)
	minimum = 5 (63 samples)
	maximum = 241.762 (63 samples)
Network latency average = 21.0202 (63 samples)
	minimum = 5 (63 samples)
	maximum = 239.349 (63 samples)
Flit latency average = 20.1635 (63 samples)
	minimum = 5 (63 samples)
	maximum = 238.778 (63 samples)
Fragmentation average = 0.00210061 (63 samples)
	minimum = 0 (63 samples)
	maximum = 69.6349 (63 samples)
Injected packet rate average = 0.0721138 (63 samples)
	minimum = 0.025601 (63 samples)
	maximum = 0.199128 (63 samples)
Accepted packet rate average = 0.0721138 (63 samples)
	minimum = 0.0250036 (63 samples)
	maximum = 0.111512 (63 samples)
Injected flit rate average = 0.076808 (63 samples)
	minimum = 0.0331284 (63 samples)
	maximum = 0.199307 (63 samples)
Accepted flit rate average = 0.076808 (63 samples)
	minimum = 0.0333117 (63 samples)
	maximum = 0.111512 (63 samples)
Injected packet size average = 1.0651 (63 samples)
Accepted packet size average = 1.0651 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 59 sec (539 sec)
gpgpu_simulation_rate = 459952 (inst/sec)
gpgpu_simulation_rate = 3077 (cycle/sec)
gpgpu_silicon_slowdown = 324991x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1685485
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     147.0997
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.6823% 
max_total_param_size = 0
gpu_stall_dramfull = 200921
gpu_stall_icnt2sh    = 341423
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3572
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7675
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      39.0989 GB/Sec
gpu_total_sim_rate=458288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 70066
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40096
L1D_cache:
	L1D_cache_core[0]: Access = 45359, Miss = 27615, Miss_rate = 0.609, Pending_hits = 3004, Reservation_fails = 22274
	L1D_cache_core[1]: Access = 44400, Miss = 27050, Miss_rate = 0.609, Pending_hits = 2754, Reservation_fails = 22090
	L1D_cache_core[2]: Access = 45120, Miss = 27503, Miss_rate = 0.610, Pending_hits = 2760, Reservation_fails = 20047
	L1D_cache_core[3]: Access = 44866, Miss = 27418, Miss_rate = 0.611, Pending_hits = 2808, Reservation_fails = 23421
	L1D_cache_core[4]: Access = 45202, Miss = 27495, Miss_rate = 0.608, Pending_hits = 2886, Reservation_fails = 20439
	L1D_cache_core[5]: Access = 45202, Miss = 27670, Miss_rate = 0.612, Pending_hits = 2931, Reservation_fails = 22334
	L1D_cache_core[6]: Access = 45008, Miss = 27608, Miss_rate = 0.613, Pending_hits = 2704, Reservation_fails = 21779
	L1D_cache_core[7]: Access = 45280, Miss = 27348, Miss_rate = 0.604, Pending_hits = 2843, Reservation_fails = 20273
	L1D_cache_core[8]: Access = 45360, Miss = 27795, Miss_rate = 0.613, Pending_hits = 2948, Reservation_fails = 22215
	L1D_cache_core[9]: Access = 45632, Miss = 27586, Miss_rate = 0.605, Pending_hits = 2732, Reservation_fails = 18748
	L1D_cache_core[10]: Access = 44864, Miss = 27158, Miss_rate = 0.605, Pending_hits = 2888, Reservation_fails = 20898
	L1D_cache_core[11]: Access = 44946, Miss = 27353, Miss_rate = 0.609, Pending_hits = 2725, Reservation_fails = 20739
	L1D_cache_core[12]: Access = 45413, Miss = 27371, Miss_rate = 0.603, Pending_hits = 3189, Reservation_fails = 18868
	L1D_cache_core[13]: Access = 45331, Miss = 27557, Miss_rate = 0.608, Pending_hits = 2907, Reservation_fails = 18034
	L1D_cache_core[14]: Access = 45522, Miss = 27861, Miss_rate = 0.612, Pending_hits = 2872, Reservation_fails = 24803
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 412388
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 42951
	L1D_total_cache_reservation_fails = 316962
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 316809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4007384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70066
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503008
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4077450

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 239798
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 76892
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40096
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48936, 23874, 13020, 13020, 13020, 13020, 13020, 13020, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 468501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402017
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1633805	W0_Idle:12813393	W0_Scoreboard:10010864	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3216136 {8:402017,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204600 {8:25575,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64322720 {40:1608068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4092000 {40:102300,}
maxmflatency = 1592 
max_icnt2mem_latency = 1700 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109114 	669373 	160867 	17738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24259 	1053 	205 	498850 	29878 	30334 	13224 	3736 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234728 	266088 	248436 	303808 	706050 	197899 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1291 	442 	42 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5682      7703      6267      6325      4896      7086      5232      6330      4615      7453      5916      7033      5097      7228      5730
dram[1]:       6091      5954      6277      6743      5656      5607      6119      6128      4997      5003      5444      6185      4922      4824      5585      5781
dram[2]:       5613      7576      6146      7783      4879      6070      5011      7212      4556      6081      5685      7619      4648      6688      5654      7211
dram[3]:       6067      5525      6645      6191      5558      5305      6048      5897      5087      4667      5906      5432      4801      4706      5593      5457
dram[4]:       7651      5577      7599      6362      6631      4791      7092      5166      6135      4512      7089      5926      6731      4886      6804      5988
dram[5]:       5682      5747      5908      6818      5330      5561      5679      6186      4714      4993      5317      6236      4762      4794      5313      5828
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        900       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       930      1163       925      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557360 n_nop=1504293 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06394
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1534550i bk1: 2748a 1530919i bk2: 1794a 1538111i bk3: 2280a 1536150i bk4: 2202a 1532782i bk5: 2792a 1529343i bk6: 2048a 1536588i bk7: 2616a 1533012i bk8: 2268a 1532029i bk9: 3072a 1528262i bk10: 1688a 1538721i bk11: 2224a 1535257i bk12: 1616a 1538993i bk13: 2212a 1536197i bk14: 1450a 1542634i bk15: 1944a 1539980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063944 
total_CMD = 1557360 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1397495 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1557360 
n_nop = 1504293 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002165 
CoL_Bus_Util = 0.031972 
Either_Row_CoL_Bus_Util = 0.034075 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001828 
queue_avg = 1.079222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557360 n_nop=1498845 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.0717
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1530707i bk1: 2840a 1529290i bk2: 2126a 1535798i bk3: 2296a 1535828i bk4: 2632a 1527390i bk5: 2872a 1527305i bk6: 2496a 1533338i bk7: 2636a 1532867i bk8: 2970a 1526570i bk9: 3128a 1525652i bk10: 2176a 1534205i bk11: 2232a 1534061i bk12: 2012a 1535463i bk13: 2264a 1534490i bk14: 1792a 1539697i bk15: 1952a 1538688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.071702 
total_CMD = 1557360 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1386055 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1557360 
n_nop = 1498845 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001766 
CoL_Bus_Util = 0.035851 
Either_Row_CoL_Bus_Util = 0.037573 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001162 
queue_avg = 1.312160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557360 n_nop=1504167 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06403
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1529982i bk1: 2088a 1533895i bk2: 2296a 1535769i bk3: 1770a 1537630i bk4: 2808a 1529235i bk5: 2202a 1531836i bk6: 2640a 1534377i bk7: 2024a 1535836i bk8: 3078a 1528090i bk9: 2270a 1531917i bk10: 2308a 1536252i bk11: 1594a 1537633i bk12: 2216a 1535404i bk13: 1640a 1539336i bk14: 1972a 1539617i bk15: 1418a 1542867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064033 
total_CMD = 1557360 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1397388 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1557360 
n_nop = 1504167 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002187 
CoL_Bus_Util = 0.032016 
Either_Row_CoL_Bus_Util = 0.034156 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001391 
queue_avg = 1.077154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557360 n_nop=1498744 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07181
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1529137i bk1: 2490a 1530261i bk2: 2320a 1534760i bk3: 2102a 1535124i bk4: 2872a 1527264i bk5: 2644a 1527990i bk6: 2664a 1533251i bk7: 2466a 1532995i bk8: 3128a 1526903i bk9: 2982a 1525842i bk10: 2320a 1534098i bk11: 2084a 1533472i bk12: 2264a 1533952i bk13: 2014a 1535507i bk14: 1984a 1539142i bk15: 1768a 1539372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.071806 
total_CMD = 1557360 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1386157 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1557360 
n_nop = 1498744 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001780 
CoL_Bus_Util = 0.035903 
Either_Row_CoL_Bus_Util = 0.037638 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001194 
queue_avg = 1.310387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31039
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557360 n_nop=1504499 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06371
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1534202i bk1: 2718a 1531102i bk2: 1816a 1538357i bk3: 2272a 1536903i bk4: 2178a 1533420i bk5: 2800a 1530357i bk6: 2044a 1535503i bk7: 2616a 1534103i bk8: 2232a 1532575i bk9: 3074a 1528371i bk10: 1660a 1538945i bk11: 2220a 1535142i bk12: 1632a 1539057i bk13: 2212a 1534906i bk14: 1436a 1542361i bk15: 1940a 1539832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.063713 
total_CMD = 1557360 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1398227 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1557360 
n_nop = 1504499 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002124 
CoL_Bus_Util = 0.031856 
Either_Row_CoL_Bus_Util = 0.033943 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001116 
queue_avg = 1.058707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557360 n_nop=1499292 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07116
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1530190i bk1: 2728a 1530170i bk2: 2124a 1536102i bk3: 2296a 1535647i bk4: 2620a 1528642i bk5: 2848a 1527968i bk6: 2500a 1533997i bk7: 2644a 1532097i bk8: 2942a 1527692i bk9: 3104a 1526541i bk10: 2090a 1536060i bk11: 2232a 1533786i bk12: 2014a 1535441i bk13: 2240a 1534149i bk14: 1770a 1540076i bk15: 1952a 1538376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071158 
total_CMD = 1557360 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1387936 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1557360 
n_nop = 1499292 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001741 
CoL_Bus_Util = 0.035579 
Either_Row_CoL_Bus_Util = 0.037286 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000913 
queue_avg = 1.295175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157026, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 178946, Miss = 19904, Miss_rate = 0.111, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 165696, Miss = 18992, Miss_rate = 0.115, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 186166, Miss = 20220, Miss_rate = 0.109, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 177208, Miss = 20100, Miss_rate = 0.113, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157644, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 184678, Miss = 20392, Miss_rate = 0.110, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 167856, Miss = 18904, Miss_rate = 0.113, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155500, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 177906, Miss = 19860, Miss_rate = 0.112, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 166698, Miss = 18866, Miss_rate = 0.113, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 184068, Miss = 20044, Miss_rate = 0.109, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2059392
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1093
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1287977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90503
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1608068
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2059392
icnt_total_pkts_simt_to_mem=776601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2661447
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2835793
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 10)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 10)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0971 (64 samples)
	minimum = 5 (64 samples)
	maximum = 238.172 (64 samples)
Network latency average = 20.7712 (64 samples)
	minimum = 5 (64 samples)
	maximum = 235.703 (64 samples)
Flit latency average = 19.9266 (64 samples)
	minimum = 5 (64 samples)
	maximum = 235.125 (64 samples)
Fragmentation average = 0.00206779 (64 samples)
	minimum = 0 (64 samples)
	maximum = 68.5469 (64 samples)
Injected packet rate average = 0.070991 (64 samples)
	minimum = 0.025201 (64 samples)
	maximum = 0.196042 (64 samples)
Accepted packet rate average = 0.070991 (64 samples)
	minimum = 0.0246129 (64 samples)
	maximum = 0.109853 (64 samples)
Injected flit rate average = 0.0756122 (64 samples)
	minimum = 0.0326108 (64 samples)
	maximum = 0.196227 (64 samples)
Accepted flit rate average = 0.0756122 (64 samples)
	minimum = 0.0327912 (64 samples)
	maximum = 0.109853 (64 samples)
Injected packet size average = 1.0651 (64 samples)
Accepted packet size average = 1.0651 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 1 sec (541 sec)
gpgpu_simulation_rate = 458288 (inst/sec)
gpgpu_simulation_rate = 3115 (cycle/sec)
gpgpu_silicon_slowdown = 321027x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
gpu_sim_cycle = 25558
gpu_sim_insn = 196800
gpu_ipc =       7.7001
gpu_tot_sim_cycle = 1711043
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     145.0174
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.2250% 
max_total_param_size = 0
gpu_stall_dramfull = 200921
gpu_stall_icnt2sh    = 341423
partiton_level_parallism =       0.0614
partiton_level_parallism_total  =       0.3528
partiton_level_parallism_util =       1.0282
partiton_level_parallism_util_total  =       1.7642
L2_BW  =       7.0816 GB/Sec
L2_BW_total  =      38.6206 GB/Sec
gpu_total_sim_rate=456123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 70845
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40096
L1D_cache:
	L1D_cache_core[0]: Access = 45438, Miss = 27663, Miss_rate = 0.609, Pending_hits = 3004, Reservation_fails = 22274
	L1D_cache_core[1]: Access = 44479, Miss = 27098, Miss_rate = 0.609, Pending_hits = 2754, Reservation_fails = 22090
	L1D_cache_core[2]: Access = 45199, Miss = 27551, Miss_rate = 0.610, Pending_hits = 2760, Reservation_fails = 20047
	L1D_cache_core[3]: Access = 44945, Miss = 27466, Miss_rate = 0.611, Pending_hits = 2808, Reservation_fails = 23421
	L1D_cache_core[4]: Access = 45281, Miss = 27543, Miss_rate = 0.608, Pending_hits = 2886, Reservation_fails = 20439
	L1D_cache_core[5]: Access = 45281, Miss = 27718, Miss_rate = 0.612, Pending_hits = 2931, Reservation_fails = 22334
	L1D_cache_core[6]: Access = 45008, Miss = 27608, Miss_rate = 0.613, Pending_hits = 2704, Reservation_fails = 21779
	L1D_cache_core[7]: Access = 45280, Miss = 27348, Miss_rate = 0.604, Pending_hits = 2843, Reservation_fails = 20273
	L1D_cache_core[8]: Access = 45360, Miss = 27795, Miss_rate = 0.613, Pending_hits = 2948, Reservation_fails = 22215
	L1D_cache_core[9]: Access = 45632, Miss = 27586, Miss_rate = 0.605, Pending_hits = 2732, Reservation_fails = 18748
	L1D_cache_core[10]: Access = 44864, Miss = 27158, Miss_rate = 0.605, Pending_hits = 2888, Reservation_fails = 20898
	L1D_cache_core[11]: Access = 45025, Miss = 27401, Miss_rate = 0.609, Pending_hits = 2725, Reservation_fails = 20739
	L1D_cache_core[12]: Access = 45492, Miss = 27427, Miss_rate = 0.603, Pending_hits = 3189, Reservation_fails = 18868
	L1D_cache_core[13]: Access = 45410, Miss = 27605, Miss_rate = 0.608, Pending_hits = 2907, Reservation_fails = 18034
	L1D_cache_core[14]: Access = 45601, Miss = 27909, Miss_rate = 0.612, Pending_hits = 2872, Reservation_fails = 24803
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 412876
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 42951
	L1D_total_cache_reservation_fails = 316962
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 316809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4012705
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70845
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4083550

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 239798
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 76892
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40096
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50142, 23874, 13020, 13020, 13020, 13020, 13020, 13020, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 470741
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402497
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1634315	W0_Idle:13185048	W0_Scoreboard:10136947	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3219976 {8:402497,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210832 {8:26354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64399520 {40:1609988,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4216640 {40:105416,}
maxmflatency = 1592 
max_icnt2mem_latency = 1700 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1111654 	669373 	160867 	17738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25026 	1065 	205 	499640 	29878 	30334 	13224 	3736 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	237263 	266093 	248436 	303808 	706050 	197899 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1318 	442 	42 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5682      7703      6267      6325      4896      7086      5232      6330      4615      7453      5916      7033      5115      7228      5730
dram[1]:       6098      5954      6283      6743      5661      5607      6125      6128      5002      5003      5447      6185      4963      4841      5593      5781
dram[2]:       5613      7576      6146      7783      4879      6070      5011      7212      4556      6081      5685      7619      4664      6688      5654      7211
dram[3]:       6067      5531      6645      6198      5558      5310      6048      5903      5087      4672      5906      5434      4816      4746      5593      5465
dram[4]:       7651      5577      7599      6362      6631      4791      7092      5166      6135      4512      7089      5926      6731      4902      6804      5988
dram[5]:       5688      5747      5914      6818      5335      5561      5685      6186      4719      4993      5320      6236      4809      4810      5322      5828
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:        900       863       915      1202      1245      1412      1351      1516      1358      1522      1465      1553      1003      1265      1011       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904       930      1163       925      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580975 n_nop=1527908 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06299
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1558165i bk1: 2748a 1554534i bk2: 1794a 1561726i bk3: 2280a 1559765i bk4: 2202a 1556397i bk5: 2792a 1552958i bk6: 2048a 1560203i bk7: 2616a 1556627i bk8: 2268a 1555644i bk9: 3072a 1551877i bk10: 1688a 1562336i bk11: 2224a 1558872i bk12: 1616a 1562608i bk13: 2212a 1559812i bk14: 1450a 1566249i bk15: 1944a 1563595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062989 
total_CMD = 1580975 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1421110 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1580975 
n_nop = 1527908 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002133 
CoL_Bus_Util = 0.031494 
Either_Row_CoL_Bus_Util = 0.033566 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001828 
queue_avg = 1.063102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580975 n_nop=1522460 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07063
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1554322i bk1: 2840a 1552905i bk2: 2126a 1559413i bk3: 2296a 1559443i bk4: 2632a 1551005i bk5: 2872a 1550920i bk6: 2496a 1556953i bk7: 2636a 1556482i bk8: 2970a 1550185i bk9: 3128a 1549267i bk10: 2176a 1557820i bk11: 2232a 1557676i bk12: 2012a 1559078i bk13: 2264a 1558105i bk14: 1792a 1563312i bk15: 1952a 1562303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.070631 
total_CMD = 1580975 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1409670 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1580975 
n_nop = 1522460 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001739 
CoL_Bus_Util = 0.035316 
Either_Row_CoL_Bus_Util = 0.037012 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001162 
queue_avg = 1.292561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29256
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580975 n_nop=1527782 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06308
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1553597i bk1: 2088a 1557510i bk2: 2296a 1559384i bk3: 1770a 1561245i bk4: 2808a 1552850i bk5: 2202a 1555451i bk6: 2640a 1557992i bk7: 2024a 1559451i bk8: 3078a 1551705i bk9: 2270a 1555532i bk10: 2308a 1559867i bk11: 1594a 1561248i bk12: 2216a 1559019i bk13: 1640a 1562951i bk14: 1972a 1563232i bk15: 1418a 1566482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063076 
total_CMD = 1580975 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1421003 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1580975 
n_nop = 1527782 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002154 
CoL_Bus_Util = 0.031538 
Either_Row_CoL_Bus_Util = 0.033646 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001391 
queue_avg = 1.061064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06106
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580975 n_nop=1522359 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07073
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1552752i bk1: 2490a 1553876i bk2: 2320a 1558375i bk3: 2102a 1558739i bk4: 2872a 1550879i bk5: 2644a 1551605i bk6: 2664a 1556866i bk7: 2466a 1556610i bk8: 3128a 1550518i bk9: 2982a 1549457i bk10: 2320a 1557713i bk11: 2084a 1557087i bk12: 2264a 1557567i bk13: 2014a 1559122i bk14: 1984a 1562757i bk15: 1768a 1562987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.070734 
total_CMD = 1580975 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1409772 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1580975 
n_nop = 1522359 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001753 
CoL_Bus_Util = 0.035367 
Either_Row_CoL_Bus_Util = 0.037076 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001194 
queue_avg = 1.290814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580975 n_nop=1528114 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06276
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1557817i bk1: 2718a 1554717i bk2: 1816a 1561972i bk3: 2272a 1560518i bk4: 2178a 1557035i bk5: 2800a 1553972i bk6: 2044a 1559118i bk7: 2616a 1557718i bk8: 2232a 1556190i bk9: 3074a 1551986i bk10: 1660a 1562560i bk11: 2220a 1558757i bk12: 1632a 1562672i bk13: 2212a 1558521i bk14: 1436a 1565976i bk15: 1940a 1563447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.062761 
total_CMD = 1580975 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1421842 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1580975 
n_nop = 1528114 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002092 
CoL_Bus_Util = 0.031381 
Either_Row_CoL_Bus_Util = 0.033436 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001116 
queue_avg = 1.042893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580975 n_nop=1522907 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.07009
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1553805i bk1: 2728a 1553785i bk2: 2124a 1559717i bk3: 2296a 1559262i bk4: 2620a 1552257i bk5: 2848a 1551583i bk6: 2500a 1557612i bk7: 2644a 1555712i bk8: 2942a 1551307i bk9: 3104a 1550156i bk10: 2090a 1559675i bk11: 2232a 1557401i bk12: 2014a 1559056i bk13: 2240a 1557764i bk14: 1770a 1563691i bk15: 1952a 1561991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070095 
total_CMD = 1580975 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1411551 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1580975 
n_nop = 1522907 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001715 
CoL_Bus_Util = 0.035047 
Either_Row_CoL_Bus_Util = 0.036729 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000913 
queue_avg = 1.275829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157306, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 179402, Miss = 19904, Miss_rate = 0.111, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 166520, Miss = 18992, Miss_rate = 0.114, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 186622, Miss = 20220, Miss_rate = 0.108, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 177568, Miss = 20100, Miss_rate = 0.113, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157884, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 185038, Miss = 20392, Miss_rate = 0.110, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 168674, Miss = 18904, Miss_rate = 0.112, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155740, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 178266, Miss = 19860, Miss_rate = 0.111, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 167600, Miss = 18866, Miss_rate = 0.113, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 184428, Miss = 20044, Miss_rate = 0.109, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2065048
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1090
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1289897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 346036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93619
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1609988
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 349614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2065048
icnt_total_pkts_simt_to_mem=778480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06588
	minimum = 5
	maximum = 13
Network latency average = 5.06588
	minimum = 5
	maximum = 13
Slowest packet = 2661500
Flit latency average = 5.03663
	minimum = 5
	maximum = 13
Slowest flit = 2835997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.01047
	minimum = 0 (at node 6)
	maximum = 0.0352923 (at node 25)
Accepted packet rate average = 0.01047
	minimum = 0 (at node 6)
	maximum = 0.0221457 (at node 1)
Injected flit rate average = 0.0109192
	minimum = 0 (at node 6)
	maximum = 0.0352923 (at node 25)
Accepted flit rate average= 0.0109192
	minimum = 0 (at node 6)
	maximum = 0.0221457 (at node 1)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8351 (65 samples)
	minimum = 5 (65 samples)
	maximum = 234.708 (65 samples)
Network latency average = 20.5295 (65 samples)
	minimum = 5 (65 samples)
	maximum = 232.277 (65 samples)
Flit latency average = 19.6975 (65 samples)
	minimum = 5 (65 samples)
	maximum = 231.708 (65 samples)
Fragmentation average = 0.00203598 (65 samples)
	minimum = 0 (65 samples)
	maximum = 67.4923 (65 samples)
Injected packet rate average = 0.0700599 (65 samples)
	minimum = 0.0248133 (65 samples)
	maximum = 0.193569 (65 samples)
Accepted packet rate average = 0.0700599 (65 samples)
	minimum = 0.0242343 (65 samples)
	maximum = 0.108504 (65 samples)
Injected flit rate average = 0.074617 (65 samples)
	minimum = 0.0321091 (65 samples)
	maximum = 0.193751 (65 samples)
Accepted flit rate average = 0.074617 (65 samples)
	minimum = 0.0322867 (65 samples)
	maximum = 0.108504 (65 samples)
Injected packet size average = 1.06504 (65 samples)
Accepted packet size average = 1.06504 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 4 sec (544 sec)
gpgpu_simulation_rate = 456123 (inst/sec)
gpgpu_simulation_rate = 3145 (cycle/sec)
gpgpu_silicon_slowdown = 317965x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
gpu_sim_cycle = 6785
gpu_sim_insn = 2380800
gpu_ipc =     350.8917
gpu_tot_sim_cycle = 1717828
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     145.8306
gpu_tot_issued_cta = 10604
gpu_occupancy = 73.4328% 
gpu_tot_occupancy = 31.4608% 
max_total_param_size = 0
gpu_stall_dramfull = 206630
gpu_stall_icnt2sh    = 346996
partiton_level_parallism =       0.8193
partiton_level_parallism_total  =       0.3547
partiton_level_parallism_util =       1.7487
partiton_level_parallism_util_total  =       1.7641
L2_BW  =      89.7792 GB/Sec
L2_BW_total  =      38.8227 GB/Sec
gpu_total_sim_rate=456305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 72357
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41253
L1D_cache:
	L1D_cache_core[0]: Access = 45758, Miss = 27855, Miss_rate = 0.609, Pending_hits = 3052, Reservation_fails = 23465
	L1D_cache_core[1]: Access = 44799, Miss = 27290, Miss_rate = 0.609, Pending_hits = 2802, Reservation_fails = 23050
	L1D_cache_core[2]: Access = 45519, Miss = 27743, Miss_rate = 0.609, Pending_hits = 2808, Reservation_fails = 21120
	L1D_cache_core[3]: Access = 45329, Miss = 27706, Miss_rate = 0.611, Pending_hits = 2846, Reservation_fails = 23914
	L1D_cache_core[4]: Access = 45601, Miss = 27735, Miss_rate = 0.608, Pending_hits = 2932, Reservation_fails = 21021
	L1D_cache_core[5]: Access = 45665, Miss = 27958, Miss_rate = 0.612, Pending_hits = 2979, Reservation_fails = 22930
	L1D_cache_core[6]: Access = 45648, Miss = 28018, Miss_rate = 0.614, Pending_hits = 2717, Reservation_fails = 22267
	L1D_cache_core[7]: Access = 45920, Miss = 27720, Miss_rate = 0.604, Pending_hits = 2896, Reservation_fails = 20470
	L1D_cache_core[8]: Access = 46000, Miss = 28219, Miss_rate = 0.613, Pending_hits = 3006, Reservation_fails = 23000
	L1D_cache_core[9]: Access = 46272, Miss = 28018, Miss_rate = 0.606, Pending_hits = 2758, Reservation_fails = 19088
	L1D_cache_core[10]: Access = 45184, Miss = 27350, Miss_rate = 0.605, Pending_hits = 2936, Reservation_fails = 22304
	L1D_cache_core[11]: Access = 45409, Miss = 27641, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 21439
	L1D_cache_core[12]: Access = 45940, Miss = 27699, Miss_rate = 0.603, Pending_hits = 3228, Reservation_fails = 19357
	L1D_cache_core[13]: Access = 45730, Miss = 27797, Miss_rate = 0.608, Pending_hits = 2955, Reservation_fails = 18897
	L1D_cache_core[14]: Access = 45921, Miss = 28101, Miss_rate = 0.612, Pending_hits = 2920, Reservation_fails = 25888
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 416850
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 43607
	L1D_total_cache_reservation_fails = 328210
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 328055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4048793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72357
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41253
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176407
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4121150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 241576
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41253
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50235, 23967, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 473964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406402
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37660
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1652624	W0_Idle:13196698	W0_Scoreboard:10218140	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3251216 {8:406402,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211264 {8:26408,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65024320 {40:1625608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4225280 {40:105632,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1119149 	676173 	165185 	17945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25063 	1073 	205 	503682 	30221 	30724 	13394 	4137 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	238051 	267580 	249958 	305653 	716551 	200576 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1323 	449 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5749      7703      6319      6325      4962      7086      5300      6330      4651      7453      5927      7033      5266      7228      5783
dram[1]:       6370      6022      6545      6807      5886      5667      6318      6201      5044      5030      5466      6195      5103      5036      5876      5842
dram[2]:       5671      7576      6192      7783      4935      6070      5071      7212      4587      6081      5695      7619      4787      6688      5702      7211
dram[3]:       6134      5774      6704      6451      5617      5531      6114      6085      5112      4715      5917      5447      4974      4882      5653      5748
dram[4]:       7651      5643      7599      6415      6631      4846      7092      5236      6135      4545      7089      5933      6731      5031      6804      6045
dram[5]:       5907      5800      6140      6862      5535      5606      5841      6236      4762      5016      5339      6243      4913      4953      5584      5878
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1041      1163      1024      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1587244 n_nop=1534177 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06274
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1564434i bk1: 2748a 1560803i bk2: 1794a 1567995i bk3: 2280a 1566034i bk4: 2202a 1562666i bk5: 2792a 1559227i bk6: 2048a 1566472i bk7: 2616a 1562896i bk8: 2268a 1561913i bk9: 3072a 1558146i bk10: 1688a 1568605i bk11: 2224a 1565141i bk12: 1616a 1568877i bk13: 2212a 1566081i bk14: 1450a 1572518i bk15: 1944a 1569864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062740 
total_CMD = 1587244 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1427379 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1587244 
n_nop = 1534177 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002124 
CoL_Bus_Util = 0.031370 
Either_Row_CoL_Bus_Util = 0.033433 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001828 
queue_avg = 1.058903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0589
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1587244 n_nop=1528729 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.07035
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1560591i bk1: 2840a 1559174i bk2: 2126a 1565682i bk3: 2296a 1565712i bk4: 2632a 1557274i bk5: 2872a 1557189i bk6: 2496a 1563222i bk7: 2636a 1562751i bk8: 2970a 1556454i bk9: 3128a 1555536i bk10: 2176a 1564089i bk11: 2232a 1563945i bk12: 2012a 1565347i bk13: 2264a 1564374i bk14: 1792a 1569581i bk15: 1952a 1568572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.070352 
total_CMD = 1587244 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1415939 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1587244 
n_nop = 1528729 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.035176 
Either_Row_CoL_Bus_Util = 0.036866 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001162 
queue_avg = 1.287455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1587244 n_nop=1534051 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06283
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1559866i bk1: 2088a 1563779i bk2: 2296a 1565653i bk3: 1770a 1567514i bk4: 2808a 1559119i bk5: 2202a 1561720i bk6: 2640a 1564261i bk7: 2024a 1565720i bk8: 3078a 1557974i bk9: 2270a 1561801i bk10: 2308a 1566136i bk11: 1594a 1567517i bk12: 2216a 1565288i bk13: 1640a 1569220i bk14: 1972a 1569501i bk15: 1418a 1572751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062827 
total_CMD = 1587244 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1427272 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1587244 
n_nop = 1534051 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002146 
CoL_Bus_Util = 0.031414 
Either_Row_CoL_Bus_Util = 0.033513 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001391 
queue_avg = 1.056873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05687
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1587244 n_nop=1528628 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.07045
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1559021i bk1: 2490a 1560145i bk2: 2320a 1564644i bk3: 2102a 1565008i bk4: 2872a 1557148i bk5: 2644a 1557874i bk6: 2664a 1563135i bk7: 2466a 1562879i bk8: 3128a 1556787i bk9: 2982a 1555726i bk10: 2320a 1563982i bk11: 2084a 1563356i bk12: 2264a 1563836i bk13: 2014a 1565391i bk14: 1984a 1569026i bk15: 1768a 1569256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.070454 
total_CMD = 1587244 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1416041 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1587244 
n_nop = 1528628 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001746 
CoL_Bus_Util = 0.035227 
Either_Row_CoL_Bus_Util = 0.036929 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001194 
queue_avg = 1.285715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1587244 n_nop=1534383 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06251
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1564086i bk1: 2718a 1560986i bk2: 1816a 1568241i bk3: 2272a 1566787i bk4: 2178a 1563304i bk5: 2800a 1560241i bk6: 2044a 1565387i bk7: 2616a 1563987i bk8: 2232a 1562459i bk9: 3074a 1558255i bk10: 1660a 1568829i bk11: 2220a 1565026i bk12: 1632a 1568941i bk13: 2212a 1564790i bk14: 1436a 1572245i bk15: 1940a 1569716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.062513 
total_CMD = 1587244 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1428111 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1587244 
n_nop = 1534383 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002084 
CoL_Bus_Util = 0.031257 
Either_Row_CoL_Bus_Util = 0.033304 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001116 
queue_avg = 1.038774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1587244 n_nop=1529176 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06982
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1560074i bk1: 2728a 1560054i bk2: 2124a 1565986i bk3: 2296a 1565531i bk4: 2620a 1558526i bk5: 2848a 1557852i bk6: 2500a 1563881i bk7: 2644a 1561981i bk8: 2942a 1557576i bk9: 3104a 1556425i bk10: 2090a 1565944i bk11: 2232a 1563670i bk12: 2014a 1565325i bk13: 2240a 1564033i bk14: 1770a 1569960i bk15: 1952a 1568260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069818 
total_CMD = 1587244 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1417820 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1587244 
n_nop = 1529176 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001709 
CoL_Bus_Util = 0.034909 
Either_Row_CoL_Bus_Util = 0.036584 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000913 
queue_avg = 1.270790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157306, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 181178, Miss = 19904, Miss_rate = 0.110, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 169316, Miss = 18992, Miss_rate = 0.112, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 188450, Miss = 20220, Miss_rate = 0.107, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 179284, Miss = 20100, Miss_rate = 0.112, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157968, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 186790, Miss = 20392, Miss_rate = 0.109, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 171502, Miss = 18904, Miss_rate = 0.110, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155740, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 180002, Miss = 19860, Miss_rate = 0.110, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 170384, Miss = 18866, Miss_rate = 0.111, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 186164, Miss = 20044, Miss_rate = 0.108, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2084084
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1080
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1305517
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93835
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1625608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352814
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105632
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2084084
icnt_total_pkts_simt_to_mem=785639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2286
	minimum = 5
	maximum = 1074
Network latency average = 75.452
	minimum = 5
	maximum = 1074
Slowest packet = 2672875
Flit latency average = 72.052
	minimum = 5
	maximum = 1074
Slowest flit = 2847682
Fragmentation average = 0.0264688
	minimum = 0
	maximum = 235
Injected packet rate average = 0.134256
	minimum = 0 (at node 15)
	maximum = 0.416802 (at node 22)
Accepted packet rate average = 0.134256
	minimum = 0 (at node 15)
	maximum = 0.298305 (at node 9)
Injected flit rate average = 0.14299
	minimum = 0 (at node 15)
	maximum = 0.416802 (at node 22)
Accepted flit rate average= 0.14299
	minimum = 0 (at node 15)
	maximum = 0.298305 (at node 9)
Injected packet length average = 1.06505
Accepted packet length average = 1.06505
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.735 (66 samples)
	minimum = 5 (66 samples)
	maximum = 247.424 (66 samples)
Network latency average = 21.3617 (66 samples)
	minimum = 5 (66 samples)
	maximum = 245.03 (66 samples)
Flit latency average = 20.4908 (66 samples)
	minimum = 5 (66 samples)
	maximum = 244.47 (66 samples)
Fragmentation average = 0.00240617 (66 samples)
	minimum = 0 (66 samples)
	maximum = 70.0303 (66 samples)
Injected packet rate average = 0.0710326 (66 samples)
	minimum = 0.0244373 (66 samples)
	maximum = 0.196951 (66 samples)
Accepted packet rate average = 0.0710326 (66 samples)
	minimum = 0.0238671 (66 samples)
	maximum = 0.11138 (66 samples)
Injected flit rate average = 0.0756529 (66 samples)
	minimum = 0.0316226 (66 samples)
	maximum = 0.197131 (66 samples)
Accepted flit rate average = 0.0756529 (66 samples)
	minimum = 0.0317976 (66 samples)
	maximum = 0.11138 (66 samples)
Injected packet size average = 1.06505 (66 samples)
Accepted packet size average = 1.06505 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 9 sec (549 sec)
gpgpu_simulation_rate = 456305 (inst/sec)
gpgpu_simulation_rate = 3129 (cycle/sec)
gpgpu_silicon_slowdown = 319590x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1744283
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     143.6302
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4141% 
max_total_param_size = 0
gpu_stall_dramfull = 206630
gpu_stall_icnt2sh    = 346996
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3493
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7640
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      38.2365 GB/Sec
gpu_total_sim_rate=454685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 72369
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41253
L1D_cache:
	L1D_cache_core[0]: Access = 45758, Miss = 27855, Miss_rate = 0.609, Pending_hits = 3052, Reservation_fails = 23465
	L1D_cache_core[1]: Access = 44799, Miss = 27290, Miss_rate = 0.609, Pending_hits = 2802, Reservation_fails = 23050
	L1D_cache_core[2]: Access = 45519, Miss = 27743, Miss_rate = 0.609, Pending_hits = 2808, Reservation_fails = 21120
	L1D_cache_core[3]: Access = 45329, Miss = 27706, Miss_rate = 0.611, Pending_hits = 2846, Reservation_fails = 23914
	L1D_cache_core[4]: Access = 45601, Miss = 27735, Miss_rate = 0.608, Pending_hits = 2932, Reservation_fails = 21021
	L1D_cache_core[5]: Access = 45665, Miss = 27958, Miss_rate = 0.612, Pending_hits = 2979, Reservation_fails = 22930
	L1D_cache_core[6]: Access = 45648, Miss = 28018, Miss_rate = 0.614, Pending_hits = 2717, Reservation_fails = 22267
	L1D_cache_core[7]: Access = 45920, Miss = 27720, Miss_rate = 0.604, Pending_hits = 2896, Reservation_fails = 20470
	L1D_cache_core[8]: Access = 46000, Miss = 28219, Miss_rate = 0.613, Pending_hits = 3006, Reservation_fails = 23000
	L1D_cache_core[9]: Access = 46272, Miss = 28018, Miss_rate = 0.606, Pending_hits = 2758, Reservation_fails = 19088
	L1D_cache_core[10]: Access = 45184, Miss = 27350, Miss_rate = 0.605, Pending_hits = 2936, Reservation_fails = 22304
	L1D_cache_core[11]: Access = 45409, Miss = 27641, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 21439
	L1D_cache_core[12]: Access = 45940, Miss = 27699, Miss_rate = 0.603, Pending_hits = 3228, Reservation_fails = 19357
	L1D_cache_core[13]: Access = 45761, Miss = 27813, Miss_rate = 0.608, Pending_hits = 2955, Reservation_fails = 18897
	L1D_cache_core[14]: Access = 45921, Miss = 28101, Miss_rate = 0.612, Pending_hits = 2920, Reservation_fails = 25888
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 416866
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 43607
	L1D_total_cache_reservation_fails = 328210
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 328055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4050453
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72369
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41253
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176422
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4122822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 241576
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41253
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
50235, 23967, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 474468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406418
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37660
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1652624	W0_Idle:13226887	W0_Scoreboard:10237910	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3251344 {8:406418,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211360 {8:26420,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65026880 {40:1625672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4227200 {40:105680,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1119243 	676173 	165185 	17945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25075 	1073 	205 	503713 	30221 	30724 	13394 	4137 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	238145 	267580 	249958 	305653 	716551 	200576 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1333 	449 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5749      7703      6319      6325      4962      7086      5300      6330      4651      7453      5927      7033      5266      7228      5783
dram[1]:       6370      6022      6545      6807      5886      5667      6318      6201      5044      5030      5466      6195      5105      5036      5879      5842
dram[2]:       5671      7576      6192      7783      4935      6070      5071      7212      4587      6081      5695      7619      4787      6688      5702      7211
dram[3]:       6134      5774      6704      6451      5617      5531      6114      6085      5112      4715      5917      5447      4974      4885      5653      5750
dram[4]:       7651      5643      7599      6415      6631      4846      7092      5236      6135      4545      7089      5933      6731      5031      6804      6045
dram[5]:       5907      5800      6140      6862      5535      5606      5841      6236      4762      5016      5339      6243      4915      4953      5587      5878
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1041      1163      1024      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1611688 n_nop=1558621 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06179
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1588878i bk1: 2748a 1585247i bk2: 1794a 1592439i bk3: 2280a 1590478i bk4: 2202a 1587110i bk5: 2792a 1583671i bk6: 2048a 1590916i bk7: 2616a 1587340i bk8: 2268a 1586357i bk9: 3072a 1582590i bk10: 1688a 1593049i bk11: 2224a 1589585i bk12: 1616a 1593321i bk13: 2212a 1590525i bk14: 1450a 1596962i bk15: 1944a 1594308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061789 
total_CMD = 1611688 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1451823 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1611688 
n_nop = 1558621 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002092 
CoL_Bus_Util = 0.030894 
Either_Row_CoL_Bus_Util = 0.032926 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001828 
queue_avg = 1.042843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1611688 n_nop=1553173 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06929
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1585035i bk1: 2840a 1583618i bk2: 2126a 1590126i bk3: 2296a 1590156i bk4: 2632a 1581718i bk5: 2872a 1581633i bk6: 2496a 1587666i bk7: 2636a 1587195i bk8: 2970a 1580898i bk9: 3128a 1579980i bk10: 2176a 1588533i bk11: 2232a 1588389i bk12: 2012a 1589791i bk13: 2264a 1588818i bk14: 1792a 1594025i bk15: 1952a 1593016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.069285 
total_CMD = 1611688 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1440383 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1611688 
n_nop = 1553173 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001706 
CoL_Bus_Util = 0.034643 
Either_Row_CoL_Bus_Util = 0.036307 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001162 
queue_avg = 1.267929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1611688 n_nop=1558495 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06187
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1584310i bk1: 2088a 1588223i bk2: 2296a 1590097i bk3: 1770a 1591958i bk4: 2808a 1583563i bk5: 2202a 1586164i bk6: 2640a 1588705i bk7: 2024a 1590164i bk8: 3078a 1582418i bk9: 2270a 1586245i bk10: 2308a 1590580i bk11: 1594a 1591961i bk12: 2216a 1589732i bk13: 1640a 1593664i bk14: 1972a 1593945i bk15: 1418a 1597195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061874 
total_CMD = 1611688 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1451716 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1611688 
n_nop = 1558495 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002113 
CoL_Bus_Util = 0.030937 
Either_Row_CoL_Bus_Util = 0.033005 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001391 
queue_avg = 1.040844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04084
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1611688 n_nop=1553072 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06939
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1583465i bk1: 2490a 1584589i bk2: 2320a 1589088i bk3: 2102a 1589452i bk4: 2872a 1581592i bk5: 2644a 1582318i bk6: 2664a 1587579i bk7: 2466a 1587323i bk8: 3128a 1581231i bk9: 2982a 1580170i bk10: 2320a 1588426i bk11: 2084a 1587800i bk12: 2264a 1588280i bk13: 2014a 1589835i bk14: 1984a 1593470i bk15: 1768a 1593700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.069386 
total_CMD = 1611688 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1440485 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1611688 
n_nop = 1553072 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001720 
CoL_Bus_Util = 0.034693 
Either_Row_CoL_Bus_Util = 0.036369 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001194 
queue_avg = 1.266215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1611688 n_nop=1558827 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06157
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1588530i bk1: 2718a 1585430i bk2: 1816a 1592685i bk3: 2272a 1591231i bk4: 2178a 1587748i bk5: 2800a 1584685i bk6: 2044a 1589831i bk7: 2616a 1588431i bk8: 2232a 1586903i bk9: 3074a 1582699i bk10: 1660a 1593273i bk11: 2220a 1589470i bk12: 1632a 1593385i bk13: 2212a 1589234i bk14: 1436a 1596689i bk15: 1940a 1594160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.061565 
total_CMD = 1611688 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1452555 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1611688 
n_nop = 1558827 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002053 
CoL_Bus_Util = 0.030783 
Either_Row_CoL_Bus_Util = 0.032799 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001116 
queue_avg = 1.023019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02302
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1611688 n_nop=1553620 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06876
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1584518i bk1: 2728a 1584498i bk2: 2124a 1590430i bk3: 2296a 1589975i bk4: 2620a 1582970i bk5: 2848a 1582296i bk6: 2500a 1588325i bk7: 2644a 1586425i bk8: 2942a 1582020i bk9: 3104a 1580869i bk10: 2090a 1590388i bk11: 2232a 1588114i bk12: 2014a 1589769i bk13: 2240a 1588477i bk14: 1770a 1594404i bk15: 1952a 1592704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068759 
total_CMD = 1611688 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1442264 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1611688 
n_nop = 1553620 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001683 
CoL_Bus_Util = 0.034379 
Either_Row_CoL_Bus_Util = 0.036029 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000913 
queue_avg = 1.251516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157314, Miss = 15990, Miss_rate = 0.102, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 181178, Miss = 19904, Miss_rate = 0.110, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 169358, Miss = 18992, Miss_rate = 0.112, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 188450, Miss = 20220, Miss_rate = 0.107, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 179292, Miss = 20100, Miss_rate = 0.112, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 157968, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 186798, Miss = 20392, Miss_rate = 0.109, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 171532, Miss = 18904, Miss_rate = 0.110, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155748, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 180002, Miss = 19860, Miss_rate = 0.110, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 170422, Miss = 18866, Miss_rate = 0.111, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 186164, Miss = 20044, Miss_rate = 0.108, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2084226
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1080
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1305581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93883
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1625672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352844
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105680
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2084226
icnt_total_pkts_simt_to_mem=785697
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2693452
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2869723
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4748 (67 samples)
	minimum = 5 (67 samples)
	maximum = 243.91 (67 samples)
Network latency average = 21.1187 (67 samples)
	minimum = 5 (67 samples)
	maximum = 241.463 (67 samples)
Flit latency average = 20.2596 (67 samples)
	minimum = 5 (67 samples)
	maximum = 240.896 (67 samples)
Fragmentation average = 0.00237026 (67 samples)
	minimum = 0 (67 samples)
	maximum = 68.9851 (67 samples)
Injected packet rate average = 0.0699763 (67 samples)
	minimum = 0.0240726 (67 samples)
	maximum = 0.194036 (67 samples)
Accepted packet rate average = 0.0699763 (67 samples)
	minimum = 0.0235109 (67 samples)
	maximum = 0.109797 (67 samples)
Injected flit rate average = 0.074528 (67 samples)
	minimum = 0.0311506 (67 samples)
	maximum = 0.194221 (67 samples)
Accepted flit rate average = 0.074528 (67 samples)
	minimum = 0.031323 (67 samples)
	maximum = 0.109797 (67 samples)
Injected packet size average = 1.06505 (67 samples)
Accepted packet size average = 1.06505 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 11 sec (551 sec)
gpgpu_simulation_rate = 454685 (inst/sec)
gpgpu_simulation_rate = 3165 (cycle/sec)
gpgpu_silicon_slowdown = 315955x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
gpu_sim_cycle = 25536
gpu_sim_insn = 177120
gpu_ipc =       6.9361
gpu_tot_sim_cycle = 1769819
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     141.6579
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.0181% 
max_total_param_size = 0
gpu_stall_dramfull = 206630
gpu_stall_icnt2sh    = 346996
partiton_level_parallism =       0.0547
partiton_level_parallism_total  =       0.3450
partiton_level_parallism_util =       1.0123
partiton_level_parallism_util_total  =       1.7610
L2_BW  =       6.3033 GB/Sec
L2_BW_total  =      37.7757 GB/Sec
gpu_total_sim_rate=452543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 73071
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41253
L1D_cache:
	L1D_cache_core[0]: Access = 45837, Miss = 27903, Miss_rate = 0.609, Pending_hits = 3052, Reservation_fails = 23465
	L1D_cache_core[1]: Access = 44878, Miss = 27338, Miss_rate = 0.609, Pending_hits = 2802, Reservation_fails = 23050
	L1D_cache_core[2]: Access = 45598, Miss = 27791, Miss_rate = 0.609, Pending_hits = 2808, Reservation_fails = 21120
	L1D_cache_core[3]: Access = 45408, Miss = 27754, Miss_rate = 0.611, Pending_hits = 2846, Reservation_fails = 23914
	L1D_cache_core[4]: Access = 45680, Miss = 27783, Miss_rate = 0.608, Pending_hits = 2932, Reservation_fails = 21021
	L1D_cache_core[5]: Access = 45744, Miss = 28006, Miss_rate = 0.612, Pending_hits = 2979, Reservation_fails = 22930
	L1D_cache_core[6]: Access = 45727, Miss = 28066, Miss_rate = 0.614, Pending_hits = 2717, Reservation_fails = 22267
	L1D_cache_core[7]: Access = 45999, Miss = 27768, Miss_rate = 0.604, Pending_hits = 2896, Reservation_fails = 20470
	L1D_cache_core[8]: Access = 46000, Miss = 28219, Miss_rate = 0.613, Pending_hits = 3006, Reservation_fails = 23000
	L1D_cache_core[9]: Access = 46272, Miss = 28018, Miss_rate = 0.606, Pending_hits = 2758, Reservation_fails = 19088
	L1D_cache_core[10]: Access = 45184, Miss = 27350, Miss_rate = 0.605, Pending_hits = 2936, Reservation_fails = 22304
	L1D_cache_core[11]: Access = 45409, Miss = 27641, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 21439
	L1D_cache_core[12]: Access = 45940, Miss = 27699, Miss_rate = 0.603, Pending_hits = 3228, Reservation_fails = 19357
	L1D_cache_core[13]: Access = 45761, Miss = 27813, Miss_rate = 0.608, Pending_hits = 2955, Reservation_fails = 18897
	L1D_cache_core[14]: Access = 46000, Miss = 28133, Miss_rate = 0.612, Pending_hits = 2920, Reservation_fails = 25888
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 417282
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 43607
	L1D_total_cache_reservation_fails = 328210
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 328055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4055241
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73071
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41253
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176701
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 241576
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 41253
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51441, 23967, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 476484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406834
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37660
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1653083	W0_Idle:13559385	W0_Scoreboard:10349305	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3254672 {8:406834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216976 {8:27122,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65093440 {40:1627336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4339520 {40:108488,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1121465 	676173 	165185 	17945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25769 	1081 	205 	504408 	30221 	30724 	13394 	4137 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	240367 	267580 	249958 	305653 	716551 	200576 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1364 	449 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5749      7703      6319      6325      4962      7086      5300      6330      4651      7453      5927      7033      5273      7228      5794
dram[1]:       6377      6022      6551      6807      5891      5667      6324      6201      5049      5030      5468      6195      5121      5043      5903      5853
dram[2]:       5671      7576      6192      7783      4935      6070      5071      7212      4587      6081      5695      7619      4795      6688      5713      7211
dram[3]:       6134      5781      6704      6458      5617      5536      6114      6090      5112      4720      5917      5449      4982      4901      5664      5770
dram[4]:       7651      5643      7599      6415      6631      4846      7092      5236      6135      4545      7089      5933      6731      5040      6804      6052
dram[5]:       5913      5800      6146      6862      5540      5606      5847      6236      4767      5016      5342      6243      4926      4962      5611      5886
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1041      1163      1024      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1635283 n_nop=1582216 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.0609
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1612473i bk1: 2748a 1608842i bk2: 1794a 1616034i bk3: 2280a 1614073i bk4: 2202a 1610705i bk5: 2792a 1607266i bk6: 2048a 1614511i bk7: 2616a 1610935i bk8: 2268a 1609952i bk9: 3072a 1606185i bk10: 1688a 1616644i bk11: 2224a 1613180i bk12: 1616a 1616916i bk13: 2212a 1614120i bk14: 1450a 1620557i bk15: 1944a 1617903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060897 
total_CMD = 1635283 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1475418 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1635283 
n_nop = 1582216 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002062 
CoL_Bus_Util = 0.030449 
Either_Row_CoL_Bus_Util = 0.032451 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001828 
queue_avg = 1.027796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1635283 n_nop=1576768 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06829
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1608630i bk1: 2840a 1607213i bk2: 2126a 1613721i bk3: 2296a 1613751i bk4: 2632a 1605313i bk5: 2872a 1605228i bk6: 2496a 1611261i bk7: 2636a 1610790i bk8: 2970a 1604493i bk9: 3128a 1603575i bk10: 2176a 1612128i bk11: 2232a 1611984i bk12: 2012a 1613386i bk13: 2264a 1612413i bk14: 1792a 1617620i bk15: 1952a 1616611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.068285 
total_CMD = 1635283 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1463978 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1635283 
n_nop = 1576768 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001682 
CoL_Bus_Util = 0.034143 
Either_Row_CoL_Bus_Util = 0.035783 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001162 
queue_avg = 1.249635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24963
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1635283 n_nop=1582090 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.06098
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1607905i bk1: 2088a 1611818i bk2: 2296a 1613692i bk3: 1770a 1615553i bk4: 2808a 1607158i bk5: 2202a 1609759i bk6: 2640a 1612300i bk7: 2024a 1613759i bk8: 3078a 1606013i bk9: 2270a 1609840i bk10: 2308a 1614175i bk11: 1594a 1615556i bk12: 2216a 1613327i bk13: 1640a 1617259i bk14: 1972a 1617540i bk15: 1418a 1620790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060981 
total_CMD = 1635283 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1475311 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1635283 
n_nop = 1582090 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002083 
CoL_Bus_Util = 0.030491 
Either_Row_CoL_Bus_Util = 0.032528 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001391 
queue_avg = 1.025826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1635283 n_nop=1576667 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06838
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1607060i bk1: 2490a 1608184i bk2: 2320a 1612683i bk3: 2102a 1613047i bk4: 2872a 1605187i bk5: 2644a 1605913i bk6: 2664a 1611174i bk7: 2466a 1610918i bk8: 3128a 1604826i bk9: 2982a 1603765i bk10: 2320a 1612021i bk11: 2084a 1611395i bk12: 2264a 1611875i bk13: 2014a 1613430i bk14: 1984a 1617065i bk15: 1768a 1617295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.068384 
total_CMD = 1635283 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1464080 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1635283 
n_nop = 1576667 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001695 
CoL_Bus_Util = 0.034192 
Either_Row_CoL_Bus_Util = 0.035845 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001194 
queue_avg = 1.247945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24795
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1635283 n_nop=1582422 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06068
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1612125i bk1: 2718a 1609025i bk2: 1816a 1616280i bk3: 2272a 1614826i bk4: 2178a 1611343i bk5: 2800a 1608280i bk6: 2044a 1613426i bk7: 2616a 1612026i bk8: 2232a 1610498i bk9: 3074a 1606294i bk10: 1660a 1616868i bk11: 2220a 1613065i bk12: 1632a 1616980i bk13: 2212a 1612829i bk14: 1436a 1620284i bk15: 1940a 1617755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.060677 
total_CMD = 1635283 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1476150 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1635283 
n_nop = 1582422 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.030338 
Either_Row_CoL_Bus_Util = 0.032325 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001116 
queue_avg = 1.008258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1635283 n_nop=1577215 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06777
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1608113i bk1: 2728a 1608093i bk2: 2124a 1614025i bk3: 2296a 1613570i bk4: 2620a 1606565i bk5: 2848a 1605891i bk6: 2500a 1611920i bk7: 2644a 1610020i bk8: 2942a 1605615i bk9: 3104a 1604464i bk10: 2090a 1613983i bk11: 2232a 1611709i bk12: 2014a 1613364i bk13: 2240a 1612072i bk14: 1770a 1617999i bk15: 1952a 1616299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067767 
total_CMD = 1635283 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1465859 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1635283 
n_nop = 1577215 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001658 
CoL_Bus_Util = 0.033883 
Either_Row_CoL_Bus_Util = 0.035509 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000913 
queue_avg = 1.233459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23346

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157566, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 181586, Miss = 19904, Miss_rate = 0.110, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 170088, Miss = 18992, Miss_rate = 0.112, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 188858, Miss = 20220, Miss_rate = 0.107, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 179644, Miss = 20100, Miss_rate = 0.112, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158184, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 187150, Miss = 20392, Miss_rate = 0.109, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 172226, Miss = 18904, Miss_rate = 0.110, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155964, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 180338, Miss = 19860, Miss_rate = 0.110, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 171152, Miss = 18866, Miss_rate = 0.110, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 186500, Miss = 20044, Miss_rate = 0.107, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2089256
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1077
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1307245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96691
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1627336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 353402
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108488
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2089256
icnt_total_pkts_simt_to_mem=787373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04901
	minimum = 5
	maximum = 13
Network latency average = 5.04901
	minimum = 5
	maximum = 13
Slowest packet = 2693508
Flit latency average = 5.00537
	minimum = 5
	maximum = 13
Slowest flit = 2869930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00932163
	minimum = 0 (at node 8)
	maximum = 0.0285871 (at node 17)
Accepted packet rate average = 0.00932163
	minimum = 0 (at node 8)
	maximum = 0.0221648 (at node 0)
Injected flit rate average = 0.00972628
	minimum = 0 (at node 8)
	maximum = 0.0285871 (at node 17)
Accepted flit rate average= 0.00972628
	minimum = 0 (at node 8)
	maximum = 0.0221648 (at node 0)
Injected packet length average = 1.04341
Accepted packet length average = 1.04341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2186 (68 samples)
	minimum = 5 (68 samples)
	maximum = 240.515 (68 samples)
Network latency average = 20.8824 (68 samples)
	minimum = 5 (68 samples)
	maximum = 238.103 (68 samples)
Flit latency average = 20.0353 (68 samples)
	minimum = 5 (68 samples)
	maximum = 237.544 (68 samples)
Fragmentation average = 0.0023354 (68 samples)
	minimum = 0 (68 samples)
	maximum = 67.9706 (68 samples)
Injected packet rate average = 0.0690843 (68 samples)
	minimum = 0.0237186 (68 samples)
	maximum = 0.191603 (68 samples)
Accepted packet rate average = 0.0690843 (68 samples)
	minimum = 0.0231651 (68 samples)
	maximum = 0.108509 (68 samples)
Injected flit rate average = 0.073575 (68 samples)
	minimum = 0.0306925 (68 samples)
	maximum = 0.191786 (68 samples)
Accepted flit rate average = 0.073575 (68 samples)
	minimum = 0.0308623 (68 samples)
	maximum = 0.108509 (68 samples)
Injected packet size average = 1.065 (68 samples)
Accepted packet size average = 1.065 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 14 sec (554 sec)
gpgpu_simulation_rate = 452543 (inst/sec)
gpgpu_simulation_rate = 3194 (cycle/sec)
gpgpu_silicon_slowdown = 313087x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
gpu_sim_cycle = 5341
gpu_sim_insn = 1928448
gpu_ipc =     361.0650
gpu_tot_sim_cycle = 1775160
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     142.3181
gpu_tot_issued_cta = 10695
gpu_occupancy = 71.8007% 
gpu_tot_occupancy = 31.2024% 
max_total_param_size = 0
gpu_stall_dramfull = 210158
gpu_stall_icnt2sh    = 352350
partiton_level_parallism =       0.9184
partiton_level_parallism_total  =       0.3468
partiton_level_parallism_util =       1.7114
partiton_level_parallism_util_total  =       1.7606
L2_BW  =     102.0213 GB/Sec
L2_BW_total  =      37.9690 GB/Sec
gpu_total_sim_rate=452755

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 74189
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46157, Miss = 28143, Miss_rate = 0.610, Pending_hits = 3052, Reservation_fails = 25170
	L1D_cache_core[1]: Access = 45198, Miss = 27576, Miss_rate = 0.610, Pending_hits = 2802, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 45918, Miss = 27969, Miss_rate = 0.609, Pending_hits = 2840, Reservation_fails = 21362
	L1D_cache_core[3]: Access = 45728, Miss = 27987, Miss_rate = 0.612, Pending_hits = 2846, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46000, Miss = 28019, Miss_rate = 0.609, Pending_hits = 2933, Reservation_fails = 22121
	L1D_cache_core[5]: Access = 46064, Miss = 28182, Miss_rate = 0.612, Pending_hits = 3007, Reservation_fails = 23156
	L1D_cache_core[6]: Access = 46047, Miss = 28305, Miss_rate = 0.615, Pending_hits = 2717, Reservation_fails = 23595
	L1D_cache_core[7]: Access = 46319, Miss = 28008, Miss_rate = 0.605, Pending_hits = 2896, Reservation_fails = 21803
	L1D_cache_core[8]: Access = 46448, Miss = 28498, Miss_rate = 0.614, Pending_hits = 3006, Reservation_fails = 23068
	L1D_cache_core[9]: Access = 46656, Miss = 28305, Miss_rate = 0.607, Pending_hits = 2758, Reservation_fails = 19771
	L1D_cache_core[10]: Access = 45568, Miss = 27639, Miss_rate = 0.607, Pending_hits = 2936, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 45857, Miss = 27914, Miss_rate = 0.609, Pending_hits = 2773, Reservation_fails = 21583
	L1D_cache_core[12]: Access = 46260, Miss = 27938, Miss_rate = 0.604, Pending_hits = 3228, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46081, Miss = 28052, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 20679
	L1D_cache_core[14]: Access = 46320, Miss = 28325, Miss_rate = 0.612, Pending_hits = 2952, Reservation_fails = 26140
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 420860
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 43701
	L1D_total_cache_reservation_fails = 342219
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 342064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4084579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74189
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 177997
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4158768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 249203
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51534, 24060, 13206, 13206, 13206, 13206, 13206, 13206, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 483751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410394
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1675870	W0_Idle:13570850	W0_Scoreboard:10407835	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3283152 {8:410394,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217368 {8:27171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65663040 {40:1641576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4347360 {40:108684,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1127122 	684635 	167898 	17945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25804 	1092 	205 	507715 	30476 	30945 	14000 	4576 	764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	241071 	268689 	250736 	306709 	727695 	202617 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1367 	456 	45 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5803      7703      6371      6325      5010      7086      5345      6330      4695      7453      5951      7033      5351      7228      5960
dram[1]:       6531      6056      6718      6849      6042      5707      6495      6235      5156      5062      5510      6212      5133      5109      6032      6019
dram[2]:       5721      7576      6240      7783      4978      6070      5116      7212      4628      6081      5717      7619      4917      6688      5883      7211
dram[3]:       6176      5932      6754      6628      5669      5682      6161      6223      5158      4824      5942      5472      5100      4913      5859      5907
dram[4]:       7651      5686      7599      6460      6631      4883      7092      5279      6135      4580      7089      5946      6731      5150      6804      6170
dram[5]:       6066      5843      6321      6909      5698      5661      6027      6281      4883      5062      5387      6259      4934      5062      5754      6026
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1041      1163      1024      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1640218 n_nop=1587151 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.06071
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1617408i bk1: 2748a 1613777i bk2: 1794a 1620969i bk3: 2280a 1619008i bk4: 2202a 1615640i bk5: 2792a 1612201i bk6: 2048a 1619446i bk7: 2616a 1615870i bk8: 2268a 1614887i bk9: 3072a 1611120i bk10: 1688a 1621579i bk11: 2224a 1618115i bk12: 1616a 1621851i bk13: 2212a 1619055i bk14: 1450a 1625492i bk15: 1944a 1622838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060714 
total_CMD = 1640218 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1480353 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1640218 
n_nop = 1587151 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002056 
CoL_Bus_Util = 0.030357 
Either_Row_CoL_Bus_Util = 0.032354 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001828 
queue_avg = 1.024703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1640218 n_nop=1581703 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06808
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1613565i bk1: 2840a 1612148i bk2: 2126a 1618656i bk3: 2296a 1618686i bk4: 2632a 1610248i bk5: 2872a 1610163i bk6: 2496a 1616196i bk7: 2636a 1615725i bk8: 2970a 1609428i bk9: 3128a 1608510i bk10: 2176a 1617063i bk11: 2232a 1616919i bk12: 2012a 1618321i bk13: 2264a 1617348i bk14: 1792a 1622555i bk15: 1952a 1621546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.068080 
total_CMD = 1640218 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1468913 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1640218 
n_nop = 1581703 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001677 
CoL_Bus_Util = 0.034040 
Either_Row_CoL_Bus_Util = 0.035675 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001162 
queue_avg = 1.245875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1640218 n_nop=1587025 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.0608
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1612840i bk1: 2088a 1616753i bk2: 2296a 1618627i bk3: 1770a 1620488i bk4: 2808a 1612093i bk5: 2202a 1614694i bk6: 2640a 1617235i bk7: 2024a 1618694i bk8: 3078a 1610948i bk9: 2270a 1614775i bk10: 2308a 1619110i bk11: 1594a 1620491i bk12: 2216a 1618262i bk13: 1640a 1622194i bk14: 1972a 1622475i bk15: 1418a 1625725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060798 
total_CMD = 1640218 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1480246 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1640218 
n_nop = 1587025 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.030399 
Either_Row_CoL_Bus_Util = 0.032430 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001391 
queue_avg = 1.022740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02274
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1640218 n_nop=1581602 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06818
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1611995i bk1: 2490a 1613119i bk2: 2320a 1617618i bk3: 2102a 1617982i bk4: 2872a 1610122i bk5: 2644a 1610848i bk6: 2664a 1616109i bk7: 2466a 1615853i bk8: 3128a 1609761i bk9: 2982a 1608700i bk10: 2320a 1616956i bk11: 2084a 1616330i bk12: 2264a 1616810i bk13: 2014a 1618365i bk14: 1984a 1622000i bk15: 1768a 1622230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.068179 
total_CMD = 1640218 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1469015 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1640218 
n_nop = 1581602 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001690 
CoL_Bus_Util = 0.034089 
Either_Row_CoL_Bus_Util = 0.035737 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001194 
queue_avg = 1.244191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24419
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1640218 n_nop=1587357 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.06049
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1617060i bk1: 2718a 1613960i bk2: 1816a 1621215i bk3: 2272a 1619761i bk4: 2178a 1616278i bk5: 2800a 1613215i bk6: 2044a 1618361i bk7: 2616a 1616961i bk8: 2232a 1615433i bk9: 3074a 1611229i bk10: 1660a 1621803i bk11: 2220a 1618000i bk12: 1632a 1621915i bk13: 2212a 1617764i bk14: 1436a 1625219i bk15: 1940a 1622690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.060494 
total_CMD = 1640218 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1481085 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1640218 
n_nop = 1587357 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.002017 
CoL_Bus_Util = 0.030247 
Either_Row_CoL_Bus_Util = 0.032228 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001116 
queue_avg = 1.005225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1640218 n_nop=1582150 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06756
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1613048i bk1: 2728a 1613028i bk2: 2124a 1618960i bk3: 2296a 1618505i bk4: 2620a 1611500i bk5: 2848a 1610826i bk6: 2500a 1616855i bk7: 2644a 1614955i bk8: 2942a 1610550i bk9: 3104a 1609399i bk10: 2090a 1618918i bk11: 2232a 1616644i bk12: 2014a 1618299i bk13: 2240a 1617007i bk14: 1770a 1622934i bk15: 1952a 1621234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067563 
total_CMD = 1640218 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1470794 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1640218 
n_nop = 1582150 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001653 
CoL_Bus_Util = 0.033781 
Either_Row_CoL_Bus_Util = 0.035403 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000913 
queue_avg = 1.229748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157566, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 183386, Miss = 19904, Miss_rate = 0.109, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 171992, Miss = 18992, Miss_rate = 0.110, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 190678, Miss = 20220, Miss_rate = 0.106, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 181544, Miss = 20100, Miss_rate = 0.111, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158260, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 189106, Miss = 20392, Miss_rate = 0.108, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 174218, Miss = 18904, Miss_rate = 0.109, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155964, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 182190, Miss = 19860, Miss_rate = 0.109, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 173056, Miss = 18866, Miss_rate = 0.109, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 188324, Miss = 20044, Miss_rate = 0.106, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2106284
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1068
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1321485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96887
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1641576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 355994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108684
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2106284
icnt_total_pkts_simt_to_mem=793574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 79.4747
	minimum = 5
	maximum = 705
Network latency average = 73.0903
	minimum = 5
	maximum = 705
Slowest packet = 2707041
Flit latency average = 69.7566
	minimum = 5
	maximum = 705
Slowest flit = 2883742
Fragmentation average = 0.00428578
	minimum = 0
	maximum = 51
Injected packet rate average = 0.152094
	minimum = 0 (at node 15)
	maximum = 0.372964 (at node 22)
Accepted packet rate average = 0.152094
	minimum = 0 (at node 15)
	maximum = 0.250889 (at node 8)
Injected flit rate average = 0.161081
	minimum = 0 (at node 15)
	maximum = 0.372964 (at node 22)
Accepted flit rate average= 0.161081
	minimum = 0 (at node 15)
	maximum = 0.250889 (at node 8)
Injected packet length average = 1.05909
Accepted packet length average = 1.05909
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0484 (69 samples)
	minimum = 5 (69 samples)
	maximum = 247.246 (69 samples)
Network latency average = 21.639 (69 samples)
	minimum = 5 (69 samples)
	maximum = 244.87 (69 samples)
Flit latency average = 20.7559 (69 samples)
	minimum = 5 (69 samples)
	maximum = 244.319 (69 samples)
Fragmentation average = 0.00236367 (69 samples)
	minimum = 0 (69 samples)
	maximum = 67.7246 (69 samples)
Injected packet rate average = 0.0702873 (69 samples)
	minimum = 0.0233748 (69 samples)
	maximum = 0.194231 (69 samples)
Accepted packet rate average = 0.0702873 (69 samples)
	minimum = 0.0228294 (69 samples)
	maximum = 0.110572 (69 samples)
Injected flit rate average = 0.0748432 (69 samples)
	minimum = 0.0302477 (69 samples)
	maximum = 0.194411 (69 samples)
Accepted flit rate average = 0.0748432 (69 samples)
	minimum = 0.030415 (69 samples)
	maximum = 0.110572 (69 samples)
Injected packet size average = 1.06482 (69 samples)
Accepted packet size average = 1.06482 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 18 sec (558 sec)
gpgpu_simulation_rate = 452755 (inst/sec)
gpgpu_simulation_rate = 3181 (cycle/sec)
gpgpu_silicon_slowdown = 314366x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1801615
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     140.2393
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1570% 
max_total_param_size = 0
gpu_stall_dramfull = 210158
gpu_stall_icnt2sh    = 352350
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3417
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7605
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      37.4140 GB/Sec
gpu_total_sim_rate=451173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 74201
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46157, Miss = 28143, Miss_rate = 0.610, Pending_hits = 3052, Reservation_fails = 25170
	L1D_cache_core[1]: Access = 45198, Miss = 27576, Miss_rate = 0.610, Pending_hits = 2802, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 45918, Miss = 27969, Miss_rate = 0.609, Pending_hits = 2840, Reservation_fails = 21362
	L1D_cache_core[3]: Access = 45728, Miss = 27987, Miss_rate = 0.612, Pending_hits = 2846, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46000, Miss = 28019, Miss_rate = 0.609, Pending_hits = 2933, Reservation_fails = 22121
	L1D_cache_core[5]: Access = 46064, Miss = 28182, Miss_rate = 0.612, Pending_hits = 3007, Reservation_fails = 23156
	L1D_cache_core[6]: Access = 46047, Miss = 28305, Miss_rate = 0.615, Pending_hits = 2717, Reservation_fails = 23595
	L1D_cache_core[7]: Access = 46319, Miss = 28008, Miss_rate = 0.605, Pending_hits = 2896, Reservation_fails = 21803
	L1D_cache_core[8]: Access = 46448, Miss = 28498, Miss_rate = 0.614, Pending_hits = 3006, Reservation_fails = 23068
	L1D_cache_core[9]: Access = 46687, Miss = 28321, Miss_rate = 0.607, Pending_hits = 2758, Reservation_fails = 19771
	L1D_cache_core[10]: Access = 45568, Miss = 27639, Miss_rate = 0.607, Pending_hits = 2936, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 45857, Miss = 27914, Miss_rate = 0.609, Pending_hits = 2773, Reservation_fails = 21583
	L1D_cache_core[12]: Access = 46260, Miss = 27938, Miss_rate = 0.604, Pending_hits = 3228, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46081, Miss = 28052, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 20679
	L1D_cache_core[14]: Access = 46320, Miss = 28325, Miss_rate = 0.612, Pending_hits = 2952, Reservation_fails = 26140
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 420876
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 43701
	L1D_total_cache_reservation_fails = 342219
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 342064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249282
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4086239
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178012
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4160440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 249203
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51534, 24060, 13206, 13206, 13206, 13206, 13206, 13206, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 484255
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410410
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1675870	W0_Idle:13601039	W0_Scoreboard:10427605	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3283280 {8:410410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217464 {8:27183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65665600 {40:1641640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4349280 {40:108732,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1127216 	684635 	167898 	17945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25816 	1092 	205 	507746 	30476 	30945 	14000 	4576 	764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	241165 	268689 	250736 	306709 	727695 	202617 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1377 	456 	45 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5803      7703      6371      6325      5010      7086      5345      6330      4695      7453      5951      7033      5351      7228      5960
dram[1]:       6531      6056      6718      6849      6042      5707      6495      6235      5156      5062      5510      6212      5133      5109      6037      6019
dram[2]:       5721      7576      6240      7783      4978      6070      5116      7212      4628      6081      5717      7619      4917      6688      5883      7211
dram[3]:       6176      5932      6754      6628      5669      5682      6161      6223      5158      4824      5942      5472      5100      4913      5859      5912
dram[4]:       7651      5686      7599      6460      6631      4883      7092      5279      6135      4580      7089      5946      6731      5150      6804      6170
dram[5]:       6066      5843      6321      6909      5698      5661      6027      6281      4883      5062      5387      6259      4934      5062      5759      6026
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1041      1163      1024      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664662 n_nop=1611595 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05982
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1641852i bk1: 2748a 1638221i bk2: 1794a 1645413i bk3: 2280a 1643452i bk4: 2202a 1640084i bk5: 2792a 1636645i bk6: 2048a 1643890i bk7: 2616a 1640314i bk8: 2268a 1639331i bk9: 3072a 1635564i bk10: 1688a 1646023i bk11: 2224a 1642559i bk12: 1616a 1646295i bk13: 2212a 1643499i bk14: 1450a 1649936i bk15: 1944a 1647282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059822 
total_CMD = 1664662 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1504797 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1664662 
n_nop = 1611595 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.002026 
CoL_Bus_Util = 0.029911 
Either_Row_CoL_Bus_Util = 0.031879 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001828 
queue_avg = 1.009657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664662 n_nop=1606147 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06708
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1638009i bk1: 2840a 1636592i bk2: 2126a 1643100i bk3: 2296a 1643130i bk4: 2632a 1634692i bk5: 2872a 1634607i bk6: 2496a 1640640i bk7: 2636a 1640169i bk8: 2970a 1633872i bk9: 3128a 1632954i bk10: 2176a 1641507i bk11: 2232a 1641363i bk12: 2012a 1642765i bk13: 2264a 1641792i bk14: 1792a 1646999i bk15: 1952a 1645990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.067080 
total_CMD = 1664662 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1493357 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1664662 
n_nop = 1606147 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001652 
CoL_Bus_Util = 0.033540 
Either_Row_CoL_Bus_Util = 0.035151 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001162 
queue_avg = 1.227580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664662 n_nop=1611469 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05991
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1637284i bk1: 2088a 1641197i bk2: 2296a 1643071i bk3: 1770a 1644932i bk4: 2808a 1636537i bk5: 2202a 1639138i bk6: 2640a 1641679i bk7: 2024a 1643138i bk8: 3078a 1635392i bk9: 2270a 1639219i bk10: 2308a 1643554i bk11: 1594a 1644935i bk12: 2216a 1642706i bk13: 1640a 1646638i bk14: 1972a 1646919i bk15: 1418a 1650169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059905 
total_CMD = 1664662 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1504690 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1664662 
n_nop = 1611469 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002046 
CoL_Bus_Util = 0.029953 
Either_Row_CoL_Bus_Util = 0.031954 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001391 
queue_avg = 1.007722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664662 n_nop=1606046 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06718
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1636439i bk1: 2490a 1637563i bk2: 2320a 1642062i bk3: 2102a 1642426i bk4: 2872a 1634566i bk5: 2644a 1635292i bk6: 2664a 1640553i bk7: 2466a 1640297i bk8: 3128a 1634205i bk9: 2982a 1633144i bk10: 2320a 1641400i bk11: 2084a 1640774i bk12: 2264a 1641254i bk13: 2014a 1642809i bk14: 1984a 1646444i bk15: 1768a 1646674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.067178 
total_CMD = 1664662 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1493459 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1664662 
n_nop = 1606046 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001665 
CoL_Bus_Util = 0.033589 
Either_Row_CoL_Bus_Util = 0.035212 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001194 
queue_avg = 1.225921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664662 n_nop=1611801 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05961
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1641504i bk1: 2718a 1638404i bk2: 1816a 1645659i bk3: 2272a 1644205i bk4: 2178a 1640722i bk5: 2800a 1637659i bk6: 2044a 1642805i bk7: 2616a 1641405i bk8: 2232a 1639877i bk9: 3074a 1635673i bk10: 1660a 1646247i bk11: 2220a 1642444i bk12: 1632a 1646359i bk13: 2212a 1642208i bk14: 1436a 1649663i bk15: 1940a 1647134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.059606 
total_CMD = 1664662 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1505529 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1664662 
n_nop = 1611801 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001987 
CoL_Bus_Util = 0.029803 
Either_Row_CoL_Bus_Util = 0.031755 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001116 
queue_avg = 0.990464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.990464
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664662 n_nop=1606594 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06657
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1637492i bk1: 2728a 1637472i bk2: 2124a 1643404i bk3: 2296a 1642949i bk4: 2620a 1635944i bk5: 2848a 1635270i bk6: 2500a 1641299i bk7: 2644a 1639399i bk8: 2942a 1634994i bk9: 3104a 1633843i bk10: 2090a 1643362i bk11: 2232a 1641088i bk12: 2014a 1642743i bk13: 2240a 1641451i bk14: 1770a 1647378i bk15: 1952a 1645678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066571 
total_CMD = 1664662 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1495238 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1664662 
n_nop = 1606594 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001629 
CoL_Bus_Util = 0.033285 
Either_Row_CoL_Bus_Util = 0.034883 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000913 
queue_avg = 1.211690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157574, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 183386, Miss = 19904, Miss_rate = 0.109, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 172030, Miss = 18992, Miss_rate = 0.110, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 190678, Miss = 20220, Miss_rate = 0.106, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 181552, Miss = 20100, Miss_rate = 0.111, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158260, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 189114, Miss = 20392, Miss_rate = 0.108, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 174252, Miss = 18904, Miss_rate = 0.108, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 155972, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 182190, Miss = 19860, Miss_rate = 0.109, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 173094, Miss = 18866, Miss_rate = 0.109, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 188324, Miss = 20044, Miss_rate = 0.106, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2106426
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1068
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1321549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96935
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1641640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108732
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2106426
icnt_total_pkts_simt_to_mem=793632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2721997
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2899858
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 9)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 9)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7948 (70 samples)
	minimum = 5 (70 samples)
	maximum = 243.886 (70 samples)
Network latency average = 21.4025 (70 samples)
	minimum = 5 (70 samples)
	maximum = 241.457 (70 samples)
Flit latency average = 20.5308 (70 samples)
	minimum = 5 (70 samples)
	maximum = 240.9 (70 samples)
Fragmentation average = 0.0023299 (70 samples)
	minimum = 0 (70 samples)
	maximum = 66.7571 (70 samples)
Injected packet rate average = 0.0692869 (70 samples)
	minimum = 0.0230409 (70 samples)
	maximum = 0.19148 (70 samples)
Accepted packet rate average = 0.0692869 (70 samples)
	minimum = 0.0225033 (70 samples)
	maximum = 0.109069 (70 samples)
Injected flit rate average = 0.073778 (70 samples)
	minimum = 0.0298156 (70 samples)
	maximum = 0.191665 (70 samples)
Accepted flit rate average = 0.073778 (70 samples)
	minimum = 0.0299805 (70 samples)
	maximum = 0.109069 (70 samples)
Injected packet size average = 1.06482 (70 samples)
Accepted packet size average = 1.06482 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 20 sec (560 sec)
gpgpu_simulation_rate = 451173 (inst/sec)
gpgpu_simulation_rate = 3217 (cycle/sec)
gpgpu_silicon_slowdown = 310848x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
gpu_sim_cycle = 25524
gpu_sim_insn = 157440
gpu_ipc =       6.1683
gpu_tot_sim_cycle = 1827139
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     138.3664
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8118% 
max_total_param_size = 0
gpu_stall_dramfull = 210158
gpu_stall_icnt2sh    = 352350
partiton_level_parallism =       0.0491
partiton_level_parallism_total  =       0.3376
partiton_level_parallism_util =       1.0113
partiton_level_parallism_util_total  =       1.7578
L2_BW  =       5.6668 GB/Sec
L2_BW_total  =      36.9705 GB/Sec
gpu_total_sim_rate=449049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 74823
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46236, Miss = 28191, Miss_rate = 0.610, Pending_hits = 3052, Reservation_fails = 25170
	L1D_cache_core[1]: Access = 45277, Miss = 27624, Miss_rate = 0.610, Pending_hits = 2802, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 45997, Miss = 28017, Miss_rate = 0.609, Pending_hits = 2840, Reservation_fails = 21362
	L1D_cache_core[3]: Access = 45728, Miss = 27987, Miss_rate = 0.612, Pending_hits = 2846, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46000, Miss = 28019, Miss_rate = 0.609, Pending_hits = 2933, Reservation_fails = 22121
	L1D_cache_core[5]: Access = 46064, Miss = 28182, Miss_rate = 0.612, Pending_hits = 3007, Reservation_fails = 23156
	L1D_cache_core[6]: Access = 46047, Miss = 28305, Miss_rate = 0.615, Pending_hits = 2717, Reservation_fails = 23595
	L1D_cache_core[7]: Access = 46319, Miss = 28008, Miss_rate = 0.605, Pending_hits = 2896, Reservation_fails = 21803
	L1D_cache_core[8]: Access = 46448, Miss = 28498, Miss_rate = 0.614, Pending_hits = 3006, Reservation_fails = 23068
	L1D_cache_core[9]: Access = 46687, Miss = 28321, Miss_rate = 0.607, Pending_hits = 2758, Reservation_fails = 19771
	L1D_cache_core[10]: Access = 45647, Miss = 27687, Miss_rate = 0.607, Pending_hits = 2936, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 45936, Miss = 27962, Miss_rate = 0.609, Pending_hits = 2773, Reservation_fails = 21583
	L1D_cache_core[12]: Access = 46339, Miss = 27986, Miss_rate = 0.604, Pending_hits = 3228, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46160, Miss = 28100, Miss_rate = 0.609, Pending_hits = 2955, Reservation_fails = 20679
	L1D_cache_core[14]: Access = 46399, Miss = 28373, Miss_rate = 0.612, Pending_hits = 2952, Reservation_fails = 26140
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 421260
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 43701
	L1D_total_cache_reservation_fails = 342219
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 342064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4090497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74823
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 513024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178260
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4165320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 249203
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52740, 24060, 13206, 13206, 13206, 13206, 13206, 13206, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 486047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410794
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676278	W0_Idle:13897749	W0_Scoreboard:10528461	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3286352 {8:410794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222440 {8:27805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65727040 {40:1643176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4448800 {40:111220,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1129248 	684635 	167898 	17945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26432 	1098 	205 	508378 	30476 	30945 	14000 	4576 	764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243197 	268689 	250736 	306709 	727695 	202617 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1404 	456 	45 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5803      7703      6371      6325      5010      7086      5345      6330      4695      7453      5951      7033      5351      7228      5978
dram[1]:       6537      6056      6724      6849      6047      5707      6501      6235      5161      5062      5513      6212      5133      5109      6064      6038
dram[2]:       5721      7576      6240      7783      4978      6070      5116      7212      4628      6081      5717      7619      4917      6688      5901      7211
dram[3]:       6176      5938      6754      6635      5669      5687      6161      6229      5158      4828      5942      5474      5100      4913      5877      5946
dram[4]:       7651      5686      7599      6460      6631      4883      7092      5279      6135      4580      7089      5946      6731      5150      6804      6191
dram[5]:       6073      5843      6327      6909      5704      5661      6032      6281      4887      5062      5390      6259      4934      5062      5786      6047
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1041      1163      1024      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1197       891      1193      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1688246 n_nop=1635179 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05899
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1665436i bk1: 2748a 1661805i bk2: 1794a 1668997i bk3: 2280a 1667036i bk4: 2202a 1663668i bk5: 2792a 1660229i bk6: 2048a 1667474i bk7: 2616a 1663898i bk8: 2268a 1662915i bk9: 3072a 1659148i bk10: 1688a 1669607i bk11: 2224a 1666143i bk12: 1616a 1669879i bk13: 2212a 1667083i bk14: 1450a 1673520i bk15: 1944a 1670866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058987 
total_CMD = 1688246 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1528381 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1688246 
n_nop = 1635179 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001997 
CoL_Bus_Util = 0.029493 
Either_Row_CoL_Bus_Util = 0.031433 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001828 
queue_avg = 0.995552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.995552
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1688246 n_nop=1629731 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06614
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1661593i bk1: 2840a 1660176i bk2: 2126a 1666684i bk3: 2296a 1666714i bk4: 2632a 1658276i bk5: 2872a 1658191i bk6: 2496a 1664224i bk7: 2636a 1663753i bk8: 2970a 1657456i bk9: 3128a 1656538i bk10: 2176a 1665091i bk11: 2232a 1664947i bk12: 2012a 1666349i bk13: 2264a 1665376i bk14: 1792a 1670583i bk15: 1952a 1669574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.066143 
total_CMD = 1688246 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1516941 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1688246 
n_nop = 1629731 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001629 
CoL_Bus_Util = 0.033072 
Either_Row_CoL_Bus_Util = 0.034660 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001162 
queue_avg = 1.210431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21043
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1688246 n_nop=1635053 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05907
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1660868i bk1: 2088a 1664781i bk2: 2296a 1666655i bk3: 1770a 1668516i bk4: 2808a 1660121i bk5: 2202a 1662722i bk6: 2640a 1665263i bk7: 2024a 1666722i bk8: 3078a 1658976i bk9: 2270a 1662803i bk10: 2308a 1667138i bk11: 1594a 1668519i bk12: 2216a 1666290i bk13: 1640a 1670222i bk14: 1972a 1670503i bk15: 1418a 1673753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059068 
total_CMD = 1688246 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1528274 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1688246 
n_nop = 1635053 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002017 
CoL_Bus_Util = 0.029534 
Either_Row_CoL_Bus_Util = 0.031508 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001391 
queue_avg = 0.993644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.993644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1688246 n_nop=1629630 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06624
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1660023i bk1: 2490a 1661147i bk2: 2320a 1665646i bk3: 2102a 1666010i bk4: 2872a 1658150i bk5: 2644a 1658876i bk6: 2664a 1664137i bk7: 2466a 1663881i bk8: 3128a 1657789i bk9: 2982a 1656728i bk10: 2320a 1664984i bk11: 2084a 1664358i bk12: 2264a 1664838i bk13: 2014a 1666393i bk14: 1984a 1670028i bk15: 1768a 1670258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.066239 
total_CMD = 1688246 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1517043 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1688246 
n_nop = 1629630 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001642 
CoL_Bus_Util = 0.033120 
Either_Row_CoL_Bus_Util = 0.034720 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001194 
queue_avg = 1.208795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1688246 n_nop=1635385 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05877
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1665088i bk1: 2718a 1661988i bk2: 1816a 1669243i bk3: 2272a 1667789i bk4: 2178a 1664306i bk5: 2800a 1661243i bk6: 2044a 1666389i bk7: 2616a 1664989i bk8: 2232a 1663461i bk9: 3074a 1659257i bk10: 1660a 1669831i bk11: 2220a 1666028i bk12: 1632a 1669943i bk13: 2212a 1665792i bk14: 1436a 1673247i bk15: 1940a 1670718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.058773 
total_CMD = 1688246 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1529113 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1688246 
n_nop = 1635385 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.029387 
Either_Row_CoL_Bus_Util = 0.031311 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001116 
queue_avg = 0.976628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1688246 n_nop=1630178 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06564
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1661076i bk1: 2728a 1661056i bk2: 2124a 1666988i bk3: 2296a 1666533i bk4: 2620a 1659528i bk5: 2848a 1658854i bk6: 2500a 1664883i bk7: 2644a 1662983i bk8: 2942a 1658578i bk9: 3104a 1657427i bk10: 2090a 1666946i bk11: 2232a 1664672i bk12: 2014a 1666327i bk13: 2240a 1665035i bk14: 1770a 1670962i bk15: 1952a 1669262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 1688246 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1518822 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1688246 
n_nop = 1630178 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001606 
CoL_Bus_Util = 0.032820 
Either_Row_CoL_Bus_Util = 0.034395 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000913 
queue_avg = 1.194763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157798, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 183762, Miss = 19904, Miss_rate = 0.108, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 172640, Miss = 18992, Miss_rate = 0.110, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 191054, Miss = 20220, Miss_rate = 0.106, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 181864, Miss = 20100, Miss_rate = 0.111, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158452, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 189426, Miss = 20392, Miss_rate = 0.108, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 174888, Miss = 18904, Miss_rate = 0.108, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156164, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 182518, Miss = 19860, Miss_rate = 0.109, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 173728, Miss = 18866, Miss_rate = 0.109, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 188652, Miss = 20044, Miss_rate = 0.106, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2110946
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1066
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1323085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99423
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1643176
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2110946
icnt_total_pkts_simt_to_mem=795134
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05057
	minimum = 5
	maximum = 10
Network latency average = 5.05057
	minimum = 5
	maximum = 10
Slowest packet = 2722048
Flit latency average = 5.01196
	minimum = 5
	maximum = 10
Slowest flit = 2900060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00837846
	minimum = 0 (at node 3)
	maximum = 0.0249177 (at node 22)
Accepted packet rate average = 0.00837846
	minimum = 0 (at node 3)
	maximum = 0.0221752 (at node 0)
Injected flit rate average = 0.00873833
	minimum = 0 (at node 3)
	maximum = 0.0249177 (at node 22)
Accepted flit rate average= 0.00873833
	minimum = 0 (at node 3)
	maximum = 0.0221752 (at node 0)
Injected packet length average = 1.04295
Accepted packet length average = 1.04295
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5449 (71 samples)
	minimum = 5 (71 samples)
	maximum = 240.592 (71 samples)
Network latency average = 21.1722 (71 samples)
	minimum = 5 (71 samples)
	maximum = 238.197 (71 samples)
Flit latency average = 20.3122 (71 samples)
	minimum = 5 (71 samples)
	maximum = 237.648 (71 samples)
Fragmentation average = 0.00229709 (71 samples)
	minimum = 0 (71 samples)
	maximum = 65.8169 (71 samples)
Injected packet rate average = 0.0684291 (71 samples)
	minimum = 0.0227164 (71 samples)
	maximum = 0.189134 (71 samples)
Accepted packet rate average = 0.0684291 (71 samples)
	minimum = 0.0221863 (71 samples)
	maximum = 0.107845 (71 samples)
Injected flit rate average = 0.0728619 (71 samples)
	minimum = 0.0293956 (71 samples)
	maximum = 0.189317 (71 samples)
Accepted flit rate average = 0.0728619 (71 samples)
	minimum = 0.0295583 (71 samples)
	maximum = 0.107845 (71 samples)
Injected packet size average = 1.06478 (71 samples)
Accepted packet size average = 1.06478 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 23 sec (563 sec)
gpgpu_simulation_rate = 449049 (inst/sec)
gpgpu_simulation_rate = 3245 (cycle/sec)
gpgpu_silicon_slowdown = 308166x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
gpu_sim_cycle = 4752
gpu_sim_insn = 1523712
gpu_ipc =     320.6465
gpu_tot_sim_cycle = 1831891
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     138.8392
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.4418% 
gpu_tot_occupancy = 30.9319% 
max_total_param_size = 0
gpu_stall_dramfull = 213737
gpu_stall_icnt2sh    = 356745
partiton_level_parallism =       0.7904
partiton_level_parallism_total  =       0.3388
partiton_level_parallism_util =       1.7642
partiton_level_parallism_util_total  =       1.7579
L2_BW  =      87.3805 GB/Sec
L2_BW_total  =      37.1013 GB/Sec
gpu_total_sim_rate=449361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 75785
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46492, Miss = 28367, Miss_rate = 0.610, Pending_hits = 3068, Reservation_fails = 25368
	L1D_cache_core[1]: Access = 45533, Miss = 27784, Miss_rate = 0.610, Pending_hits = 2834, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46253, Miss = 28193, Miss_rate = 0.610, Pending_hits = 2856, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46048, Miss = 28195, Miss_rate = 0.612, Pending_hits = 2878, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46320, Miss = 28227, Miss_rate = 0.609, Pending_hits = 2965, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46384, Miss = 28390, Miss_rate = 0.612, Pending_hits = 3039, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46367, Miss = 28513, Miss_rate = 0.615, Pending_hits = 2749, Reservation_fails = 24217
	L1D_cache_core[7]: Access = 46575, Miss = 28184, Miss_rate = 0.605, Pending_hits = 2912, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 46704, Miss = 28658, Miss_rate = 0.614, Pending_hits = 3038, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 46943, Miss = 28497, Miss_rate = 0.607, Pending_hits = 2774, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 45903, Miss = 27847, Miss_rate = 0.607, Pending_hits = 2968, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46192, Miss = 28138, Miss_rate = 0.609, Pending_hits = 2789, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 46595, Miss = 28146, Miss_rate = 0.604, Pending_hits = 3260, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46416, Miss = 28276, Miss_rate = 0.609, Pending_hits = 2971, Reservation_fails = 21004
	L1D_cache_core[14]: Access = 46655, Miss = 28533, Miss_rate = 0.612, Pending_hits = 2984, Reservation_fails = 26140
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 423948
	L1D_total_cache_miss_rate = 0.6097
	L1D_total_cache_pending_hits = 44085
	L1D_total_cache_reservation_fails = 344694
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250890
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4113599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179284
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4189384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251365
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52833, 24153, 13299, 13299, 13299, 13299, 13299, 13299, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 488095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413482
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688066	W0_Idle:13910334	W0_Scoreboard:10591612	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3307856 {8:413482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222792 {8:27849,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66157120 {40:1653928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4455840 {40:111396,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 63 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1133175 	690794 	170055 	18502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26462 	1105 	205 	511427 	30557 	31175 	14112 	4786 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243560 	269311 	251580 	307753 	735984 	204255 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1407 	461 	47 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5845      7703      6421      6325      5056      7086      5396      6330      4731      7453      5975      7033      5351      7228      6102
dram[1]:       6662      6099      6873      6911      6206      5755      6678      6291      5290      5110      5568      6236      5133      5109      6064      6151
dram[2]:       5760      7576      6285      7783      5021      6070      5165      7212      4666      6081      5740      7619      4917      6688      6042      7211
dram[3]:       6221      6059      6818      6765      5721      5837      6217      6403      5208      4961      5966      5521      5100      4913      5993      5946
dram[4]:       7651      5727      7599      6509      6631      4922      7092      5327      6135      4612      7089      5959      6731      5150      6804      6381
dram[5]:       6201      5886      6476      6968      5877      5708      6224      6327      5023      5106      5457      6274      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692636 n_nop=1639569 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05883
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1669826i bk1: 2748a 1666195i bk2: 1794a 1673387i bk3: 2280a 1671426i bk4: 2202a 1668058i bk5: 2792a 1664619i bk6: 2048a 1671864i bk7: 2616a 1668288i bk8: 2268a 1667305i bk9: 3072a 1663538i bk10: 1688a 1673997i bk11: 2224a 1670533i bk12: 1616a 1674269i bk13: 2212a 1671473i bk14: 1450a 1677910i bk15: 1944a 1675256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058834 
total_CMD = 1692636 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1532771 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1692636 
n_nop = 1639569 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001992 
CoL_Bus_Util = 0.029417 
Either_Row_CoL_Bus_Util = 0.031352 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001828 
queue_avg = 0.992970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.99297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692636 n_nop=1634121 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06597
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1665983i bk1: 2840a 1664566i bk2: 2126a 1671074i bk3: 2296a 1671104i bk4: 2632a 1662666i bk5: 2872a 1662581i bk6: 2496a 1668614i bk7: 2636a 1668143i bk8: 2970a 1661846i bk9: 3128a 1660928i bk10: 2176a 1669481i bk11: 2232a 1669337i bk12: 2012a 1670739i bk13: 2264a 1669766i bk14: 1792a 1674973i bk15: 1952a 1673964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.065972 
total_CMD = 1692636 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1521331 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1692636 
n_nop = 1634121 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001625 
CoL_Bus_Util = 0.032986 
Either_Row_CoL_Bus_Util = 0.034570 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001162 
queue_avg = 1.207292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692636 n_nop=1639443 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05892
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1665258i bk1: 2088a 1669171i bk2: 2296a 1671045i bk3: 1770a 1672906i bk4: 2808a 1664511i bk5: 2202a 1667112i bk6: 2640a 1669653i bk7: 2024a 1671112i bk8: 3078a 1663366i bk9: 2270a 1667193i bk10: 2308a 1671528i bk11: 1594a 1672909i bk12: 2216a 1670680i bk13: 1640a 1674612i bk14: 1972a 1674893i bk15: 1418a 1678143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058915 
total_CMD = 1692636 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1532664 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1692636 
n_nop = 1639443 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.002012 
CoL_Bus_Util = 0.029458 
Either_Row_CoL_Bus_Util = 0.031426 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001391 
queue_avg = 0.991067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.991067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692636 n_nop=1634020 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06607
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1664413i bk1: 2490a 1665537i bk2: 2320a 1670036i bk3: 2102a 1670400i bk4: 2872a 1662540i bk5: 2644a 1663266i bk6: 2664a 1668527i bk7: 2466a 1668271i bk8: 3128a 1662179i bk9: 2982a 1661118i bk10: 2320a 1669374i bk11: 2084a 1668748i bk12: 2264a 1669228i bk13: 2014a 1670783i bk14: 1984a 1674418i bk15: 1768a 1674648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.066067 
total_CMD = 1692636 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1521433 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1692636 
n_nop = 1634020 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001638 
CoL_Bus_Util = 0.033034 
Either_Row_CoL_Bus_Util = 0.034630 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001194 
queue_avg = 1.205660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20566
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692636 n_nop=1639775 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05862
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1669478i bk1: 2718a 1666378i bk2: 1816a 1673633i bk3: 2272a 1672179i bk4: 2178a 1668696i bk5: 2800a 1665633i bk6: 2044a 1670779i bk7: 2616a 1669379i bk8: 2232a 1667851i bk9: 3074a 1663647i bk10: 1660a 1674221i bk11: 2220a 1670418i bk12: 1632a 1674333i bk13: 2212a 1670182i bk14: 1436a 1677637i bk15: 1940a 1675108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.058621 
total_CMD = 1692636 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1533503 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1692636 
n_nop = 1639775 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001954 
CoL_Bus_Util = 0.029310 
Either_Row_CoL_Bus_Util = 0.031230 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001116 
queue_avg = 0.974095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.974095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1692636 n_nop=1634568 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06547
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1665466i bk1: 2728a 1665446i bk2: 2124a 1671378i bk3: 2296a 1670923i bk4: 2620a 1663918i bk5: 2848a 1663244i bk6: 2500a 1669273i bk7: 2644a 1667373i bk8: 2942a 1662968i bk9: 3104a 1661817i bk10: 2090a 1671336i bk11: 2232a 1669062i bk12: 2014a 1670717i bk13: 2240a 1669425i bk14: 1770a 1675352i bk15: 1952a 1673652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065471 
total_CMD = 1692636 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1523212 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1692636 
n_nop = 1634568 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001602 
CoL_Bus_Util = 0.032735 
Either_Row_CoL_Bus_Util = 0.034306 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000913 
queue_avg = 1.191664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157798, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 185194, Miss = 19904, Miss_rate = 0.107, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174016, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 192490, Miss = 20220, Miss_rate = 0.105, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 183296, Miss = 20100, Miss_rate = 0.110, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158520, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 190858, Miss = 20392, Miss_rate = 0.107, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176300, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156164, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 184042, Miss = 19860, Miss_rate = 0.108, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175104, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 190140, Miss = 20044, Miss_rate = 0.105, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2123922
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1333837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 354990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99599
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1653928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111396
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2123922
icnt_total_pkts_simt_to_mem=799914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.6486
	minimum = 5
	maximum = 997
Network latency average = 76.1852
	minimum = 5
	maximum = 997
Slowest packet = 2732822
Flit latency average = 72.5831
	minimum = 5
	maximum = 997
Slowest flit = 2911082
Fragmentation average = 0.0164953
	minimum = 0
	maximum = 184
Injected packet rate average = 0.130409
	minimum = 0 (at node 15)
	maximum = 0.320707 (at node 24)
Accepted packet rate average = 0.130409
	minimum = 0 (at node 15)
	maximum = 0.208754 (at node 3)
Injected flit rate average = 0.13839
	minimum = 0 (at node 15)
	maximum = 0.320707 (at node 24)
Accepted flit rate average= 0.13839
	minimum = 0 (at node 15)
	maximum = 0.208754 (at node 3)
Injected packet length average = 1.0612
Accepted packet length average = 1.0612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3797 (72 samples)
	minimum = 5 (72 samples)
	maximum = 251.097 (72 samples)
Network latency average = 21.9362 (72 samples)
	minimum = 5 (72 samples)
	maximum = 248.736 (72 samples)
Flit latency average = 21.0382 (72 samples)
	minimum = 5 (72 samples)
	maximum = 248.194 (72 samples)
Fragmentation average = 0.00249428 (72 samples)
	minimum = 0 (72 samples)
	maximum = 67.4583 (72 samples)
Injected packet rate average = 0.0692899 (72 samples)
	minimum = 0.0224009 (72 samples)
	maximum = 0.190961 (72 samples)
Accepted packet rate average = 0.0692899 (72 samples)
	minimum = 0.0218782 (72 samples)
	maximum = 0.109247 (72 samples)
Injected flit rate average = 0.0737721 (72 samples)
	minimum = 0.0289874 (72 samples)
	maximum = 0.191142 (72 samples)
Accepted flit rate average = 0.0737721 (72 samples)
	minimum = 0.0291478 (72 samples)
	maximum = 0.109247 (72 samples)
Injected packet size average = 1.06469 (72 samples)
Accepted packet size average = 1.06469 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 26 sec (566 sec)
gpgpu_simulation_rate = 449361 (inst/sec)
gpgpu_simulation_rate = 3236 (cycle/sec)
gpgpu_silicon_slowdown = 309023x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1858346
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     136.8735
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8876% 
max_total_param_size = 0
gpu_stall_dramfull = 213737
gpu_stall_icnt2sh    = 356745
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3340
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7578
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      36.5756 GB/Sec
gpu_total_sim_rate=447813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 75797
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46492, Miss = 28367, Miss_rate = 0.610, Pending_hits = 3068, Reservation_fails = 25368
	L1D_cache_core[1]: Access = 45533, Miss = 27784, Miss_rate = 0.610, Pending_hits = 2834, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46253, Miss = 28193, Miss_rate = 0.610, Pending_hits = 2856, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46048, Miss = 28195, Miss_rate = 0.612, Pending_hits = 2878, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46320, Miss = 28227, Miss_rate = 0.609, Pending_hits = 2965, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46384, Miss = 28390, Miss_rate = 0.612, Pending_hits = 3039, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46367, Miss = 28513, Miss_rate = 0.615, Pending_hits = 2749, Reservation_fails = 24217
	L1D_cache_core[7]: Access = 46606, Miss = 28200, Miss_rate = 0.605, Pending_hits = 2912, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 46704, Miss = 28658, Miss_rate = 0.614, Pending_hits = 3038, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 46943, Miss = 28497, Miss_rate = 0.607, Pending_hits = 2774, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 45903, Miss = 27847, Miss_rate = 0.607, Pending_hits = 2968, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46192, Miss = 28138, Miss_rate = 0.609, Pending_hits = 2789, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 46595, Miss = 28146, Miss_rate = 0.604, Pending_hits = 3260, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46416, Miss = 28276, Miss_rate = 0.609, Pending_hits = 2971, Reservation_fails = 21004
	L1D_cache_core[14]: Access = 46655, Miss = 28533, Miss_rate = 0.612, Pending_hits = 2984, Reservation_fails = 26140
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 423964
	L1D_total_cache_miss_rate = 0.6097
	L1D_total_cache_pending_hits = 44085
	L1D_total_cache_reservation_fails = 344694
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4115259
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75797
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179299
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4191056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251365
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52833, 24153, 13299, 13299, 13299, 13299, 13299, 13299, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 488599
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413498
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688066	W0_Idle:13940523	W0_Scoreboard:10611382	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3307984 {8:413498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222888 {8:27861,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66159680 {40:1653992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4457760 {40:111444,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1133269 	690794 	170055 	18502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26474 	1105 	205 	511458 	30557 	31175 	14112 	4786 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243654 	269311 	251580 	307753 	735984 	204255 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1416 	462 	47 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5849      7703      6421      6325      5056      7086      5396      6330      4731      7453      5975      7033      5351      7228      6102
dram[1]:       6662      6099      6873      6911      6206      5755      6678      6291      5290      5110      5568      6236      5133      5109      6064      6151
dram[2]:       5764      7576      6285      7783      5021      6070      5165      7212      4666      6081      5740      7619      4917      6688      6042      7211
dram[3]:       6221      6059      6818      6765      5721      5837      6217      6403      5208      4961      5966      5521      5100      4913      5993      5946
dram[4]:       7651      5730      7599      6509      6631      4922      7092      5327      6135      4612      7089      5959      6731      5150      6804      6381
dram[5]:       6201      5886      6476      6968      5877      5708      6224      6327      5023      5106      5457      6274      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1717080 n_nop=1664013 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.058
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1694270i bk1: 2748a 1690639i bk2: 1794a 1697831i bk3: 2280a 1695870i bk4: 2202a 1692502i bk5: 2792a 1689063i bk6: 2048a 1696308i bk7: 2616a 1692732i bk8: 2268a 1691749i bk9: 3072a 1687982i bk10: 1688a 1698441i bk11: 2224a 1694977i bk12: 1616a 1698713i bk13: 2212a 1695917i bk14: 1450a 1702354i bk15: 1944a 1699700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057996 
total_CMD = 1717080 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1557215 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1717080 
n_nop = 1664013 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.028998 
Either_Row_CoL_Bus_Util = 0.030905 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001828 
queue_avg = 0.978834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.978834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1717080 n_nop=1658565 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06503
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1690427i bk1: 2840a 1689010i bk2: 2126a 1695518i bk3: 2296a 1695548i bk4: 2632a 1687110i bk5: 2872a 1687025i bk6: 2496a 1693058i bk7: 2636a 1692587i bk8: 2970a 1686290i bk9: 3128a 1685372i bk10: 2176a 1693925i bk11: 2232a 1693781i bk12: 2012a 1695183i bk13: 2264a 1694210i bk14: 1792a 1699417i bk15: 1952a 1698408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.065032 
total_CMD = 1717080 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1545775 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1717080 
n_nop = 1658565 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001602 
CoL_Bus_Util = 0.032516 
Either_Row_CoL_Bus_Util = 0.034078 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001162 
queue_avg = 1.190105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1717080 n_nop=1663887 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05808
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1689702i bk1: 2088a 1693615i bk2: 2296a 1695489i bk3: 1770a 1697350i bk4: 2808a 1688955i bk5: 2202a 1691556i bk6: 2640a 1694097i bk7: 2024a 1695556i bk8: 3078a 1687810i bk9: 2270a 1691637i bk10: 2308a 1695972i bk11: 1594a 1697353i bk12: 2216a 1695124i bk13: 1640a 1699056i bk14: 1972a 1699337i bk15: 1418a 1702587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058077 
total_CMD = 1717080 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1557108 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1717080 
n_nop = 1663887 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001984 
CoL_Bus_Util = 0.029038 
Either_Row_CoL_Bus_Util = 0.030979 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001391 
queue_avg = 0.976959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976959
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1717080 n_nop=1658464 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06513
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1688857i bk1: 2490a 1689981i bk2: 2320a 1694480i bk3: 2102a 1694844i bk4: 2872a 1686984i bk5: 2644a 1687710i bk6: 2664a 1692971i bk7: 2466a 1692715i bk8: 3128a 1686623i bk9: 2982a 1685562i bk10: 2320a 1693818i bk11: 2084a 1693192i bk12: 2264a 1693672i bk13: 2014a 1695227i bk14: 1984a 1698862i bk15: 1768a 1699092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.065127 
total_CMD = 1717080 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1545877 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1717080 
n_nop = 1658464 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001614 
CoL_Bus_Util = 0.032563 
Either_Row_CoL_Bus_Util = 0.034137 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001194 
queue_avg = 1.188497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1717080 n_nop=1664219 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05779
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1693922i bk1: 2718a 1690822i bk2: 1816a 1698077i bk3: 2272a 1696623i bk4: 2178a 1693140i bk5: 2800a 1690077i bk6: 2044a 1695223i bk7: 2616a 1693823i bk8: 2232a 1692295i bk9: 3074a 1688091i bk10: 1660a 1698665i bk11: 2220a 1694862i bk12: 1632a 1698777i bk13: 2212a 1694626i bk14: 1436a 1702081i bk15: 1940a 1699552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.057786 
total_CMD = 1717080 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1557947 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1717080 
n_nop = 1664219 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001927 
CoL_Bus_Util = 0.028893 
Either_Row_CoL_Bus_Util = 0.030785 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001116 
queue_avg = 0.960228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.960228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1717080 n_nop=1659012 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06454
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1689910i bk1: 2728a 1689890i bk2: 2124a 1695822i bk3: 2296a 1695367i bk4: 2620a 1688362i bk5: 2848a 1687688i bk6: 2500a 1693717i bk7: 2644a 1691817i bk8: 2942a 1687412i bk9: 3104a 1686261i bk10: 2090a 1695780i bk11: 2232a 1693506i bk12: 2014a 1695161i bk13: 2240a 1693869i bk14: 1770a 1699796i bk15: 1952a 1698096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064539 
total_CMD = 1717080 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1547656 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1717080 
n_nop = 1659012 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001579 
CoL_Bus_Util = 0.032269 
Either_Row_CoL_Bus_Util = 0.033818 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000913 
queue_avg = 1.174700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157806, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 185228, Miss = 19904, Miss_rate = 0.107, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174024, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 192490, Miss = 20220, Miss_rate = 0.105, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 183334, Miss = 20100, Miss_rate = 0.110, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158520, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 190866, Miss = 20392, Miss_rate = 0.107, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176300, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156172, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 184072, Miss = 19860, Miss_rate = 0.108, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175112, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 190140, Miss = 20044, Miss_rate = 0.105, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2124064
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1333901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99647
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1653992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358598
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111444
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2124064
icnt_total_pkts_simt_to_mem=799972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2744688
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2923836
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 7)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 7)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1321 (73 samples)
	minimum = 5 (73 samples)
	maximum = 247.822 (73 samples)
Network latency average = 21.7053 (73 samples)
	minimum = 5 (73 samples)
	maximum = 245.411 (73 samples)
Flit latency average = 20.8185 (73 samples)
	minimum = 5 (73 samples)
	maximum = 244.863 (73 samples)
Fragmentation average = 0.00246012 (73 samples)
	minimum = 0 (73 samples)
	maximum = 66.5342 (73 samples)
Injected packet rate average = 0.0683443 (73 samples)
	minimum = 0.022094 (73 samples)
	maximum = 0.188367 (73 samples)
Accepted packet rate average = 0.0683443 (73 samples)
	minimum = 0.0215785 (73 samples)
	maximum = 0.107824 (73 samples)
Injected flit rate average = 0.0727653 (73 samples)
	minimum = 0.0285903 (73 samples)
	maximum = 0.188553 (73 samples)
Accepted flit rate average = 0.0727653 (73 samples)
	minimum = 0.0287485 (73 samples)
	maximum = 0.107824 (73 samples)
Injected packet size average = 1.06469 (73 samples)
Accepted packet size average = 1.06469 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 28 sec (568 sec)
gpgpu_simulation_rate = 447813 (inst/sec)
gpgpu_simulation_rate = 3271 (cycle/sec)
gpgpu_silicon_slowdown = 305716x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
gpu_sim_cycle = 25525
gpu_sim_insn = 137760
gpu_ipc =       5.3971
gpu_tot_sim_cycle = 1883871
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     135.0921
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.5963% 
max_total_param_size = 0
gpu_stall_dramfull = 213737
gpu_stall_icnt2sh    = 356745
partiton_level_parallism =       0.0424
partiton_level_parallism_total  =       0.3300
partiton_level_parallism_util =       1.0093
partiton_level_parallism_util_total  =       1.7555
L2_BW  =       4.8818 GB/Sec
L2_BW_total  =      36.1461 GB/Sec
gpu_total_sim_rate=446484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 76342
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46492, Miss = 28367, Miss_rate = 0.610, Pending_hits = 3068, Reservation_fails = 25368
	L1D_cache_core[1]: Access = 45533, Miss = 27784, Miss_rate = 0.610, Pending_hits = 2834, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46253, Miss = 28193, Miss_rate = 0.610, Pending_hits = 2856, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46048, Miss = 28195, Miss_rate = 0.612, Pending_hits = 2878, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46320, Miss = 28227, Miss_rate = 0.609, Pending_hits = 2965, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46384, Miss = 28390, Miss_rate = 0.612, Pending_hits = 3039, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46367, Miss = 28513, Miss_rate = 0.615, Pending_hits = 2749, Reservation_fails = 24217
	L1D_cache_core[7]: Access = 46606, Miss = 28200, Miss_rate = 0.605, Pending_hits = 2912, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 46783, Miss = 28690, Miss_rate = 0.613, Pending_hits = 3038, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47022, Miss = 28553, Miss_rate = 0.607, Pending_hits = 2774, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 45982, Miss = 27895, Miss_rate = 0.607, Pending_hits = 2968, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46271, Miss = 28186, Miss_rate = 0.609, Pending_hits = 2789, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 46674, Miss = 28194, Miss_rate = 0.604, Pending_hits = 3260, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46495, Miss = 28324, Miss_rate = 0.609, Pending_hits = 2971, Reservation_fails = 21004
	L1D_cache_core[14]: Access = 46734, Miss = 28581, Miss_rate = 0.612, Pending_hits = 2984, Reservation_fails = 26140
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 424292
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 44085
	L1D_total_cache_reservation_fails = 344694
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250959
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4118984
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76342
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 251049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4195326

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251365
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52833, 24153, 13299, 13299, 13299, 13299, 13299, 13299, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 490167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413818
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1688423	W0_Idle:14198301	W0_Scoreboard:10697563	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3310544 {8:413818,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227248 {8:28406,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66210880 {40:1655272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4544960 {40:113624,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1134983 	690794 	170055 	18502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27014 	1110 	205 	511995 	30557 	31175 	14112 	4786 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	245368 	269311 	251580 	307753 	735984 	204255 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1447 	462 	47 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      5881      7703      6427      6325      5061      7086      5401      6330      4736      7453      5977      7033      5351      7228      6102
dram[1]:       6662      6114      6873      6911      6206      5755      6678      6291      5290      5110      5568      6236      5133      5109      6064      6151
dram[2]:       5792      7576      6291      7783      5026      6070      5170      7212      4671      6081      5742      7619      4917      6688      6042      7211
dram[3]:       6235      6059      6818      6765      5721      5837      6217      6403      5208      4961      5966      5521      5100      4913      5993      5946
dram[4]:       7651      5758      7599      6515      6631      4927      7092      5332      6135      4617      7089      5961      6731      5150      6804      6381
dram[5]:       6201      5901      6476      6968      5877      5708      6224      6327      5023      5106      5457      6274      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740665 n_nop=1687598 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05721
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1717855i bk1: 2748a 1714224i bk2: 1794a 1721416i bk3: 2280a 1719455i bk4: 2202a 1716087i bk5: 2792a 1712648i bk6: 2048a 1719893i bk7: 2616a 1716317i bk8: 2268a 1715334i bk9: 3072a 1711567i bk10: 1688a 1722026i bk11: 2224a 1718562i bk12: 1616a 1722298i bk13: 2212a 1719502i bk14: 1450a 1725939i bk15: 1944a 1723285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057210 
total_CMD = 1740665 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1580800 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1740665 
n_nop = 1687598 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001937 
CoL_Bus_Util = 0.028605 
Either_Row_CoL_Bus_Util = 0.030487 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001828 
queue_avg = 0.965572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740665 n_nop=1682150 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06415
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1714012i bk1: 2840a 1712595i bk2: 2126a 1719103i bk3: 2296a 1719133i bk4: 2632a 1710695i bk5: 2872a 1710610i bk6: 2496a 1716643i bk7: 2636a 1716172i bk8: 2970a 1709875i bk9: 3128a 1708957i bk10: 2176a 1717510i bk11: 2232a 1717366i bk12: 2012a 1718768i bk13: 2264a 1717795i bk14: 1792a 1723002i bk15: 1952a 1721993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.064151 
total_CMD = 1740665 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1569360 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1740665 
n_nop = 1682150 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001580 
CoL_Bus_Util = 0.032076 
Either_Row_CoL_Bus_Util = 0.033616 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001162 
queue_avg = 1.173980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17398
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740665 n_nop=1687472 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05729
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1713287i bk1: 2088a 1717200i bk2: 2296a 1719074i bk3: 1770a 1720935i bk4: 2808a 1712540i bk5: 2202a 1715141i bk6: 2640a 1717682i bk7: 2024a 1719141i bk8: 3078a 1711395i bk9: 2270a 1715222i bk10: 2308a 1719557i bk11: 1594a 1720938i bk12: 2216a 1718709i bk13: 1640a 1722641i bk14: 1972a 1722922i bk15: 1418a 1726172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057290 
total_CMD = 1740665 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1580693 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1740665 
n_nop = 1687472 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001957 
CoL_Bus_Util = 0.028645 
Either_Row_CoL_Bus_Util = 0.030559 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001391 
queue_avg = 0.963721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740665 n_nop=1682049 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06424
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1712442i bk1: 2490a 1713566i bk2: 2320a 1718065i bk3: 2102a 1718429i bk4: 2872a 1710569i bk5: 2644a 1711295i bk6: 2664a 1716556i bk7: 2466a 1716300i bk8: 3128a 1710208i bk9: 2982a 1709147i bk10: 2320a 1717403i bk11: 2084a 1716777i bk12: 2264a 1717257i bk13: 2014a 1718812i bk14: 1984a 1722447i bk15: 1768a 1722677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.064244 
total_CMD = 1740665 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1569462 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1740665 
n_nop = 1682049 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001592 
CoL_Bus_Util = 0.032122 
Either_Row_CoL_Bus_Util = 0.033674 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001194 
queue_avg = 1.172393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740665 n_nop=1687804 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.057
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1717507i bk1: 2718a 1714407i bk2: 1816a 1721662i bk3: 2272a 1720208i bk4: 2178a 1716725i bk5: 2800a 1713662i bk6: 2044a 1718808i bk7: 2616a 1717408i bk8: 2232a 1715880i bk9: 3074a 1711676i bk10: 1660a 1722250i bk11: 2220a 1718447i bk12: 1632a 1722362i bk13: 2212a 1718211i bk14: 1436a 1725666i bk15: 1940a 1723137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.057004 
total_CMD = 1740665 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1581532 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1740665 
n_nop = 1687804 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001900 
CoL_Bus_Util = 0.028502 
Either_Row_CoL_Bus_Util = 0.030368 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001116 
queue_avg = 0.947217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.947217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740665 n_nop=1682597 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06366
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1713495i bk1: 2728a 1713475i bk2: 2124a 1719407i bk3: 2296a 1718952i bk4: 2620a 1711947i bk5: 2848a 1711273i bk6: 2500a 1717302i bk7: 2644a 1715402i bk8: 2942a 1710997i bk9: 3104a 1709846i bk10: 2090a 1719365i bk11: 2232a 1717091i bk12: 2014a 1718746i bk13: 2240a 1717454i bk14: 1770a 1723381i bk15: 1952a 1721681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063664 
total_CMD = 1740665 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1571241 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1740665 
n_nop = 1682597 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001558 
CoL_Bus_Util = 0.031832 
Either_Row_CoL_Bus_Util = 0.033360 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000913 
queue_avg = 1.158784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158002, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 185920, Miss = 19904, Miss_rate = 0.107, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174192, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 192850, Miss = 20220, Miss_rate = 0.105, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 183940, Miss = 20100, Miss_rate = 0.109, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158688, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 191154, Miss = 20392, Miss_rate = 0.107, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176468, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156340, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 184672, Miss = 19860, Miss_rate = 0.108, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175304, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 190428, Miss = 20044, Miss_rate = 0.105, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2127958
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1057
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1335181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 101827
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1655272
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 359032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113624
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2127958
icnt_total_pkts_simt_to_mem=801271
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04662
	minimum = 5
	maximum = 10
Network latency average = 5.04662
	minimum = 5
	maximum = 10
Slowest packet = 2744742
Flit latency average = 5.00289
	minimum = 5
	maximum = 10
Slowest flit = 2924041
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00722023
	minimum = 0 (at node 0)
	maximum = 0.0271107 (at node 16)
Accepted packet rate average = 0.00722023
	minimum = 0 (at node 0)
	maximum = 0.0221743 (at node 10)
Injected flit rate average = 0.0075351
	minimum = 0 (at node 0)
	maximum = 0.0271107 (at node 16)
Accepted flit rate average= 0.0075351
	minimum = 0 (at node 0)
	maximum = 0.0221743 (at node 10)
Injected packet length average = 1.04361
Accepted packet length average = 1.04361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8877 (74 samples)
	minimum = 5 (74 samples)
	maximum = 244.608 (74 samples)
Network latency average = 21.4802 (74 samples)
	minimum = 5 (74 samples)
	maximum = 242.23 (74 samples)
Flit latency average = 20.6048 (74 samples)
	minimum = 5 (74 samples)
	maximum = 241.689 (74 samples)
Fragmentation average = 0.00242687 (74 samples)
	minimum = 0 (74 samples)
	maximum = 65.6351 (74 samples)
Injected packet rate average = 0.0675183 (74 samples)
	minimum = 0.0217954 (74 samples)
	maximum = 0.186188 (74 samples)
Accepted packet rate average = 0.0675183 (74 samples)
	minimum = 0.0212869 (74 samples)
	maximum = 0.106667 (74 samples)
Injected flit rate average = 0.0718838 (74 samples)
	minimum = 0.0282039 (74 samples)
	maximum = 0.186372 (74 samples)
Accepted flit rate average = 0.0718838 (74 samples)
	minimum = 0.02836 (74 samples)
	maximum = 0.106667 (74 samples)
Injected packet size average = 1.06466 (74 samples)
Accepted packet size average = 1.06466 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 30 sec (570 sec)
gpgpu_simulation_rate = 446484 (inst/sec)
gpgpu_simulation_rate = 3305 (cycle/sec)
gpgpu_silicon_slowdown = 302571x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
gpu_sim_cycle = 3817
gpu_sim_insn = 1166592
gpu_ipc =     305.6306
gpu_tot_sim_cycle = 1887688
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     135.4369
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.7613% 
gpu_tot_occupancy = 30.6475% 
max_total_param_size = 0
gpu_stall_dramfull = 215932
gpu_stall_icnt2sh    = 358544
partiton_level_parallism =       0.7396
partiton_level_parallism_total  =       0.3309
partiton_level_parallism_util =       1.6206
partiton_level_parallism_util_total  =       1.7548
L2_BW  =      81.5216 GB/Sec
L2_BW_total  =      36.2379 GB/Sec
gpu_total_sim_rate=446182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 76975
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46748, Miss = 28527, Miss_rate = 0.610, Pending_hits = 3084, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 45789, Miss = 27944, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46509, Miss = 28369, Miss_rate = 0.610, Pending_hits = 2872, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46304, Miss = 28355, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46512, Miss = 28355, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46576, Miss = 28502, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46559, Miss = 28641, Miss_rate = 0.615, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 46798, Miss = 28312, Miss_rate = 0.605, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 46975, Miss = 28818, Miss_rate = 0.613, Pending_hits = 3054, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47214, Miss = 28681, Miss_rate = 0.607, Pending_hits = 2790, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46174, Miss = 28023, Miss_rate = 0.607, Pending_hits = 2984, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46463, Miss = 28314, Miss_rate = 0.609, Pending_hits = 2805, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 46866, Miss = 28306, Miss_rate = 0.604, Pending_hits = 3276, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46687, Miss = 28452, Miss_rate = 0.609, Pending_hits = 2971, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 46926, Miss = 28693, Miss_rate = 0.611, Pending_hits = 3000, Reservation_fails = 26140
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 426292
	L1D_total_cache_miss_rate = 0.6098
	L1D_total_cache_pending_hits = 44325
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4136775
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180300
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4213750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52926, 24246, 13392, 13392, 13392, 13392, 13392, 13392, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 491735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415818
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1696695	W0_Idle:14207284	W0_Scoreboard:10748138	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3326544 {8:415818,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227560 {8:28445,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66530880 {40:1663272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4551200 {40:113780,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1139243 	693938 	172076 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27048 	1115 	205 	514630 	30605 	31175 	14143 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	245925 	270141 	252330 	308886 	742084 	204453 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1451 	464 	49 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6023      7703      6595      6325      5189      7086      5563      6330      4882      7453      6054      7033      5351      7228      6102
dram[1]:       6662      6241      6873      6947      6206      5778      6678      6322      5290      5141      5568      6253      5133      5109      6064      6151
dram[2]:       5897      7576      6431      7783      5132      6070      5314      7212      4803      6081      5814      7619      4917      6688      6042      7211
dram[3]:       6333      6059      6859      6765      5747      5837      6255      6403      5249      4961      5988      5521      5100      4913      5993      5946
dram[4]:       7651      5884      7599      6674      6631      5046      7092      5467      6135      4730      7089      5989      6731      5150      6804      6381
dram[5]:       6201      6003      6476      7011      5877      5734      6224      6364      5023      5147      5457      6289      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1744191 n_nop=1691124 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05709
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1721381i bk1: 2748a 1717750i bk2: 1794a 1724942i bk3: 2280a 1722981i bk4: 2202a 1719613i bk5: 2792a 1716174i bk6: 2048a 1723419i bk7: 2616a 1719843i bk8: 2268a 1718860i bk9: 3072a 1715093i bk10: 1688a 1725552i bk11: 2224a 1722088i bk12: 1616a 1725824i bk13: 2212a 1723028i bk14: 1450a 1729465i bk15: 1944a 1726811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057095 
total_CMD = 1744191 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1584326 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1744191 
n_nop = 1691124 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001933 
CoL_Bus_Util = 0.028547 
Either_Row_CoL_Bus_Util = 0.030425 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001828 
queue_avg = 0.963620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.96362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1744191 n_nop=1685676 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06402
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1717538i bk1: 2840a 1716121i bk2: 2126a 1722629i bk3: 2296a 1722659i bk4: 2632a 1714221i bk5: 2872a 1714136i bk6: 2496a 1720169i bk7: 2636a 1719698i bk8: 2970a 1713401i bk9: 3128a 1712483i bk10: 2176a 1721036i bk11: 2232a 1720892i bk12: 2012a 1722294i bk13: 2264a 1721321i bk14: 1792a 1726528i bk15: 1952a 1725519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.064022 
total_CMD = 1744191 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1572886 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1744191 
n_nop = 1685676 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001577 
CoL_Bus_Util = 0.032011 
Either_Row_CoL_Bus_Util = 0.033549 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001162 
queue_avg = 1.171607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1744191 n_nop=1690998 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05717
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1716813i bk1: 2088a 1720726i bk2: 2296a 1722600i bk3: 1770a 1724461i bk4: 2808a 1716066i bk5: 2202a 1718667i bk6: 2640a 1721208i bk7: 2024a 1722667i bk8: 3078a 1714921i bk9: 2270a 1718748i bk10: 2308a 1723083i bk11: 1594a 1724464i bk12: 2216a 1722235i bk13: 1640a 1726167i bk14: 1972a 1726448i bk15: 1418a 1729698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057174 
total_CMD = 1744191 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1584219 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1744191 
n_nop = 1690998 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001953 
CoL_Bus_Util = 0.028587 
Either_Row_CoL_Bus_Util = 0.030497 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001391 
queue_avg = 0.961773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.961773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1744191 n_nop=1685575 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06411
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1715968i bk1: 2490a 1717092i bk2: 2320a 1721591i bk3: 2102a 1721955i bk4: 2872a 1714095i bk5: 2644a 1714821i bk6: 2664a 1720082i bk7: 2466a 1719826i bk8: 3128a 1713734i bk9: 2982a 1712673i bk10: 2320a 1720929i bk11: 2084a 1720303i bk12: 2264a 1720783i bk13: 2014a 1722338i bk14: 1984a 1725973i bk15: 1768a 1726203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.064115 
total_CMD = 1744191 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1572988 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1744191 
n_nop = 1685575 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001589 
CoL_Bus_Util = 0.032057 
Either_Row_CoL_Bus_Util = 0.033606 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001194 
queue_avg = 1.170023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1744191 n_nop=1691330 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05689
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1721033i bk1: 2718a 1717933i bk2: 1816a 1725188i bk3: 2272a 1723734i bk4: 2178a 1720251i bk5: 2800a 1717188i bk6: 2044a 1722334i bk7: 2616a 1720934i bk8: 2232a 1719406i bk9: 3074a 1715202i bk10: 1660a 1725776i bk11: 2220a 1721973i bk12: 1632a 1725888i bk13: 2212a 1721737i bk14: 1436a 1729192i bk15: 1940a 1726663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.056888 
total_CMD = 1744191 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1585058 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1744191 
n_nop = 1691330 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001897 
CoL_Bus_Util = 0.028444 
Either_Row_CoL_Bus_Util = 0.030307 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001116 
queue_avg = 0.945302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.945302
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1744191 n_nop=1686123 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06354
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1717021i bk1: 2728a 1717001i bk2: 2124a 1722933i bk3: 2296a 1722478i bk4: 2620a 1715473i bk5: 2848a 1714799i bk6: 2500a 1720828i bk7: 2644a 1718928i bk8: 2942a 1714523i bk9: 3104a 1713372i bk10: 2090a 1722891i bk11: 2232a 1720617i bk12: 2014a 1722272i bk13: 2240a 1720980i bk14: 1770a 1726907i bk15: 1952a 1725207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063535 
total_CMD = 1744191 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1574767 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1744191 
n_nop = 1686123 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001555 
CoL_Bus_Util = 0.031768 
Either_Row_CoL_Bus_Util = 0.033292 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000913 
queue_avg = 1.156441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15644

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158002, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 187858, Miss = 19904, Miss_rate = 0.106, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174192, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 194174, Miss = 20220, Miss_rate = 0.104, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 185856, Miss = 20100, Miss_rate = 0.108, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158748, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 192426, Miss = 20392, Miss_rate = 0.106, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176528, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156340, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 186578, Miss = 19860, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175304, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 191676, Miss = 20044, Miss_rate = 0.105, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2137682
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1053
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1343181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 101983
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663272
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113780
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2137682
icnt_total_pkts_simt_to_mem=804878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.6287
	minimum = 5
	maximum = 695
Network latency average = 52.864
	minimum = 5
	maximum = 695
Slowest packet = 2753614
Flit latency average = 49.9977
	minimum = 5
	maximum = 695
Slowest flit = 2933130
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.121746
	minimum = 0 (at node 15)
	maximum = 0.507729 (at node 16)
Accepted packet rate average = 0.121746
	minimum = 0 (at node 15)
	maximum = 0.217972 (at node 2)
Injected flit rate average = 0.129353
	minimum = 0 (at node 15)
	maximum = 0.507729 (at node 16)
Accepted flit rate average= 0.129353
	minimum = 0 (at node 15)
	maximum = 0.217972 (at node 2)
Injected packet length average = 1.06249
Accepted packet length average = 1.06249
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3509 (75 samples)
	minimum = 5 (75 samples)
	maximum = 250.613 (75 samples)
Network latency average = 21.8987 (75 samples)
	minimum = 5 (75 samples)
	maximum = 248.267 (75 samples)
Flit latency average = 20.9967 (75 samples)
	minimum = 5 (75 samples)
	maximum = 247.733 (75 samples)
Fragmentation average = 0.00239451 (75 samples)
	minimum = 0 (75 samples)
	maximum = 64.76 (75 samples)
Injected packet rate average = 0.0682413 (75 samples)
	minimum = 0.0215048 (75 samples)
	maximum = 0.190475 (75 samples)
Accepted packet rate average = 0.0682413 (75 samples)
	minimum = 0.021003 (75 samples)
	maximum = 0.108151 (75 samples)
Injected flit rate average = 0.0726501 (75 samples)
	minimum = 0.0278279 (75 samples)
	maximum = 0.190656 (75 samples)
Accepted flit rate average = 0.0726501 (75 samples)
	minimum = 0.0279818 (75 samples)
	maximum = 0.108151 (75 samples)
Injected packet size average = 1.06461 (75 samples)
Accepted packet size average = 1.06461 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 33 sec (573 sec)
gpgpu_simulation_rate = 446182 (inst/sec)
gpgpu_simulation_rate = 3294 (cycle/sec)
gpgpu_silicon_slowdown = 303582x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1914143
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     133.5754
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6043% 
max_total_param_size = 0
gpu_stall_dramfull = 215932
gpu_stall_icnt2sh    = 358544
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3263
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7548
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      35.7394 GB/Sec
gpu_total_sim_rate=444665

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 76987
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46748, Miss = 28527, Miss_rate = 0.610, Pending_hits = 3084, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 45789, Miss = 27944, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46509, Miss = 28369, Miss_rate = 0.610, Pending_hits = 2872, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46304, Miss = 28355, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46543, Miss = 28371, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46576, Miss = 28502, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46559, Miss = 28641, Miss_rate = 0.615, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 46798, Miss = 28312, Miss_rate = 0.605, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 46975, Miss = 28818, Miss_rate = 0.613, Pending_hits = 3054, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47214, Miss = 28681, Miss_rate = 0.607, Pending_hits = 2790, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46174, Miss = 28023, Miss_rate = 0.607, Pending_hits = 2984, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46463, Miss = 28314, Miss_rate = 0.609, Pending_hits = 2805, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 46866, Miss = 28306, Miss_rate = 0.604, Pending_hits = 3276, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46687, Miss = 28452, Miss_rate = 0.609, Pending_hits = 2971, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 46926, Miss = 28693, Miss_rate = 0.611, Pending_hits = 3000, Reservation_fails = 26140
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 426308
	L1D_total_cache_miss_rate = 0.6098
	L1D_total_cache_pending_hits = 44325
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4138435
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76987
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180315
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4215422

Total_core_cache_fail_stats:
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52926, GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
24246, 13392, 13392, 13392, 13392, 13392, 13392, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 492239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415834
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1696695	W0_Idle:14237473	W0_Scoreboard:10767908	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3326672 {8:415834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227656 {8:28457,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66533440 {40:1663336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4553120 {40:113828,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1139337 	693938 	172076 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27060 	1115 	205 	514661 	30605 	31175 	14143 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	246019 	270141 	252330 	308886 	742084 	204453 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1461 	464 	49 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6025      7703      6597      6325      5189      7086      5563      6330      4882      7453      6054      7033      5351      7228      6102
dram[1]:       6662      6241      6873      6947      6206      5778      6678      6322      5290      5141      5568      6253      5133      5109      6064      6151
dram[2]:       5898      7576      6433      7783      5132      6070      5314      7212      4803      6081      5814      7619      4917      6688      6042      7211
dram[3]:       6333      6059      6859      6765      5747      5837      6255      6403      5249      4961      5988      5521      5100      4913      5993      5946
dram[4]:       7651      5886      7599      6675      6631      5046      7092      5467      6135      4730      7089      5989      6731      5150      6804      6381
dram[5]:       6201      6003      6476      7011      5877      5734      6224      6364      5023      5147      5457      6289      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1768635 n_nop=1715568 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05631
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1745825i bk1: 2748a 1742194i bk2: 1794a 1749386i bk3: 2280a 1747425i bk4: 2202a 1744057i bk5: 2792a 1740618i bk6: 2048a 1747863i bk7: 2616a 1744287i bk8: 2268a 1743304i bk9: 3072a 1739537i bk10: 1688a 1749996i bk11: 2224a 1746532i bk12: 1616a 1750268i bk13: 2212a 1747472i bk14: 1450a 1753909i bk15: 1944a 1751255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056306 
total_CMD = 1768635 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1608770 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1768635 
n_nop = 1715568 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001907 
CoL_Bus_Util = 0.028153 
Either_Row_CoL_Bus_Util = 0.030004 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001828 
queue_avg = 0.950302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.950302
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1768635 n_nop=1710120 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06314
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1741982i bk1: 2840a 1740565i bk2: 2126a 1747073i bk3: 2296a 1747103i bk4: 2632a 1738665i bk5: 2872a 1738580i bk6: 2496a 1744613i bk7: 2636a 1744142i bk8: 2970a 1737845i bk9: 3128a 1736927i bk10: 2176a 1745480i bk11: 2232a 1745336i bk12: 2012a 1746738i bk13: 2264a 1745765i bk14: 1792a 1750972i bk15: 1952a 1749963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.063137 
total_CMD = 1768635 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1597330 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1768635 
n_nop = 1710120 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001555 
CoL_Bus_Util = 0.031568 
Either_Row_CoL_Bus_Util = 0.033085 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001162 
queue_avg = 1.155414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15541
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1768635 n_nop=1715442 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05638
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1741257i bk1: 2088a 1745170i bk2: 2296a 1747044i bk3: 1770a 1748905i bk4: 2808a 1740510i bk5: 2202a 1743111i bk6: 2640a 1745652i bk7: 2024a 1747111i bk8: 3078a 1739365i bk9: 2270a 1743192i bk10: 2308a 1747527i bk11: 1594a 1748908i bk12: 2216a 1746679i bk13: 1640a 1750611i bk14: 1972a 1750892i bk15: 1418a 1754142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056384 
total_CMD = 1768635 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1608663 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1768635 
n_nop = 1715442 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001926 
CoL_Bus_Util = 0.028192 
Either_Row_CoL_Bus_Util = 0.030076 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001391 
queue_avg = 0.948481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.948481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1768635 n_nop=1710019 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06323
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1740412i bk1: 2490a 1741536i bk2: 2320a 1746035i bk3: 2102a 1746399i bk4: 2872a 1738539i bk5: 2644a 1739265i bk6: 2664a 1744526i bk7: 2466a 1744270i bk8: 3128a 1738178i bk9: 2982a 1737117i bk10: 2320a 1745373i bk11: 2084a 1744747i bk12: 2264a 1745227i bk13: 2014a 1746782i bk14: 1984a 1750417i bk15: 1768a 1750647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.063228 
total_CMD = 1768635 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1597432 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1768635 
n_nop = 1710019 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001567 
CoL_Bus_Util = 0.031614 
Either_Row_CoL_Bus_Util = 0.033142 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001194 
queue_avg = 1.153853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1768635 n_nop=1715774 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.0561
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1745477i bk1: 2718a 1742377i bk2: 1816a 1749632i bk3: 2272a 1748178i bk4: 2178a 1744695i bk5: 2800a 1741632i bk6: 2044a 1746778i bk7: 2616a 1745378i bk8: 2232a 1743850i bk9: 3074a 1739646i bk10: 1660a 1750220i bk11: 2220a 1746417i bk12: 1632a 1750332i bk13: 2212a 1746181i bk14: 1436a 1753636i bk15: 1940a 1751107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.056102 
total_CMD = 1768635 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1609502 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1768635 
n_nop = 1715774 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001870 
CoL_Bus_Util = 0.028051 
Either_Row_CoL_Bus_Util = 0.029888 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001116 
queue_avg = 0.932238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1768635 n_nop=1710567 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06266
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1741465i bk1: 2728a 1741445i bk2: 2124a 1747377i bk3: 2296a 1746922i bk4: 2620a 1739917i bk5: 2848a 1739243i bk6: 2500a 1745272i bk7: 2644a 1743372i bk8: 2942a 1738967i bk9: 3104a 1737816i bk10: 2090a 1747335i bk11: 2232a 1745061i bk12: 2014a 1746716i bk13: 2240a 1745424i bk14: 1770a 1751351i bk15: 1952a 1749651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062657 
total_CMD = 1768635 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1599211 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1768635 
n_nop = 1710567 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001533 
CoL_Bus_Util = 0.031329 
Either_Row_CoL_Bus_Util = 0.032832 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000913 
queue_avg = 1.140458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158010, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 187888, Miss = 19904, Miss_rate = 0.106, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174200, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 194174, Miss = 20220, Miss_rate = 0.104, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 185898, Miss = 20100, Miss_rate = 0.108, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158748, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 192434, Miss = 20392, Miss_rate = 0.106, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176528, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156348, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 186608, Miss = 19860, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175312, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 191676, Miss = 20044, Miss_rate = 0.105, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2137824
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1053
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1343245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102031
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113828
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2137824
icnt_total_pkts_simt_to_mem=804936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2762396
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2942560
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 4)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 4)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 4)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1134 (76 samples)
	minimum = 5 (76 samples)
	maximum = 247.474 (76 samples)
Network latency average = 21.6774 (76 samples)
	minimum = 5 (76 samples)
	maximum = 245.079 (76 samples)
Flit latency average = 20.7862 (76 samples)
	minimum = 5 (76 samples)
	maximum = 244.539 (76 samples)
Fragmentation average = 0.00236301 (76 samples)
	minimum = 0 (76 samples)
	maximum = 63.9079 (76 samples)
Injected packet rate average = 0.0673468 (76 samples)
	minimum = 0.0212219 (76 samples)
	maximum = 0.187991 (76 samples)
Accepted packet rate average = 0.0673468 (76 samples)
	minimum = 0.0207267 (76 samples)
	maximum = 0.106798 (76 samples)
Injected flit rate average = 0.0716978 (76 samples)
	minimum = 0.0274617 (76 samples)
	maximum = 0.188177 (76 samples)
Accepted flit rate average = 0.0716978 (76 samples)
	minimum = 0.0276137 (76 samples)
	maximum = 0.106798 (76 samples)
Injected packet size average = 1.06461 (76 samples)
Accepted packet size average = 1.06461 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 35 sec (575 sec)
gpgpu_simulation_rate = 444665 (inst/sec)
gpgpu_simulation_rate = 3328 (cycle/sec)
gpgpu_silicon_slowdown = 300480x
GPGPU-Sim uArch: Shader 5 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
gpu_sim_cycle = 25520
gpu_sim_insn = 118080
gpu_ipc =       4.6270
gpu_tot_sim_cycle = 1939663
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     131.8789
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.3575% 
max_total_param_size = 0
gpu_stall_dramfull = 215932
gpu_stall_icnt2sh    = 358544
partiton_level_parallism =       0.0369
partiton_level_parallism_total  =       0.3225
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7528
L2_BW  =       4.2533 GB/Sec
L2_BW_total  =      35.3252 GB/Sec
gpu_total_sim_rate=443328

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 77454
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46748, Miss = 28527, Miss_rate = 0.610, Pending_hits = 3084, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 45789, Miss = 27944, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46509, Miss = 28369, Miss_rate = 0.610, Pending_hits = 2872, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46304, Miss = 28355, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46543, Miss = 28371, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46655, Miss = 28550, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46638, Miss = 28697, Miss_rate = 0.615, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 46877, Miss = 28360, Miss_rate = 0.605, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47054, Miss = 28866, Miss_rate = 0.613, Pending_hits = 3054, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47293, Miss = 28729, Miss_rate = 0.607, Pending_hits = 2790, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46253, Miss = 28071, Miss_rate = 0.607, Pending_hits = 2984, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46463, Miss = 28314, Miss_rate = 0.609, Pending_hits = 2805, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 46866, Miss = 28306, Miss_rate = 0.604, Pending_hits = 3276, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46687, Miss = 28452, Miss_rate = 0.609, Pending_hits = 2971, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 46926, Miss = 28693, Miss_rate = 0.611, Pending_hits = 3000, Reservation_fails = 26140
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 426604
	L1D_total_cache_miss_rate = 0.6098
	L1D_total_cache_pending_hits = 44325
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4141628
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77454
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 519104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180501
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4219082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
52926, 24246, 13392, 13392, 13392, 13392, 13392, 13392, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 493583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416122
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1697001	W0_Idle:14460129	W0_Scoreboard:10843550	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3328976 {8:416122,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231392 {8:28924,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66579520 {40:1664488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4627840 {40:115696,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1140861 	693938 	172076 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27523 	1119 	205 	515135 	30605 	31175 	14143 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	247543 	270141 	252330 	308886 	742084 	204453 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1488 	464 	49 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6033      7703      6615      6325      5194      7086      5568      6330      4887      7453      6056      7033      5351      7228      6102
dram[1]:       6662      6247      6873      6956      6206      5778      6678      6322      5290      5141      5568      6253      5133      5109      6064      6151
dram[2]:       5911      7576      6451      7783      5137      6070      5319      7212      4807      6081      5817      7619      4917      6688      6042      7211
dram[3]:       6341      6059      6868      6765      5747      5837      6255      6403      5249      4961      5988      5521      5100      4913      5993      5946
dram[4]:       7651      5899      7599      6689      6631      5051      7092      5473      6135      4734      7089      5991      6731      5150      6804      6381
dram[5]:       6201      6012      6476      7017      5877      5734      6224      6364      5023      5147      5457      6289      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1792215 n_nop=1739148 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05556
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1769405i bk1: 2748a 1765774i bk2: 1794a 1772966i bk3: 2280a 1771005i bk4: 2202a 1767637i bk5: 2792a 1764198i bk6: 2048a 1771443i bk7: 2616a 1767867i bk8: 2268a 1766884i bk9: 3072a 1763117i bk10: 1688a 1773576i bk11: 2224a 1770112i bk12: 1616a 1773848i bk13: 2212a 1771052i bk14: 1450a 1777489i bk15: 1944a 1774835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055565 
total_CMD = 1792215 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1632350 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1792215 
n_nop = 1739148 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001881 
CoL_Bus_Util = 0.027782 
Either_Row_CoL_Bus_Util = 0.029610 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001828 
queue_avg = 0.937799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1792215 n_nop=1733700 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06231
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1765562i bk1: 2840a 1764145i bk2: 2126a 1770653i bk3: 2296a 1770683i bk4: 2632a 1762245i bk5: 2872a 1762160i bk6: 2496a 1768193i bk7: 2636a 1767722i bk8: 2970a 1761425i bk9: 3128a 1760507i bk10: 2176a 1769060i bk11: 2232a 1768916i bk12: 2012a 1770318i bk13: 2264a 1769345i bk14: 1792a 1774552i bk15: 1952a 1773543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.062306 
total_CMD = 1792215 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1620910 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1792215 
n_nop = 1733700 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.031153 
Either_Row_CoL_Bus_Util = 0.032650 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001162 
queue_avg = 1.140213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1792215 n_nop=1739022 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05564
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1764837i bk1: 2088a 1768750i bk2: 2296a 1770624i bk3: 1770a 1772485i bk4: 2808a 1764090i bk5: 2202a 1766691i bk6: 2640a 1769232i bk7: 2024a 1770691i bk8: 3078a 1762945i bk9: 2270a 1766772i bk10: 2308a 1771107i bk11: 1594a 1772488i bk12: 2216a 1770259i bk13: 1640a 1774191i bk14: 1972a 1774472i bk15: 1418a 1777722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055642 
total_CMD = 1792215 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1632243 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1792215 
n_nop = 1739022 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001900 
CoL_Bus_Util = 0.027821 
Either_Row_CoL_Bus_Util = 0.029680 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001391 
queue_avg = 0.936002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936002
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1792215 n_nop=1733599 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.0624
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1763992i bk1: 2490a 1765116i bk2: 2320a 1769615i bk3: 2102a 1769979i bk4: 2872a 1762119i bk5: 2644a 1762845i bk6: 2664a 1768106i bk7: 2466a 1767850i bk8: 3128a 1761758i bk9: 2982a 1760697i bk10: 2320a 1768953i bk11: 2084a 1768327i bk12: 2264a 1768807i bk13: 2014a 1770362i bk14: 1984a 1773997i bk15: 1768a 1774227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.062397 
total_CMD = 1792215 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1621012 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1792215 
n_nop = 1733599 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001547 
CoL_Bus_Util = 0.031198 
Either_Row_CoL_Bus_Util = 0.032706 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001194 
queue_avg = 1.138671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13867
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1792215 n_nop=1739354 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05536
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1769057i bk1: 2718a 1765957i bk2: 1816a 1773212i bk3: 2272a 1771758i bk4: 2178a 1768275i bk5: 2800a 1765212i bk6: 2044a 1770358i bk7: 2616a 1768958i bk8: 2232a 1767430i bk9: 3074a 1763226i bk10: 1660a 1773800i bk11: 2220a 1769997i bk12: 1632a 1773912i bk13: 2212a 1769761i bk14: 1436a 1777216i bk15: 1940a 1774687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.055364 
total_CMD = 1792215 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1633082 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1792215 
n_nop = 1739354 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001846 
CoL_Bus_Util = 0.027682 
Either_Row_CoL_Bus_Util = 0.029495 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001116 
queue_avg = 0.919972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.919972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1792215 n_nop=1734147 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06183
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1765045i bk1: 2728a 1765025i bk2: 2124a 1770957i bk3: 2296a 1770502i bk4: 2620a 1763497i bk5: 2848a 1762823i bk6: 2500a 1768852i bk7: 2644a 1766952i bk8: 2942a 1762547i bk9: 3104a 1761396i bk10: 2090a 1770915i bk11: 2232a 1768641i bk12: 2014a 1770296i bk13: 2240a 1769004i bk14: 1770a 1774931i bk15: 1952a 1773231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061833 
total_CMD = 1792215 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1622791 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1792215 
n_nop = 1734147 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001513 
CoL_Bus_Util = 0.030916 
Either_Row_CoL_Bus_Util = 0.032400 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000913 
queue_avg = 1.125453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158178, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 188452, Miss = 19904, Miss_rate = 0.106, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174344, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 194486, Miss = 20220, Miss_rate = 0.104, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 186446, Miss = 20100, Miss_rate = 0.108, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158892, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 192714, Miss = 20392, Miss_rate = 0.106, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176672, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156492, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 187124, Miss = 19860, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175476, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 191940, Miss = 20044, Miss_rate = 0.104, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2141216
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1051
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103899
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664488
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 361002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115696
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2141216
icnt_total_pkts_simt_to_mem=806063
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05123
	minimum = 5
	maximum = 9
Network latency average = 5.05123
	minimum = 5
	maximum = 9
Slowest packet = 2762449
Flit latency average = 5.01372
	minimum = 5
	maximum = 9
Slowest flit = 2942764
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00628846
	minimum = 0 (at node 0)
	maximum = 0.0221003 (at node 16)
Accepted packet rate average = 0.00628846
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 5)
Injected flit rate average = 0.0065584
	minimum = 0 (at node 0)
	maximum = 0.0221003 (at node 16)
Accepted flit rate average= 0.0065584
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 5)
Injected packet length average = 1.04293
Accepted packet length average = 1.04293
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8788 (77 samples)
	minimum = 5 (77 samples)
	maximum = 244.377 (77 samples)
Network latency average = 21.4615 (77 samples)
	minimum = 5 (77 samples)
	maximum = 242.013 (77 samples)
Flit latency average = 20.5813 (77 samples)
	minimum = 5 (77 samples)
	maximum = 241.481 (77 samples)
Fragmentation average = 0.00233232 (77 samples)
	minimum = 0 (77 samples)
	maximum = 63.0779 (77 samples)
Injected packet rate average = 0.0665538 (77 samples)
	minimum = 0.0209463 (77 samples)
	maximum = 0.185836 (77 samples)
Accepted packet rate average = 0.0665538 (77 samples)
	minimum = 0.0204575 (77 samples)
	maximum = 0.105699 (77 samples)
Injected flit rate average = 0.0708519 (77 samples)
	minimum = 0.0271051 (77 samples)
	maximum = 0.18602 (77 samples)
Accepted flit rate average = 0.0708519 (77 samples)
	minimum = 0.027255 (77 samples)
	maximum = 0.105699 (77 samples)
Injected packet size average = 1.06458 (77 samples)
Accepted packet size average = 1.06458 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 37 sec (577 sec)
gpgpu_simulation_rate = 443328 (inst/sec)
gpgpu_simulation_rate = 3361 (cycle/sec)
gpgpu_silicon_slowdown = 297530x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
gpu_sim_cycle = 3555
gpu_sim_insn = 857088
gpu_ipc =     241.0937
gpu_tot_sim_cycle = 1943218
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     132.0787
gpu_tot_issued_cta = 10868
gpu_occupancy = 36.4578% 
gpu_tot_occupancy = 30.3732% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360361
partiton_level_parallism =       0.6307
partiton_level_parallism_total  =       0.3231
partiton_level_parallism_util =       1.4779
partiton_level_parallism_util_total  =       1.7516
L2_BW  =      70.3550 GB/Sec
L2_BW_total  =      35.3892 GB/Sec
gpu_total_sim_rate=443277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 77921
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46940, Miss = 28655, Miss_rate = 0.610, Pending_hits = 3097, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 45981, Miss = 28072, Miss_rate = 0.611, Pending_hits = 2878, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46637, Miss = 28465, Miss_rate = 0.610, Pending_hits = 2872, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46432, Miss = 28451, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46671, Miss = 28467, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46783, Miss = 28646, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46766, Miss = 28793, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47005, Miss = 28456, Miss_rate = 0.605, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47182, Miss = 28962, Miss_rate = 0.614, Pending_hits = 3054, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47421, Miss = 28825, Miss_rate = 0.608, Pending_hits = 2790, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46381, Miss = 28167, Miss_rate = 0.607, Pending_hits = 2984, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46655, Miss = 28442, Miss_rate = 0.610, Pending_hits = 2820, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47058, Miss = 28434, Miss_rate = 0.604, Pending_hits = 3292, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46879, Miss = 28580, Miss_rate = 0.610, Pending_hits = 2983, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47118, Miss = 28821, Miss_rate = 0.612, Pending_hits = 3012, Reservation_fails = 26140
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 428236
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 44405
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253059
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4154697
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77921
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520832
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181077
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4232618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53019, 24339, 13485, 13485, 13485, 13485, 13485, 13485, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 494735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417754
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1701882	W0_Idle:14472997	W0_Scoreboard:10890023	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3342032 {8:417754,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231664 {8:28958,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66840640 {40:1671016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4633280 {40:115832,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 63 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1144687 	696665 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27551 	1125 	205 	517126 	30625 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	247980 	270554 	253080 	309961 	746044 	205498 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1492 	467 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6699      6325      5277      7086      5669      6330      4959      7453      6097      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7040      6206      5814      6678      6353      5290      5170      5568      6265      5133      5109      6064      6151
dram[2]:       5935      7576      6542      7783      5228      6070      5421      7212      4880      6081      5858      7619      4917      6688      6042      7211
dram[3]:       6415      6059      6980      6765      5780      5837      6287      6403      5276      4961      6001      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6781      6631      5145      7092      5573      6135      4809      7089      6018      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7098      5877      5769      6224      6399      5023      5178      5457      6299      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1795499 n_nop=1742432 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05546
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1772689i bk1: 2748a 1769058i bk2: 1794a 1776250i bk3: 2280a 1774289i bk4: 2202a 1770921i bk5: 2792a 1767482i bk6: 2048a 1774727i bk7: 2616a 1771151i bk8: 2268a 1770168i bk9: 3072a 1766401i bk10: 1688a 1776860i bk11: 2224a 1773396i bk12: 1616a 1777132i bk13: 2212a 1774336i bk14: 1450a 1780773i bk15: 1944a 1778119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055463 
total_CMD = 1795499 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1635634 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1795499 
n_nop = 1742432 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001878 
CoL_Bus_Util = 0.027732 
Either_Row_CoL_Bus_Util = 0.029556 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001828 
queue_avg = 0.936083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1795499 n_nop=1736984 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06219
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1768846i bk1: 2840a 1767429i bk2: 2126a 1773937i bk3: 2296a 1773967i bk4: 2632a 1765529i bk5: 2872a 1765444i bk6: 2496a 1771477i bk7: 2636a 1771006i bk8: 2970a 1764709i bk9: 3128a 1763791i bk10: 2176a 1772344i bk11: 2232a 1772200i bk12: 2012a 1773602i bk13: 2264a 1772629i bk14: 1792a 1777836i bk15: 1952a 1776827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.062192 
total_CMD = 1795499 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1624194 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1795499 
n_nop = 1736984 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001532 
CoL_Bus_Util = 0.031096 
Either_Row_CoL_Bus_Util = 0.032590 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001162 
queue_avg = 1.138127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13813
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1795499 n_nop=1742306 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05554
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1768121i bk1: 2088a 1772034i bk2: 2296a 1773908i bk3: 1770a 1775769i bk4: 2808a 1767374i bk5: 2202a 1769975i bk6: 2640a 1772516i bk7: 2024a 1773975i bk8: 3078a 1766229i bk9: 2270a 1770056i bk10: 2308a 1774391i bk11: 1594a 1775772i bk12: 2216a 1773543i bk13: 1640a 1777475i bk14: 1972a 1777756i bk15: 1418a 1781006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055540 
total_CMD = 1795499 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1635527 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1795499 
n_nop = 1742306 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001897 
CoL_Bus_Util = 0.027770 
Either_Row_CoL_Bus_Util = 0.029626 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001391 
queue_avg = 0.934290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.93429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1795499 n_nop=1736883 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06228
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1767276i bk1: 2490a 1768400i bk2: 2320a 1772899i bk3: 2102a 1773263i bk4: 2872a 1765403i bk5: 2644a 1766129i bk6: 2664a 1771390i bk7: 2466a 1771134i bk8: 3128a 1765042i bk9: 2982a 1763981i bk10: 2320a 1772237i bk11: 2084a 1771611i bk12: 2264a 1772091i bk13: 2014a 1773646i bk14: 1984a 1777281i bk15: 1768a 1777511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.062282 
total_CMD = 1795499 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1624296 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1795499 
n_nop = 1736883 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001544 
CoL_Bus_Util = 0.031141 
Either_Row_CoL_Bus_Util = 0.032646 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001194 
queue_avg = 1.136589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1795499 n_nop=1742638 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05526
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1772341i bk1: 2718a 1769241i bk2: 1816a 1776496i bk3: 2272a 1775042i bk4: 2178a 1771559i bk5: 2800a 1768496i bk6: 2044a 1773642i bk7: 2616a 1772242i bk8: 2232a 1770714i bk9: 3074a 1766510i bk10: 1660a 1777084i bk11: 2220a 1773281i bk12: 1632a 1777196i bk13: 2212a 1773045i bk14: 1436a 1780500i bk15: 1940a 1777971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.055263 
total_CMD = 1795499 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1636366 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1795499 
n_nop = 1742638 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001842 
CoL_Bus_Util = 0.027631 
Either_Row_CoL_Bus_Util = 0.029441 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001116 
queue_avg = 0.918290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.91829
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1795499 n_nop=1737431 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06172
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1768329i bk1: 2728a 1768309i bk2: 2124a 1774241i bk3: 2296a 1773786i bk4: 2620a 1766781i bk5: 2848a 1766107i bk6: 2500a 1772136i bk7: 2644a 1770236i bk8: 2942a 1765831i bk9: 3104a 1764680i bk10: 2090a 1774199i bk11: 2232a 1771925i bk12: 2014a 1773580i bk13: 2240a 1772288i bk14: 1770a 1778215i bk15: 1952a 1776515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061720 
total_CMD = 1795499 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1626075 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1795499 
n_nop = 1737431 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001510 
CoL_Bus_Util = 0.030860 
Either_Row_CoL_Bus_Util = 0.032341 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000913 
queue_avg = 1.123395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158178, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 189804, Miss = 19904, Miss_rate = 0.105, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174344, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 195658, Miss = 20220, Miss_rate = 0.103, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 187838, Miss = 20100, Miss_rate = 0.107, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158944, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 193962, Miss = 20392, Miss_rate = 0.105, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176724, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156492, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 188504, Miss = 19860, Miss_rate = 0.105, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175476, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 193108, Miss = 20044, Miss_rate = 0.104, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2149032
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1047
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1350925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104035
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115832
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2149032
icnt_total_pkts_simt_to_mem=808881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.7732
	minimum = 5
	maximum = 287
Network latency average = 60.3817
	minimum = 5
	maximum = 287
Slowest packet = 2770392
Flit latency average = 57.332
	minimum = 5
	maximum = 287
Slowest flit = 2950893
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.104787
	minimum = 0 (at node 15)
	maximum = 0.391561 (at node 19)
Accepted packet rate average = 0.104787
	minimum = 0 (at node 15)
	maximum = 0.171027 (at node 0)
Injected flit rate average = 0.110788
	minimum = 0 (at node 15)
	maximum = 0.391561 (at node 19)
Accepted flit rate average= 0.110788
	minimum = 0 (at node 15)
	maximum = 0.171027 (at node 0)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4159 (78 samples)
	minimum = 5 (78 samples)
	maximum = 244.923 (78 samples)
Network latency average = 21.9604 (78 samples)
	minimum = 5 (78 samples)
	maximum = 242.59 (78 samples)
Flit latency average = 21.0525 (78 samples)
	minimum = 5 (78 samples)
	maximum = 242.064 (78 samples)
Fragmentation average = 0.00230242 (78 samples)
	minimum = 0 (78 samples)
	maximum = 62.2692 (78 samples)
Injected packet rate average = 0.067044 (78 samples)
	minimum = 0.0206777 (78 samples)
	maximum = 0.188474 (78 samples)
Accepted packet rate average = 0.067044 (78 samples)
	minimum = 0.0201952 (78 samples)
	maximum = 0.106537 (78 samples)
Injected flit rate average = 0.0713639 (78 samples)
	minimum = 0.0267576 (78 samples)
	maximum = 0.188655 (78 samples)
Accepted flit rate average = 0.0713639 (78 samples)
	minimum = 0.0269056 (78 samples)
	maximum = 0.106537 (78 samples)
Injected packet size average = 1.06443 (78 samples)
Accepted packet size average = 1.06443 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 39 sec (579 sec)
gpgpu_simulation_rate = 443277 (inst/sec)
gpgpu_simulation_rate = 3356 (cycle/sec)
gpgpu_silicon_slowdown = 297973x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1969673
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     130.3148
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.3310% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360361
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3188
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7515
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      34.9162 GB/Sec
gpu_total_sim_rate=441785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 77933
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46940, Miss = 28655, Miss_rate = 0.610, Pending_hits = 3097, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 45981, Miss = 28072, Miss_rate = 0.611, Pending_hits = 2878, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46668, Miss = 28481, Miss_rate = 0.610, Pending_hits = 2872, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46432, Miss = 28451, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46671, Miss = 28467, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46783, Miss = 28646, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46766, Miss = 28793, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47005, Miss = 28456, Miss_rate = 0.605, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47182, Miss = 28962, Miss_rate = 0.614, Pending_hits = 3054, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47421, Miss = 28825, Miss_rate = 0.608, Pending_hits = 2790, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46381, Miss = 28167, Miss_rate = 0.607, Pending_hits = 2984, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46655, Miss = 28442, Miss_rate = 0.610, Pending_hits = 2820, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47058, Miss = 28434, Miss_rate = 0.604, Pending_hits = 3292, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46879, Miss = 28580, Miss_rate = 0.610, Pending_hits = 2983, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47118, Miss = 28821, Miss_rate = 0.612, Pending_hits = 3012, Reservation_fails = 26140
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 428252
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 44405
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4156357
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77933
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520848
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181092
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4234290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53019, 24339, 13485, 13485, 13485, 13485, 13485, 13485, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 495239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417770
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1701882	W0_Idle:14503186	W0_Scoreboard:10909793	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3342160 {8:417770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231760 {8:28970,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66843200 {40:1671080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4635200 {40:115880,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 63 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1144781 	696665 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27563 	1125 	205 	517157 	30625 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248074 	270554 	253080 	309961 	746044 	205498 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1502 	467 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6703      6325      5277      7086      5669      6330      4959      7453      6097      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7040      6206      5814      6678      6353      5290      5170      5568      6265      5133      5109      6064      6151
dram[2]:       5935      7576      6546      7783      5228      6070      5421      7212      4880      6081      5858      7619      4917      6688      6042      7211
dram[3]:       6415      6059      6980      6765      5780      5837      6287      6403      5276      4961      6001      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6786      6631      5145      7092      5573      6135      4809      7089      6018      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7098      5877      5769      6224      6399      5023      5178      5457      6299      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819943 n_nop=1766876 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05472
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1797133i bk1: 2748a 1793502i bk2: 1794a 1800694i bk3: 2280a 1798733i bk4: 2202a 1795365i bk5: 2792a 1791926i bk6: 2048a 1799171i bk7: 2616a 1795595i bk8: 2268a 1794612i bk9: 3072a 1790845i bk10: 1688a 1801304i bk11: 2224a 1797840i bk12: 1616a 1801576i bk13: 2212a 1798780i bk14: 1450a 1805217i bk15: 1944a 1802563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054718 
total_CMD = 1819943 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1660078 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1819943 
n_nop = 1766876 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.027359 
Either_Row_CoL_Bus_Util = 0.029159 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001828 
queue_avg = 0.923511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.923511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819943 n_nop=1761428 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06136
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1793290i bk1: 2840a 1791873i bk2: 2126a 1798381i bk3: 2296a 1798411i bk4: 2632a 1789973i bk5: 2872a 1789888i bk6: 2496a 1795921i bk7: 2636a 1795450i bk8: 2970a 1789153i bk9: 3128a 1788235i bk10: 2176a 1796788i bk11: 2232a 1796644i bk12: 2012a 1798046i bk13: 2264a 1797073i bk14: 1792a 1802280i bk15: 1952a 1801271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.061357 
total_CMD = 1819943 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1648638 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1819943 
n_nop = 1761428 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001511 
CoL_Bus_Util = 0.030678 
Either_Row_CoL_Bus_Util = 0.032152 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001162 
queue_avg = 1.122841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819943 n_nop=1766750 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05479
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1792565i bk1: 2088a 1796478i bk2: 2296a 1798352i bk3: 1770a 1800213i bk4: 2808a 1791818i bk5: 2202a 1794419i bk6: 2640a 1796960i bk7: 2024a 1798419i bk8: 3078a 1790673i bk9: 2270a 1794500i bk10: 2308a 1798835i bk11: 1594a 1800216i bk12: 2216a 1797987i bk13: 1640a 1801919i bk14: 1972a 1802200i bk15: 1418a 1805450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054794 
total_CMD = 1819943 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1659971 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1819943 
n_nop = 1766750 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001871 
CoL_Bus_Util = 0.027397 
Either_Row_CoL_Bus_Util = 0.029228 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001391 
queue_avg = 0.921741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.921741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819943 n_nop=1761327 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06145
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1791720i bk1: 2490a 1792844i bk2: 2320a 1797343i bk3: 2102a 1797707i bk4: 2872a 1789847i bk5: 2644a 1790573i bk6: 2664a 1795834i bk7: 2466a 1795578i bk8: 3128a 1789486i bk9: 2982a 1788425i bk10: 2320a 1796681i bk11: 2084a 1796055i bk12: 2264a 1796535i bk13: 2014a 1798090i bk14: 1984a 1801725i bk15: 1768a 1801955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.061446 
total_CMD = 1819943 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1648740 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1819943 
n_nop = 1761327 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001523 
CoL_Bus_Util = 0.030723 
Either_Row_CoL_Bus_Util = 0.032208 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001194 
queue_avg = 1.121323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819943 n_nop=1767082 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05452
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1796785i bk1: 2718a 1793685i bk2: 1816a 1800940i bk3: 2272a 1799486i bk4: 2178a 1796003i bk5: 2800a 1792940i bk6: 2044a 1798086i bk7: 2616a 1796686i bk8: 2232a 1795158i bk9: 3074a 1790954i bk10: 1660a 1801528i bk11: 2220a 1797725i bk12: 1632a 1801640i bk13: 2212a 1797489i bk14: 1436a 1804944i bk15: 1940a 1802415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.054520 
total_CMD = 1819943 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1660810 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1819943 
n_nop = 1767082 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001818 
CoL_Bus_Util = 0.027260 
Either_Row_CoL_Bus_Util = 0.029045 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001116 
queue_avg = 0.905956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819943 n_nop=1761875 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06089
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1792773i bk1: 2728a 1792753i bk2: 2124a 1798685i bk3: 2296a 1798230i bk4: 2620a 1791225i bk5: 2848a 1790551i bk6: 2500a 1796580i bk7: 2644a 1794680i bk8: 2942a 1790275i bk9: 3104a 1789124i bk10: 2090a 1798643i bk11: 2232a 1796369i bk12: 2014a 1798024i bk13: 2240a 1796732i bk14: 1770a 1802659i bk15: 1952a 1800959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060891 
total_CMD = 1819943 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1650519 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1819943 
n_nop = 1761875 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001490 
CoL_Bus_Util = 0.030445 
Either_Row_CoL_Bus_Util = 0.031906 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000913 
queue_avg = 1.108306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158186, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 189834, Miss = 19904, Miss_rate = 0.105, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174352, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 195658, Miss = 20220, Miss_rate = 0.103, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 187876, Miss = 20100, Miss_rate = 0.107, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 158944, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 193970, Miss = 20392, Miss_rate = 0.105, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176724, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156500, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 188538, Miss = 19860, Miss_rate = 0.105, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175484, Miss = 18866, Miss_rate = 0.108, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 193108, Miss = 20044, Miss_rate = 0.104, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2149174
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1047
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1350989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104083
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671080
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362184
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2149174
icnt_total_pkts_simt_to_mem=808939
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2776972
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2957913
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 2)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 2)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1867 (79 samples)
	minimum = 5 (79 samples)
	maximum = 241.975 (79 samples)
Network latency average = 21.7468 (79 samples)
	minimum = 5 (79 samples)
	maximum = 239.595 (79 samples)
Flit latency average = 20.8493 (79 samples)
	minimum = 5 (79 samples)
	maximum = 239.063 (79 samples)
Fragmentation average = 0.00227327 (79 samples)
	minimum = 0 (79 samples)
	maximum = 61.481 (79 samples)
Injected packet rate average = 0.0661986 (79 samples)
	minimum = 0.020416 (79 samples)
	maximum = 0.186108 (79 samples)
Accepted packet rate average = 0.0661986 (79 samples)
	minimum = 0.0199396 (79 samples)
	maximum = 0.105256 (79 samples)
Injected flit rate average = 0.0704641 (79 samples)
	minimum = 0.0264189 (79 samples)
	maximum = 0.186295 (79 samples)
Accepted flit rate average = 0.0704641 (79 samples)
	minimum = 0.026565 (79 samples)
	maximum = 0.105256 (79 samples)
Injected packet size average = 1.06443 (79 samples)
Accepted packet size average = 1.06443 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 41 sec (581 sec)
gpgpu_simulation_rate = 441785 (inst/sec)
gpgpu_simulation_rate = 3390 (cycle/sec)
gpgpu_silicon_slowdown = 294985x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
gpu_sim_cycle = 25519
gpu_sim_insn = 98400
gpu_ipc =       3.8560
gpu_tot_sim_cycle = 1995192
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     128.6974
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1328% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360361
partiton_level_parallism =       0.0301
partiton_level_parallism_total  =       0.3151
partiton_level_parallism_util =       1.0066
partiton_level_parallism_util_total  =       1.7500
L2_BW  =       3.4635 GB/Sec
L2_BW_total  =      34.5139 GB/Sec
gpu_total_sim_rate=440438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 78322
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 46940, Miss = 28655, Miss_rate = 0.610, Pending_hits = 3097, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 45981, Miss = 28072, Miss_rate = 0.611, Pending_hits = 2878, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46668, Miss = 28481, Miss_rate = 0.610, Pending_hits = 2872, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46511, Miss = 28483, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46750, Miss = 28515, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46862, Miss = 28694, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46845, Miss = 28841, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47084, Miss = 28504, Miss_rate = 0.605, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47182, Miss = 28962, Miss_rate = 0.614, Pending_hits = 3054, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47421, Miss = 28825, Miss_rate = 0.608, Pending_hits = 2790, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46381, Miss = 28167, Miss_rate = 0.607, Pending_hits = 2984, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46655, Miss = 28442, Miss_rate = 0.610, Pending_hits = 2820, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47058, Miss = 28434, Miss_rate = 0.604, Pending_hits = 3292, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 46879, Miss = 28580, Miss_rate = 0.610, Pending_hits = 2983, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47118, Miss = 28821, Miss_rate = 0.612, Pending_hits = 3012, Reservation_fails = 26140
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 428476
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 44405
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253110
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4159018
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78322
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181247
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4237340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53019, 24339, 13485, 13485, 13485, 13485, 13485, 13485, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 496359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417994
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1702137	W0_Idle:14686607	W0_Scoreboard:10970769	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343952 {8:417994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234872 {8:29359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66879040 {40:1671976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4697440 {40:117436,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1145987 	696665 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27949 	1128 	205 	517536 	30625 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249280 	270554 	253080 	309961 	746044 	205498 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1533 	467 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6717      6325      5282      7086      5674      6330      4963      7453      6099      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7055      6206      5814      6678      6353      5290      5170      5568      6265      5133      5109      6064      6151
dram[2]:       5935      7576      6560      7783      5233      6070      5427      7212      4884      6081      5860      7619      4917      6688      6042      7211
dram[3]:       6415      6059      6995      6765      5780      5837      6287      6403      5276      4961      6001      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6803      6631      5150      7092      5578      6135      4813      7089      6020      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7116      5877      5769      6224      6399      5023      5178      5457      6299      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1843522 n_nop=1790455 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05402
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1820712i bk1: 2748a 1817081i bk2: 1794a 1824273i bk3: 2280a 1822312i bk4: 2202a 1818944i bk5: 2792a 1815505i bk6: 2048a 1822750i bk7: 2616a 1819174i bk8: 2268a 1818191i bk9: 3072a 1814424i bk10: 1688a 1824883i bk11: 2224a 1821419i bk12: 1616a 1825155i bk13: 2212a 1822359i bk14: 1450a 1828796i bk15: 1944a 1826142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054018 
total_CMD = 1843522 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1683657 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1843522 
n_nop = 1790455 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.027009 
Either_Row_CoL_Bus_Util = 0.028786 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001828 
queue_avg = 0.911699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.911699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1843522 n_nop=1785007 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06057
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1816869i bk1: 2840a 1815452i bk2: 2126a 1821960i bk3: 2296a 1821990i bk4: 2632a 1813552i bk5: 2872a 1813467i bk6: 2496a 1819500i bk7: 2636a 1819029i bk8: 2970a 1812732i bk9: 3128a 1811814i bk10: 2176a 1820367i bk11: 2232a 1820223i bk12: 2012a 1821625i bk13: 2264a 1820652i bk14: 1792a 1825859i bk15: 1952a 1824850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.060572 
total_CMD = 1843522 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1672217 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1843522 
n_nop = 1785007 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.030286 
Either_Row_CoL_Bus_Util = 0.031741 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001162 
queue_avg = 1.108479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10848
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1843522 n_nop=1790329 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05409
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1816144i bk1: 2088a 1820057i bk2: 2296a 1821931i bk3: 1770a 1823792i bk4: 2808a 1815397i bk5: 2202a 1817998i bk6: 2640a 1820539i bk7: 2024a 1821998i bk8: 3078a 1814252i bk9: 2270a 1818079i bk10: 2308a 1822414i bk11: 1594a 1823795i bk12: 2216a 1821566i bk13: 1640a 1825498i bk14: 1972a 1825779i bk15: 1418a 1829029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054093 
total_CMD = 1843522 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1683550 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1843522 
n_nop = 1790329 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001848 
CoL_Bus_Util = 0.027047 
Either_Row_CoL_Bus_Util = 0.028854 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001391 
queue_avg = 0.909952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.909952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1843522 n_nop=1784906 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06066
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1815299i bk1: 2490a 1816423i bk2: 2320a 1820922i bk3: 2102a 1821286i bk4: 2872a 1813426i bk5: 2644a 1814152i bk6: 2664a 1819413i bk7: 2466a 1819157i bk8: 3128a 1813065i bk9: 2982a 1812004i bk10: 2320a 1820260i bk11: 2084a 1819634i bk12: 2264a 1820114i bk13: 2014a 1821669i bk14: 1984a 1825304i bk15: 1768a 1825534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.060660 
total_CMD = 1843522 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1672319 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1843522 
n_nop = 1784906 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001504 
CoL_Bus_Util = 0.030330 
Either_Row_CoL_Bus_Util = 0.031796 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001194 
queue_avg = 1.106981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1843522 n_nop=1790661 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05382
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1820364i bk1: 2718a 1817264i bk2: 1816a 1824519i bk3: 2272a 1823065i bk4: 2178a 1819582i bk5: 2800a 1816519i bk6: 2044a 1821665i bk7: 2616a 1820265i bk8: 2232a 1818737i bk9: 3074a 1814533i bk10: 1660a 1825107i bk11: 2220a 1821304i bk12: 1632a 1825219i bk13: 2212a 1821068i bk14: 1436a 1828523i bk15: 1940a 1825994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.053823 
total_CMD = 1843522 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1684389 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1843522 
n_nop = 1790661 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001794 
CoL_Bus_Util = 0.026912 
Either_Row_CoL_Bus_Util = 0.028674 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001116 
queue_avg = 0.894368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894368
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1843522 n_nop=1785454 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06011
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1816352i bk1: 2728a 1816332i bk2: 2124a 1822264i bk3: 2296a 1821809i bk4: 2620a 1814804i bk5: 2848a 1814130i bk6: 2500a 1820159i bk7: 2644a 1818259i bk8: 2942a 1813854i bk9: 3104a 1812703i bk10: 2090a 1822222i bk11: 2232a 1819948i bk12: 2014a 1821603i bk13: 2240a 1820311i bk14: 1770a 1826238i bk15: 1952a 1824538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060112 
total_CMD = 1843522 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1674098 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1843522 
n_nop = 1785454 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001471 
CoL_Bus_Util = 0.030056 
Either_Row_CoL_Bus_Util = 0.031498 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000913 
queue_avg = 1.094131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09413

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158326, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 190266, Miss = 19904, Miss_rate = 0.105, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174472, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 195938, Miss = 20220, Miss_rate = 0.103, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 188268, Miss = 20100, Miss_rate = 0.107, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159064, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 194210, Miss = 20392, Miss_rate = 0.105, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176844, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156620, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 188944, Miss = 19860, Miss_rate = 0.105, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175620, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 193364, Miss = 20044, Miss_rate = 0.104, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2151936
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1046
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105639
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362494
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117436
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2151936
icnt_total_pkts_simt_to_mem=809862
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2777024
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2958116
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00512327
	minimum = 0 (at node 0)
	maximum = 0.0169286 (at node 16)
Accepted packet rate average = 0.00512327
	minimum = 0 (at node 0)
	maximum = 0.0221796 (at node 5)
Injected flit rate average = 0.00534823
	minimum = 0 (at node 0)
	maximum = 0.0169286 (at node 16)
Accepted flit rate average= 0.00534823
	minimum = 0 (at node 0)
	maximum = 0.0221796 (at node 5)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9599 (80 samples)
	minimum = 5 (80 samples)
	maximum = 239.05 (80 samples)
Network latency average = 21.538 (80 samples)
	minimum = 5 (80 samples)
	maximum = 236.7 (80 samples)
Flit latency average = 20.6512 (80 samples)
	minimum = 5 (80 samples)
	maximum = 236.175 (80 samples)
Fragmentation average = 0.00224486 (80 samples)
	minimum = 0 (80 samples)
	maximum = 60.7125 (80 samples)
Injected packet rate average = 0.0654352 (80 samples)
	minimum = 0.0201608 (80 samples)
	maximum = 0.183994 (80 samples)
Accepted packet rate average = 0.0654352 (80 samples)
	minimum = 0.0196903 (80 samples)
	maximum = 0.104218 (80 samples)
Injected flit rate average = 0.0696501 (80 samples)
	minimum = 0.0260886 (80 samples)
	maximum = 0.184178 (80 samples)
Accepted flit rate average = 0.0696501 (80 samples)
	minimum = 0.026233 (80 samples)
	maximum = 0.104218 (80 samples)
Injected packet size average = 1.06441 (80 samples)
Accepted packet size average = 1.06441 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 43 sec (583 sec)
gpgpu_simulation_rate = 440438 (inst/sec)
gpgpu_simulation_rate = 3422 (cycle/sec)
gpgpu_silicon_slowdown = 292226x
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
gpu_sim_cycle = 2851
gpu_sim_insn = 595200
gpu_ipc =     208.7689
gpu_tot_sim_cycle = 1998043
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     128.8116
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.1078% 
gpu_tot_occupancy = 30.1243% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360919
partiton_level_parallism =       0.4872
partiton_level_parallism_total  =       0.3153
partiton_level_parallism_util =       1.4808
partiton_level_parallism_util_total  =       1.7493
L2_BW  =      53.3820 GB/Sec
L2_BW_total  =      34.5409 GB/Sec
gpu_total_sim_rate=439950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 78586
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47068, Miss = 28735, Miss_rate = 0.610, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46109, Miss = 28152, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46796, Miss = 28561, Miss_rate = 0.610, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46575, Miss = 28515, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46814, Miss = 28563, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46926, Miss = 28742, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46909, Miss = 28889, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47148, Miss = 28552, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47310, Miss = 29010, Miss_rate = 0.613, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47549, Miss = 28905, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46509, Miss = 28247, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46783, Miss = 28522, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47186, Miss = 28514, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47007, Miss = 28628, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47246, Miss = 28901, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 429436
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253710
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4168154
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78586
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4246740

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53112, 24432, 13578, 13578, 13578, 13578, 13578, 13578, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 497159
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418954
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1705698	W0_Idle:14701684	W0_Scoreboard:11009059	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3351632 {8:418954,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235104 {8:29388,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67032640 {40:1675816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4702080 {40:117552,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 63 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1148291 	699001 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27975 	1131 	205 	518896 	30625 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249604 	270692 	253323 	311003 	748894 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1536 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5321      7086      5728      6330      4999      7453      6122      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5849      6678      6393      5290      5208      5568      6286      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5269      6070      5478      7212      4918      6081      5883      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5815      5837      6326      6403      5313      4961      6022      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5185      7092      5623      6135      4846      7089      6033      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5802      6224      6433      5023      5212      5457      6313      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1846156 n_nop=1793089 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05394
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1823346i bk1: 2748a 1819715i bk2: 1794a 1826907i bk3: 2280a 1824946i bk4: 2202a 1821578i bk5: 2792a 1818139i bk6: 2048a 1825384i bk7: 2616a 1821808i bk8: 2268a 1820825i bk9: 3072a 1817058i bk10: 1688a 1827517i bk11: 2224a 1824053i bk12: 1616a 1827789i bk13: 2212a 1824993i bk14: 1450a 1831430i bk15: 1944a 1828776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053941 
total_CMD = 1846156 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1686291 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1846156 
n_nop = 1793089 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001826 
CoL_Bus_Util = 0.026971 
Either_Row_CoL_Bus_Util = 0.028745 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001828 
queue_avg = 0.910398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.910398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1846156 n_nop=1787641 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.06049
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1819503i bk1: 2840a 1818086i bk2: 2126a 1824594i bk3: 2296a 1824624i bk4: 2632a 1816186i bk5: 2872a 1816101i bk6: 2496a 1822134i bk7: 2636a 1821663i bk8: 2970a 1815366i bk9: 3128a 1814448i bk10: 2176a 1823001i bk11: 2232a 1822857i bk12: 2012a 1824259i bk13: 2264a 1823286i bk14: 1792a 1828493i bk15: 1952a 1827484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.060486 
total_CMD = 1846156 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1674851 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1846156 
n_nop = 1787641 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001490 
CoL_Bus_Util = 0.030243 
Either_Row_CoL_Bus_Util = 0.031696 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001162 
queue_avg = 1.106898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1846156 n_nop=1792963 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05402
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1818778i bk1: 2088a 1822691i bk2: 2296a 1824565i bk3: 1770a 1826426i bk4: 2808a 1818031i bk5: 2202a 1820632i bk6: 2640a 1823173i bk7: 2024a 1824632i bk8: 3078a 1816886i bk9: 2270a 1820713i bk10: 2308a 1825048i bk11: 1594a 1826429i bk12: 2216a 1824200i bk13: 1640a 1828132i bk14: 1972a 1828413i bk15: 1418a 1831663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054016 
total_CMD = 1846156 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1686184 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1846156 
n_nop = 1792963 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001845 
CoL_Bus_Util = 0.027008 
Either_Row_CoL_Bus_Util = 0.028813 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001391 
queue_avg = 0.908653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1846156 n_nop=1787540 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.06057
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1817933i bk1: 2490a 1819057i bk2: 2320a 1823556i bk3: 2102a 1823920i bk4: 2872a 1816060i bk5: 2644a 1816786i bk6: 2664a 1822047i bk7: 2466a 1821791i bk8: 3128a 1815699i bk9: 2982a 1814638i bk10: 2320a 1822894i bk11: 2084a 1822268i bk12: 2264a 1822748i bk13: 2014a 1824303i bk14: 1984a 1827938i bk15: 1768a 1828168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.060573 
total_CMD = 1846156 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1674953 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1846156 
n_nop = 1787540 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001501 
CoL_Bus_Util = 0.030287 
Either_Row_CoL_Bus_Util = 0.031750 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001194 
queue_avg = 1.105402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1846156 n_nop=1793295 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05375
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1822998i bk1: 2718a 1819898i bk2: 1816a 1827153i bk3: 2272a 1825699i bk4: 2178a 1822216i bk5: 2800a 1819153i bk6: 2044a 1824299i bk7: 2616a 1822899i bk8: 2232a 1821371i bk9: 3074a 1817167i bk10: 1660a 1827741i bk11: 2220a 1823938i bk12: 1632a 1827853i bk13: 2212a 1823702i bk14: 1436a 1831157i bk15: 1940a 1828628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.053746 
total_CMD = 1846156 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1687023 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1846156 
n_nop = 1793295 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001792 
CoL_Bus_Util = 0.026873 
Either_Row_CoL_Bus_Util = 0.028633 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001116 
queue_avg = 0.893092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1846156 n_nop=1788088 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.06003
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1818986i bk1: 2728a 1818966i bk2: 2124a 1824898i bk3: 2296a 1824443i bk4: 2620a 1817438i bk5: 2848a 1816764i bk6: 2500a 1822793i bk7: 2644a 1820893i bk8: 2942a 1816488i bk9: 3104a 1815337i bk10: 2090a 1824856i bk11: 2232a 1822582i bk12: 2014a 1824237i bk13: 2240a 1822945i bk14: 1770a 1828872i bk15: 1952a 1827172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060026 
total_CMD = 1846156 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1676732 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1846156 
n_nop = 1788088 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001469 
CoL_Bus_Util = 0.030013 
Either_Row_CoL_Bus_Util = 0.031453 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000913 
queue_avg = 1.092570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158326, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 190920, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174472, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 196830, Miss = 20220, Miss_rate = 0.103, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 188922, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159108, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 195098, Miss = 20392, Miss_rate = 0.105, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176888, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156620, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 189612, Miss = 19860, Miss_rate = 0.105, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175620, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 194276, Miss = 20044, Miss_rate = 0.103, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2156692
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1043
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1355725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1675816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117552
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2156692
icnt_total_pkts_simt_to_mem=811651
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.16
	minimum = 5
	maximum = 132
Network latency average = 49.677
	minimum = 5
	maximum = 119
Slowest packet = 2781809
Flit latency average = 46.8908
	minimum = 5
	maximum = 119
Slowest flit = 2967621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.079829
	minimum = 0 (at node 15)
	maximum = 0.319888 (at node 26)
Accepted packet rate average = 0.079829
	minimum = 0 (at node 15)
	maximum = 0.140302 (at node 2)
Injected flit rate average = 0.0850254
	minimum = 0 (at node 15)
	maximum = 0.319888 (at node 26)
Accepted flit rate average= 0.0850254
	minimum = 0 (at node 15)
	maximum = 0.140302 (at node 2)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3327 (81 samples)
	minimum = 5 (81 samples)
	maximum = 237.728 (81 samples)
Network latency average = 21.8854 (81 samples)
	minimum = 5 (81 samples)
	maximum = 235.247 (81 samples)
Flit latency average = 20.9752 (81 samples)
	minimum = 5 (81 samples)
	maximum = 234.728 (81 samples)
Fragmentation average = 0.00221714 (81 samples)
	minimum = 0 (81 samples)
	maximum = 59.963 (81 samples)
Injected packet rate average = 0.0656129 (81 samples)
	minimum = 0.0199119 (81 samples)
	maximum = 0.185671 (81 samples)
Accepted packet rate average = 0.0656129 (81 samples)
	minimum = 0.0194473 (81 samples)
	maximum = 0.104663 (81 samples)
Injected flit rate average = 0.06984 (81 samples)
	minimum = 0.0257665 (81 samples)
	maximum = 0.185853 (81 samples)
Accepted flit rate average = 0.06984 (81 samples)
	minimum = 0.0259091 (81 samples)
	maximum = 0.104663 (81 samples)
Injected packet size average = 1.06442 (81 samples)
Accepted packet size average = 1.06442 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 45 sec (585 sec)
gpgpu_simulation_rate = 439950 (inst/sec)
gpgpu_simulation_rate = 3415 (cycle/sec)
gpgpu_silicon_slowdown = 292825x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2024498
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     127.1382
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0830% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360919
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3112
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7492
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      34.0918 GB/Sec
gpu_total_sim_rate=439233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 78598
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47068, Miss = 28735, Miss_rate = 0.610, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46109, Miss = 28152, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46796, Miss = 28561, Miss_rate = 0.610, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46606, Miss = 28531, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46814, Miss = 28563, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 46926, Miss = 28742, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46909, Miss = 28889, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47148, Miss = 28552, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47310, Miss = 29010, Miss_rate = 0.613, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47549, Miss = 28905, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46509, Miss = 28247, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46783, Miss = 28522, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47186, Miss = 28514, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47007, Miss = 28628, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47246, Miss = 28901, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 429452
	L1D_total_cache_miss_rate = 0.6100
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4169814
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78598
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4248412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53112, 24432, 13578, 13578, 13578, 13578, 13578, 13578, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 497663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418970
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1705698	W0_Idle:14731873	W0_Scoreboard:11028829	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3351760 {8:418970,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235200 {8:29400,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67035200 {40:1675880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4704000 {40:117600,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 282 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1148385 	699001 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27987 	1131 	205 	518927 	30625 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249698 	270692 	253323 	311003 	748894 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1546 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5324      7086      5728      6330      4999      7453      6122      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5849      6678      6393      5290      5208      5568      6286      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5272      6070      5478      7212      4918      6081      5883      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5815      5837      6326      6403      5313      4961      6022      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5188      7092      5623      6135      4846      7089      6033      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5802      6224      6433      5023      5212      5457      6313      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870600 n_nop=1817533 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05324
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1847790i bk1: 2748a 1844159i bk2: 1794a 1851351i bk3: 2280a 1849390i bk4: 2202a 1846022i bk5: 2792a 1842583i bk6: 2048a 1849828i bk7: 2616a 1846252i bk8: 2268a 1845269i bk9: 3072a 1841502i bk10: 1688a 1851961i bk11: 2224a 1848497i bk12: 1616a 1852233i bk13: 2212a 1849437i bk14: 1450a 1855874i bk15: 1944a 1853220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053236 
total_CMD = 1870600 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1710735 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1870600 
n_nop = 1817533 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001803 
CoL_Bus_Util = 0.026618 
Either_Row_CoL_Bus_Util = 0.028369 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001828 
queue_avg = 0.898502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870600 n_nop=1812085 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.0597
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1843947i bk1: 2840a 1842530i bk2: 2126a 1849038i bk3: 2296a 1849068i bk4: 2632a 1840630i bk5: 2872a 1840545i bk6: 2496a 1846578i bk7: 2636a 1846107i bk8: 2970a 1839810i bk9: 3128a 1838892i bk10: 2176a 1847445i bk11: 2232a 1847301i bk12: 2012a 1848703i bk13: 2264a 1847730i bk14: 1792a 1852937i bk15: 1952a 1851928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.059695 
total_CMD = 1870600 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1699295 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1870600 
n_nop = 1812085 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.029848 
Either_Row_CoL_Bus_Util = 0.031281 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001162 
queue_avg = 1.092433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870600 n_nop=1817407 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05331
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1843222i bk1: 2088a 1847135i bk2: 2296a 1849009i bk3: 1770a 1850870i bk4: 2808a 1842475i bk5: 2202a 1845076i bk6: 2640a 1847617i bk7: 2024a 1849076i bk8: 3078a 1841330i bk9: 2270a 1845157i bk10: 2308a 1849492i bk11: 1594a 1850873i bk12: 2216a 1848644i bk13: 1640a 1852576i bk14: 1972a 1852857i bk15: 1418a 1856107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053310 
total_CMD = 1870600 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1710628 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1870600 
n_nop = 1817407 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.026655 
Either_Row_CoL_Bus_Util = 0.028436 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001391 
queue_avg = 0.896780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870600 n_nop=1811984 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05978
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1842377i bk1: 2490a 1843501i bk2: 2320a 1848000i bk3: 2102a 1848364i bk4: 2872a 1840504i bk5: 2644a 1841230i bk6: 2664a 1846491i bk7: 2466a 1846235i bk8: 3128a 1840143i bk9: 2982a 1839082i bk10: 2320a 1847338i bk11: 2084a 1846712i bk12: 2264a 1847192i bk13: 2014a 1848747i bk14: 1984a 1852382i bk15: 1768a 1852612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.059782 
total_CMD = 1870600 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1699397 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1870600 
n_nop = 1811984 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001482 
CoL_Bus_Util = 0.029891 
Either_Row_CoL_Bus_Util = 0.031335 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001194 
queue_avg = 1.090957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870600 n_nop=1817739 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05304
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1847442i bk1: 2718a 1844342i bk2: 1816a 1851597i bk3: 2272a 1850143i bk4: 2178a 1846660i bk5: 2800a 1843597i bk6: 2044a 1848743i bk7: 2616a 1847343i bk8: 2232a 1845815i bk9: 3074a 1841611i bk10: 1660a 1852185i bk11: 2220a 1848382i bk12: 1632a 1852297i bk13: 2212a 1848146i bk14: 1436a 1855601i bk15: 1940a 1853072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.053044 
total_CMD = 1870600 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1711467 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1870600 
n_nop = 1817739 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001768 
CoL_Bus_Util = 0.026522 
Either_Row_CoL_Bus_Util = 0.028259 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.001116 
queue_avg = 0.881422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.881422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870600 n_nop=1812532 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05924
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1843430i bk1: 2728a 1843410i bk2: 2124a 1849342i bk3: 2296a 1848887i bk4: 2620a 1841882i bk5: 2848a 1841208i bk6: 2500a 1847237i bk7: 2644a 1845337i bk8: 2942a 1840932i bk9: 3104a 1839781i bk10: 2090a 1849300i bk11: 2232a 1847026i bk12: 2014a 1848681i bk13: 2240a 1847389i bk14: 1770a 1853316i bk15: 1952a 1851616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059242 
total_CMD = 1870600 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1701176 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1870600 
n_nop = 1812532 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001450 
CoL_Bus_Util = 0.029621 
Either_Row_CoL_Bus_Util = 0.031042 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000913 
queue_avg = 1.078292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158334, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 190954, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174480, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 196830, Miss = 20220, Miss_rate = 0.103, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 188960, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159108, Miss = 15838, Miss_rate = 0.100, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 195106, Miss = 20392, Miss_rate = 0.105, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176888, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156628, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 189642, Miss = 19860, Miss_rate = 0.105, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175628, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 194276, Miss = 20044, Miss_rate = 0.103, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2156834
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1043
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1355789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105803
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1675880
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2156834
icnt_total_pkts_simt_to_mem=811709
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2786832
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2968343
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 3)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 3)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1129 (82 samples)
	minimum = 5 (82 samples)
	maximum = 234.976 (82 samples)
Network latency average = 21.6805 (82 samples)
	minimum = 5 (82 samples)
	maximum = 232.451 (82 samples)
Flit latency average = 20.7803 (82 samples)
	minimum = 5 (82 samples)
	maximum = 231.927 (82 samples)
Fragmentation average = 0.0021901 (82 samples)
	minimum = 0 (82 samples)
	maximum = 59.2317 (82 samples)
Injected packet rate average = 0.0648159 (82 samples)
	minimum = 0.0196691 (82 samples)
	maximum = 0.183427 (82 samples)
Accepted packet rate average = 0.0648159 (82 samples)
	minimum = 0.0192101 (82 samples)
	maximum = 0.103452 (82 samples)
Injected flit rate average = 0.0689917 (82 samples)
	minimum = 0.0254523 (82 samples)
	maximum = 0.183613 (82 samples)
Accepted flit rate average = 0.0689917 (82 samples)
	minimum = 0.0255932 (82 samples)
	maximum = 0.103452 (82 samples)
Injected packet size average = 1.06443 (82 samples)
Accepted packet size average = 1.06443 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 46 sec (586 sec)
gpgpu_simulation_rate = 439233 (inst/sec)
gpgpu_simulation_rate = 3454 (cycle/sec)
gpgpu_silicon_slowdown = 289519x
GPGPU-Sim uArch: Shader 4 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
gpu_sim_cycle = 25516
gpu_sim_insn = 78720
gpu_ipc =       3.0851
gpu_tot_sim_cycle = 2050014
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     125.5941
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.9245% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360919
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.3076
partiton_level_parallism_util =       1.0096
partiton_level_parallism_util_total  =       1.7479
L2_BW  =       2.8393 GB/Sec
L2_BW_total  =      33.7028 GB/Sec
gpu_total_sim_rate=437130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 78910
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47068, Miss = 28735, Miss_rate = 0.610, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46109, Miss = 28152, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46796, Miss = 28561, Miss_rate = 0.610, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46606, Miss = 28531, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46893, Miss = 28611, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47005, Miss = 28790, Miss_rate = 0.612, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 46988, Miss = 28937, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47227, Miss = 28600, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47310, Miss = 29010, Miss_rate = 0.613, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47549, Miss = 28905, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46509, Miss = 28247, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46783, Miss = 28522, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47186, Miss = 28514, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47007, Miss = 28628, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47246, Miss = 28901, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 429644
	L1D_total_cache_miss_rate = 0.6100
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4171942
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78910
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522496
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181786
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4250852

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53112, 24432, 13578, 13578, 13578, 13578, 13578, 13578, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 498559
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419162
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1705902	W0_Idle:14880489	W0_Scoreboard:11079257	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3353296 {8:419162,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237696 {8:29712,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67065920 {40:1676648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4753920 {40:118848,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1149401 	699001 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28296 	1134 	205 	519243 	30625 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250714 	270692 	253323 	311003 	748894 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1573 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5335      7086      5733      6330      5003      7453      6125      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5863      6678      6393      5290      5208      5568      6286      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5282      6070      5483      7212      4922      6081      5885      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5827      5837      6326      6403      5313      4961      6022      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5198      7092      5629      6135      4850      7089      6034      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5815      6224      6433      5023      5212      5457      6313      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894176 n_nop=1841109 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05257
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1871366i bk1: 2748a 1867735i bk2: 1794a 1874927i bk3: 2280a 1872966i bk4: 2202a 1869598i bk5: 2792a 1866159i bk6: 2048a 1873404i bk7: 2616a 1869828i bk8: 2268a 1868845i bk9: 3072a 1865078i bk10: 1688a 1875537i bk11: 2224a 1872073i bk12: 1616a 1875809i bk13: 2212a 1873013i bk14: 1450a 1879450i bk15: 1944a 1876796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052574 
total_CMD = 1894176 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1734311 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1894176 
n_nop = 1841109 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001780 
CoL_Bus_Util = 0.026287 
Either_Row_CoL_Bus_Util = 0.028016 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001828 
queue_avg = 0.887318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887318
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894176 n_nop=1835661 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05895
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1867523i bk1: 2840a 1866106i bk2: 2126a 1872614i bk3: 2296a 1872644i bk4: 2632a 1864206i bk5: 2872a 1864121i bk6: 2496a 1870154i bk7: 2636a 1869683i bk8: 2970a 1863386i bk9: 3128a 1862468i bk10: 2176a 1871021i bk11: 2232a 1870877i bk12: 2012a 1872279i bk13: 2264a 1871306i bk14: 1792a 1876513i bk15: 1952a 1875504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.058952 
total_CMD = 1894176 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1722871 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1894176 
n_nop = 1835661 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001452 
CoL_Bus_Util = 0.029476 
Either_Row_CoL_Bus_Util = 0.030892 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001162 
queue_avg = 1.078836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894176 n_nop=1840983 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05265
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1866798i bk1: 2088a 1870711i bk2: 2296a 1872585i bk3: 1770a 1874446i bk4: 2808a 1866051i bk5: 2202a 1868652i bk6: 2640a 1871193i bk7: 2024a 1872652i bk8: 3078a 1864906i bk9: 2270a 1868733i bk10: 2308a 1873068i bk11: 1594a 1874449i bk12: 2216a 1872220i bk13: 1640a 1876152i bk14: 1972a 1876433i bk15: 1418a 1879683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052647 
total_CMD = 1894176 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1734204 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1894176 
n_nop = 1840983 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001798 
CoL_Bus_Util = 0.026323 
Either_Row_CoL_Bus_Util = 0.028082 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001391 
queue_avg = 0.885618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.885618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894176 n_nop=1835560 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05904
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1865953i bk1: 2490a 1867077i bk2: 2320a 1871576i bk3: 2102a 1871940i bk4: 2872a 1864080i bk5: 2644a 1864806i bk6: 2664a 1870067i bk7: 2466a 1869811i bk8: 3128a 1863719i bk9: 2982a 1862658i bk10: 2320a 1870914i bk11: 2084a 1870288i bk12: 2264a 1870768i bk13: 2014a 1872323i bk14: 1984a 1875958i bk15: 1768a 1876188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.059038 
total_CMD = 1894176 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1722973 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1894176 
n_nop = 1835560 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001463 
CoL_Bus_Util = 0.029519 
Either_Row_CoL_Bus_Util = 0.030945 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001194 
queue_avg = 1.077378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894176 n_nop=1841315 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05238
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1871018i bk1: 2718a 1867918i bk2: 1816a 1875173i bk3: 2272a 1873719i bk4: 2178a 1870236i bk5: 2800a 1867173i bk6: 2044a 1872319i bk7: 2616a 1870919i bk8: 2232a 1869391i bk9: 3074a 1865187i bk10: 1660a 1875761i bk11: 2220a 1871958i bk12: 1632a 1875873i bk13: 2212a 1871722i bk14: 1436a 1879177i bk15: 1940a 1876648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.052384 
total_CMD = 1894176 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1735043 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1894176 
n_nop = 1841315 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001746 
CoL_Bus_Util = 0.026192 
Either_Row_CoL_Bus_Util = 0.027907 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001116 
queue_avg = 0.870451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894176 n_nop=1836108 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.0585
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1867006i bk1: 2728a 1866986i bk2: 2124a 1872918i bk3: 2296a 1872463i bk4: 2620a 1865458i bk5: 2848a 1864784i bk6: 2500a 1870813i bk7: 2644a 1868913i bk8: 2942a 1864508i bk9: 3104a 1863357i bk10: 2090a 1872876i bk11: 2232a 1870602i bk12: 2014a 1872257i bk13: 2240a 1870965i bk14: 1770a 1876892i bk15: 1952a 1875192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058505 
total_CMD = 1894176 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1724752 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1894176 
n_nop = 1836108 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001432 
CoL_Bus_Util = 0.029252 
Either_Row_CoL_Bus_Util = 0.030656 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000913 
queue_avg = 1.064871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158446, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191304, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174576, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 197094, Miss = 20220, Miss_rate = 0.103, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189268, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159204, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 195322, Miss = 20392, Miss_rate = 0.104, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 176984, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156724, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 189944, Miss = 19860, Miss_rate = 0.105, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175740, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 194492, Miss = 20044, Miss_rate = 0.103, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2159098
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1356557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107051
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1676648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363572
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2159098
icnt_total_pkts_simt_to_mem=812461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2786884
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2968546
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0041978
	minimum = 0 (at node 0)
	maximum = 0.0137169 (at node 16)
Accepted packet rate average = 0.0041978
	minimum = 0 (at node 0)
	maximum = 0.0221822 (at node 4)
Injected flit rate average = 0.00437779
	minimum = 0 (at node 0)
	maximum = 0.0137169 (at node 16)
Accepted flit rate average= 0.00437779
	minimum = 0 (at node 0)
	maximum = 0.0221822 (at node 4)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8952 (83 samples)
	minimum = 5 (83 samples)
	maximum = 232.241 (83 samples)
Network latency average = 21.4801 (83 samples)
	minimum = 5 (83 samples)
	maximum = 229.747 (83 samples)
Flit latency average = 20.5902 (83 samples)
	minimum = 5 (83 samples)
	maximum = 229.229 (83 samples)
Fragmentation average = 0.00216372 (83 samples)
	minimum = 0 (83 samples)
	maximum = 58.5181 (83 samples)
Injected packet rate average = 0.0640855 (83 samples)
	minimum = 0.0194321 (83 samples)
	maximum = 0.181382 (83 samples)
Accepted packet rate average = 0.0640855 (83 samples)
	minimum = 0.0189786 (83 samples)
	maximum = 0.102473 (83 samples)
Injected flit rate average = 0.0682132 (83 samples)
	minimum = 0.0251457 (83 samples)
	maximum = 0.181566 (83 samples)
Accepted flit rate average = 0.0682132 (83 samples)
	minimum = 0.0252848 (83 samples)
	maximum = 0.102473 (83 samples)
Injected packet size average = 1.06441 (83 samples)
Accepted packet size average = 1.06441 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 49 sec (589 sec)
gpgpu_simulation_rate = 437130 (inst/sec)
gpgpu_simulation_rate = 3480 (cycle/sec)
gpgpu_silicon_slowdown = 287356x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
gpu_sim_cycle = 2634
gpu_sim_insn = 380928
gpu_ipc =     144.6196
gpu_tot_sim_cycle = 2052648
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     125.6185
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.4668% 
gpu_tot_occupancy = 29.9019% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.3979
partiton_level_parallism_total  =       0.3078
partiton_level_parallism_util =       1.3283
partiton_level_parallism_util_total  =       1.7470
L2_BW  =      44.7077 GB/Sec
L2_BW_total  =      33.7169 GB/Sec
gpu_total_sim_rate=437035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 79102
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47132, Miss = 28783, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46173, Miss = 28200, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46860, Miss = 28609, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46670, Miss = 28579, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46957, Miss = 28659, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47069, Miss = 28838, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47052, Miss = 28985, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47291, Miss = 28648, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47438, Miss = 29106, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47613, Miss = 28953, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46573, Miss = 28295, Miss_rate = 0.608, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46847, Miss = 28570, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47250, Miss = 28562, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47071, Miss = 28676, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47310, Miss = 28949, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 430412
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4177766
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79102
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182042
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4256868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53205, 24525, 13671, 13671, 13671, 13671, 13671, 13671, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 499071
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419930
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1707072	W0_Idle:14893036	W0_Scoreboard:11119288	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3359440 {8:419930,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237888 {8:29736,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67188800 {40:1679720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4757760 {40:118944,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152141 	699845 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28318 	1136 	205 	520223 	30669 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250986 	271110 	254153 	312279 	749682 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1579 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5958      6678      6422      5290      5231      5568      6298      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5898      5837      6359      6403      5338      4961      6034      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5891      6224      6466      5023      5235      5457      6320      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1896609 n_nop=1843542 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05251
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1873799i bk1: 2748a 1870168i bk2: 1794a 1877360i bk3: 2280a 1875399i bk4: 2202a 1872031i bk5: 2792a 1868592i bk6: 2048a 1875837i bk7: 2616a 1872261i bk8: 2268a 1871278i bk9: 3072a 1867511i bk10: 1688a 1877970i bk11: 2224a 1874506i bk12: 1616a 1878242i bk13: 2212a 1875446i bk14: 1450a 1881883i bk15: 1944a 1879229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052506 
total_CMD = 1896609 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1736744 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1896609 
n_nop = 1843542 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001778 
CoL_Bus_Util = 0.026253 
Either_Row_CoL_Bus_Util = 0.027980 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001828 
queue_avg = 0.886180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.88618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1896609 n_nop=1838094 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05888
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1869956i bk1: 2840a 1868539i bk2: 2126a 1875047i bk3: 2296a 1875077i bk4: 2632a 1866639i bk5: 2872a 1866554i bk6: 2496a 1872587i bk7: 2636a 1872116i bk8: 2970a 1865819i bk9: 3128a 1864901i bk10: 2176a 1873454i bk11: 2232a 1873310i bk12: 2012a 1874712i bk13: 2264a 1873739i bk14: 1792a 1878946i bk15: 1952a 1877937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.058877 
total_CMD = 1896609 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1725304 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1896609 
n_nop = 1838094 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001450 
CoL_Bus_Util = 0.029438 
Either_Row_CoL_Bus_Util = 0.030852 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001162 
queue_avg = 1.077452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1896609 n_nop=1843416 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05258
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1869231i bk1: 2088a 1873144i bk2: 2296a 1875018i bk3: 1770a 1876879i bk4: 2808a 1868484i bk5: 2202a 1871085i bk6: 2640a 1873626i bk7: 2024a 1875085i bk8: 3078a 1867339i bk9: 2270a 1871166i bk10: 2308a 1875501i bk11: 1594a 1876882i bk12: 2216a 1874653i bk13: 1640a 1878585i bk14: 1972a 1878866i bk15: 1418a 1882116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052579 
total_CMD = 1896609 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1736637 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1896609 
n_nop = 1843416 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.026290 
Either_Row_CoL_Bus_Util = 0.028046 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001391 
queue_avg = 0.884482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1896609 n_nop=1837993 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05896
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1868386i bk1: 2490a 1869510i bk2: 2320a 1874009i bk3: 2102a 1874373i bk4: 2872a 1866513i bk5: 2644a 1867239i bk6: 2664a 1872500i bk7: 2466a 1872244i bk8: 3128a 1866152i bk9: 2982a 1865091i bk10: 2320a 1873347i bk11: 2084a 1872721i bk12: 2264a 1873201i bk13: 2014a 1874756i bk14: 1984a 1878391i bk15: 1768a 1878621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.058962 
total_CMD = 1896609 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1725406 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1896609 
n_nop = 1837993 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001462 
CoL_Bus_Util = 0.029481 
Either_Row_CoL_Bus_Util = 0.030906 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001194 
queue_avg = 1.075996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1896609 n_nop=1843748 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05232
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1873451i bk1: 2718a 1870351i bk2: 1816a 1877606i bk3: 2272a 1876152i bk4: 2178a 1872669i bk5: 2800a 1869606i bk6: 2044a 1874752i bk7: 2616a 1873352i bk8: 2232a 1871824i bk9: 3074a 1867620i bk10: 1660a 1878194i bk11: 2220a 1874391i bk12: 1632a 1878306i bk13: 2212a 1874155i bk14: 1436a 1881610i bk15: 1940a 1879081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.052317 
total_CMD = 1896609 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1737476 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1896609 
n_nop = 1843748 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001744 
CoL_Bus_Util = 0.026158 
Either_Row_CoL_Bus_Util = 0.027871 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001116 
queue_avg = 0.869335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.869335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1896609 n_nop=1838541 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05843
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1869439i bk1: 2728a 1869419i bk2: 2124a 1875351i bk3: 2296a 1874896i bk4: 2620a 1867891i bk5: 2848a 1867217i bk6: 2500a 1873246i bk7: 2644a 1871346i bk8: 2942a 1866941i bk9: 3104a 1865790i bk10: 2090a 1875309i bk11: 2232a 1873035i bk12: 2014a 1874690i bk13: 2240a 1873398i bk14: 1770a 1879325i bk15: 1952a 1877625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058430 
total_CMD = 1896609 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1727185 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1896609 
n_nop = 1838541 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.029215 
Either_Row_CoL_Bus_Util = 0.030617 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000913 
queue_avg = 1.063505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158446, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191640, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174576, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 197986, Miss = 20220, Miss_rate = 0.102, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189620, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159240, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 196170, Miss = 20392, Miss_rate = 0.104, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177020, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156724, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190300, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175740, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 195316, Miss = 20044, Miss_rate = 0.103, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2162778
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1359629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107147
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1679720
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364084
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118944
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2162778
icnt_total_pkts_simt_to_mem=813765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.8536
	minimum = 5
	maximum = 125
Network latency average = 31.5013
	minimum = 5
	maximum = 125
Slowest packet = 2792379
Flit latency average = 30.0919
	minimum = 5
	maximum = 125
Slowest flit = 2974165
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0664811
	minimum = 0 (at node 15)
	maximum = 0.338648 (at node 18)
Accepted packet rate average = 0.0664811
	minimum = 0 (at node 15)
	maximum = 0.170084 (at node 8)
Injected flit rate average = 0.0700807
	minimum = 0 (at node 15)
	maximum = 0.338648 (at node 18)
Accepted flit rate average= 0.0700807
	minimum = 0 (at node 15)
	maximum = 0.170084 (at node 8)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0018 (84 samples)
	minimum = 5 (84 samples)
	maximum = 230.964 (84 samples)
Network latency average = 21.5994 (84 samples)
	minimum = 5 (84 samples)
	maximum = 228.5 (84 samples)
Flit latency average = 20.7034 (84 samples)
	minimum = 5 (84 samples)
	maximum = 227.988 (84 samples)
Fragmentation average = 0.00213796 (84 samples)
	minimum = 0 (84 samples)
	maximum = 57.8214 (84 samples)
Injected packet rate average = 0.0641141 (84 samples)
	minimum = 0.0192007 (84 samples)
	maximum = 0.183254 (84 samples)
Accepted packet rate average = 0.0641141 (84 samples)
	minimum = 0.0187527 (84 samples)
	maximum = 0.103278 (84 samples)
Injected flit rate average = 0.0682354 (84 samples)
	minimum = 0.0248463 (84 samples)
	maximum = 0.183436 (84 samples)
Accepted flit rate average = 0.0682354 (84 samples)
	minimum = 0.0249838 (84 samples)
	maximum = 0.103278 (84 samples)
Injected packet size average = 1.06428 (84 samples)
Accepted packet size average = 1.06428 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 50 sec (590 sec)
gpgpu_simulation_rate = 437035 (inst/sec)
gpgpu_simulation_rate = 3479 (cycle/sec)
gpgpu_silicon_slowdown = 287438x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2079103
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     124.0297
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8612% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3039
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7469
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      33.2900 GB/Sec
gpu_total_sim_rate=435592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 79114
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47132, Miss = 28783, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46173, Miss = 28200, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46860, Miss = 28609, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46670, Miss = 28579, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46957, Miss = 28659, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47069, Miss = 28838, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47052, Miss = 28985, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47291, Miss = 28648, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47438, Miss = 29106, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47644, Miss = 28969, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46573, Miss = 28295, Miss_rate = 0.608, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46847, Miss = 28570, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47250, Miss = 28562, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47071, Miss = 28676, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47310, Miss = 28949, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 430428
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4179426
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523280
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182057
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4258540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53205, 24525, 13671, 13671, 13671, 13671, 13671, 13671, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 499575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419946
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1707072	W0_Idle:14923225	W0_Scoreboard:11139058	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3359568 {8:419946,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237984 {8:29748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67191360 {40:1679784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4759680 {40:118992,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152235 	699845 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28330 	1136 	205 	520254 	30669 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251080 	271110 	254153 	312279 	749682 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1589 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5959      6678      6424      5290      5231      5568      6298      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5899      5837      6361      6403      5338      4961      6034      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5893      6224      6467      5023      5235      5457      6320      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921053 n_nop=1867986 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05184
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1898243i bk1: 2748a 1894612i bk2: 1794a 1901804i bk3: 2280a 1899843i bk4: 2202a 1896475i bk5: 2792a 1893036i bk6: 2048a 1900281i bk7: 2616a 1896705i bk8: 2268a 1895722i bk9: 3072a 1891955i bk10: 1688a 1902414i bk11: 2224a 1898950i bk12: 1616a 1902686i bk13: 2212a 1899890i bk14: 1450a 1906327i bk15: 1944a 1903673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051838 
total_CMD = 1921053 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1761188 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1921053 
n_nop = 1867986 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001755 
CoL_Bus_Util = 0.025919 
Either_Row_CoL_Bus_Util = 0.027624 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001828 
queue_avg = 0.874904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.874904
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921053 n_nop=1862538 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05813
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1894400i bk1: 2840a 1892983i bk2: 2126a 1899491i bk3: 2296a 1899521i bk4: 2632a 1891083i bk5: 2872a 1890998i bk6: 2496a 1897031i bk7: 2636a 1896560i bk8: 2970a 1890263i bk9: 3128a 1889345i bk10: 2176a 1897898i bk11: 2232a 1897754i bk12: 2012a 1899156i bk13: 2264a 1898183i bk14: 1792a 1903390i bk15: 1952a 1902381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.058127 
total_CMD = 1921053 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1749748 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1921053 
n_nop = 1862538 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001432 
CoL_Bus_Util = 0.029064 
Either_Row_CoL_Bus_Util = 0.030460 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001162 
queue_avg = 1.063743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921053 n_nop=1867860 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05191
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1893675i bk1: 2088a 1897588i bk2: 2296a 1899462i bk3: 1770a 1901323i bk4: 2808a 1892928i bk5: 2202a 1895529i bk6: 2640a 1898070i bk7: 2024a 1899529i bk8: 3078a 1891783i bk9: 2270a 1895610i bk10: 2308a 1899945i bk11: 1594a 1901326i bk12: 2216a 1899097i bk13: 1640a 1903029i bk14: 1972a 1903310i bk15: 1418a 1906560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051910 
total_CMD = 1921053 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1761081 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1921053 
n_nop = 1867860 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.025955 
Either_Row_CoL_Bus_Util = 0.027690 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001391 
queue_avg = 0.873227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.873227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921053 n_nop=1862437 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05821
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1892830i bk1: 2490a 1893954i bk2: 2320a 1898453i bk3: 2102a 1898817i bk4: 2872a 1890957i bk5: 2644a 1891683i bk6: 2664a 1896944i bk7: 2466a 1896688i bk8: 3128a 1890596i bk9: 2982a 1889535i bk10: 2320a 1897791i bk11: 2084a 1897165i bk12: 2264a 1897645i bk13: 2014a 1899200i bk14: 1984a 1902835i bk15: 1768a 1903065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.058212 
total_CMD = 1921053 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1749850 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1921053 
n_nop = 1862437 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001443 
CoL_Bus_Util = 0.029106 
Either_Row_CoL_Bus_Util = 0.030512 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001194 
queue_avg = 1.062305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921053 n_nop=1868192 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05165
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1897895i bk1: 2718a 1894795i bk2: 1816a 1902050i bk3: 2272a 1900596i bk4: 2178a 1897113i bk5: 2800a 1894050i bk6: 2044a 1899196i bk7: 2616a 1897796i bk8: 2232a 1896268i bk9: 3074a 1892064i bk10: 1660a 1902638i bk11: 2220a 1898835i bk12: 1632a 1902750i bk13: 2212a 1898599i bk14: 1436a 1906054i bk15: 1940a 1903525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.051651 
total_CMD = 1921053 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1761920 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1921053 
n_nop = 1868192 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001722 
CoL_Bus_Util = 0.025825 
Either_Row_CoL_Bus_Util = 0.027517 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001116 
queue_avg = 0.858273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921053 n_nop=1862985 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05769
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1893883i bk1: 2728a 1893863i bk2: 2124a 1899795i bk3: 2296a 1899340i bk4: 2620a 1892335i bk5: 2848a 1891661i bk6: 2500a 1897690i bk7: 2644a 1895790i bk8: 2942a 1891385i bk9: 3104a 1890234i bk10: 2090a 1899753i bk11: 2232a 1897479i bk12: 2014a 1899134i bk13: 2240a 1897842i bk14: 1770a 1903769i bk15: 1952a 1902069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057686 
total_CMD = 1921053 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1751629 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1921053 
n_nop = 1862985 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001412 
CoL_Bus_Util = 0.028843 
Either_Row_CoL_Bus_Util = 0.030227 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000913 
queue_avg = 1.049973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158454, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191640, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174584, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 198016, Miss = 20220, Miss_rate = 0.102, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189628, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159240, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 196212, Miss = 20392, Miss_rate = 0.104, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177020, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156732, Miss = 15912, Miss_rate = 0.102, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190300, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175748, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 195346, Miss = 20044, Miss_rate = 0.103, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2162920
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1359693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107195
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1679784
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364114
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118992
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2162920
icnt_total_pkts_simt_to_mem=813823
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2794637
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2976543
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 9)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 9)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7936 (85 samples)
	minimum = 5 (85 samples)
	maximum = 228.388 (85 samples)
Network latency average = 21.405 (85 samples)
	minimum = 5 (85 samples)
	maximum = 225.882 (85 samples)
Flit latency average = 20.5186 (85 samples)
	minimum = 5 (85 samples)
	maximum = 225.365 (85 samples)
Fragmentation average = 0.0021128 (85 samples)
	minimum = 0 (85 samples)
	maximum = 57.1412 (85 samples)
Injected packet rate average = 0.0633628 (85 samples)
	minimum = 0.0189749 (85 samples)
	maximum = 0.181118 (85 samples)
Accepted packet rate average = 0.0633628 (85 samples)
	minimum = 0.0185321 (85 samples)
	maximum = 0.102126 (85 samples)
Injected flit rate average = 0.0674359 (85 samples)
	minimum = 0.024554 (85 samples)
	maximum = 0.181304 (85 samples)
Accepted flit rate average = 0.0674359 (85 samples)
	minimum = 0.0246899 (85 samples)
	maximum = 0.102126 (85 samples)
Injected packet size average = 1.06428 (85 samples)
Accepted packet size average = 1.06428 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 52 sec (592 sec)
gpgpu_simulation_rate = 435592 (inst/sec)
gpgpu_simulation_rate = 3511 (cycle/sec)
gpgpu_silicon_slowdown = 284819x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
gpu_sim_cycle = 25514
gpu_sim_insn = 59040
gpu_ipc =       2.3140
gpu_tot_sim_cycle = 2104617
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     122.5542
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.7474% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0178
partiton_level_parallism_total  =       0.3004
partiton_level_parallism_util =       1.0044
partiton_level_parallism_util_total  =       1.7460
L2_BW  =       2.0494 GB/Sec
L2_BW_total  =      32.9113 GB/Sec
gpu_total_sim_rate=434224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 79348
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47132, Miss = 28783, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46173, Miss = 28200, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46860, Miss = 28609, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46670, Miss = 28579, Miss_rate = 0.612, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 46957, Miss = 28659, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47069, Miss = 28838, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47052, Miss = 28985, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47291, Miss = 28648, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47438, Miss = 29106, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47644, Miss = 28969, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46652, Miss = 28327, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46926, Miss = 28626, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47329, Miss = 28610, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47071, Miss = 28676, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47310, Miss = 28949, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 430564
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4181022
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79348
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182150
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4260370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53205, 24525, 13671, 13671, 13671, 13671, 13671, 13671, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 500247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420074
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1707225	W0_Idle:15032615	W0_Scoreboard:11174811	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360592 {8:420074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239856 {8:29982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67211840 {40:1680296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797120 {40:119928,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152933 	699845 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28561 	1139 	205 	520475 	30669 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251778 	271110 	254153 	312279 	749682 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1620 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5965      6678      6436      5290      5235      5568      6300      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5907      5837      6373      6403      5342      4961      6036      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5900      6224      6477      5023      5240      5457      6322      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1944628 n_nop=1891561 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05121
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1921818i bk1: 2748a 1918187i bk2: 1794a 1925379i bk3: 2280a 1923418i bk4: 2202a 1920050i bk5: 2792a 1916611i bk6: 2048a 1923856i bk7: 2616a 1920280i bk8: 2268a 1919297i bk9: 3072a 1915530i bk10: 1688a 1925989i bk11: 2224a 1922525i bk12: 1616a 1926261i bk13: 2212a 1923465i bk14: 1450a 1929902i bk15: 1944a 1927248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051210 
total_CMD = 1944628 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1784763 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1944628 
n_nop = 1891561 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001734 
CoL_Bus_Util = 0.025605 
Either_Row_CoL_Bus_Util = 0.027289 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001828 
queue_avg = 0.864297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1944628 n_nop=1886113 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05742
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1917975i bk1: 2840a 1916558i bk2: 2126a 1923066i bk3: 2296a 1923096i bk4: 2632a 1914658i bk5: 2872a 1914573i bk6: 2496a 1920606i bk7: 2636a 1920135i bk8: 2970a 1913838i bk9: 3128a 1912920i bk10: 2176a 1921473i bk11: 2232a 1921329i bk12: 2012a 1922731i bk13: 2264a 1921758i bk14: 1792a 1926965i bk15: 1952a 1925956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.057423 
total_CMD = 1944628 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1773323 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1944628 
n_nop = 1886113 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001414 
CoL_Bus_Util = 0.028711 
Either_Row_CoL_Bus_Util = 0.030091 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001162 
queue_avg = 1.050847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1944628 n_nop=1891435 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05128
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1917250i bk1: 2088a 1921163i bk2: 2296a 1923037i bk3: 1770a 1924898i bk4: 2808a 1916503i bk5: 2202a 1919104i bk6: 2640a 1921645i bk7: 2024a 1923104i bk8: 3078a 1915358i bk9: 2270a 1919185i bk10: 2308a 1923520i bk11: 1594a 1924901i bk12: 2216a 1922672i bk13: 1640a 1926604i bk14: 1972a 1926885i bk15: 1418a 1930135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051281 
total_CMD = 1944628 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1784656 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1944628 
n_nop = 1891435 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001751 
CoL_Bus_Util = 0.025640 
Either_Row_CoL_Bus_Util = 0.027354 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001391 
queue_avg = 0.862641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.862641
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1944628 n_nop=1886012 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05751
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1916405i bk1: 2490a 1917529i bk2: 2320a 1922028i bk3: 2102a 1922392i bk4: 2872a 1914532i bk5: 2644a 1915258i bk6: 2664a 1920519i bk7: 2466a 1920263i bk8: 3128a 1914171i bk9: 2982a 1913110i bk10: 2320a 1921366i bk11: 2084a 1920740i bk12: 2264a 1921220i bk13: 2014a 1922775i bk14: 1984a 1926410i bk15: 1768a 1926640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.057506 
total_CMD = 1944628 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1773425 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1944628 
n_nop = 1886012 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.028753 
Either_Row_CoL_Bus_Util = 0.030143 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001194 
queue_avg = 1.049426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04943
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1944628 n_nop=1891767 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05102
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1921470i bk1: 2718a 1918370i bk2: 1816a 1925625i bk3: 2272a 1924171i bk4: 2178a 1920688i bk5: 2800a 1917625i bk6: 2044a 1922771i bk7: 2616a 1921371i bk8: 2232a 1919843i bk9: 3074a 1915639i bk10: 1660a 1926213i bk11: 2220a 1922410i bk12: 1632a 1926325i bk13: 2212a 1922174i bk14: 1436a 1929629i bk15: 1940a 1927100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.051025 
total_CMD = 1944628 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1785495 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1944628 
n_nop = 1891767 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.025512 
Either_Row_CoL_Bus_Util = 0.027183 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001116 
queue_avg = 0.847868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847868
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1944628 n_nop=1886560 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05699
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1917458i bk1: 2728a 1917438i bk2: 2124a 1923370i bk3: 2296a 1922915i bk4: 2620a 1915910i bk5: 2848a 1915236i bk6: 2500a 1921265i bk7: 2644a 1919365i bk8: 2942a 1914960i bk9: 3104a 1913809i bk10: 2090a 1923328i bk11: 2232a 1921054i bk12: 2014a 1922709i bk13: 2240a 1921417i bk14: 1770a 1927344i bk15: 1952a 1925644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056987 
total_CMD = 1944628 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1775204 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1944628 
n_nop = 1886560 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.028493 
Either_Row_CoL_Bus_Util = 0.029861 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000913 
queue_avg = 1.037244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158538, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191736, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174656, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 198338, Miss = 20220, Miss_rate = 0.102, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189700, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159312, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 196530, Miss = 20392, Miss_rate = 0.104, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177092, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156804, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190372, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175832, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 195644, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2164554
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1360205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108131
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119928
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2164554
icnt_total_pkts_simt_to_mem=814371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04643
	minimum = 5
	maximum = 7
Network latency average = 5.04643
	minimum = 5
	maximum = 7
Slowest packet = 2794688
Flit latency average = 5.00183
	minimum = 5
	maximum = 7
Slowest flit = 2976745
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00303247
	minimum = 0 (at node 0)
	maximum = 0.0126205 (at node 18)
Accepted packet rate average = 0.00303247
	minimum = 0 (at node 0)
	maximum = 0.0221839 (at node 11)
Injected flit rate average = 0.00316747
	minimum = 0 (at node 0)
	maximum = 0.0126205 (at node 18)
Accepted flit rate average= 0.00316747
	minimum = 0 (at node 0)
	maximum = 0.0221839 (at node 11)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5872 (86 samples)
	minimum = 5 (86 samples)
	maximum = 225.814 (86 samples)
Network latency average = 21.2148 (86 samples)
	minimum = 5 (86 samples)
	maximum = 223.337 (86 samples)
Flit latency average = 20.3382 (86 samples)
	minimum = 5 (86 samples)
	maximum = 222.826 (86 samples)
Fragmentation average = 0.00208824 (86 samples)
	minimum = 0 (86 samples)
	maximum = 56.4767 (86 samples)
Injected packet rate average = 0.0626613 (86 samples)
	minimum = 0.0187542 (86 samples)
	maximum = 0.179158 (86 samples)
Accepted packet rate average = 0.0626613 (86 samples)
	minimum = 0.0183166 (86 samples)
	maximum = 0.101197 (86 samples)
Injected flit rate average = 0.0666886 (86 samples)
	minimum = 0.0242685 (86 samples)
	maximum = 0.179343 (86 samples)
Accepted flit rate average = 0.0666886 (86 samples)
	minimum = 0.0244028 (86 samples)
	maximum = 0.101197 (86 samples)
Injected packet size average = 1.06427 (86 samples)
Accepted packet size average = 1.06427 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 54 sec (594 sec)
gpgpu_simulation_rate = 434224 (inst/sec)
gpgpu_simulation_rate = 3543 (cycle/sec)
gpgpu_silicon_slowdown = 282246x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
gpu_sim_cycle = 1947
gpu_sim_insn = 214272
gpu_ipc =     110.0524
gpu_tot_sim_cycle = 2106564
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     122.5426
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.3220% 
gpu_tot_occupancy = 29.7352% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.2712
partiton_level_parallism_total  =       0.3004
partiton_level_parallism_util =       1.4790
partiton_level_parallism_util_total  =       1.7457
L2_BW  =      29.9784 GB/Sec
L2_BW_total  =      32.9086 GB/Sec
gpu_total_sim_rate=434585

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 79348
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47196, Miss = 28831, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46237, Miss = 28232, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47291, Miss = 28648, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47438, Miss = 29106, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47644, Miss = 28969, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46652, Miss = 28327, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46926, Miss = 28626, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47329, Miss = 28610, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47135, Miss = 28708, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47374, Miss = 28997, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 430948
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4184406
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79348
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523856
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4263754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53298, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 500535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420458
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1707612	W0_Idle:15037170	W0_Scoreboard:11196251	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3363664 {8:420458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239856 {8:29982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67273280 {40:1681832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797120 {40:119928,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1154554 	700048 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28561 	1139 	205 	520962 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	252017 	271577 	254706 	312724 	749802 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1623 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6477      5290      5259      5568      6314      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6416      6403      5366      4961      6049      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6513      5023      5263      5457      6330      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946427 n_nop=1893360 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05116
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1923617i bk1: 2748a 1919986i bk2: 1794a 1927178i bk3: 2280a 1925217i bk4: 2202a 1921849i bk5: 2792a 1918410i bk6: 2048a 1925655i bk7: 2616a 1922079i bk8: 2268a 1921096i bk9: 3072a 1917329i bk10: 1688a 1927788i bk11: 2224a 1924324i bk12: 1616a 1928060i bk13: 2212a 1925264i bk14: 1450a 1931701i bk15: 1944a 1929047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051162 
total_CMD = 1946427 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1786562 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1946427 
n_nop = 1893360 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001732 
CoL_Bus_Util = 0.025581 
Either_Row_CoL_Bus_Util = 0.027264 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001828 
queue_avg = 0.863499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.863499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946427 n_nop=1887912 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05737
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1919774i bk1: 2840a 1918357i bk2: 2126a 1924865i bk3: 2296a 1924895i bk4: 2632a 1916457i bk5: 2872a 1916372i bk6: 2496a 1922405i bk7: 2636a 1921934i bk8: 2970a 1915637i bk9: 3128a 1914719i bk10: 2176a 1923272i bk11: 2232a 1923128i bk12: 2012a 1924530i bk13: 2264a 1923557i bk14: 1792a 1928764i bk15: 1952a 1927755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.057370 
total_CMD = 1946427 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1775122 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1946427 
n_nop = 1887912 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001413 
CoL_Bus_Util = 0.028685 
Either_Row_CoL_Bus_Util = 0.030063 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001162 
queue_avg = 1.049875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946427 n_nop=1893234 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05123
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1919049i bk1: 2088a 1922962i bk2: 2296a 1924836i bk3: 1770a 1926697i bk4: 2808a 1918302i bk5: 2202a 1920903i bk6: 2640a 1923444i bk7: 2024a 1924903i bk8: 3078a 1917157i bk9: 2270a 1920984i bk10: 2308a 1925319i bk11: 1594a 1926700i bk12: 2216a 1924471i bk13: 1640a 1928403i bk14: 1972a 1928684i bk15: 1418a 1931934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051233 
total_CMD = 1946427 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1786455 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1946427 
n_nop = 1893234 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001750 
CoL_Bus_Util = 0.025617 
Either_Row_CoL_Bus_Util = 0.027329 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001391 
queue_avg = 0.861844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.861844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946427 n_nop=1887811 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05745
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1918204i bk1: 2490a 1919328i bk2: 2320a 1923827i bk3: 2102a 1924191i bk4: 2872a 1916331i bk5: 2644a 1917057i bk6: 2664a 1922318i bk7: 2466a 1922062i bk8: 3128a 1915970i bk9: 2982a 1914909i bk10: 2320a 1923165i bk11: 2084a 1922539i bk12: 2264a 1923019i bk13: 2014a 1924574i bk14: 1984a 1928209i bk15: 1768a 1928439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.057453 
total_CMD = 1946427 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1775224 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1946427 
n_nop = 1887811 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.028726 
Either_Row_CoL_Bus_Util = 0.030115 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001194 
queue_avg = 1.048456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946427 n_nop=1893566 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05098
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1923269i bk1: 2718a 1920169i bk2: 1816a 1927424i bk3: 2272a 1925970i bk4: 2178a 1922487i bk5: 2800a 1919424i bk6: 2044a 1924570i bk7: 2616a 1923170i bk8: 2232a 1921642i bk9: 3074a 1917438i bk10: 1660a 1928012i bk11: 2220a 1924209i bk12: 1632a 1928124i bk13: 2212a 1923973i bk14: 1436a 1931428i bk15: 1940a 1928899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.050978 
total_CMD = 1946427 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1787294 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1946427 
n_nop = 1893566 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.025489 
Either_Row_CoL_Bus_Util = 0.027158 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001116 
queue_avg = 0.847084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946427 n_nop=1888359 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05693
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1919257i bk1: 2728a 1919237i bk2: 2124a 1925169i bk3: 2296a 1924714i bk4: 2620a 1917709i bk5: 2848a 1917035i bk6: 2500a 1923064i bk7: 2644a 1921164i bk8: 2942a 1916759i bk9: 3104a 1915608i bk10: 2090a 1925127i bk11: 2232a 1922853i bk12: 2014a 1924508i bk13: 2240a 1923216i bk14: 1770a 1929143i bk15: 1952a 1927443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056934 
total_CMD = 1946427 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1777003 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1946427 
n_nop = 1888359 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001393 
CoL_Bus_Util = 0.028467 
Either_Row_CoL_Bus_Util = 0.029833 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000913 
queue_avg = 1.036286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158538, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191736, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174656, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 198934, Miss = 20220, Miss_rate = 0.102, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189700, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159312, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197162, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177092, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156804, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190372, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175832, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196240, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2166378
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1361741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108131
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1681832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364588
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119928
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2166378
icnt_total_pkts_simt_to_mem=815043
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.7432
	minimum = 5
	maximum = 85
Network latency average = 21.6922
	minimum = 5
	maximum = 85
Slowest packet = 2798870
Flit latency average = 20.7167
	minimum = 5
	maximum = 85
Slowest flit = 2981110
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0447412
	minimum = 0 (at node 7)
	maximum = 0.324602 (at node 21)
Accepted packet rate average = 0.0447412
	minimum = 0 (at node 7)
	maximum = 0.115049 (at node 0)
Injected flit rate average = 0.0474805
	minimum = 0 (at node 7)
	maximum = 0.324602 (at node 21)
Accepted flit rate average= 0.0474805
	minimum = 0 (at node 7)
	maximum = 0.11813 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5775 (87 samples)
	minimum = 5 (87 samples)
	maximum = 224.195 (87 samples)
Network latency average = 21.2203 (87 samples)
	minimum = 5 (87 samples)
	maximum = 221.747 (87 samples)
Flit latency average = 20.3425 (87 samples)
	minimum = 5 (87 samples)
	maximum = 221.241 (87 samples)
Fragmentation average = 0.00206423 (87 samples)
	minimum = 0 (87 samples)
	maximum = 55.8276 (87 samples)
Injected packet rate average = 0.0624553 (87 samples)
	minimum = 0.0185387 (87 samples)
	maximum = 0.18083 (87 samples)
Accepted packet rate average = 0.0624553 (87 samples)
	minimum = 0.0181061 (87 samples)
	maximum = 0.101356 (87 samples)
Injected flit rate average = 0.0664679 (87 samples)
	minimum = 0.0239895 (87 samples)
	maximum = 0.181012 (87 samples)
Accepted flit rate average = 0.0664679 (87 samples)
	minimum = 0.0241223 (87 samples)
	maximum = 0.101391 (87 samples)
Injected packet size average = 1.06425 (87 samples)
Accepted packet size average = 1.06425 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 54 sec (594 sec)
gpgpu_simulation_rate = 434585 (inst/sec)
gpgpu_simulation_rate = 3546 (cycle/sec)
gpgpu_silicon_slowdown = 282007x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2133019
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     121.0321
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6950% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2967
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7456
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      32.5026 GB/Sec
gpu_total_sim_rate=433160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 79360
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47196, Miss = 28831, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46237, Miss = 28232, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47438, Miss = 29106, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47644, Miss = 28969, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46652, Miss = 28327, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46926, Miss = 28626, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47329, Miss = 28610, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47135, Miss = 28708, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47374, Miss = 28997, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 430964
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254391
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4186066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79360
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523872
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182309
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4265426

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53298, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 501039
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420474
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1707612	W0_Idle:15067359	W0_Scoreboard:11216021	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3363792 {8:420474,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239952 {8:29994,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67275840 {40:1681896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4799040 {40:119976,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1154648 	700048 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28573 	1139 	205 	520993 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	252111 	271577 	254706 	312724 	749802 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1633 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6481      5290      5259      5568      6314      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6419      6403      5366      4961      6049      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6517      5023      5263      5457      6330      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1970871 n_nop=1917804 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.05053
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1948061i bk1: 2748a 1944430i bk2: 1794a 1951622i bk3: 2280a 1949661i bk4: 2202a 1946293i bk5: 2792a 1942854i bk6: 2048a 1950099i bk7: 2616a 1946523i bk8: 2268a 1945540i bk9: 3072a 1941773i bk10: 1688a 1952232i bk11: 2224a 1948768i bk12: 1616a 1952504i bk13: 2212a 1949708i bk14: 1450a 1956145i bk15: 1944a 1953491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050528 
total_CMD = 1970871 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1811006 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1970871 
n_nop = 1917804 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001711 
CoL_Bus_Util = 0.025264 
Either_Row_CoL_Bus_Util = 0.026926 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001828 
queue_avg = 0.852789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.852789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1970871 n_nop=1912356 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05666
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1944218i bk1: 2840a 1942801i bk2: 2126a 1949309i bk3: 2296a 1949339i bk4: 2632a 1940901i bk5: 2872a 1940816i bk6: 2496a 1946849i bk7: 2636a 1946378i bk8: 2970a 1940081i bk9: 3128a 1939163i bk10: 2176a 1947716i bk11: 2232a 1947572i bk12: 2012a 1948974i bk13: 2264a 1948001i bk14: 1792a 1953208i bk15: 1952a 1952199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.056658 
total_CMD = 1970871 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1799566 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1970871 
n_nop = 1912356 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.028329 
Either_Row_CoL_Bus_Util = 0.029690 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001162 
queue_avg = 1.036854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1970871 n_nop=1917678 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.0506
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1943493i bk1: 2088a 1947406i bk2: 2296a 1949280i bk3: 1770a 1951141i bk4: 2808a 1942746i bk5: 2202a 1945347i bk6: 2640a 1947888i bk7: 2024a 1949347i bk8: 3078a 1941601i bk9: 2270a 1945428i bk10: 2308a 1949763i bk11: 1594a 1951144i bk12: 2216a 1948915i bk13: 1640a 1952847i bk14: 1972a 1953128i bk15: 1418a 1956378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050598 
total_CMD = 1970871 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1810899 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1970871 
n_nop = 1917678 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001728 
CoL_Bus_Util = 0.025299 
Either_Row_CoL_Bus_Util = 0.026990 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001391 
queue_avg = 0.851155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.851155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1970871 n_nop=1912255 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05674
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1942648i bk1: 2490a 1943772i bk2: 2320a 1948271i bk3: 2102a 1948635i bk4: 2872a 1940775i bk5: 2644a 1941501i bk6: 2664a 1946762i bk7: 2466a 1946506i bk8: 3128a 1940414i bk9: 2982a 1939353i bk10: 2320a 1947609i bk11: 2084a 1946983i bk12: 2264a 1947463i bk13: 2014a 1949018i bk14: 1984a 1952653i bk15: 1768a 1952883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.056740 
total_CMD = 1970871 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1799668 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1970871 
n_nop = 1912255 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001406 
CoL_Bus_Util = 0.028370 
Either_Row_CoL_Bus_Util = 0.029741 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001194 
queue_avg = 1.035453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1970871 n_nop=1918010 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.05035
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1947713i bk1: 2718a 1944613i bk2: 1816a 1951868i bk3: 2272a 1950414i bk4: 2178a 1946931i bk5: 2800a 1943868i bk6: 2044a 1949014i bk7: 2616a 1947614i bk8: 2232a 1946086i bk9: 3074a 1941882i bk10: 1660a 1952456i bk11: 2220a 1948653i bk12: 1632a 1952568i bk13: 2212a 1948417i bk14: 1436a 1955872i bk15: 1940a 1953343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.050345 
total_CMD = 1970871 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1811738 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1970871 
n_nop = 1918010 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001678 
CoL_Bus_Util = 0.025173 
Either_Row_CoL_Bus_Util = 0.026821 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001116 
queue_avg = 0.836578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.836578
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1970871 n_nop=1912803 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05623
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1943701i bk1: 2728a 1943681i bk2: 2124a 1949613i bk3: 2296a 1949158i bk4: 2620a 1942153i bk5: 2848a 1941479i bk6: 2500a 1947508i bk7: 2644a 1945608i bk8: 2942a 1941203i bk9: 3104a 1940052i bk10: 2090a 1949571i bk11: 2232a 1947297i bk12: 2014a 1948952i bk13: 2240a 1947660i bk14: 1770a 1953587i bk15: 1952a 1951887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056228 
total_CMD = 1970871 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1801447 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1970871 
n_nop = 1912803 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001376 
CoL_Bus_Util = 0.028114 
Either_Row_CoL_Bus_Util = 0.029463 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000913 
queue_avg = 1.023433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158546, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191736, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174664, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 198964, Miss = 20220, Miss_rate = 0.102, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189708, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159312, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197200, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177092, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156812, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190372, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175840, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196274, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2166520
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1361805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108179
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1681896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364618
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2166520
icnt_total_pkts_simt_to_mem=815101
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2799263
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2981421
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 7)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 7)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3812 (88 samples)
	minimum = 5 (88 samples)
	maximum = 221.784 (88 samples)
Network latency average = 21.0369 (88 samples)
	minimum = 5 (88 samples)
	maximum = 219.295 (88 samples)
Flit latency average = 20.1682 (88 samples)
	minimum = 5 (88 samples)
	maximum = 218.784 (88 samples)
Fragmentation average = 0.00204078 (88 samples)
	minimum = 0 (88 samples)
	maximum = 55.1932 (88 samples)
Injected packet rate average = 0.0617486 (88 samples)
	minimum = 0.018328 (88 samples)
	maximum = 0.178794 (88 samples)
Accepted packet rate average = 0.0617486 (88 samples)
	minimum = 0.0179003 (88 samples)
	maximum = 0.100265 (88 samples)
Injected flit rate average = 0.0657157 (88 samples)
	minimum = 0.0237169 (88 samples)
	maximum = 0.17898 (88 samples)
Accepted flit rate average = 0.0657157 (88 samples)
	minimum = 0.0238482 (88 samples)
	maximum = 0.1003 (88 samples)
Injected packet size average = 1.06425 (88 samples)
Accepted packet size average = 1.06425 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 56 sec (596 sec)
gpgpu_simulation_rate = 433160 (inst/sec)
gpgpu_simulation_rate = 3578 (cycle/sec)
gpgpu_silicon_slowdown = 279485x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
gpu_sim_cycle = 25504
gpu_sim_insn = 39360
gpu_ipc =       1.5433
gpu_tot_sim_cycle = 2158523
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     119.6203
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6181% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0123
partiton_level_parallism_total  =       0.2933
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7450
L2_BW  =       1.4153 GB/Sec
L2_BW_total  =      32.1353 GB/Sec
gpu_total_sim_rate=431777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 79515
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47196, Miss = 28831, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46237, Miss = 28232, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47517, Miss = 29154, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47723, Miss = 29025, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46652, Miss = 28327, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46926, Miss = 28626, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47329, Miss = 28610, Miss_rate = 0.604, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47135, Miss = 28708, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47374, Miss = 28997, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 431068
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254409
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4187131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79515
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523968
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182371
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4266646

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53298, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 501487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420570
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1707714	W0_Idle:15141365	W0_Scoreboard:11241235	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3364560 {8:420570,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241192 {8:30149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67291200 {40:1682280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4823840 {40:120596,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1155156 	700048 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28728 	1139 	205 	521151 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	252619 	271577 	254706 	312724 	749802 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1660 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6492      5290      5263      5568      6316      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6430      6403      5370      4961      6051      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6529      5023      5267      5457      6332      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1994436 n_nop=1941369 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.04993
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1971626i bk1: 2748a 1967995i bk2: 1794a 1975187i bk3: 2280a 1973226i bk4: 2202a 1969858i bk5: 2792a 1966419i bk6: 2048a 1973664i bk7: 2616a 1970088i bk8: 2268a 1969105i bk9: 3072a 1965338i bk10: 1688a 1975797i bk11: 2224a 1972333i bk12: 1616a 1976069i bk13: 2212a 1973273i bk14: 1450a 1979710i bk15: 1944a 1977056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049931 
total_CMD = 1994436 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1834571 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1994436 
n_nop = 1941369 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001691 
CoL_Bus_Util = 0.024965 
Either_Row_CoL_Bus_Util = 0.026608 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001828 
queue_avg = 0.842713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1994436 n_nop=1935921 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05599
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1967783i bk1: 2840a 1966366i bk2: 2126a 1972874i bk3: 2296a 1972904i bk4: 2632a 1964466i bk5: 2872a 1964381i bk6: 2496a 1970414i bk7: 2636a 1969943i bk8: 2970a 1963646i bk9: 3128a 1962728i bk10: 2176a 1971281i bk11: 2232a 1971137i bk12: 2012a 1972539i bk13: 2264a 1971566i bk14: 1792a 1976773i bk15: 1952a 1975764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.055989 
total_CMD = 1994436 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1823131 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1994436 
n_nop = 1935921 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001379 
CoL_Bus_Util = 0.027994 
Either_Row_CoL_Bus_Util = 0.029339 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001162 
queue_avg = 1.024603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1994436 n_nop=1941243 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.05
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1967058i bk1: 2088a 1970971i bk2: 2296a 1972845i bk3: 1770a 1974706i bk4: 2808a 1966311i bk5: 2202a 1968912i bk6: 2640a 1971453i bk7: 2024a 1972912i bk8: 3078a 1965166i bk9: 2270a 1968993i bk10: 2308a 1973328i bk11: 1594a 1974709i bk12: 2216a 1972480i bk13: 1640a 1976412i bk14: 1972a 1976693i bk15: 1418a 1979943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050000 
total_CMD = 1994436 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1834464 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1994436 
n_nop = 1941243 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001708 
CoL_Bus_Util = 0.025000 
Either_Row_CoL_Bus_Util = 0.026671 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001391 
queue_avg = 0.841098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.841098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1994436 n_nop=1935820 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05607
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1966213i bk1: 2490a 1967337i bk2: 2320a 1971836i bk3: 2102a 1972200i bk4: 2872a 1964340i bk5: 2644a 1965066i bk6: 2664a 1970327i bk7: 2466a 1970071i bk8: 3128a 1963979i bk9: 2982a 1962918i bk10: 2320a 1971174i bk11: 2084a 1970548i bk12: 2264a 1971028i bk13: 2014a 1972583i bk14: 1984a 1976218i bk15: 1768a 1976448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.056070 
total_CMD = 1994436 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1823233 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1994436 
n_nop = 1935820 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001390 
CoL_Bus_Util = 0.028035 
Either_Row_CoL_Bus_Util = 0.029390 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001194 
queue_avg = 1.023219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02322
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1994436 n_nop=1941575 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.04975
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1971278i bk1: 2718a 1968178i bk2: 1816a 1975433i bk3: 2272a 1973979i bk4: 2178a 1970496i bk5: 2800a 1967433i bk6: 2044a 1972579i bk7: 2616a 1971179i bk8: 2232a 1969651i bk9: 3074a 1965447i bk10: 1660a 1976021i bk11: 2220a 1972218i bk12: 1632a 1976133i bk13: 2212a 1971982i bk14: 1436a 1979437i bk15: 1940a 1976908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.049750 
total_CMD = 1994436 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1835303 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1994436 
n_nop = 1941575 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.024875 
Either_Row_CoL_Bus_Util = 0.026504 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001116 
queue_avg = 0.826694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1994436 n_nop=1936368 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05556
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1967266i bk1: 2728a 1967246i bk2: 2124a 1973178i bk3: 2296a 1972723i bk4: 2620a 1965718i bk5: 2848a 1965044i bk6: 2500a 1971073i bk7: 2644a 1969173i bk8: 2942a 1964768i bk9: 3104a 1963617i bk10: 2090a 1973136i bk11: 2232a 1970862i bk12: 2014a 1972517i bk13: 2240a 1971225i bk14: 1770a 1977152i bk15: 1952a 1975452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055564 
total_CMD = 1994436 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1825012 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1994436 
n_nop = 1936368 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001360 
CoL_Bus_Util = 0.027782 
Either_Row_CoL_Bus_Util = 0.029115 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000913 
queue_avg = 1.011340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158602, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191800, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174712, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 199194, Miss = 20220, Miss_rate = 0.102, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189756, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159360, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197414, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177140, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156860, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190420, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175892, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196498, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2167648
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1038
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1362189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108799
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364742
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120596
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2167648
icnt_total_pkts_simt_to_mem=815476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2800483
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2981621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00209263
	minimum = 0 (at node 0)
	maximum = 0.00901819 (at node 18)
Accepted packet rate average = 0.00209263
	minimum = 0 (at node 0)
	maximum = 0.0221926 (at node 8)
Injected flit rate average = 0.00218266
	minimum = 0 (at node 0)
	maximum = 0.00901819 (at node 18)
Accepted flit rate average= 0.00218266
	minimum = 0 (at node 0)
	maximum = 0.0221926 (at node 8)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1864 (89 samples)
	minimum = 5 (89 samples)
	maximum = 219.36 (89 samples)
Network latency average = 20.8572 (89 samples)
	minimum = 5 (89 samples)
	maximum = 216.899 (89 samples)
Flit latency average = 19.9978 (89 samples)
	minimum = 5 (89 samples)
	maximum = 216.382 (89 samples)
Fragmentation average = 0.00201785 (89 samples)
	minimum = 0 (89 samples)
	maximum = 54.573 (89 samples)
Injected packet rate average = 0.0610783 (89 samples)
	minimum = 0.0181221 (89 samples)
	maximum = 0.176886 (89 samples)
Accepted packet rate average = 0.0610783 (89 samples)
	minimum = 0.0176992 (89 samples)
	maximum = 0.0993878 (89 samples)
Injected flit rate average = 0.0650019 (89 samples)
	minimum = 0.0234504 (89 samples)
	maximum = 0.17707 (89 samples)
Accepted flit rate average = 0.0650019 (89 samples)
	minimum = 0.0235802 (89 samples)
	maximum = 0.0994224 (89 samples)
Injected packet size average = 1.06424 (89 samples)
Accepted packet size average = 1.06424 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 58 sec (598 sec)
gpgpu_simulation_rate = 431777 (inst/sec)
gpgpu_simulation_rate = 3609 (cycle/sec)
gpgpu_silicon_slowdown = 277085x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
gpu_sim_cycle = 2404
gpu_sim_insn = 95232
gpu_ipc =      39.6140
gpu_tot_sim_cycle = 2160927
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     119.5313
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4745% 
gpu_tot_occupancy = 29.6119% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.1127
partiton_level_parallism_total  =       0.2931
partiton_level_parallism_util =       1.1107
partiton_level_parallism_util_total  =       1.7445
L2_BW  =      12.7255 GB/Sec
L2_BW_total  =      32.1137 GB/Sec
gpu_total_sim_rate=431215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 79635
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47196, Miss = 28831, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46237, Miss = 28232, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47517, Miss = 29154, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47723, Miss = 29025, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46716, Miss = 28375, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46990, Miss = 28674, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47393, Miss = 28658, Miss_rate = 0.605, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47199, Miss = 28756, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47374, Miss = 28997, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 431260
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4188515
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524160
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182435
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4268150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53298, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 501615
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420762
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708075	W0_Idle:15146307	W0_Scoreboard:11250286	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3366096 {8:420762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241312 {8:30164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67321920 {40:1683048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4826240 {40:120656,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156051 	700049 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28742 	1140 	205 	521407 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	252775 	271728 	254944 	312977 	749900 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1665 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6503      5290      5281      5568      6325      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6441      6403      5388      4961      6060      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6543      5023      5285      5457      6338      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1996657 n_nop=1943590 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.04988
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1973847i bk1: 2748a 1970216i bk2: 1794a 1977408i bk3: 2280a 1975447i bk4: 2202a 1972079i bk5: 2792a 1968640i bk6: 2048a 1975885i bk7: 2616a 1972309i bk8: 2268a 1971326i bk9: 3072a 1967559i bk10: 1688a 1978018i bk11: 2224a 1974554i bk12: 1616a 1978290i bk13: 2212a 1975494i bk14: 1450a 1981931i bk15: 1944a 1979277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049875 
total_CMD = 1996657 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1836792 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 1996657 
n_nop = 1943590 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001689 
CoL_Bus_Util = 0.024938 
Either_Row_CoL_Bus_Util = 0.026578 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001828 
queue_avg = 0.841776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.841776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1996657 n_nop=1938142 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05593
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1970004i bk1: 2840a 1968587i bk2: 2126a 1975095i bk3: 2296a 1975125i bk4: 2632a 1966687i bk5: 2872a 1966602i bk6: 2496a 1972635i bk7: 2636a 1972164i bk8: 2970a 1965867i bk9: 3128a 1964949i bk10: 2176a 1973502i bk11: 2232a 1973358i bk12: 2012a 1974760i bk13: 2264a 1973787i bk14: 1792a 1978994i bk15: 1952a 1977985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.055926 
total_CMD = 1996657 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1825352 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 1996657 
n_nop = 1938142 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001377 
CoL_Bus_Util = 0.027963 
Either_Row_CoL_Bus_Util = 0.029306 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001162 
queue_avg = 1.023464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1996657 n_nop=1943464 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.04994
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1969279i bk1: 2088a 1973192i bk2: 2296a 1975066i bk3: 1770a 1976927i bk4: 2808a 1968532i bk5: 2202a 1971133i bk6: 2640a 1973674i bk7: 2024a 1975133i bk8: 3078a 1967387i bk9: 2270a 1971214i bk10: 2308a 1975549i bk11: 1594a 1976930i bk12: 2216a 1974701i bk13: 1640a 1978633i bk14: 1972a 1978914i bk15: 1418a 1982164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049944 
total_CMD = 1996657 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1836685 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 1996657 
n_nop = 1943464 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001706 
CoL_Bus_Util = 0.024972 
Either_Row_CoL_Bus_Util = 0.026641 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001391 
queue_avg = 0.840162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.840162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1996657 n_nop=1938041 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05601
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1968434i bk1: 2490a 1969558i bk2: 2320a 1974057i bk3: 2102a 1974421i bk4: 2872a 1966561i bk5: 2644a 1967287i bk6: 2664a 1972548i bk7: 2466a 1972292i bk8: 3128a 1966200i bk9: 2982a 1965139i bk10: 2320a 1973395i bk11: 2084a 1972769i bk12: 2264a 1973249i bk13: 2014a 1974804i bk14: 1984a 1978439i bk15: 1768a 1978669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.056008 
total_CMD = 1996657 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1825454 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1996657 
n_nop = 1938041 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001388 
CoL_Bus_Util = 0.028004 
Either_Row_CoL_Bus_Util = 0.029357 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001194 
queue_avg = 1.022080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1996657 n_nop=1943796 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.0497
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1973499i bk1: 2718a 1970399i bk2: 1816a 1977654i bk3: 2272a 1976200i bk4: 2178a 1972717i bk5: 2800a 1969654i bk6: 2044a 1974800i bk7: 2616a 1973400i bk8: 2232a 1971872i bk9: 3074a 1967668i bk10: 1660a 1978242i bk11: 2220a 1974439i bk12: 1632a 1978354i bk13: 2212a 1974203i bk14: 1436a 1981658i bk15: 1940a 1979129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.049695 
total_CMD = 1996657 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1837524 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 1996657 
n_nop = 1943796 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001657 
CoL_Bus_Util = 0.024848 
Either_Row_CoL_Bus_Util = 0.026475 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.001116 
queue_avg = 0.825774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.825774
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1996657 n_nop=1938589 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.0555
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1969487i bk1: 2728a 1969467i bk2: 2124a 1975399i bk3: 2296a 1974944i bk4: 2620a 1967939i bk5: 2848a 1967265i bk6: 2500a 1973294i bk7: 2644a 1971394i bk8: 2942a 1966989i bk9: 3104a 1965838i bk10: 2090a 1975357i bk11: 2232a 1973083i bk12: 2014a 1974738i bk13: 2240a 1973446i bk14: 1770a 1979373i bk15: 1952a 1977673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055502 
total_CMD = 1996657 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1827233 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 1996657 
n_nop = 1938589 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001358 
CoL_Bus_Util = 0.027751 
Either_Row_CoL_Bus_Util = 0.029083 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000913 
queue_avg = 1.010216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158602, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191800, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174712, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 199494, Miss = 20220, Miss_rate = 0.101, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189756, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159384, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197714, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177164, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156860, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190432, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175892, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196794, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2168604
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1038
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1362957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108859
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120656
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2168604
icnt_total_pkts_simt_to_mem=815811
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.3798
	minimum = 5
	maximum = 114
Network latency average = 22.3472
	minimum = 5
	maximum = 114
Slowest packet = 2801419
Flit latency average = 21.4376
	minimum = 5
	maximum = 114
Slowest flit = 2983790
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0189037
	minimum = 0 (at node 0)
	maximum = 0.124792 (at node 18)
Accepted packet rate average = 0.0189037
	minimum = 0 (at node 0)
	maximum = 0.101498 (at node 10)
Injected flit rate average = 0.0198897
	minimum = 0 (at node 0)
	maximum = 0.124792 (at node 18)
Accepted flit rate average= 0.0198897
	minimum = 0 (at node 0)
	maximum = 0.101498 (at node 10)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1886 (90 samples)
	minimum = 5 (90 samples)
	maximum = 218.189 (90 samples)
Network latency average = 20.8737 (90 samples)
	minimum = 5 (90 samples)
	maximum = 215.756 (90 samples)
Flit latency average = 20.0138 (90 samples)
	minimum = 5 (90 samples)
	maximum = 215.244 (90 samples)
Fragmentation average = 0.00199543 (90 samples)
	minimum = 0 (90 samples)
	maximum = 53.9667 (90 samples)
Injected packet rate average = 0.0606097 (90 samples)
	minimum = 0.0179207 (90 samples)
	maximum = 0.176307 (90 samples)
Accepted packet rate average = 0.0606097 (90 samples)
	minimum = 0.0175025 (90 samples)
	maximum = 0.0994112 (90 samples)
Injected flit rate average = 0.0645006 (90 samples)
	minimum = 0.0231899 (90 samples)
	maximum = 0.17649 (90 samples)
Accepted flit rate average = 0.0645006 (90 samples)
	minimum = 0.0233182 (90 samples)
	maximum = 0.0994454 (90 samples)
Injected packet size average = 1.0642 (90 samples)
Accepted packet size average = 1.0642 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 59 sec (599 sec)
gpgpu_simulation_rate = 431215 (inst/sec)
gpgpu_simulation_rate = 3607 (cycle/sec)
gpgpu_silicon_slowdown = 277238x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2187382
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     118.0947
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.5720% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2896
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7445
L2_BW  =       0.1718 GB/Sec
L2_BW_total  =      31.7274 GB/Sec
gpu_total_sim_rate=429813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 79647
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47196, Miss = 28831, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46237, Miss = 28232, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47517, Miss = 29154, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47723, Miss = 29025, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46716, Miss = 28375, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46990, Miss = 28674, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47393, Miss = 28658, Miss_rate = 0.605, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47199, Miss = 28756, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47405, Miss = 29013, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 431276
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254511
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4190175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79647
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524176
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182450
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4269822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53298, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 502119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420778
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708075	W0_Idle:15176496	W0_Scoreboard:11270056	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3366224 {8:420778,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241408 {8:30176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67324480 {40:1683112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4828160 {40:120704,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156145 	700049 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28754 	1140 	205 	521438 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	252869 	271728 	254944 	312977 	749900 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1675 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6503      5290      5284      5568      6325      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6441      6403      5391      4961      6060      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6543      5023      5288      5457      6338      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2021101 n_nop=1968034 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.04927
n_activity=178095 dram_eff=0.5592
bk0: 2094a 1998291i bk1: 2748a 1994660i bk2: 1794a 2001852i bk3: 2280a 1999891i bk4: 2202a 1996523i bk5: 2792a 1993084i bk6: 2048a 2000329i bk7: 2616a 1996753i bk8: 2268a 1995770i bk9: 3072a 1992003i bk10: 1688a 2002462i bk11: 2224a 1998998i bk12: 1616a 2002734i bk13: 2212a 1999938i bk14: 1450a 2006375i bk15: 1944a 2003721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049272 
total_CMD = 2021101 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1861236 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 2021101 
n_nop = 1968034 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001668 
CoL_Bus_Util = 0.024636 
Either_Row_CoL_Bus_Util = 0.026256 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001828 
queue_avg = 0.831595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831595
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2021101 n_nop=1962586 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05525
n_activity=188570 dram_eff=0.5922
bk0: 2460a 1994448i bk1: 2840a 1993031i bk2: 2126a 1999539i bk3: 2296a 1999569i bk4: 2632a 1991131i bk5: 2872a 1991046i bk6: 2496a 1997079i bk7: 2636a 1996608i bk8: 2970a 1990311i bk9: 3128a 1989393i bk10: 2176a 1997946i bk11: 2232a 1997802i bk12: 2012a 1999204i bk13: 2264a 1998231i bk14: 1792a 2003438i bk15: 1952a 2002429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.055250 
total_CMD = 2021101 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1849796 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 2021101 
n_nop = 1962586 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.027625 
Either_Row_CoL_Bus_Util = 0.028952 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001162 
queue_avg = 1.011086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2021101 n_nop=1967908 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.04934
n_activity=178454 dram_eff=0.5588
bk0: 2774a 1993723i bk1: 2088a 1997636i bk2: 2296a 1999510i bk3: 1770a 2001371i bk4: 2808a 1992976i bk5: 2202a 1995577i bk6: 2640a 1998118i bk7: 2024a 1999577i bk8: 3078a 1991831i bk9: 2270a 1995658i bk10: 2308a 1999993i bk11: 1594a 2001374i bk12: 2216a 1999145i bk13: 1640a 2003077i bk14: 1972a 2003358i bk15: 1418a 2006608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049340 
total_CMD = 2021101 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1861129 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 2021101 
n_nop = 1967908 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001685 
CoL_Bus_Util = 0.024670 
Either_Row_CoL_Bus_Util = 0.026319 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001391 
queue_avg = 0.830001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2021101 n_nop=1962485 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05533
n_activity=189024 dram_eff=0.5916
bk0: 2840a 1992878i bk1: 2490a 1994002i bk2: 2320a 1998501i bk3: 2102a 1998865i bk4: 2872a 1991005i bk5: 2644a 1991731i bk6: 2664a 1996992i bk7: 2466a 1996736i bk8: 3128a 1990644i bk9: 2982a 1989583i bk10: 2320a 1997839i bk11: 2084a 1997213i bk12: 2264a 1997693i bk13: 2014a 1999248i bk14: 1984a 2002883i bk15: 1768a 2003113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.055330 
total_CMD = 2021101 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1849898 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 2021101 
n_nop = 1962485 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001372 
CoL_Bus_Util = 0.027665 
Either_Row_CoL_Bus_Util = 0.029002 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001194 
queue_avg = 1.009719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2021101 n_nop=1968240 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.04909
n_activity=177126 dram_eff=0.5602
bk0: 2058a 1997943i bk1: 2718a 1994843i bk2: 1816a 2002098i bk3: 2272a 2000644i bk4: 2178a 1997161i bk5: 2800a 1994098i bk6: 2044a 1999244i bk7: 2616a 1997844i bk8: 2232a 1996316i bk9: 3074a 1992112i bk10: 1660a 2002686i bk11: 2220a 1998883i bk12: 1632a 2002798i bk13: 2212a 1998647i bk14: 1436a 2006102i bk15: 1940a 2003573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.049094 
total_CMD = 2021101 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1861968 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 2021101 
n_nop = 1968240 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001637 
CoL_Bus_Util = 0.024547 
Either_Row_CoL_Bus_Util = 0.026155 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001116 
queue_avg = 0.815787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.815787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2021101 n_nop=1963033 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05483
n_activity=186134 dram_eff=0.5954
bk0: 2460a 1993931i bk1: 2728a 1993911i bk2: 2124a 1999843i bk3: 2296a 1999388i bk4: 2620a 1992383i bk5: 2848a 1991709i bk6: 2500a 1997738i bk7: 2644a 1995838i bk8: 2942a 1991433i bk9: 3104a 1990282i bk10: 2090a 1999801i bk11: 2232a 1997527i bk12: 2014a 1999182i bk13: 2240a 1997890i bk14: 1770a 2003817i bk15: 1952a 2002117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054831 
total_CMD = 2021101 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1851677 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 2021101 
n_nop = 1963033 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001342 
CoL_Bus_Util = 0.027415 
Either_Row_CoL_Bus_Util = 0.028731 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000913 
queue_avg = 0.997998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.997998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158610, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191800, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174720, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 199528, Miss = 20220, Miss_rate = 0.101, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189764, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159384, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197752, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177164, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156868, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190432, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175900, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196824, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2168746
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1038
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1363021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108907
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683112
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2168746
icnt_total_pkts_simt_to_mem=815869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2802116
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2984415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 14)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 14)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 14)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.003 (91 samples)
	minimum = 5 (91 samples)
	maximum = 215.923 (91 samples)
Network latency average = 20.7002 (91 samples)
	minimum = 5 (91 samples)
	maximum = 213.451 (91 samples)
Flit latency average = 19.8488 (91 samples)
	minimum = 5 (91 samples)
	maximum = 212.934 (91 samples)
Fragmentation average = 0.0019735 (91 samples)
	minimum = 0 (91 samples)
	maximum = 53.3736 (91 samples)
Injected packet rate average = 0.0599465 (91 samples)
	minimum = 0.0177238 (91 samples)
	maximum = 0.174388 (91 samples)
Accepted packet rate average = 0.0599465 (91 samples)
	minimum = 0.0173102 (91 samples)
	maximum = 0.0983777 (91 samples)
Injected flit rate average = 0.0637949 (91 samples)
	minimum = 0.022935 (91 samples)
	maximum = 0.174574 (91 samples)
Accepted flit rate average = 0.0637949 (91 samples)
	minimum = 0.023062 (91 samples)
	maximum = 0.0984116 (91 samples)
Injected packet size average = 1.0642 (91 samples)
Accepted packet size average = 1.0642 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 1 sec (601 sec)
gpgpu_simulation_rate = 429813 (inst/sec)
gpgpu_simulation_rate = 3639 (cycle/sec)
gpgpu_silicon_slowdown = 274800x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
gpu_sim_cycle = 23436
gpu_sim_insn = 19680
gpu_ipc =       0.8397
gpu_tot_sim_cycle = 2210818
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     116.8517
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.5369% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0060
partiton_level_parallism_total  =       0.2866
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7442
L2_BW  =       0.6854 GB/Sec
L2_BW_total  =      31.3983 GB/Sec
gpu_total_sim_rate=429132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 79725
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47275, Miss = 28863, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46237, Miss = 28232, Miss_rate = 0.611, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47517, Miss = 29154, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47723, Miss = 29025, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46716, Miss = 28375, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46990, Miss = 28674, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47393, Miss = 28658, Miss_rate = 0.605, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47199, Miss = 28756, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47405, Miss = 29013, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 431308
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254520
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4190707
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79725
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 502343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420810
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708126	W0_Idle:15211570	W0_Scoreboard:11280595	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3366480 {8:420810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 242032 {8:30254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67329600 {40:1683240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840640 {40:121016,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156335 	700049 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28832 	1140 	205 	521501 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253059 	271728 	254944 	312977 	749900 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1695 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6503      5290      5289      5568      6328      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6441      6403      5395      4961      6063      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6543      5023      5292      5457      6340      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042755 n_nop=1989688 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.04875
n_activity=178095 dram_eff=0.5592
bk0: 2094a 2019945i bk1: 2748a 2016314i bk2: 1794a 2023506i bk3: 2280a 2021545i bk4: 2202a 2018177i bk5: 2792a 2014738i bk6: 2048a 2021983i bk7: 2616a 2018407i bk8: 2268a 2017424i bk9: 3072a 2013657i bk10: 1688a 2024116i bk11: 2224a 2020652i bk12: 1616a 2024388i bk13: 2212a 2021592i bk14: 1450a 2028029i bk15: 1944a 2025375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048750 
total_CMD = 2042755 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1882890 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 2042755 
n_nop = 1989688 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001651 
CoL_Bus_Util = 0.024375 
Either_Row_CoL_Bus_Util = 0.025978 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001828 
queue_avg = 0.822780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.82278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042755 n_nop=1984240 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05466
n_activity=188570 dram_eff=0.5922
bk0: 2460a 2016102i bk1: 2840a 2014685i bk2: 2126a 2021193i bk3: 2296a 2021223i bk4: 2632a 2012785i bk5: 2872a 2012700i bk6: 2496a 2018733i bk7: 2636a 2018262i bk8: 2970a 2011965i bk9: 3128a 2011047i bk10: 2176a 2019600i bk11: 2232a 2019456i bk12: 2012a 2020858i bk13: 2264a 2019885i bk14: 1792a 2025092i bk15: 1952a 2024083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.054664 
total_CMD = 2042755 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1871450 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 2042755 
n_nop = 1984240 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.027332 
Either_Row_CoL_Bus_Util = 0.028645 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001162 
queue_avg = 1.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042755 n_nop=1989562 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.04882
n_activity=178454 dram_eff=0.5588
bk0: 2774a 2015377i bk1: 2088a 2019290i bk2: 2296a 2021164i bk3: 1770a 2023025i bk4: 2808a 2014630i bk5: 2202a 2017231i bk6: 2640a 2019772i bk7: 2024a 2021231i bk8: 3078a 2013485i bk9: 2270a 2017312i bk10: 2308a 2021647i bk11: 1594a 2023028i bk12: 2216a 2020799i bk13: 1640a 2024731i bk14: 1972a 2025012i bk15: 1418a 2028262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048817 
total_CMD = 2042755 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1882783 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 2042755 
n_nop = 1989562 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001667 
CoL_Bus_Util = 0.024409 
Either_Row_CoL_Bus_Util = 0.026040 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001391 
queue_avg = 0.821203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.821203
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042755 n_nop=1984139 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05474
n_activity=189024 dram_eff=0.5916
bk0: 2840a 2014532i bk1: 2490a 2015656i bk2: 2320a 2020155i bk3: 2102a 2020519i bk4: 2872a 2012659i bk5: 2644a 2013385i bk6: 2664a 2018646i bk7: 2466a 2018390i bk8: 3128a 2012298i bk9: 2982a 2011237i bk10: 2320a 2019493i bk11: 2084a 2018867i bk12: 2264a 2019347i bk13: 2014a 2020902i bk14: 1984a 2024537i bk15: 1768a 2024767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.054744 
total_CMD = 2042755 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1871552 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 2042755 
n_nop = 1984139 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.027372 
Either_Row_CoL_Bus_Util = 0.028695 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001194 
queue_avg = 0.999016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.999016
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042755 n_nop=1989894 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.04857
n_activity=177126 dram_eff=0.5602
bk0: 2058a 2019597i bk1: 2718a 2016497i bk2: 1816a 2023752i bk3: 2272a 2022298i bk4: 2178a 2018815i bk5: 2800a 2015752i bk6: 2044a 2020898i bk7: 2616a 2019498i bk8: 2232a 2017970i bk9: 3074a 2013766i bk10: 1660a 2024340i bk11: 2220a 2020537i bk12: 1632a 2024452i bk13: 2212a 2020301i bk14: 1436a 2027756i bk15: 1940a 2025227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.048574 
total_CMD = 2042755 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1883622 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 2042755 
n_nop = 1989894 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001619 
CoL_Bus_Util = 0.024287 
Either_Row_CoL_Bus_Util = 0.025877 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001116 
queue_avg = 0.807139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042755 n_nop=1984687 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05425
n_activity=186134 dram_eff=0.5954
bk0: 2460a 2015585i bk1: 2728a 2015565i bk2: 2124a 2021497i bk3: 2296a 2021042i bk4: 2620a 2014037i bk5: 2848a 2013363i bk6: 2500a 2019392i bk7: 2644a 2017492i bk8: 2942a 2013087i bk9: 3104a 2011936i bk10: 2090a 2021455i bk11: 2232a 2019181i bk12: 2014a 2020836i bk13: 2240a 2019544i bk14: 1770a 2025471i bk15: 1952a 2023771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054249 
total_CMD = 2042755 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1873331 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 2042755 
n_nop = 1984687 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001328 
CoL_Bus_Util = 0.027125 
Either_Row_CoL_Bus_Util = 0.028426 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000913 
queue_avg = 0.987418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.987418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158638, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191832, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174744, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 199624, Miss = 20220, Miss_rate = 0.101, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189788, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159408, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197842, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177188, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156892, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190456, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175928, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196908, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2169248
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1037
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1363149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109219
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121016
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2169248
icnt_total_pkts_simt_to_mem=816041
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2802675
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2984615
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101616
	minimum = 0 (at node 1)
	maximum = 0.00601639 (at node 0)
Accepted packet rate average = 0.00101616
	minimum = 0 (at node 1)
	maximum = 0.02142 (at node 0)
Injected flit rate average = 0.00106515
	minimum = 0 (at node 1)
	maximum = 0.00733914 (at node 0)
Accepted flit rate average= 0.00106515
	minimum = 0 (at node 1)
	maximum = 0.02142 (at node 0)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8187 (92 samples)
	minimum = 5 (92 samples)
	maximum = 213.641 (92 samples)
Network latency average = 20.5301 (92 samples)
	minimum = 5 (92 samples)
	maximum = 211.196 (92 samples)
Flit latency average = 19.6874 (92 samples)
	minimum = 5 (92 samples)
	maximum = 210.674 (92 samples)
Fragmentation average = 0.00195205 (92 samples)
	minimum = 0 (92 samples)
	maximum = 52.7935 (92 samples)
Injected packet rate average = 0.0593059 (92 samples)
	minimum = 0.0175311 (92 samples)
	maximum = 0.172558 (92 samples)
Accepted packet rate average = 0.0593059 (92 samples)
	minimum = 0.017122 (92 samples)
	maximum = 0.0975413 (92 samples)
Injected flit rate average = 0.0631131 (92 samples)
	minimum = 0.0226858 (92 samples)
	maximum = 0.172756 (92 samples)
Accepted flit rate average = 0.0631131 (92 samples)
	minimum = 0.0228113 (92 samples)
	maximum = 0.0975747 (92 samples)
Injected packet size average = 1.06419 (92 samples)
Accepted packet size average = 1.06419 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 2 sec (602 sec)
gpgpu_simulation_rate = 429132 (inst/sec)
gpgpu_simulation_rate = 3672 (cycle/sec)
gpgpu_silicon_slowdown = 272331x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb0aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
gpu_sim_cycle = 1467
gpu_sim_insn = 23808
gpu_ipc =      16.2290
gpu_tot_sim_cycle = 2212285
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     116.7850
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4875% 
gpu_tot_occupancy = 29.5358% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0327
partiton_level_parallism_total  =       0.2864
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7441
L2_BW  =       3.4901 GB/Sec
L2_BW_total  =      31.3798 GB/Sec
gpu_total_sim_rate=429172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 79725
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47275, Miss = 28863, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46301, Miss = 28264, Miss_rate = 0.610, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46924, Miss = 28657, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47517, Miss = 29154, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47723, Miss = 29025, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46716, Miss = 28375, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46990, Miss = 28674, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47393, Miss = 28658, Miss_rate = 0.605, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47199, Miss = 28756, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47405, Miss = 29013, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 431340
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191083
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79725
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270808

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 502375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420842
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708172	W0_Idle:15211959	W0_Scoreboard:11282348	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3366736 {8:420842,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 242032 {8:30254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67334720 {40:1683368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840640 {40:121016,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156495 	700049 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28832 	1140 	205 	521549 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253101 	271783 	255000 	312984 	749900 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1698 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6503      5290      5292      5568      6330      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6441      6403      5399      4961      6065      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6543      5023      5296      5457      6341      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044110 n_nop=1991043 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.04872
n_activity=178095 dram_eff=0.5592
bk0: 2094a 2021300i bk1: 2748a 2017669i bk2: 1794a 2024861i bk3: 2280a 2022900i bk4: 2202a 2019532i bk5: 2792a 2016093i bk6: 2048a 2023338i bk7: 2616a 2019762i bk8: 2268a 2018779i bk9: 3072a 2015012i bk10: 1688a 2025471i bk11: 2224a 2022007i bk12: 1616a 2025743i bk13: 2212a 2022947i bk14: 1450a 2029384i bk15: 1944a 2026730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048718 
total_CMD = 2044110 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1884245 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 2044110 
n_nop = 1991043 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001650 
CoL_Bus_Util = 0.024359 
Either_Row_CoL_Bus_Util = 0.025961 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001828 
queue_avg = 0.822234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.822234
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044110 n_nop=1985595 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.05463
n_activity=188570 dram_eff=0.5922
bk0: 2460a 2017457i bk1: 2840a 2016040i bk2: 2126a 2022548i bk3: 2296a 2022578i bk4: 2632a 2014140i bk5: 2872a 2014055i bk6: 2496a 2020088i bk7: 2636a 2019617i bk8: 2970a 2013320i bk9: 3128a 2012402i bk10: 2176a 2020955i bk11: 2232a 2020811i bk12: 2012a 2022213i bk13: 2264a 2021240i bk14: 1792a 2026447i bk15: 1952a 2025438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.054628 
total_CMD = 2044110 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1872805 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 2044110 
n_nop = 1985595 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001345 
CoL_Bus_Util = 0.027314 
Either_Row_CoL_Bus_Util = 0.028626 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001162 
queue_avg = 0.999705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.999705
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044110 n_nop=1990917 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.04879
n_activity=178454 dram_eff=0.5588
bk0: 2774a 2016732i bk1: 2088a 2020645i bk2: 2296a 2022519i bk3: 1770a 2024380i bk4: 2808a 2015985i bk5: 2202a 2018586i bk6: 2640a 2021127i bk7: 2024a 2022586i bk8: 3078a 2014840i bk9: 2270a 2018667i bk10: 2308a 2023002i bk11: 1594a 2024383i bk12: 2216a 2022154i bk13: 1640a 2026086i bk14: 1972a 2026367i bk15: 1418a 2029617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048785 
total_CMD = 2044110 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1884138 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 2044110 
n_nop = 1990917 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001666 
CoL_Bus_Util = 0.024393 
Either_Row_CoL_Bus_Util = 0.026023 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001391 
queue_avg = 0.820658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.820658
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044110 n_nop=1985494 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05471
n_activity=189024 dram_eff=0.5916
bk0: 2840a 2015887i bk1: 2490a 2017011i bk2: 2320a 2021510i bk3: 2102a 2021874i bk4: 2872a 2014014i bk5: 2644a 2014740i bk6: 2664a 2020001i bk7: 2466a 2019745i bk8: 3128a 2013653i bk9: 2982a 2012592i bk10: 2320a 2020848i bk11: 2084a 2020222i bk12: 2264a 2020702i bk13: 2014a 2022257i bk14: 1984a 2025892i bk15: 1768a 2026122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.054707 
total_CMD = 2044110 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1872907 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 2044110 
n_nop = 1985494 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.027354 
Either_Row_CoL_Bus_Util = 0.028676 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001194 
queue_avg = 0.998353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.998353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044110 n_nop=1991249 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.04854
n_activity=177126 dram_eff=0.5602
bk0: 2058a 2020952i bk1: 2718a 2017852i bk2: 1816a 2025107i bk3: 2272a 2023653i bk4: 2178a 2020170i bk5: 2800a 2017107i bk6: 2044a 2022253i bk7: 2616a 2020853i bk8: 2232a 2019325i bk9: 3074a 2015121i bk10: 1660a 2025695i bk11: 2220a 2021892i bk12: 1632a 2025807i bk13: 2212a 2021656i bk14: 1436a 2029111i bk15: 1940a 2026582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.048541 
total_CMD = 2044110 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1884977 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 2044110 
n_nop = 1991249 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001618 
CoL_Bus_Util = 0.024271 
Either_Row_CoL_Bus_Util = 0.025860 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001116 
queue_avg = 0.806604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.806604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044110 n_nop=1986042 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05421
n_activity=186134 dram_eff=0.5954
bk0: 2460a 2016940i bk1: 2728a 2016920i bk2: 2124a 2022852i bk3: 2296a 2022397i bk4: 2620a 2015392i bk5: 2848a 2014718i bk6: 2500a 2020747i bk7: 2644a 2018847i bk8: 2942a 2014442i bk9: 3104a 2013291i bk10: 2090a 2022810i bk11: 2232a 2020536i bk12: 2014a 2022191i bk13: 2240a 2020899i bk14: 1770a 2026826i bk15: 1952a 2025126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054213 
total_CMD = 2044110 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1874686 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 2044110 
n_nop = 1986042 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.027107 
Either_Row_CoL_Bus_Util = 0.028407 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000913 
queue_avg = 0.986764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.986764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158638, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191832, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174744, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 199678, Miss = 20220, Miss_rate = 0.101, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189788, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159408, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197898, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177188, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156892, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190456, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175928, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196958, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2169408
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1037
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1363277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109219
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121016
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2169408
icnt_total_pkts_simt_to_mem=816105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2212
	minimum = 5
	maximum = 32
Network latency average = 11.1346
	minimum = 5
	maximum = 32
Slowest packet = 2802883
Flit latency average = 10.625
	minimum = 5
	maximum = 32
Slowest flit = 2985364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00525133
	minimum = 0 (at node 0)
	maximum = 0.0381731 (at node 21)
Accepted packet rate average = 0.00525133
	minimum = 0 (at node 0)
	maximum = 0.109066 (at node 1)
Injected flit rate average = 0.00565528
	minimum = 0 (at node 0)
	maximum = 0.0436264 (at node 1)
Accepted flit rate average= 0.00565528
	minimum = 0 (at node 0)
	maximum = 0.109066 (at node 1)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7048 (93 samples)
	minimum = 5 (93 samples)
	maximum = 211.688 (93 samples)
Network latency average = 20.429 (93 samples)
	minimum = 5 (93 samples)
	maximum = 209.269 (93 samples)
Flit latency average = 19.5899 (93 samples)
	minimum = 5 (93 samples)
	maximum = 208.753 (93 samples)
Fragmentation average = 0.00193106 (93 samples)
	minimum = 0 (93 samples)
	maximum = 52.2258 (93 samples)
Injected packet rate average = 0.0587247 (93 samples)
	minimum = 0.0173426 (93 samples)
	maximum = 0.171113 (93 samples)
Accepted packet rate average = 0.0587247 (93 samples)
	minimum = 0.0169379 (93 samples)
	maximum = 0.0976652 (93 samples)
Injected flit rate average = 0.0624952 (93 samples)
	minimum = 0.0224418 (93 samples)
	maximum = 0.171368 (93 samples)
Accepted flit rate average = 0.0624952 (93 samples)
	minimum = 0.022566 (93 samples)
	maximum = 0.0976983 (93 samples)
Injected packet size average = 1.06421 (93 samples)
Accepted packet size average = 1.06421 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 2 sec (602 sec)
gpgpu_simulation_rate = 429172 (inst/sec)
gpgpu_simulation_rate = 3674 (cycle/sec)
gpgpu_silicon_slowdown = 272182x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc29029558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc29029550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56412afb07d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
gpu_sim_cycle = 25657
gpu_sim_insn = 19880
gpu_ipc =       0.7748
gpu_tot_sim_cycle = 2237942
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     115.4550
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4974% 
max_total_param_size = 0
gpu_stall_dramfull = 217158
gpu_stall_icnt2sh    = 360950
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2831
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7440
L2_BW  =       0.1472 GB/Sec
L2_BW_total  =      31.0217 GB/Sec
gpu_total_sim_rate=427784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 79731
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 42430
L1D_cache:
	L1D_cache_core[0]: Access = 47275, Miss = 28863, Miss_rate = 0.611, Pending_hits = 3113, Reservation_fails = 25400
	L1D_cache_core[1]: Access = 46301, Miss = 28264, Miss_rate = 0.610, Pending_hits = 2894, Reservation_fails = 24712
	L1D_cache_core[2]: Access = 46955, Miss = 28673, Miss_rate = 0.611, Pending_hits = 2888, Reservation_fails = 21566
	L1D_cache_core[3]: Access = 46734, Miss = 28627, Miss_rate = 0.613, Pending_hits = 2910, Reservation_fails = 25251
	L1D_cache_core[4]: Access = 47021, Miss = 28691, Miss_rate = 0.610, Pending_hits = 2981, Reservation_fails = 22208
	L1D_cache_core[5]: Access = 47133, Miss = 28886, Miss_rate = 0.613, Pending_hits = 3055, Reservation_fails = 23529
	L1D_cache_core[6]: Access = 47116, Miss = 29033, Miss_rate = 0.616, Pending_hits = 2749, Reservation_fails = 24289
	L1D_cache_core[7]: Access = 47322, Miss = 28664, Miss_rate = 0.606, Pending_hits = 2928, Reservation_fails = 21807
	L1D_cache_core[8]: Access = 47517, Miss = 29154, Miss_rate = 0.614, Pending_hits = 3070, Reservation_fails = 23262
	L1D_cache_core[9]: Access = 47723, Miss = 29025, Miss_rate = 0.608, Pending_hits = 2806, Reservation_fails = 20069
	L1D_cache_core[10]: Access = 46716, Miss = 28375, Miss_rate = 0.607, Pending_hits = 3000, Reservation_fails = 23180
	L1D_cache_core[11]: Access = 46990, Miss = 28674, Miss_rate = 0.610, Pending_hits = 2836, Reservation_fails = 21753
	L1D_cache_core[12]: Access = 47393, Miss = 28658, Miss_rate = 0.605, Pending_hits = 3308, Reservation_fails = 20628
	L1D_cache_core[13]: Access = 47199, Miss = 28756, Miss_rate = 0.609, Pending_hits = 2999, Reservation_fails = 21313
	L1D_cache_core[14]: Access = 47405, Miss = 29013, Miss_rate = 0.612, Pending_hits = 3028, Reservation_fails = 26140
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 431356
	L1D_total_cache_miss_rate = 0.6103
	L1D_total_cache_pending_hits = 44565
	L1D_total_cache_reservation_fails = 345107
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 344952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254550
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4192749
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79731
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42430
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4272480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 251778
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 155
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 42430
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 24618, 13764, 13764, 13764, 13764, 13764, 13764, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 502879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420858
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 42335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708172	W0_Idle:15240516	W0_Scoreboard:11302154	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3366864 {8:420858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242080 {8:30260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67337280 {40:1683432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4841600 {40:121040,}
maxmflatency = 1592 
max_icnt2mem_latency = 1724 
maxmrqlatency = 926 
max_icnt2sh_latency = 290 
averagemflatency = 281 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 62 
mrq_lat_table:56067 	22814 	28574 	25209 	37028 	37217 	36702 	20679 	4764 	1211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156589 	700049 	173203 	18645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28838 	1140 	205 	521580 	30710 	31245 	14270 	4856 	801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253195 	271783 	255000 	312984 	749900 	205541 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1708 	470 	50 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       129       161       154       160       146       160       157       160       136       160       152       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       130       160       153       160       146       160       157       160       139       160       152 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       144       160       129       160       154       160       146       160       157       160       139       160       153       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     17989     17392     25734     15660     23494     18055     34371     18966     23583     21811     34704     22097     21340     24341     25410     25342 
dram[1]:     16082     16176     23600     15547     24238     17819     19271     19067     21914     21285     21989     22193     33741     24254     25379     25708 
dram[2]:     13178     17981     15625     25407     22236     34324     18964     34396     21511     34334     22095     34726     24336     22538     25339     22062 
dram[3]:     13606     13375     15542     23300     17792     24915     19050     18919     21176     21582     22187     21992     24253     33236     25710     25379 
dram[4]:     19695     13121     26076     15629     34348     21937     34331     19013     34375     21203     34747     22099     21705     24336     21678     25335 
dram[5]:     29743     13216     23963     15548     23882     17792     19592     19049     21207     21175     22020     22187     32921     24262     25486     25769 
average row accesses per activate:
dram[0]: 14.567251 22.648275 17.093750 54.588234 14.142105 41.277107 14.852071 39.555557 15.010753 34.953705 16.591999 46.827587 24.024391 96.678574 28.918034 139.176468 
dram[1]: 20.395834 23.102041 44.152542 60.956520 26.636364 42.457832 25.330578 41.397434 20.220995 39.224491 26.680000 46.203388 39.774193 115.500000 75.413795 139.764709 
dram[2]: 21.653595 14.369943 57.265305 16.697674 42.506172 14.467742 34.795700 14.016949 35.660378 15.284153 50.375000 15.910569 90.433334 24.975000 141.235291 28.262295 
dram[3]: 22.932432 20.251701 64.454544 45.140350 42.433735 26.793388 39.349396 25.863247 37.666668 20.092896 45.015873 25.777779 115.500000 42.586208 142.117645 65.363640 
dram[4]: 15.049080 22.308220 17.385826 52.339622 14.138298 42.407406 15.310976 37.694118 15.625000 34.972221 18.169643 46.741379 24.231707 90.266670 30.649122 138.882355 
dram[5]: 19.878378 25.811024 49.056602 66.761902 27.228813 45.376625 25.139345 39.500000 19.836065 35.314816 26.656250 43.269840 39.806450 124.636360 74.413795 139.764709 
average row locality = 270265/9124 = 29.621328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       727      1072       715      1008       873      1268       820      1176       942      1406       691       984       656       990       572       844 
dram[1]:       941      1112       942      1016      1158      1304      1100      1186      1304      1432       944       988       888      1016       770       848 
dram[2]:      1078       732      1020       698      1270       877      1192       805      1404       947      1026       647       994       659       858       556 
dram[3]:      1108       958      1032       926      1300      1167      1204      1082      1428      1311      1032       900      1016       889       864       755 
dram[4]:       723      1078       714      1004       862      1270       825      1176       931      1406       678       982       652       992       569       842 
dram[5]:       947      1100       938      1016      1154      1292      1099      1190      1295      1420       910       988       883      1004       761       848 
total dram writes = 94977
bank skew: 1432/556 = 2.58
chip skew: 16972/14704 = 1.15
average mf latency per bank:
dram[0]:       7931      6048      7703      6727      6325      5339      7086      5750      6330      5020      7453      6134      7033      5351      7228      6102
dram[1]:       6662      6283      6873      7108      6206      5973      6678      6503      5290      5293      5568      6333      5133      5109      6064      6151
dram[2]:       5935      7576      6569      7783      5288      6070      5499      7212      4939      6081      5894      7619      4917      6688      6042      7211
dram[3]:       6415      6059      7047      6765      5921      5837      6441      6403      5400      4961      6067      5521      5100      4913      5993      5946
dram[4]:       7651      5922      7599      6814      6631      5203      7092      5644      6135      4866      7089      6040      6731      5150      6804      6381
dram[5]:       6201      6078      6476      7187      5877      5915      6224      6543      5023      5297      5457      6343      4934      5062      5786      6212
maximum mf latency per bank:
dram[0]:       1023      1239       926      1282      1015      1369      1227      1186      1333      1324      1479      1373      1523      1261      1533      1190
dram[1]:       1199       863      1227      1202      1245      1412      1351      1516      1358      1522      1465      1553      1231      1265      1144       840
dram[2]:       1389      1074      1387       961      1390      1058      1111      1281      1333      1331      1337      1442      1234      1490      1099      1471
dram[3]:        904      1138      1163      1147      1547      1280      1590      1265      1592      1332      1542      1465      1158      1034       889      1031
dram[4]:       1073      1279      1065      1281      1102      1345      1273      1172      1330      1361      1451      1343      1495      1327      1493      1116
dram[5]:       1297       891      1285      1165      1428      1488      1389      1491      1353      1485      1448      1440      1166      1277      1098       890
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2067817 n_nop=2014750 n_act=1694 n_pre=1678 n_ref_event=94837905808976 n_req=42738 n_rd=35048 n_rd_L2_A=0 n_write=0 n_wr_bk=14744 bw_util=0.04816
n_activity=178095 dram_eff=0.5592
bk0: 2094a 2045007i bk1: 2748a 2041376i bk2: 1794a 2048568i bk3: 2280a 2046607i bk4: 2202a 2043239i bk5: 2792a 2039800i bk6: 2048a 2047045i bk7: 2616a 2043469i bk8: 2268a 2042486i bk9: 3072a 2038719i bk10: 1688a 2049178i bk11: 2224a 2045714i bk12: 1616a 2049450i bk13: 2212a 2046654i bk14: 1450a 2053091i bk15: 1944a 2050437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960621
Row_Buffer_Locality_read = 0.981739
Row_Buffer_Locality_write = 0.864369
Bank_Level_Parallism = 2.497529
Bank_Level_Parallism_Col = 0.674061
Bank_Level_Parallism_Ready = 1.247146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048159 
total_CMD = 2067817 
util_bw = 99584 
Wasted_Col = 51214 
Wasted_Row = 9067 
Idle = 1907952 

BW Util Bottlenecks: 
RCDc_limit = 5850 
RCDWRc_limit = 4506 
WTRc_limit = 11794 
RTWc_limit = 45024 
CCDLc_limit = 41825 
rwq = 0 
CCDLc_limit_alone = 24440 
WTRc_limit_alone = 9176 
RTWc_limit_alone = 30257 

Commands details: 
total_CMD = 2067817 
n_nop = 2014750 
Read = 35048 
Write = 0 
L2_Alloc = 0 
L2_WB = 14744 
n_act = 1694 
n_pre = 1678 
n_ref = 94837905808976 
n_req = 42738 
total_req = 49792 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 49792 
Row_Bus_Util =  0.001631 
CoL_Bus_Util = 0.024079 
Either_Row_CoL_Bus_Util = 0.025663 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001828 
queue_avg = 0.812807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.812807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2067817 n_nop=2009302 n_act=1383 n_pre=1367 n_ref_event=94837906655344 n_req=47482 n_rd=38884 n_rd_L2_A=0 n_write=0 n_wr_bk=16949 bw_util=0.054
n_activity=188570 dram_eff=0.5922
bk0: 2460a 2041164i bk1: 2840a 2039747i bk2: 2126a 2046255i bk3: 2296a 2046285i bk4: 2632a 2037847i bk5: 2872a 2037762i bk6: 2496a 2043795i bk7: 2636a 2043324i bk8: 2970a 2037027i bk9: 3128a 2036109i bk10: 2176a 2044662i bk11: 2232a 2044518i bk12: 2012a 2045920i bk13: 2264a 2044947i bk14: 1792a 2050154i bk15: 1952a 2049145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971168
Row_Buffer_Locality_read = 0.987116
Row_Buffer_Locality_write = 0.899046
Bank_Level_Parallism = 2.606163
Bank_Level_Parallism_Col = 2.600167
Bank_Level_Parallism_Ready = 1.264390
write_to_read_ratio_blp_rw_average = 0.540587
GrpLevelPara = 1.770449 

BW Util details:
bwutil = 0.054002 
total_CMD = 2067817 
util_bw = 111666 
Wasted_Col = 52130 
Wasted_Row = 7509 
Idle = 1896512 

BW Util Bottlenecks: 
RCDc_limit = 4448 
RCDWRc_limit = 3407 
WTRc_limit = 13475 
RTWc_limit = 47942 
CCDLc_limit = 44031 
rwq = 0 
CCDLc_limit_alone = 25667 
WTRc_limit_alone = 10634 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 2067817 
n_nop = 2009302 
Read = 38884 
Write = 0 
L2_Alloc = 0 
L2_WB = 16949 
n_act = 1383 
n_pre = 1367 
n_ref = 94837906655344 
n_req = 47482 
total_req = 55833 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 55833 
Row_Bus_Util =  0.001330 
CoL_Bus_Util = 0.027001 
Either_Row_CoL_Bus_Util = 0.028298 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.001162 
queue_avg = 0.988243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.988243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2067817 n_nop=2014624 n_act=1711 n_pre=1695 n_ref_event=0 n_req=42801 n_rd=35098 n_rd_L2_A=0 n_write=0 n_wr_bk=14763 bw_util=0.04823
n_activity=178454 dram_eff=0.5588
bk0: 2774a 2040439i bk1: 2088a 2044352i bk2: 2296a 2046226i bk3: 1770a 2048087i bk4: 2808a 2039692i bk5: 2202a 2042293i bk6: 2640a 2044834i bk7: 2024a 2046293i bk8: 3078a 2038547i bk9: 2270a 2042374i bk10: 2308a 2046709i bk11: 1594a 2048090i bk12: 2216a 2045861i bk13: 1640a 2049793i bk14: 1972a 2050074i bk15: 1418a 2053324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960351
Row_Buffer_Locality_read = 0.981566
Row_Buffer_Locality_write = 0.863689
Bank_Level_Parallism = 2.519566
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.264211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048226 
total_CMD = 2067817 
util_bw = 99722 
Wasted_Col = 50911 
Wasted_Row = 9339 
Idle = 1907845 

BW Util Bottlenecks: 
RCDc_limit = 6040 
RCDWRc_limit = 4504 
WTRc_limit = 11224 
RTWc_limit = 45040 
CCDLc_limit = 40561 
rwq = 0 
CCDLc_limit_alone = 23699 
WTRc_limit_alone = 8980 
RTWc_limit_alone = 30422 

Commands details: 
total_CMD = 2067817 
n_nop = 2014624 
Read = 35098 
Write = 0 
L2_Alloc = 0 
L2_WB = 14763 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 42801 
total_req = 49861 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 49861 
Row_Bus_Util =  0.001647 
CoL_Bus_Util = 0.024113 
Either_Row_CoL_Bus_Util = 0.025724 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001391 
queue_avg = 0.811250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.81125
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2067817 n_nop=2009201 n_act=1394 n_pre=1378 n_ref_event=0 n_req=47558 n_rd=38942 n_rd_L2_A=0 n_write=0 n_wr_bk=16972 bw_util=0.05408
n_activity=189024 dram_eff=0.5916
bk0: 2840a 2039594i bk1: 2490a 2040718i bk2: 2320a 2045217i bk3: 2102a 2045581i bk4: 2872a 2037721i bk5: 2644a 2038447i bk6: 2664a 2043708i bk7: 2466a 2043452i bk8: 3128a 2037360i bk9: 2982a 2036299i bk10: 2320a 2044555i bk11: 2084a 2043929i bk12: 2264a 2044409i bk13: 2014a 2045964i bk14: 1984a 2049599i bk15: 1768a 2049829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971004
Row_Buffer_Locality_read = 0.986981
Row_Buffer_Locality_write = 0.898793
Bank_Level_Parallism = 2.622643
Bank_Level_Parallism_Col = 2.620527
Bank_Level_Parallism_Ready = 1.276005
write_to_read_ratio_blp_rw_average = 0.531146
GrpLevelPara = 1.788446 

BW Util details:
bwutil = 0.054080 
total_CMD = 2067817 
util_bw = 111828 
Wasted_Col = 51669 
Wasted_Row = 7706 
Idle = 1896614 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 3468 
WTRc_limit = 13747 
RTWc_limit = 46798 
CCDLc_limit = 43043 
rwq = 0 
CCDLc_limit_alone = 25157 
WTRc_limit_alone = 10797 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 2067817 
n_nop = 2009201 
Read = 38942 
Write = 0 
L2_Alloc = 0 
L2_WB = 16972 
n_act = 1394 
n_pre = 1378 
n_ref = 0 
n_req = 47558 
total_req = 55914 

Dual Bus Interface Util: 
issued_total_row = 2772 
issued_total_col = 55914 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.027040 
Either_Row_CoL_Bus_Util = 0.028347 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001194 
queue_avg = 0.986907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.986907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2067817 n_nop=2014956 n_act=1662 n_pre=1646 n_ref_event=227392 n_req=42576 n_rd=34908 n_rd_L2_A=0 n_write=0 n_wr_bk=14704 bw_util=0.04798
n_activity=177126 dram_eff=0.5602
bk0: 2058a 2044659i bk1: 2718a 2041559i bk2: 1816a 2048814i bk3: 2272a 2047360i bk4: 2178a 2043877i bk5: 2800a 2040814i bk6: 2044a 2045960i bk7: 2616a 2044560i bk8: 2232a 2043032i bk9: 3074a 2038828i bk10: 1660a 2049402i bk11: 2220a 2045599i bk12: 1632a 2049514i bk13: 2212a 2045363i bk14: 1436a 2052818i bk15: 1940a 2050289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961316
Row_Buffer_Locality_read = 0.981953
Row_Buffer_Locality_write = 0.867371
Bank_Level_Parallism = 2.497753
Bank_Level_Parallism_Col = 2.491839
Bank_Level_Parallism_Ready = 1.249322
write_to_read_ratio_blp_rw_average = 0.527560
GrpLevelPara = 1.722575 

BW Util details:
bwutil = 0.047985 
total_CMD = 2067817 
util_bw = 99224 
Wasted_Col = 50475 
Wasted_Row = 9434 
Idle = 1908684 

BW Util Bottlenecks: 
RCDc_limit = 6027 
RCDWRc_limit = 4285 
WTRc_limit = 11562 
RTWc_limit = 44017 
CCDLc_limit = 39839 
rwq = 0 
CCDLc_limit_alone = 23358 
WTRc_limit_alone = 9340 
RTWc_limit_alone = 29758 

Commands details: 
total_CMD = 2067817 
n_nop = 2014956 
Read = 34908 
Write = 0 
L2_Alloc = 0 
L2_WB = 14704 
n_act = 1662 
n_pre = 1646 
n_ref = 227392 
n_req = 42576 
total_req = 49612 

Dual Bus Interface Util: 
issued_total_row = 3308 
issued_total_col = 49612 
Row_Bus_Util =  0.001600 
CoL_Bus_Util = 0.023992 
Either_Row_CoL_Bus_Util = 0.025564 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001116 
queue_avg = 0.797357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.797357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2067817 n_nop=2009749 n_act=1364 n_pre=1348 n_ref_event=0 n_req=47110 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16845 bw_util=0.05359
n_activity=186134 dram_eff=0.5954
bk0: 2460a 2040647i bk1: 2728a 2040627i bk2: 2124a 2046559i bk3: 2296a 2046104i bk4: 2620a 2039099i bk5: 2848a 2038425i bk6: 2500a 2044454i bk7: 2644a 2042554i bk8: 2942a 2038149i bk9: 3104a 2036998i bk10: 2090a 2046517i bk11: 2232a 2044243i bk12: 2014a 2045898i bk13: 2240a 2044606i bk14: 1770a 2050533i bk15: 1952a 2048833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971365
Row_Buffer_Locality_read = 0.987242
Row_Buffer_Locality_write = 0.899719
Bank_Level_Parallism = 2.599625
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.258558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053592 
total_CMD = 2067817 
util_bw = 110818 
Wasted_Col = 51489 
Wasted_Row = 7117 
Idle = 1898393 

BW Util Bottlenecks: 
RCDc_limit = 4505 
RCDWRc_limit = 3313 
WTRc_limit = 13690 
RTWc_limit = 46688 
CCDLc_limit = 42897 
rwq = 0 
CCDLc_limit_alone = 25032 
WTRc_limit_alone = 10852 
RTWc_limit_alone = 31661 

Commands details: 
total_CMD = 2067817 
n_nop = 2009749 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16845 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 47110 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 55409 
Row_Bus_Util =  0.001312 
CoL_Bus_Util = 0.026796 
Either_Row_CoL_Bus_Util = 0.028082 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000913 
queue_avg = 0.975451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.975451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158642, Miss = 15990, Miss_rate = 0.101, Pending_hits = 8361, Reservation_fails = 7325
L2_cache_bank[1]: Access = 191832, Miss = 19904, Miss_rate = 0.104, Pending_hits = 9854, Reservation_fails = 8921
L2_cache_bank[2]: Access = 174748, Miss = 18992, Miss_rate = 0.109, Pending_hits = 9407, Reservation_fails = 8795
L2_cache_bank[3]: Access = 199708, Miss = 20220, Miss_rate = 0.101, Pending_hits = 9787, Reservation_fails = 10896
L2_cache_bank[4]: Access = 189792, Miss = 20100, Miss_rate = 0.106, Pending_hits = 9464, Reservation_fails = 6936
L2_cache_bank[5]: Access = 159408, Miss = 15838, Miss_rate = 0.099, Pending_hits = 8472, Reservation_fails = 9604
L2_cache_bank[6]: Access = 197936, Miss = 20392, Miss_rate = 0.103, Pending_hits = 9490, Reservation_fails = 6850
L2_cache_bank[7]: Access = 177188, Miss = 18904, Miss_rate = 0.107, Pending_hits = 9703, Reservation_fails = 10172
L2_cache_bank[8]: Access = 156896, Miss = 15912, Miss_rate = 0.101, Pending_hits = 8055, Reservation_fails = 7190
L2_cache_bank[9]: Access = 190456, Miss = 19860, Miss_rate = 0.104, Pending_hits = 9464, Reservation_fails = 8411
L2_cache_bank[10]: Access = 175932, Miss = 18866, Miss_rate = 0.107, Pending_hits = 9113, Reservation_fails = 8248
L2_cache_bank[11]: Access = 196988, Miss = 20044, Miss_rate = 0.102, Pending_hits = 9276, Reservation_fails = 6918
L2_total_cache_accesses = 2169526
L2_total_cache_misses = 225022
L2_total_cache_miss_rate = 0.1037
L2_total_cache_pending_hits = 110446
L2_total_cache_reservation_fails = 100266
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1363341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163876
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109243
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8205
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 83255
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683432
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 365024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2323
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14688
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 83255
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2169526
icnt_total_pkts_simt_to_mem=816157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2803122
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2985513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00148108 (at node 21)
Accepted packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 2)
Injected flit rate average = 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00202674 (at node 2)
Accepted flit rate average= 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 2)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5308 (94 samples)
	minimum = 5 (94 samples)
	maximum = 209.564 (94 samples)
Network latency average = 20.2659 (94 samples)
	minimum = 5 (94 samples)
	maximum = 207.106 (94 samples)
Flit latency average = 19.4347 (94 samples)
	minimum = 5 (94 samples)
	maximum = 206.585 (94 samples)
Fragmentation average = 0.00191052 (94 samples)
	minimum = 0 (94 samples)
	maximum = 51.6702 (94 samples)
Injected packet rate average = 0.0581023 (94 samples)
	minimum = 0.0171581 (94 samples)
	maximum = 0.169308 (94 samples)
Accepted packet rate average = 0.0581023 (94 samples)
	minimum = 0.0167577 (94 samples)
	maximum = 0.0966751 (94 samples)
Injected flit rate average = 0.061833 (94 samples)
	minimum = 0.0222031 (94 samples)
	maximum = 0.169567 (94 samples)
Accepted flit rate average = 0.061833 (94 samples)
	minimum = 0.0223259 (94 samples)
	maximum = 0.0967079 (94 samples)
Injected packet size average = 1.06421 (94 samples)
Accepted packet size average = 1.06421 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 4 sec (604 sec)
gpgpu_simulation_rate = 427784 (inst/sec)
gpgpu_simulation_rate = 3705 (cycle/sec)
gpgpu_silicon_slowdown = 269905x
Time consumed(ms): 604065.596000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
