INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task4/Lab12_Task4.srcs/sources_1/new/Array_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-311] analyzing module Array_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task4/Lab12_Task4.srcs/sim_1/new/Array_multiplier_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_multiplier_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task4/Lab12_Task4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
