module boolean (
     input a[16],
    input b[16],
    input alusignal[6],
    output out[16]
   
) {

  always {
    case(alusignal[3:0])
    {
    b1000: out = a&b; //AND
    b1110:out = a|b;  //OR
    b0110: out = a^b;  //XOR
    b1010:out = a;      
    b1011:out = ~a;    //NEGATE
    b1001:out = ~(a|b); // NOR
    b1111:out = ~(a&b); //NAND
    
    default:out = 0;
  }
}
