
*** Running vivado
    with args -log seg7decimal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg7decimal.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source seg7decimal.tcl -notrace
Command: synth_design -top seg7decimal -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29007 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1258.809 ; gain = 75.863 ; free physical = 1114 ; free virtual = 21513
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [/home/2017csb1113/Desktop/proj/7segdisplay/7segdisplay.srcs/sources_1/new/7seg.v:2]
INFO: [Synth 8-226] default block is never used [/home/2017csb1113/Desktop/proj/7segdisplay/7segdisplay.srcs/sources_1/new/7seg.v:133]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (1#1) [/home/2017csb1113/Desktop/proj/7segdisplay/7segdisplay.srcs/sources_1/new/7seg.v:2]
WARNING: [Synth 8-3917] design seg7decimal has port dp driven by constant 1
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[14]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[13]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[12]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[11]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[10]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[9]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[8]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[7]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[6]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[5]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[4]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.434 ; gain = 120.488 ; free physical = 1125 ; free virtual = 21525
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.434 ; gain = 120.488 ; free physical = 1126 ; free virtual = 21525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.434 ; gain = 120.488 ; free physical = 1126 ; free virtual = 21525
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2017csb1113/Desktop/proj/constraint.xdc]
Finished Parsing XDC File [/home/2017csb1113/Desktop/proj/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2017csb1113/Desktop/proj/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seg7decimal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seg7decimal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.316 ; gain = 0.000 ; free physical = 876 ; free virtual = 21275
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 951 ; free virtual = 21351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 951 ; free virtual = 21351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 953 ; free virtual = 21352
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "temp_d0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_d0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "a_to_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 944 ; free virtual = 21344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg7decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design seg7decimal has port dp driven by constant 1
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[14]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[13]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[12]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[11]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[10]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[9]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[8]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[7]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[6]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[5]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port x[4]
WARNING: [Synth 8-3331] design seg7decimal has unconnected port start
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 929 ; free virtual = 21330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 804 ; free virtual = 21205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 786 ; free virtual = 21188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 786 ; free virtual = 21187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |     3|
|4     |LUT2   |    11|
|5     |LUT3   |     4|
|6     |LUT4   |    13|
|7     |LUT5   |     5|
|8     |LUT6   |    79|
|9     |FDCE   |    20|
|10    |FDRE   |   153|
|11    |IBUF   |     9|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   336|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 787 ; free virtual = 21188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1659.316 ; gain = 120.488 ; free physical = 840 ; free virtual = 21242
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.316 ; gain = 476.371 ; free physical = 840 ; free virtual = 21242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1659.316 ; gain = 476.508 ; free physical = 839 ; free virtual = 21240
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/2017csb1113/Desktop/proj/7segdisplay/7segdisplay.runs/synth_1/seg7decimal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seg7decimal_utilization_synth.rpt -pb seg7decimal_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1683.328 ; gain = 0.000 ; free physical = 838 ; free virtual = 21239
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 19:18:06 2018...
