
BEA_CAN2CAN_DEMO_TEN1HC_HUST2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ab4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08005c44  08005c44  00006c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cb8  08005cb8  00007064  2**0
                  CONTENTS
  4 .ARM          00000008  08005cb8  08005cb8  00006cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cc0  08005cc0  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cc0  08005cc0  00006cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cc4  08005cc4  00006cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08005cc8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007064  2**0
                  CONTENTS
 10 .bss          0000131c  20000064  20000064  00007064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001380  20001380  00007064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d11b  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000236c  00000000  00000000  000141af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a48  00000000  00000000  00016520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007d2  00000000  00000000  00016f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000211f2  00000000  00000000  0001773a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e5c8  00000000  00000000  0003892c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c762b  00000000  00000000  00046ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010e51f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e00  00000000  00000000  0010e564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00111364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c2c 	.word	0x08005c2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08005c2c 	.word	0x08005c2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <prepare_CAN_TX_frame>:
/*for further services please add service header here*/
#include "dcm_rdbi.h"
#include "dcm_wdbi.h"
#include "dcm_seca.h"

void prepare_CAN_TX_frame(uint8_t* CAN_TX_frame, uint8_t* data, uint8_t data_count){
 800059c:	b480      	push	{r7}
 800059e:	b087      	sub	sp, #28
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4613      	mov	r3, r2
 80005a8:	71fb      	strb	r3, [r7, #7]
	CAN_TX_frame[0] = data_count;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	79fa      	ldrb	r2, [r7, #7]
 80005ae:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 1; i <= data_count; i++){
 80005b0:	2301      	movs	r3, #1
 80005b2:	75fb      	strb	r3, [r7, #23]
 80005b4:	e00b      	b.n	80005ce <prepare_CAN_TX_frame+0x32>
		CAN_TX_frame[i] = data[i - 1];
 80005b6:	7dfb      	ldrb	r3, [r7, #23]
 80005b8:	3b01      	subs	r3, #1
 80005ba:	68ba      	ldr	r2, [r7, #8]
 80005bc:	441a      	add	r2, r3
 80005be:	7dfb      	ldrb	r3, [r7, #23]
 80005c0:	68f9      	ldr	r1, [r7, #12]
 80005c2:	440b      	add	r3, r1
 80005c4:	7812      	ldrb	r2, [r2, #0]
 80005c6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 1; i <= data_count; i++){
 80005c8:	7dfb      	ldrb	r3, [r7, #23]
 80005ca:	3301      	adds	r3, #1
 80005cc:	75fb      	strb	r3, [r7, #23]
 80005ce:	7dfa      	ldrb	r2, [r7, #23]
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	429a      	cmp	r2, r3
 80005d4:	d9ef      	bls.n	80005b6 <prepare_CAN_TX_frame+0x1a>
	}
	//Padding những bit còn lại bằng 0x55
	for (uint8_t j = 1; j < (8 - data_count); j++){
 80005d6:	2301      	movs	r3, #1
 80005d8:	75bb      	strb	r3, [r7, #22]
 80005da:	e00a      	b.n	80005f2 <prepare_CAN_TX_frame+0x56>
		CAN_TX_frame[(data_count + j)] = 0x55;
 80005dc:	79fa      	ldrb	r2, [r7, #7]
 80005de:	7dbb      	ldrb	r3, [r7, #22]
 80005e0:	4413      	add	r3, r2
 80005e2:	461a      	mov	r2, r3
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	4413      	add	r3, r2
 80005e8:	2255      	movs	r2, #85	@ 0x55
 80005ea:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 1; j < (8 - data_count); j++){
 80005ec:	7dbb      	ldrb	r3, [r7, #22]
 80005ee:	3301      	adds	r3, #1
 80005f0:	75bb      	strb	r3, [r7, #22]
 80005f2:	7dba      	ldrb	r2, [r7, #22]
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	f1c3 0308 	rsb	r3, r3, #8
 80005fa:	429a      	cmp	r2, r3
 80005fc:	dbee      	blt.n	80005dc <prepare_CAN_TX_frame+0x40>
	}

}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	371c      	adds	r7, #28
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr

0800060c <prepare_CAN_First_Frame>:

void prepare_CAN_First_Frame (uint8_t* CAN_TX_frame, uint8_t* data, uint16_t data_count) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	4613      	mov	r3, r2
 8000618:	80fb      	strh	r3, [r7, #6]
	if (data_count > 0x0FFF) {
 800061a:	88fb      	ldrh	r3, [r7, #6]
 800061c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000620:	d30d      	bcc.n	800063e <prepare_CAN_First_Frame+0x32>
		data[0] -= 0x40;
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	3b40      	subs	r3, #64	@ 0x40
 8000628:	b2da      	uxtb	r2, r3
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	701a      	strb	r2, [r3, #0]
		prepare_negative_response_buffer(CAN_TX_frame, data, data[0], 0x10);
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	781a      	ldrb	r2, [r3, #0]
 8000632:	2310      	movs	r3, #16
 8000634:	68b9      	ldr	r1, [r7, #8]
 8000636:	68f8      	ldr	r0, [r7, #12]
 8000638:	f000 f926 	bl	8000888 <prepare_negative_response_buffer>
		return; }
 800063c:	e023      	b.n	8000686 <prepare_CAN_First_Frame+0x7a>

	CAN_TX_frame[0] = (0x01 << 4) | ((data_count >> 8) & 0x0F);
 800063e:	88fb      	ldrh	r3, [r7, #6]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	b29b      	uxth	r3, r3
 8000644:	b25b      	sxtb	r3, r3
 8000646:	f003 030f 	and.w	r3, r3, #15
 800064a:	b25b      	sxtb	r3, r3
 800064c:	f043 0310 	orr.w	r3, r3, #16
 8000650:	b25b      	sxtb	r3, r3
 8000652:	b2da      	uxtb	r2, r3
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	701a      	strb	r2, [r3, #0]
	CAN_TX_frame[1] = data_count & 0xFF;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3301      	adds	r3, #1
 800065c:	88fa      	ldrh	r2, [r7, #6]
 800065e:	b2d2      	uxtb	r2, r2
 8000660:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 2; i < 8; i++){
 8000662:	2302      	movs	r3, #2
 8000664:	75fb      	strb	r3, [r7, #23]
 8000666:	e00b      	b.n	8000680 <prepare_CAN_First_Frame+0x74>
			CAN_TX_frame[i] = data[i - 2];
 8000668:	7dfb      	ldrb	r3, [r7, #23]
 800066a:	3b02      	subs	r3, #2
 800066c:	68ba      	ldr	r2, [r7, #8]
 800066e:	441a      	add	r2, r3
 8000670:	7dfb      	ldrb	r3, [r7, #23]
 8000672:	68f9      	ldr	r1, [r7, #12]
 8000674:	440b      	add	r3, r1
 8000676:	7812      	ldrb	r2, [r2, #0]
 8000678:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 2; i < 8; i++){
 800067a:	7dfb      	ldrb	r3, [r7, #23]
 800067c:	3301      	adds	r3, #1
 800067e:	75fb      	strb	r3, [r7, #23]
 8000680:	7dfb      	ldrb	r3, [r7, #23]
 8000682:	2b07      	cmp	r3, #7
 8000684:	d9f0      	bls.n	8000668 <prepare_CAN_First_Frame+0x5c>
		}
}
 8000686:	3718      	adds	r7, #24
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}

0800068c <prepare_CAN_Flow_Control_Frame>:

void prepare_CAN_Flow_Control_Frame (uint8_t* CAN_TX_frame) {
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	if (consecutive_sequence_number > block_size) {
 8000694:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <prepare_CAN_Flow_Control_Frame+0x64>)
 8000696:	781a      	ldrb	r2, [r3, #0]
 8000698:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <prepare_CAN_Flow_Control_Frame+0x68>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	429a      	cmp	r2, r3
 800069e:	d903      	bls.n	80006a8 <prepare_CAN_Flow_Control_Frame+0x1c>
		CAN_TX_frame[0] = (0x03 << 4) | 0x2;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2232      	movs	r2, #50	@ 0x32
 80006a4:	701a      	strb	r2, [r3, #0]
 80006a6:	e002      	b.n	80006ae <prepare_CAN_Flow_Control_Frame+0x22>
	}
	else CAN_TX_frame[0] = (0x03 << 4) | 0x0;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2230      	movs	r2, #48	@ 0x30
 80006ac:	701a      	strb	r2, [r3, #0]
	CAN_TX_frame[1] = block_size;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	3301      	adds	r3, #1
 80006b2:	4a10      	ldr	r2, [pc, #64]	@ (80006f4 <prepare_CAN_Flow_Control_Frame+0x68>)
 80006b4:	7812      	ldrb	r2, [r2, #0]
 80006b6:	701a      	strb	r2, [r3, #0]
	CAN_TX_frame[2] = ST_min;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	3302      	adds	r3, #2
 80006bc:	4a0e      	ldr	r2, [pc, #56]	@ (80006f8 <prepare_CAN_Flow_Control_Frame+0x6c>)
 80006be:	7812      	ldrb	r2, [r2, #0]
 80006c0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 3; i < 8 ; i++){
 80006c2:	2303      	movs	r3, #3
 80006c4:	73fb      	strb	r3, [r7, #15]
 80006c6:	e007      	b.n	80006d8 <prepare_CAN_Flow_Control_Frame+0x4c>
			CAN_TX_frame[i] = 0x55;
 80006c8:	7bfb      	ldrb	r3, [r7, #15]
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	4413      	add	r3, r2
 80006ce:	2255      	movs	r2, #85	@ 0x55
 80006d0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 3; i < 8 ; i++){
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	3301      	adds	r3, #1
 80006d6:	73fb      	strb	r3, [r7, #15]
 80006d8:	7bfb      	ldrb	r3, [r7, #15]
 80006da:	2b07      	cmp	r3, #7
 80006dc:	d9f4      	bls.n	80006c8 <prepare_CAN_Flow_Control_Frame+0x3c>
		}
	consecutive_sequence_number = 1;
 80006de:	4b04      	ldr	r3, [pc, #16]	@ (80006f0 <prepare_CAN_Flow_Control_Frame+0x64>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	20001204 	.word	0x20001204
 80006f4:	20000004 	.word	0x20000004
 80006f8:	20000005 	.word	0x20000005

080006fc <prepare_One_CAN_Consecutive_Frame>:

void prepare_One_CAN_Consecutive_Frame (uint8_t* CAN_TX_frame, uint8_t* data, uint8_t data_count) {
 80006fc:	b480      	push	{r7}
 80006fe:	b087      	sub	sp, #28
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	4613      	mov	r3, r2
 8000708:	71fb      	strb	r3, [r7, #7]
	CAN_TX_frame[0] = (0x02 << 4) | (consecutive_sequence_number & 0x0F);
 800070a:	4b1f      	ldr	r3, [pc, #124]	@ (8000788 <prepare_One_CAN_Consecutive_Frame+0x8c>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	b25b      	sxtb	r3, r3
 8000710:	f003 030f 	and.w	r3, r3, #15
 8000714:	b25b      	sxtb	r3, r3
 8000716:	f043 0320 	orr.w	r3, r3, #32
 800071a:	b25b      	sxtb	r3, r3
 800071c:	b2da      	uxtb	r2, r3
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 1; i <= data_count; i++){
 8000722:	2301      	movs	r3, #1
 8000724:	75fb      	strb	r3, [r7, #23]
 8000726:	e00b      	b.n	8000740 <prepare_One_CAN_Consecutive_Frame+0x44>
			CAN_TX_frame[i] = data[i - 1];
 8000728:	7dfb      	ldrb	r3, [r7, #23]
 800072a:	3b01      	subs	r3, #1
 800072c:	68ba      	ldr	r2, [r7, #8]
 800072e:	441a      	add	r2, r3
 8000730:	7dfb      	ldrb	r3, [r7, #23]
 8000732:	68f9      	ldr	r1, [r7, #12]
 8000734:	440b      	add	r3, r1
 8000736:	7812      	ldrb	r2, [r2, #0]
 8000738:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 1; i <= data_count; i++){
 800073a:	7dfb      	ldrb	r3, [r7, #23]
 800073c:	3301      	adds	r3, #1
 800073e:	75fb      	strb	r3, [r7, #23]
 8000740:	7dfa      	ldrb	r2, [r7, #23]
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	429a      	cmp	r2, r3
 8000746:	d9ef      	bls.n	8000728 <prepare_One_CAN_Consecutive_Frame+0x2c>
		}
	for (uint8_t j = 1; j < (8 - data_count); j++){
 8000748:	2301      	movs	r3, #1
 800074a:	75bb      	strb	r3, [r7, #22]
 800074c:	e00a      	b.n	8000764 <prepare_One_CAN_Consecutive_Frame+0x68>
		CAN_TX_frame[(data_count + j)] = 0x55;
 800074e:	79fa      	ldrb	r2, [r7, #7]
 8000750:	7dbb      	ldrb	r3, [r7, #22]
 8000752:	4413      	add	r3, r2
 8000754:	461a      	mov	r2, r3
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	2255      	movs	r2, #85	@ 0x55
 800075c:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 1; j < (8 - data_count); j++){
 800075e:	7dbb      	ldrb	r3, [r7, #22]
 8000760:	3301      	adds	r3, #1
 8000762:	75bb      	strb	r3, [r7, #22]
 8000764:	7dba      	ldrb	r2, [r7, #22]
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	f1c3 0308 	rsb	r3, r3, #8
 800076c:	429a      	cmp	r2, r3
 800076e:	dbee      	blt.n	800074e <prepare_One_CAN_Consecutive_Frame+0x52>
	}
	consecutive_sequence_number++;
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <prepare_One_CAN_Consecutive_Frame+0x8c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	3301      	adds	r3, #1
 8000776:	b2da      	uxtb	r2, r3
 8000778:	4b03      	ldr	r3, [pc, #12]	@ (8000788 <prepare_One_CAN_Consecutive_Frame+0x8c>)
 800077a:	701a      	strb	r2, [r3, #0]
}
 800077c:	bf00      	nop
 800077e:	371c      	adds	r7, #28
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	20001204 	.word	0x20001204

0800078c <prepare_CAN_Consecutive_Frames>:

void prepare_CAN_Consecutive_Frames (uint8_t* CAN_TX_frame, uint8_t* data, uint16_t data_count) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	4613      	mov	r3, r2
 8000798:	80fb      	strh	r3, [r7, #6]
    uint16_t offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	82fb      	strh	r3, [r7, #22]

    while (offset < data_count) {
 800079e:	e034      	b.n	800080a <prepare_CAN_Consecutive_Frames+0x7e>
        uint8_t chunk_size = (data_count - offset >= 7) ? 7 : (data_count - offset);
 80007a0:	88fa      	ldrh	r2, [r7, #6]
 80007a2:	8afb      	ldrh	r3, [r7, #22]
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	2b07      	cmp	r3, #7
 80007a8:	bfa8      	it	ge
 80007aa:	2307      	movge	r3, #7
 80007ac:	757b      	strb	r3, [r7, #21]

        // Prepare one frame
        prepare_One_CAN_Consecutive_Frame(CAN_TX_frame, &data[offset], chunk_size);
 80007ae:	8afb      	ldrh	r3, [r7, #22]
 80007b0:	68ba      	ldr	r2, [r7, #8]
 80007b2:	4413      	add	r3, r2
 80007b4:	7d7a      	ldrb	r2, [r7, #21]
 80007b6:	4619      	mov	r1, r3
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f7ff ff9f 	bl	80006fc <prepare_One_CAN_Consecutive_Frame>

        // Send CAN frame here
        if (CAN_TX_frame == CAN1_DATA_TX) {
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	4a16      	ldr	r2, [pc, #88]	@ (800081c <prepare_CAN_Consecutive_Frames+0x90>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d109      	bne.n	80007da <prepare_CAN_Consecutive_Frames+0x4e>
            CAN1_SendMessage(CAN_TX_frame);
 80007c6:	68f8      	ldr	r0, [r7, #12]
 80007c8:	f000 f848 	bl	800085c <CAN1_SendMessage>
            PrintCANLog(CAN1_pHeader.StdId, CAN_TX_frame);
 80007cc:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <prepare_CAN_Consecutive_Frames+0x94>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	68f9      	ldr	r1, [r7, #12]
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 ff63 	bl	80016a0 <PrintCANLog>
        }
        if (CAN_TX_frame == CAN2_DATA_TX) {
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	4a11      	ldr	r2, [pc, #68]	@ (8000824 <prepare_CAN_Consecutive_Frames+0x98>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d109      	bne.n	80007f6 <prepare_CAN_Consecutive_Frames+0x6a>
			CAN2_SendMessage(CAN_TX_frame);
 80007e2:	68f8      	ldr	r0, [r7, #12]
 80007e4:	f000 f824 	bl	8000830 <CAN2_SendMessage>
			PrintCANLog(CAN2_pHeader.StdId, CAN_TX_frame);
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <prepare_CAN_Consecutive_Frames+0x9c>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	68f9      	ldr	r1, [r7, #12]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 ff55 	bl	80016a0 <PrintCANLog>
        }


        offset += chunk_size;
 80007f6:	7d7b      	ldrb	r3, [r7, #21]
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	8afb      	ldrh	r3, [r7, #22]
 80007fc:	4413      	add	r3, r2
 80007fe:	82fb      	strh	r3, [r7, #22]

        // Respect STmin delay here if necessary
        HAL_Delay(ST_min);  // If ST_min is in milliseconds
 8000800:	4b0a      	ldr	r3, [pc, #40]	@ (800082c <prepare_CAN_Consecutive_Frames+0xa0>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	4618      	mov	r0, r3
 8000806:	f001 fa8d 	bl	8001d24 <HAL_Delay>
    while (offset < data_count) {
 800080a:	8afa      	ldrh	r2, [r7, #22]
 800080c:	88fb      	ldrh	r3, [r7, #6]
 800080e:	429a      	cmp	r2, r3
 8000810:	d3c6      	bcc.n	80007a0 <prepare_CAN_Consecutive_Frames+0x14>
    }
}
 8000812:	bf00      	nop
 8000814:	bf00      	nop
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	200011e4 	.word	0x200011e4
 8000820:	2000015c 	.word	0x2000015c
 8000824:	200011f4 	.word	0x200011f4
 8000828:	2000019c 	.word	0x2000019c
 800082c:	20000005 	.word	0x20000005

08000830 <CAN2_SendMessage>:

void CAN2_SendMessage(uint8_t* data)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    uint32_t txMailbox;
	HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, CAN2_DATA_TX, &txMailbox);
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <CAN2_SendMessage+0x20>)
 800083e:	4905      	ldr	r1, [pc, #20]	@ (8000854 <CAN2_SendMessage+0x24>)
 8000840:	4805      	ldr	r0, [pc, #20]	@ (8000858 <CAN2_SendMessage+0x28>)
 8000842:	f002 f87f 	bl	8002944 <HAL_CAN_AddTxMessage>
}
 8000846:	bf00      	nop
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	200011f4 	.word	0x200011f4
 8000854:	2000019c 	.word	0x2000019c
 8000858:	200000f0 	.word	0x200000f0

0800085c <CAN1_SendMessage>:

void CAN1_SendMessage(uint8_t* data)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
    uint32_t txMailbox;
	HAL_CAN_AddTxMessage(&hcan1, &CAN1_pHeader, CAN1_DATA_TX, &txMailbox);
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	4a04      	ldr	r2, [pc, #16]	@ (800087c <CAN1_SendMessage+0x20>)
 800086a:	4905      	ldr	r1, [pc, #20]	@ (8000880 <CAN1_SendMessage+0x24>)
 800086c:	4805      	ldr	r0, [pc, #20]	@ (8000884 <CAN1_SendMessage+0x28>)
 800086e:	f002 f869 	bl	8002944 <HAL_CAN_AddTxMessage>
}
 8000872:	bf00      	nop
 8000874:	3710      	adds	r7, #16
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200011e4 	.word	0x200011e4
 8000880:	2000015c 	.word	0x2000015c
 8000884:	200000c8 	.word	0x200000c8

08000888 <prepare_negative_response_buffer>:
void prepare_negative_response_buffer(uint8_t* CAN_TX_frame, uint8_t* buffer, uint8_t SID, uint8_t NRC){
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	4611      	mov	r1, r2
 8000894:	461a      	mov	r2, r3
 8000896:	460b      	mov	r3, r1
 8000898:	71fb      	strb	r3, [r7, #7]
 800089a:	4613      	mov	r3, r2
 800089c:	71bb      	strb	r3, [r7, #6]
	buffer[0] = 0x7F;
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	227f      	movs	r2, #127	@ 0x7f
 80008a2:	701a      	strb	r2, [r3, #0]
	buffer[1] = SID;
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	3301      	adds	r3, #1
 80008a8:	79fa      	ldrb	r2, [r7, #7]
 80008aa:	701a      	strb	r2, [r3, #0]
	buffer[2] = NRC;
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	3302      	adds	r3, #2
 80008b0:	79ba      	ldrb	r2, [r7, #6]
 80008b2:	701a      	strb	r2, [r3, #0]

	prepare_CAN_TX_frame(CAN_TX_frame, buffer, 3);
 80008b4:	2203      	movs	r2, #3
 80008b6:	68b9      	ldr	r1, [r7, #8]
 80008b8:	68f8      	ldr	r0, [r7, #12]
 80008ba:	f7ff fe6f 	bl	800059c <prepare_CAN_TX_frame>
}
 80008be:	bf00      	nop
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <SID_22_Practice>:
/*********BOSCH BEA PROGRAM SKELETON DEMO CODE************/
/*********************************************************/

#include "dcm_rdbi.h"

void SID_22_Practice(){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
	uint8_t SID = CAN1_DATA_RX[1];
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <SID_22_Practice+0x84>)
 80008d0:	785b      	ldrb	r3, [r3, #1]
 80008d2:	73fb      	strb	r3, [r7, #15]
	uint8_t	DID_High = CAN1_DATA_RX[2];
 80008d4:	4b1d      	ldr	r3, [pc, #116]	@ (800094c <SID_22_Practice+0x84>)
 80008d6:	789b      	ldrb	r3, [r3, #2]
 80008d8:	73bb      	strb	r3, [r7, #14]
	uint8_t	DID_Low = CAN1_DATA_RX[3];
 80008da:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <SID_22_Practice+0x84>)
 80008dc:	78db      	ldrb	r3, [r3, #3]
 80008de:	737b      	strb	r3, [r7, #13]
	uint8_t	len = CAN1_DATA_RX[0];
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <SID_22_Practice+0x84>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	733b      	strb	r3, [r7, #12]
	uint8_t data_buffer[8];

	if (len != 3) {
 80008e6:	7b3b      	ldrb	r3, [r7, #12]
 80008e8:	2b03      	cmp	r3, #3
 80008ea:	d006      	beq.n	80008fa <SID_22_Practice+0x32>
	    // Error 0x13: Incorrect length
		prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x13);
 80008ec:	7bfa      	ldrb	r2, [r7, #15]
 80008ee:	1d39      	adds	r1, r7, #4
 80008f0:	2313      	movs	r3, #19
 80008f2:	4817      	ldr	r0, [pc, #92]	@ (8000950 <SID_22_Practice+0x88>)
 80008f4:	f7ff ffc8 	bl	8000888 <prepare_negative_response_buffer>
 80008f8:	e024      	b.n	8000944 <SID_22_Practice+0x7c>

	    return;
	}

	if (DID_High == 0x01 && DID_Low == 0x23) {
 80008fa:	7bbb      	ldrb	r3, [r7, #14]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d11b      	bne.n	8000938 <SID_22_Practice+0x70>
 8000900:	7b7b      	ldrb	r3, [r7, #13]
 8000902:	2b23      	cmp	r3, #35	@ 0x23
 8000904:	d118      	bne.n	8000938 <SID_22_Practice+0x70>
	    data_buffer[0] = SID + 0x40;
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	3340      	adds	r3, #64	@ 0x40
 800090a:	b2db      	uxtb	r3, r3
 800090c:	713b      	strb	r3, [r7, #4]
	    data_buffer[1] = 0x01;
 800090e:	2301      	movs	r3, #1
 8000910:	717b      	strb	r3, [r7, #5]
	    data_buffer[2] = 0x23;
 8000912:	2323      	movs	r3, #35	@ 0x23
 8000914:	71bb      	strb	r3, [r7, #6]
	    data_buffer[3] = (ECU_ID >> 8) & 0xFF;
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <SID_22_Practice+0x8c>)
 8000918:	881b      	ldrh	r3, [r3, #0]
 800091a:	0a1b      	lsrs	r3, r3, #8
 800091c:	b29b      	uxth	r3, r3
 800091e:	b2db      	uxtb	r3, r3
 8000920:	71fb      	strb	r3, [r7, #7]
	    data_buffer[4] = (ECU_ID) & 0xFF;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <SID_22_Practice+0x8c>)
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	723b      	strb	r3, [r7, #8]
	    prepare_CAN_TX_frame(CAN1_DATA_TX, data_buffer, 5);
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	2205      	movs	r2, #5
 800092e:	4619      	mov	r1, r3
 8000930:	4807      	ldr	r0, [pc, #28]	@ (8000950 <SID_22_Practice+0x88>)
 8000932:	f7ff fe33 	bl	800059c <prepare_CAN_TX_frame>
 8000936:	e005      	b.n	8000944 <SID_22_Practice+0x7c>
	} else {
	    // Error 0x31: Request out of range
		prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x31);
 8000938:	7bfa      	ldrb	r2, [r7, #15]
 800093a:	1d39      	adds	r1, r7, #4
 800093c:	2331      	movs	r3, #49	@ 0x31
 800093e:	4804      	ldr	r0, [pc, #16]	@ (8000950 <SID_22_Practice+0x88>)
 8000940:	f7ff ffa2 	bl	8000888 <prepare_negative_response_buffer>
	}
}
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200011ec 	.word	0x200011ec
 8000950:	200011e4 	.word	0x200011e4
 8000954:	20000000 	.word	0x20000000

08000958 <generate_seed>:
/*********BOSCH BEA PROGRAM SKELETON DEMO CODE************/
/*********************************************************/

#include "dcm_seca.h"

void generate_seed(){
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++){
 800095e:	2300      	movs	r3, #0
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	e020      	b.n	80009a6 <generate_seed+0x4e>
        HAL_ADC_Start(&hadc1);
 8000964:	482a      	ldr	r0, [pc, #168]	@ (8000a10 <generate_seed+0xb8>)
 8000966:	f001 fa45 	bl	8001df4 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800096a:	f04f 31ff 	mov.w	r1, #4294967295
 800096e:	4828      	ldr	r0, [pc, #160]	@ (8000a10 <generate_seed+0xb8>)
 8000970:	f001 fb12 	bl	8001f98 <HAL_ADC_PollForConversion>
        uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 8000974:	4826      	ldr	r0, [pc, #152]	@ (8000a10 <generate_seed+0xb8>)
 8000976:	f001 fb9a 	bl	80020ae <HAL_ADC_GetValue>
 800097a:	6038      	str	r0, [r7, #0]

        seed[i] = (uint8_t)((adc_val ^ (TimeStamp << i)) & 0xFF);
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	b2da      	uxtb	r2, r3
 8000980:	4b24      	ldr	r3, [pc, #144]	@ (8000a14 <generate_seed+0xbc>)
 8000982:	6819      	ldr	r1, [r3, #0]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	b2db      	uxtb	r3, r3
 800098c:	4053      	eors	r3, r2
 800098e:	b2d9      	uxtb	r1, r3
 8000990:	4a21      	ldr	r2, [pc, #132]	@ (8000a18 <generate_seed+0xc0>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	460a      	mov	r2, r1
 8000998:	701a      	strb	r2, [r3, #0]
        HAL_Delay(1);
 800099a:	2001      	movs	r0, #1
 800099c:	f001 f9c2 	bl	8001d24 <HAL_Delay>
	for (int i = 0; i < 6; i++){
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3301      	adds	r3, #1
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2b05      	cmp	r3, #5
 80009aa:	dddb      	ble.n	8000964 <generate_seed+0xc>
	}

	key[0] = seed[0] ^ seed[1];
 80009ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <generate_seed+0xc0>)
 80009ae:	781a      	ldrb	r2, [r3, #0]
 80009b0:	4b19      	ldr	r3, [pc, #100]	@ (8000a18 <generate_seed+0xc0>)
 80009b2:	785b      	ldrb	r3, [r3, #1]
 80009b4:	4053      	eors	r3, r2
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	4b18      	ldr	r3, [pc, #96]	@ (8000a1c <generate_seed+0xc4>)
 80009ba:	701a      	strb	r2, [r3, #0]
	key[1] = seed[1] + seed[2];
 80009bc:	4b16      	ldr	r3, [pc, #88]	@ (8000a18 <generate_seed+0xc0>)
 80009be:	785a      	ldrb	r2, [r3, #1]
 80009c0:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <generate_seed+0xc0>)
 80009c2:	789b      	ldrb	r3, [r3, #2]
 80009c4:	4413      	add	r3, r2
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <generate_seed+0xc4>)
 80009ca:	705a      	strb	r2, [r3, #1]
	key[2] = seed[2] ^ seed[3];
 80009cc:	4b12      	ldr	r3, [pc, #72]	@ (8000a18 <generate_seed+0xc0>)
 80009ce:	789a      	ldrb	r2, [r3, #2]
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <generate_seed+0xc0>)
 80009d2:	78db      	ldrb	r3, [r3, #3]
 80009d4:	4053      	eors	r3, r2
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <generate_seed+0xc4>)
 80009da:	709a      	strb	r2, [r3, #2]
	key[3] = seed[3] + seed[0];
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <generate_seed+0xc0>)
 80009de:	78da      	ldrb	r2, [r3, #3]
 80009e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <generate_seed+0xc0>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	4413      	add	r3, r2
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <generate_seed+0xc4>)
 80009ea:	70da      	strb	r2, [r3, #3]
	key[4] = seed[4] & 0xF0;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <generate_seed+0xc0>)
 80009ee:	791b      	ldrb	r3, [r3, #4]
 80009f0:	f023 030f 	bic.w	r3, r3, #15
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <generate_seed+0xc4>)
 80009f8:	711a      	strb	r2, [r3, #4]
	key[5] = seed[5] & 0x0F;
 80009fa:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <generate_seed+0xc0>)
 80009fc:	795b      	ldrb	r3, [r3, #5]
 80009fe:	f003 030f 	and.w	r3, r3, #15
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	4b05      	ldr	r3, [pc, #20]	@ (8000a1c <generate_seed+0xc4>)
 8000a06:	715a      	strb	r2, [r3, #5]
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000080 	.word	0x20000080
 8000a14:	20001208 	.word	0x20001208
 8000a18:	2000120c 	.word	0x2000120c
 8000a1c:	20001214 	.word	0x20001214

08000a20 <validate_key>:


bool validate_key(uint8_t key_from_user[6]){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]

	if (memcmp(key_from_user, key, 6) == 0) return true;
 8000a28:	2206      	movs	r2, #6
 8000a2a:	4907      	ldr	r1, [pc, #28]	@ (8000a48 <validate_key+0x28>)
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f004 fc6f 	bl	8005310 <memcmp>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d101      	bne.n	8000a3c <validate_key+0x1c>
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e000      	b.n	8000a3e <validate_key+0x1e>
	else return false;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20001214 	.word	0x20001214

08000a4c <SID_27_Practice>:
void SID_27_Practice(){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
	uint8_t data_buffer[8];
	if (((CAN1_DATA_RX[0] >> 4) & 0xFF) == 0x00) {
 8000a52:	4b7d      	ldr	r3, [pc, #500]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	091b      	lsrs	r3, r3, #4
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d14f      	bne.n	8000afe <SID_27_Practice+0xb2>

		SID = CAN1_DATA_RX[1];
 8000a5e:	4b7a      	ldr	r3, [pc, #488]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000a60:	785a      	ldrb	r2, [r3, #1]
 8000a62:	4b7a      	ldr	r3, [pc, #488]	@ (8000c4c <SID_27_Practice+0x200>)
 8000a64:	701a      	strb	r2, [r3, #0]
		uint8_t	sub_func = CAN1_DATA_RX[2];
 8000a66:	4b78      	ldr	r3, [pc, #480]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000a68:	789b      	ldrb	r3, [r3, #2]
 8000a6a:	72fb      	strb	r3, [r7, #11]
		uint8_t	len = CAN1_DATA_RX[0];
 8000a6c:	4b76      	ldr	r3, [pc, #472]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	72bb      	strb	r3, [r7, #10]

		if (sub_func == 1){
 8000a72:	7afb      	ldrb	r3, [r7, #11]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d12f      	bne.n	8000ad8 <SID_27_Practice+0x8c>
			if (len != 2){
 8000a78:	7abb      	ldrb	r3, [r7, #10]
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	d007      	beq.n	8000a8e <SID_27_Practice+0x42>
				//Loi 0x13: sai format
				prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x13);
 8000a7e:	4b73      	ldr	r3, [pc, #460]	@ (8000c4c <SID_27_Practice+0x200>)
 8000a80:	781a      	ldrb	r2, [r3, #0]
 8000a82:	4639      	mov	r1, r7
 8000a84:	2313      	movs	r3, #19
 8000a86:	4872      	ldr	r0, [pc, #456]	@ (8000c50 <SID_27_Practice+0x204>)
 8000a88:	f7ff fefe 	bl	8000888 <prepare_negative_response_buffer>
				return;
 8000a8c:	e0d8      	b.n	8000c40 <SID_27_Practice+0x1f4>
			}

			if (security_access_granted){
 8000a8e:	4b71      	ldr	r3, [pc, #452]	@ (8000c54 <SID_27_Practice+0x208>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d007      	beq.n	8000aa6 <SID_27_Practice+0x5a>
				//goi seed khi he thong da mo roi -> loi 0x10
				prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x10);
 8000a96:	4b6d      	ldr	r3, [pc, #436]	@ (8000c4c <SID_27_Practice+0x200>)
 8000a98:	781a      	ldrb	r2, [r3, #0]
 8000a9a:	4639      	mov	r1, r7
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	486c      	ldr	r0, [pc, #432]	@ (8000c50 <SID_27_Practice+0x204>)
 8000aa0:	f7ff fef2 	bl	8000888 <prepare_negative_response_buffer>
				return;
 8000aa4:	e0cc      	b.n	8000c40 <SID_27_Practice+0x1f4>
			}

			seed_sent = true;
 8000aa6:	4b6c      	ldr	r3, [pc, #432]	@ (8000c58 <SID_27_Practice+0x20c>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	701a      	strb	r2, [r3, #0]
			generate_seed();
 8000aac:	f7ff ff54 	bl	8000958 <generate_seed>
			data_buffer[0] = SID + 0x40;
 8000ab0:	4b66      	ldr	r3, [pc, #408]	@ (8000c4c <SID_27_Practice+0x200>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	3340      	adds	r3, #64	@ 0x40
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	703b      	strb	r3, [r7, #0]
			data_buffer[1] = 0x01;
 8000aba:	2301      	movs	r3, #1
 8000abc:	707b      	strb	r3, [r7, #1]
			memcpy(&data_buffer[2],seed, 6);
 8000abe:	4a67      	ldr	r2, [pc, #412]	@ (8000c5c <SID_27_Practice+0x210>)
 8000ac0:	1cbb      	adds	r3, r7, #2
 8000ac2:	6811      	ldr	r1, [r2, #0]
 8000ac4:	6019      	str	r1, [r3, #0]
 8000ac6:	8892      	ldrh	r2, [r2, #4]
 8000ac8:	809a      	strh	r2, [r3, #4]
			prepare_CAN_First_Frame(CAN1_DATA_TX, data_buffer, 8);
 8000aca:	463b      	mov	r3, r7
 8000acc:	2208      	movs	r2, #8
 8000ace:	4619      	mov	r1, r3
 8000ad0:	485f      	ldr	r0, [pc, #380]	@ (8000c50 <SID_27_Practice+0x204>)
 8000ad2:	f7ff fd9b 	bl	800060c <prepare_CAN_First_Frame>
			return;
 8000ad6:	e0b3      	b.n	8000c40 <SID_27_Practice+0x1f4>
		}
		else if (sub_func ==2){
 8000ad8:	7afb      	ldrb	r3, [r7, #11]
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	d107      	bne.n	8000aee <SID_27_Practice+0xa2>
			prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x13);
 8000ade:	4b5b      	ldr	r3, [pc, #364]	@ (8000c4c <SID_27_Practice+0x200>)
 8000ae0:	781a      	ldrb	r2, [r3, #0]
 8000ae2:	4639      	mov	r1, r7
 8000ae4:	2313      	movs	r3, #19
 8000ae6:	485a      	ldr	r0, [pc, #360]	@ (8000c50 <SID_27_Practice+0x204>)
 8000ae8:	f7ff fece 	bl	8000888 <prepare_negative_response_buffer>
			return;
 8000aec:	e0a8      	b.n	8000c40 <SID_27_Practice+0x1f4>
		}
		else{
			prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x10);
 8000aee:	4b57      	ldr	r3, [pc, #348]	@ (8000c4c <SID_27_Practice+0x200>)
 8000af0:	781a      	ldrb	r2, [r3, #0]
 8000af2:	4639      	mov	r1, r7
 8000af4:	2310      	movs	r3, #16
 8000af6:	4856      	ldr	r0, [pc, #344]	@ (8000c50 <SID_27_Practice+0x204>)
 8000af8:	f7ff fec6 	bl	8000888 <prepare_negative_response_buffer>
			return;
 8000afc:	e0a0      	b.n	8000c40 <SID_27_Practice+0x1f4>
		}
	}

	if (((CAN1_DATA_RX[0] >> 4) & 0xFF) == 0x01) {
 8000afe:	4b52      	ldr	r3, [pc, #328]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	091b      	lsrs	r3, r3, #4
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d14d      	bne.n	8000ba6 <SID_27_Practice+0x15a>
			uint16_t len = ((CAN1_DATA_RX[0] & 0x0F) << 8) | CAN1_DATA_RX[1];
 8000b0a:	4b4f      	ldr	r3, [pc, #316]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	b21b      	sxth	r3, r3
 8000b10:	021b      	lsls	r3, r3, #8
 8000b12:	b21b      	sxth	r3, r3
 8000b14:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000b1c:	785b      	ldrb	r3, [r3, #1]
 8000b1e:	b21b      	sxth	r3, r3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	81fb      	strh	r3, [r7, #14]
			uint8_t SID = CAN1_DATA_RX[2];
 8000b26:	4b48      	ldr	r3, [pc, #288]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000b28:	789b      	ldrb	r3, [r3, #2]
 8000b2a:	737b      	strb	r3, [r7, #13]
			uint8_t sub_func = CAN1_DATA_RX[3];
 8000b2c:	4b46      	ldr	r3, [pc, #280]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000b2e:	78db      	ldrb	r3, [r3, #3]
 8000b30:	733b      	strb	r3, [r7, #12]

			if (sub_func == 2){
 8000b32:	7b3b      	ldrb	r3, [r7, #12]
 8000b34:	2b02      	cmp	r3, #2
 8000b36:	d12f      	bne.n	8000b98 <SID_27_Practice+0x14c>
				if (len != 8){
 8000b38:	89fb      	ldrh	r3, [r7, #14]
 8000b3a:	2b08      	cmp	r3, #8
 8000b3c:	d015      	beq.n	8000b6a <SID_27_Practice+0x11e>
					//Loi 0x13: sai format
					prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x13);
 8000b3e:	7b7a      	ldrb	r2, [r7, #13]
 8000b40:	4639      	mov	r1, r7
 8000b42:	2313      	movs	r3, #19
 8000b44:	4842      	ldr	r0, [pc, #264]	@ (8000c50 <SID_27_Practice+0x204>)
 8000b46:	f7ff fe9f 	bl	8000888 <prepare_negative_response_buffer>
					seed_sent = !seed_sent;
 8000b4a:	4b43      	ldr	r3, [pc, #268]	@ (8000c58 <SID_27_Practice+0x20c>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	bf14      	ite	ne
 8000b52:	2301      	movne	r3, #1
 8000b54:	2300      	moveq	r3, #0
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	f083 0301 	eor.w	r3, r3, #1
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	4b3c      	ldr	r3, [pc, #240]	@ (8000c58 <SID_27_Practice+0x20c>)
 8000b66:	701a      	strb	r2, [r3, #0]
					return;
 8000b68:	e06a      	b.n	8000c40 <SID_27_Practice+0x1f4>
				}

				if (!seed_sent){
 8000b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8000c58 <SID_27_Practice+0x20c>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	f083 0301 	eor.w	r3, r3, #1
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d006      	beq.n	8000b86 <SID_27_Practice+0x13a>
					//Chua gui 27 01 de lay seed ma da gui 27 02 voi key -> loi 0x10
					prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x10);
 8000b78:	7b7a      	ldrb	r2, [r7, #13]
 8000b7a:	4639      	mov	r1, r7
 8000b7c:	2310      	movs	r3, #16
 8000b7e:	4834      	ldr	r0, [pc, #208]	@ (8000c50 <SID_27_Practice+0x204>)
 8000b80:	f7ff fe82 	bl	8000888 <prepare_negative_response_buffer>
					return;
 8000b84:	e05c      	b.n	8000c40 <SID_27_Practice+0x1f4>
				}

			memcpy(key_from_user, &CAN1_DATA_RX[4], 4);
 8000b86:	4b30      	ldr	r3, [pc, #192]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	4b34      	ldr	r3, [pc, #208]	@ (8000c60 <SID_27_Practice+0x214>)
 8000b8e:	601a      	str	r2, [r3, #0]
			prepare_CAN_Flow_Control_Frame(CAN1_DATA_TX);
 8000b90:	482f      	ldr	r0, [pc, #188]	@ (8000c50 <SID_27_Practice+0x204>)
 8000b92:	f7ff fd7b 	bl	800068c <prepare_CAN_Flow_Control_Frame>
 8000b96:	e006      	b.n	8000ba6 <SID_27_Practice+0x15a>
			}

			else {
				prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x10);
 8000b98:	7b7a      	ldrb	r2, [r7, #13]
 8000b9a:	4639      	mov	r1, r7
 8000b9c:	2310      	movs	r3, #16
 8000b9e:	482c      	ldr	r0, [pc, #176]	@ (8000c50 <SID_27_Practice+0x204>)
 8000ba0:	f7ff fe72 	bl	8000888 <prepare_negative_response_buffer>
				return;
 8000ba4:	e04c      	b.n	8000c40 <SID_27_Practice+0x1f4>
			}
	}

	if (((CAN1_DATA_RX[0] >> 4) & 0xFF) == 0x02) {
 8000ba6:	4b28      	ldr	r3, [pc, #160]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	091b      	lsrs	r3, r3, #4
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	d136      	bne.n	8000c20 <SID_27_Practice+0x1d4>
		memcpy(&key_from_user[4], &CAN1_DATA_RX[1], 2);
 8000bb2:	4b25      	ldr	r3, [pc, #148]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000bb4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	4a29      	ldr	r2, [pc, #164]	@ (8000c60 <SID_27_Practice+0x214>)
 8000bbc:	8093      	strh	r3, [r2, #4]
		if (!validate_key(key_from_user)){
 8000bbe:	4828      	ldr	r0, [pc, #160]	@ (8000c60 <SID_27_Practice+0x214>)
 8000bc0:	f7ff ff2e 	bl	8000a20 <validate_key>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	f083 0301 	eor.w	r3, r3, #1
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d016      	beq.n	8000bfe <SID_27_Practice+0x1b2>
			//key khong dung voi seed -> loi 0x35
			prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x35);
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c4c <SID_27_Practice+0x200>)
 8000bd2:	781a      	ldrb	r2, [r3, #0]
 8000bd4:	4639      	mov	r1, r7
 8000bd6:	2335      	movs	r3, #53	@ 0x35
 8000bd8:	481d      	ldr	r0, [pc, #116]	@ (8000c50 <SID_27_Practice+0x204>)
 8000bda:	f7ff fe55 	bl	8000888 <prepare_negative_response_buffer>
			seed_sent = !seed_sent;
 8000bde:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <SID_27_Practice+0x20c>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	bf14      	ite	ne
 8000be6:	2301      	movne	r3, #1
 8000be8:	2300      	moveq	r3, #0
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	f083 0301 	eor.w	r3, r3, #1
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	4b17      	ldr	r3, [pc, #92]	@ (8000c58 <SID_27_Practice+0x20c>)
 8000bfa:	701a      	strb	r2, [r3, #0]
			return;
 8000bfc:	e020      	b.n	8000c40 <SID_27_Practice+0x1f4>
		}

		//Dung key -> positive response
	    data_buffer[0] = SID + 0x40;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <SID_27_Practice+0x200>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	3340      	adds	r3, #64	@ 0x40
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	703b      	strb	r3, [r7, #0]
	    data_buffer[1] = 0x02;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	707b      	strb	r3, [r7, #1]
	    prepare_CAN_TX_frame(CAN1_DATA_TX, data_buffer, 2);
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	2202      	movs	r2, #2
 8000c10:	4619      	mov	r1, r3
 8000c12:	480f      	ldr	r0, [pc, #60]	@ (8000c50 <SID_27_Practice+0x204>)
 8000c14:	f7ff fcc2 	bl	800059c <prepare_CAN_TX_frame>
		security_access_granted = true;
 8000c18:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <SID_27_Practice+0x208>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	701a      	strb	r2, [r3, #0]
		return;
 8000c1e:	e00f      	b.n	8000c40 <SID_27_Practice+0x1f4>
	}

	if (((CAN1_DATA_RX[0] >> 4) & 0xFF) == 0x03) {
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <SID_27_Practice+0x1fc>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	091b      	lsrs	r3, r3, #4
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	2b03      	cmp	r3, #3
 8000c2a:	d109      	bne.n	8000c40 <SID_27_Practice+0x1f4>
		memcpy(&data_buffer[0], &seed[4], 2);
 8000c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <SID_27_Practice+0x210>)
 8000c2e:	889b      	ldrh	r3, [r3, #4]
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	803b      	strh	r3, [r7, #0]
		prepare_CAN_Consecutive_Frames (CAN1_DATA_TX, data_buffer, 2);
 8000c34:	463b      	mov	r3, r7
 8000c36:	2202      	movs	r2, #2
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4805      	ldr	r0, [pc, #20]	@ (8000c50 <SID_27_Practice+0x204>)
 8000c3c:	f7ff fda6 	bl	800078c <prepare_CAN_Consecutive_Frames>
	}

}
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	200011ec 	.word	0x200011ec
 8000c4c:	20001222 	.word	0x20001222
 8000c50:	200011e4 	.word	0x200011e4
 8000c54:	20001224 	.word	0x20001224
 8000c58:	20001223 	.word	0x20001223
 8000c5c:	2000120c 	.word	0x2000120c
 8000c60:	2000121c 	.word	0x2000121c

08000c64 <SID_2E_Practice>:
/*********************************************************/

#include "dcm_wdbi.h"


void SID_2E_Practice(){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
	uint8_t len = CAN1_DATA_RX[0];
 8000c6a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d18 <SID_2E_Practice+0xb4>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	73fb      	strb	r3, [r7, #15]
	uint8_t SID = CAN1_DATA_RX[1];
 8000c70:	4b29      	ldr	r3, [pc, #164]	@ (8000d18 <SID_2E_Practice+0xb4>)
 8000c72:	785b      	ldrb	r3, [r3, #1]
 8000c74:	73bb      	strb	r3, [r7, #14]
	uint8_t DID_High = CAN1_DATA_RX[2];
 8000c76:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <SID_2E_Practice+0xb4>)
 8000c78:	789b      	ldrb	r3, [r3, #2]
 8000c7a:	737b      	strb	r3, [r7, #13]
	uint8_t	DID_Low = CAN1_DATA_RX[3];
 8000c7c:	4b26      	ldr	r3, [pc, #152]	@ (8000d18 <SID_2E_Practice+0xb4>)
 8000c7e:	78db      	ldrb	r3, [r3, #3]
 8000c80:	733b      	strb	r3, [r7, #12]
	uint8_t data_buffer[8];

	uint16_t temp_ECU_ID = ((CAN1_DATA_RX[4] << 8) | CAN1_DATA_RX[5]);
 8000c82:	4b25      	ldr	r3, [pc, #148]	@ (8000d18 <SID_2E_Practice+0xb4>)
 8000c84:	791b      	ldrb	r3, [r3, #4]
 8000c86:	b21b      	sxth	r3, r3
 8000c88:	021b      	lsls	r3, r3, #8
 8000c8a:	b21a      	sxth	r2, r3
 8000c8c:	4b22      	ldr	r3, [pc, #136]	@ (8000d18 <SID_2E_Practice+0xb4>)
 8000c8e:	795b      	ldrb	r3, [r3, #5]
 8000c90:	b21b      	sxth	r3, r3
 8000c92:	4313      	orrs	r3, r2
 8000c94:	b21b      	sxth	r3, r3
 8000c96:	817b      	strh	r3, [r7, #10]

	if (!security_access_granted){
 8000c98:	4b20      	ldr	r3, [pc, #128]	@ (8000d1c <SID_2E_Practice+0xb8>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	f083 0301 	eor.w	r3, r3, #1
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d006      	beq.n	8000cb4 <SID_2E_Practice+0x50>
		prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x33);
 8000ca6:	7bba      	ldrb	r2, [r7, #14]
 8000ca8:	4639      	mov	r1, r7
 8000caa:	2333      	movs	r3, #51	@ 0x33
 8000cac:	481c      	ldr	r0, [pc, #112]	@ (8000d20 <SID_2E_Practice+0xbc>)
 8000cae:	f7ff fdeb 	bl	8000888 <prepare_negative_response_buffer>
		return;
 8000cb2:	e02e      	b.n	8000d12 <SID_2E_Practice+0xae>
	}

	if (len != 5) {
 8000cb4:	7bfb      	ldrb	r3, [r7, #15]
 8000cb6:	2b05      	cmp	r3, #5
 8000cb8:	d006      	beq.n	8000cc8 <SID_2E_Practice+0x64>
		prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x13);
 8000cba:	7bba      	ldrb	r2, [r7, #14]
 8000cbc:	4639      	mov	r1, r7
 8000cbe:	2313      	movs	r3, #19
 8000cc0:	4817      	ldr	r0, [pc, #92]	@ (8000d20 <SID_2E_Practice+0xbc>)
 8000cc2:	f7ff fde1 	bl	8000888 <prepare_negative_response_buffer>
		return;
 8000cc6:	e024      	b.n	8000d12 <SID_2E_Practice+0xae>
	}

	if (DID_High != 0x01 || DID_Low != 0x23) {
 8000cc8:	7b7b      	ldrb	r3, [r7, #13]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d102      	bne.n	8000cd4 <SID_2E_Practice+0x70>
 8000cce:	7b3b      	ldrb	r3, [r7, #12]
 8000cd0:	2b23      	cmp	r3, #35	@ 0x23
 8000cd2:	d006      	beq.n	8000ce2 <SID_2E_Practice+0x7e>
		prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x31);
 8000cd4:	7bba      	ldrb	r2, [r7, #14]
 8000cd6:	4639      	mov	r1, r7
 8000cd8:	2331      	movs	r3, #49	@ 0x31
 8000cda:	4811      	ldr	r0, [pc, #68]	@ (8000d20 <SID_2E_Practice+0xbc>)
 8000cdc:	f7ff fdd4 	bl	8000888 <prepare_negative_response_buffer>
		return;
 8000ce0:	e017      	b.n	8000d12 <SID_2E_Practice+0xae>
	}

	if (temp_ECU_ID > 0x07FF) {
 8000ce2:	897b      	ldrh	r3, [r7, #10]
 8000ce4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000ce8:	d306      	bcc.n	8000cf8 <SID_2E_Practice+0x94>
		prepare_negative_response_buffer(CAN1_DATA_TX, data_buffer, SID, 0x10);
 8000cea:	7bba      	ldrb	r2, [r7, #14]
 8000cec:	4639      	mov	r1, r7
 8000cee:	2310      	movs	r3, #16
 8000cf0:	480b      	ldr	r0, [pc, #44]	@ (8000d20 <SID_2E_Practice+0xbc>)
 8000cf2:	f7ff fdc9 	bl	8000888 <prepare_negative_response_buffer>
		return;
 8000cf6:	e00c      	b.n	8000d12 <SID_2E_Practice+0xae>
	}
	ECU_ID = temp_ECU_ID;
 8000cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8000d24 <SID_2E_Practice+0xc0>)
 8000cfa:	897b      	ldrh	r3, [r7, #10]
 8000cfc:	8013      	strh	r3, [r2, #0]
	data_buffer[0] = SID + 0x40;
 8000cfe:	7bbb      	ldrb	r3, [r7, #14]
 8000d00:	3340      	adds	r3, #64	@ 0x40
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	703b      	strb	r3, [r7, #0]
	prepare_CAN_TX_frame(CAN1_DATA_TX, data_buffer, 1);
 8000d06:	463b      	mov	r3, r7
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4804      	ldr	r0, [pc, #16]	@ (8000d20 <SID_2E_Practice+0xbc>)
 8000d0e:	f7ff fc45 	bl	800059c <prepare_CAN_TX_frame>

}
 8000d12:	3710      	adds	r7, #16
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	200011ec 	.word	0x200011ec
 8000d1c:	20001224 	.word	0x20001224
 8000d20:	200011e4 	.word	0x200011e4
 8000d24:	20000000 	.word	0x20000000

08000d28 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//Đây là callback, chạy sau khi node 1 hoặc node 2 nhận dữ liệu

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08c      	sub	sp, #48	@ 0x30
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData);
 8000d30:	f107 0308 	add.w	r3, r7, #8
 8000d34:	f107 0210 	add.w	r2, r7, #16
 8000d38:	2100      	movs	r1, #0
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f001 fedd 	bl	8002afa <HAL_CAN_GetRxMessage>
    if (hcan->Instance == CAN1) {
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a44      	ldr	r2, [pc, #272]	@ (8000e58 <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d13e      	bne.n	8000dc8 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
        if (currentState == STATE_CAN2_TRANSMISSION){
 8000d4a:	4b44      	ldr	r3, [pc, #272]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d13a      	bne.n	8000dc8 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
        	for (uint8_t i = 0; i < 8; i++){
 8000d52:	2300      	movs	r3, #0
 8000d54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000d58:	e00e      	b.n	8000d78 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
        		CAN1_DATA_RX[i] = rxData[i];
 8000d5a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000d5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d62:	3230      	adds	r2, #48	@ 0x30
 8000d64:	443a      	add	r2, r7
 8000d66:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8000d6a:	4a3d      	ldr	r2, [pc, #244]	@ (8000e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000d6c:	54d1      	strb	r1, [r2, r3]
        	for (uint8_t i = 0; i < 8; i++){
 8000d6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d72:	3301      	adds	r3, #1
 8000d74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000d78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d7c:	2b07      	cmp	r3, #7
 8000d7e:	d9ec      	bls.n	8000d5a <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
        	}
        if ((CAN1_DATA_RX[0] >> 4) == 0x00) currentState = STATE_READING_CAN1_RECEPTION;
 8000d80:	4b37      	ldr	r3, [pc, #220]	@ (8000e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	091b      	lsrs	r3, r3, #4
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d102      	bne.n	8000d92 <HAL_CAN_RxFifo0MsgPendingCallback+0x6a>
 8000d8c:	4b33      	ldr	r3, [pc, #204]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000d8e:	2202      	movs	r2, #2
 8000d90:	701a      	strb	r2, [r3, #0]
        if ((CAN1_DATA_RX[0] >> 4) == 0x01) currentState = STATE_PREPARING_FOR_CAN1_FLOW_CONTROL;
 8000d92:	4b33      	ldr	r3, [pc, #204]	@ (8000e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	091b      	lsrs	r3, r3, #4
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d102      	bne.n	8000da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
 8000d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000da0:	2208      	movs	r2, #8
 8000da2:	701a      	strb	r2, [r3, #0]
        if ((CAN1_DATA_RX[0] >> 4) == 0x02) currentState = STATE_PREPARING_FOR_CAN1_SINGLE_FRAME;
 8000da4:	4b2e      	ldr	r3, [pc, #184]	@ (8000e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	091b      	lsrs	r3, r3, #4
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d102      	bne.n	8000db6 <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
 8000db0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000db2:	220a      	movs	r2, #10
 8000db4:	701a      	strb	r2, [r3, #0]
        if ((CAN1_DATA_RX[0] >> 4) == 0x03) currentState = STATE_PREPARING_FOR_CAN1_CONSECUTIVE_FRAME;
 8000db6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	091b      	lsrs	r3, r3, #4
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b03      	cmp	r3, #3
 8000dc0:	d102      	bne.n	8000dc8 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
 8000dc2:	4b26      	ldr	r3, [pc, #152]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000dc4:	2206      	movs	r2, #6
 8000dc6:	701a      	strb	r2, [r3, #0]

    }
    }
    if (hcan->Instance == CAN2) {
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a25      	ldr	r2, [pc, #148]	@ (8000e64 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d13e      	bne.n	8000e50 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>
        if (currentState == STATE_CAN1_TRANSMISSION){
 8000dd2:	4b22      	ldr	r3, [pc, #136]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	d13a      	bne.n	8000e50 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>
        	for (uint8_t i = 0; i < 8; i++){
 8000dda:	2300      	movs	r3, #0
 8000ddc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000de0:	e00e      	b.n	8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>
        		CAN2_DATA_RX[i] = rxData[i];
 8000de2:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000de6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000dea:	3230      	adds	r2, #48	@ 0x30
 8000dec:	443a      	add	r2, r7
 8000dee:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8000df2:	4a1d      	ldr	r2, [pc, #116]	@ (8000e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000df4:	54d1      	strb	r1, [r2, r3]
        	for (uint8_t i = 0; i < 8; i++){
 8000df6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000e00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e04:	2b07      	cmp	r3, #7
 8000e06:	d9ec      	bls.n	8000de2 <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
        	}
        if ((CAN2_DATA_RX[0] >> 4) == 0x00) currentState = STATE_PREPARING_FOR_CAN2_TRANSMISSION;
 8000e08:	4b17      	ldr	r3, [pc, #92]	@ (8000e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	091b      	lsrs	r3, r3, #4
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d102      	bne.n	8000e1a <HAL_CAN_RxFifo0MsgPendingCallback+0xf2>
 8000e14:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]
        if ((CAN2_DATA_RX[0] >> 4) == 0x01) currentState = STATE_PREPARING_FOR_CAN2_FLOW_CONTROL;
 8000e1a:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	091b      	lsrs	r3, r3, #4
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d102      	bne.n	8000e2c <HAL_CAN_RxFifo0MsgPendingCallback+0x104>
 8000e26:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000e28:	2205      	movs	r2, #5
 8000e2a:	701a      	strb	r2, [r3, #0]
        if ((CAN2_DATA_RX[0] >> 4) == 0x02) currentState = STATE_PREPARING_FOR_CAN2_TRANSMISSION;
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	091b      	lsrs	r3, r3, #4
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d102      	bne.n	8000e3e <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
 8000e38:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
        if ((CAN2_DATA_RX[0] >> 4) == 0x03) currentState = STATE_PREPARING_FOR_CAN2_CONSECUTIVE_FRAME;
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	091b      	lsrs	r3, r3, #4
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	2b03      	cmp	r3, #3
 8000e48:	d102      	bne.n	8000e50 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>
 8000e4a:	4b04      	ldr	r3, [pc, #16]	@ (8000e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000e4c:	2209      	movs	r2, #9
 8000e4e:	701a      	strb	r2, [r3, #0]

        }

    }
}
 8000e50:	bf00      	nop
 8000e52:	3730      	adds	r7, #48	@ 0x30
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40006400 	.word	0x40006400
 8000e5c:	20001205 	.word	0x20001205
 8000e60:	200011ec 	.word	0x200011ec
 8000e64:	40006800 	.word	0x40006800
 8000e68:	200011fc 	.word	0x200011fc

08000e6c <set_LED>:

void set_LED (bool LED_State) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	71fb      	strb	r3, [r7, #7]
	if (LED_State) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d005      	beq.n	8000e88 <set_LED+0x1c>
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2101      	movs	r1, #1
 8000e80:	4806      	ldr	r0, [pc, #24]	@ (8000e9c <set_LED+0x30>)
 8000e82:	f002 fce1 	bl	8003848 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
}
 8000e86:	e004      	b.n	8000e92 <set_LED+0x26>
	else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <set_LED+0x30>)
 8000e8e:	f002 fcdb 	bl	8003848 <HAL_GPIO_WritePin>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40020400 	.word	0x40020400

08000ea0 <HAL_GPIO_EXTI_Callback>:

// button interupt IG_OFF -> IG_ON
uint32_t last_debounce_time = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1) {
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d116      	bne.n	8000ede <HAL_GPIO_EXTI_Callback+0x3e>
    if (HAL_GetTick() - last_debounce_time > 200) // 200ms debounce
 8000eb0:	f000 ff2c 	bl	8001d0c <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee8 <HAL_GPIO_EXTI_Callback+0x48>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ebe:	d90e      	bls.n	8000ede <HAL_GPIO_EXTI_Callback+0x3e>
    {
      last_debounce_time = HAL_GetTick();
 8000ec0:	f000 ff24 	bl	8001d0c <HAL_GetTick>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4a08      	ldr	r2, [pc, #32]	@ (8000ee8 <HAL_GPIO_EXTI_Callback+0x48>)
 8000ec8:	6013      	str	r3, [r2, #0]

      USART3_SendString((uint8_t *)"IG OFF ");
 8000eca:	4808      	ldr	r0, [pc, #32]	@ (8000eec <HAL_GPIO_EXTI_Callback+0x4c>)
 8000ecc:	f000 fbce 	bl	800166c <USART3_SendString>
      MX_CAN1_Setup();
 8000ed0:	f000 fb38 	bl	8001544 <MX_CAN1_Setup>
      MX_CAN2_Setup();
 8000ed4:	f000 fb82 	bl	80015dc <MX_CAN2_Setup>
      USART3_SendString((uint8_t *)"-> IG ON \n");
 8000ed8:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <HAL_GPIO_EXTI_Callback+0x50>)
 8000eda:	f000 fbc7 	bl	800166c <USART3_SendString>
    }
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20001228 	.word	0x20001228
 8000eec:	08005c44 	.word	0x08005c44
 8000ef0:	08005c4c 	.word	0x08005c4c

08000ef4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t i,j = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	80fb      	strh	r3, [r7, #6]
	uint16_t Consecutive_Cntr = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	80bb      	strh	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f000 fe9d 	bl	8001c40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f92d 	bl	8001164 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 fa81 	bl	8001410 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000f0e:	f000 f9e5 	bl	80012dc <MX_CAN1_Init>
  MX_CAN2_Init();
 8000f12:	f000 fa1b 	bl	800134c <MX_CAN2_Init>
  MX_USART3_UART_Init();
 8000f16:	f000 fa51 	bl	80013bc <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000f1a:	f000 f98d 	bl	8001238 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  MX_CAN1_Setup();
 8000f1e:	f000 fb11 	bl	8001544 <MX_CAN1_Setup>
  MX_CAN2_Setup();
 8000f22:	f000 fb5b 	bl	80015dc <MX_CAN2_Setup>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8000f26:	4b83      	ldr	r3, [pc, #524]	@ (8001134 <main+0x240>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	68da      	ldr	r2, [r3, #12]
 8000f2c:	4b81      	ldr	r3, [pc, #516]	@ (8001134 <main+0x240>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f042 0220 	orr.w	r2, r2, #32
 8000f34:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_IT(&huart3, &REQ_1BYTE_DATA, 1);
 8000f36:	2201      	movs	r2, #1
 8000f38:	497f      	ldr	r1, [pc, #508]	@ (8001138 <main+0x244>)
 8000f3a:	487e      	ldr	r0, [pc, #504]	@ (8001134 <main+0x240>)
 8000f3c:	f003 fa2d 	bl	800439a <HAL_UART_Receive_IT>



  while (1)
  {
	  set_LED(security_access_granted);
 8000f40:	4b7e      	ldr	r3, [pc, #504]	@ (800113c <main+0x248>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff91 	bl	8000e6c <set_LED>
	  switch (currentState){
 8000f4a:	4b7d      	ldr	r3, [pc, #500]	@ (8001140 <main+0x24c>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b0a      	cmp	r3, #10
 8000f50:	d8f6      	bhi.n	8000f40 <main+0x4c>
 8000f52:	a201      	add	r2, pc, #4	@ (adr r2, 8000f58 <main+0x64>)
 8000f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f58:	08000f85 	.word	0x08000f85
 8000f5c:	08000f41 	.word	0x08000f41
 8000f60:	0800105f 	.word	0x0800105f
 8000f64:	0800110d 	.word	0x0800110d
 8000f68:	08000f41 	.word	0x08000f41
 8000f6c:	0800101b 	.word	0x0800101b
 8000f70:	080010a3 	.word	0x080010a3
 8000f74:	08000ff1 	.word	0x08000ff1
 8000f78:	080010cd 	.word	0x080010cd
 8000f7c:	0800103d 	.word	0x0800103d
 8000f80:	080010ed 	.word	0x080010ed
			case STATE_PREPARING_FOR_CAN2_TRANSMISSION:
				//Từ các giá trị lấy được ở UART, xây dựng CAN_frame
				if (NumBytesReq != 0){
 8000f84:	4b6f      	ldr	r3, [pc, #444]	@ (8001144 <main+0x250>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f000 80cd 	beq.w	8001128 <main+0x234>
					HAL_Delay(200);
 8000f8e:	20c8      	movs	r0, #200	@ 0xc8
 8000f90:	f000 fec8 	bl	8001d24 <HAL_Delay>

					if (REQ_BUFFER[0] == 0x27 && REQ_BUFFER[1] == 0x02 && NumBytesReq == 8){
 8000f94:	4b6c      	ldr	r3, [pc, #432]	@ (8001148 <main+0x254>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b27      	cmp	r3, #39	@ 0x27
 8000f9a:	d10b      	bne.n	8000fb4 <main+0xc0>
 8000f9c:	4b6a      	ldr	r3, [pc, #424]	@ (8001148 <main+0x254>)
 8000f9e:	785b      	ldrb	r3, [r3, #1]
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d107      	bne.n	8000fb4 <main+0xc0>
 8000fa4:	4b67      	ldr	r3, [pc, #412]	@ (8001144 <main+0x250>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d103      	bne.n	8000fb4 <main+0xc0>
		  				currentState = STATE_PREPARING_FOR_CAN2_FIRST_FRAME;
 8000fac:	4b64      	ldr	r3, [pc, #400]	@ (8001140 <main+0x24c>)
 8000fae:	2207      	movs	r2, #7
 8000fb0:	701a      	strb	r2, [r3, #0]
		  				break;
 8000fb2:	e0bd      	b.n	8001130 <main+0x23c>
					}

					prepare_CAN_TX_frame(CAN2_DATA_TX, REQ_BUFFER, NumBytesReq);
 8000fb4:	4b63      	ldr	r3, [pc, #396]	@ (8001144 <main+0x250>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4962      	ldr	r1, [pc, #392]	@ (8001148 <main+0x254>)
 8000fbe:	4863      	ldr	r0, [pc, #396]	@ (800114c <main+0x258>)
 8000fc0:	f7ff faec 	bl	800059c <prepare_CAN_TX_frame>
					//Gửi CAN_frame
					currentState = STATE_CAN2_TRANSMISSION;
 8000fc4:	4b5e      	ldr	r3, [pc, #376]	@ (8001140 <main+0x24c>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
					CAN2_SendMessage(CAN2_DATA_TX);
 8000fca:	4860      	ldr	r0, [pc, #384]	@ (800114c <main+0x258>)
 8000fcc:	f7ff fc30 	bl	8000830 <CAN2_SendMessage>
					PrintCANLog(CAN2_pHeader.StdId, CAN2_DATA_TX);
 8000fd0:	4b5f      	ldr	r3, [pc, #380]	@ (8001150 <main+0x25c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	495d      	ldr	r1, [pc, #372]	@ (800114c <main+0x258>)
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fb61 	bl	80016a0 <PrintCANLog>
					memset(REQ_BUFFER, 0, 20);
 8000fde:	2214      	movs	r2, #20
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4859      	ldr	r0, [pc, #356]	@ (8001148 <main+0x254>)
 8000fe4:	f004 f9a4 	bl	8005330 <memset>
					NumBytesReq = 0;
 8000fe8:	4b56      	ldr	r3, [pc, #344]	@ (8001144 <main+0x250>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	801a      	strh	r2, [r3, #0]
				}

				break;
 8000fee:	e09b      	b.n	8001128 <main+0x234>

	  		case STATE_CAN2_TRANSMISSION:
	  			break;

	  		case STATE_PREPARING_FOR_CAN2_FIRST_FRAME:
	  			currentState = STATE_CAN2_TRANSMISSION;
 8000ff0:	4b53      	ldr	r3, [pc, #332]	@ (8001140 <main+0x24c>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]

				//Từ các giá trị lấy được ở UART, xây dựng CAN_frame
				prepare_CAN_First_Frame(CAN2_DATA_TX, REQ_BUFFER, NumBytesReq);
 8000ff6:	4b53      	ldr	r3, [pc, #332]	@ (8001144 <main+0x250>)
 8000ff8:	881b      	ldrh	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4952      	ldr	r1, [pc, #328]	@ (8001148 <main+0x254>)
 8000ffe:	4853      	ldr	r0, [pc, #332]	@ (800114c <main+0x258>)
 8001000:	f7ff fb04 	bl	800060c <prepare_CAN_First_Frame>
				//Gửi CAN_frame
				CAN2_SendMessage(CAN2_DATA_TX);
 8001004:	4851      	ldr	r0, [pc, #324]	@ (800114c <main+0x258>)
 8001006:	f7ff fc13 	bl	8000830 <CAN2_SendMessage>
				PrintCANLog(CAN2_pHeader.StdId, CAN2_DATA_TX);
 800100a:	4b51      	ldr	r3, [pc, #324]	@ (8001150 <main+0x25c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	b29b      	uxth	r3, r3
 8001010:	494e      	ldr	r1, [pc, #312]	@ (800114c <main+0x258>)
 8001012:	4618      	mov	r0, r3
 8001014:	f000 fb44 	bl	80016a0 <PrintCANLog>
				break;
 8001018:	e08a      	b.n	8001130 <main+0x23c>

	  		case STATE_PREPARING_FOR_CAN2_FLOW_CONTROL:
	  			currentState = STATE_CAN2_TRANSMISSION;
 800101a:	4b49      	ldr	r3, [pc, #292]	@ (8001140 <main+0x24c>)
 800101c:	2201      	movs	r2, #1
 800101e:	701a      	strb	r2, [r3, #0]
	  			prepare_CAN_Flow_Control_Frame (CAN2_DATA_TX);
 8001020:	484a      	ldr	r0, [pc, #296]	@ (800114c <main+0x258>)
 8001022:	f7ff fb33 	bl	800068c <prepare_CAN_Flow_Control_Frame>
	  			CAN2_SendMessage(CAN2_DATA_TX);
 8001026:	4849      	ldr	r0, [pc, #292]	@ (800114c <main+0x258>)
 8001028:	f7ff fc02 	bl	8000830 <CAN2_SendMessage>
	  			PrintCANLog(CAN2_pHeader.StdId, CAN2_DATA_TX);
 800102c:	4b48      	ldr	r3, [pc, #288]	@ (8001150 <main+0x25c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	b29b      	uxth	r3, r3
 8001032:	4946      	ldr	r1, [pc, #280]	@ (800114c <main+0x258>)
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fb33 	bl	80016a0 <PrintCANLog>
	  			break;
 800103a:	e079      	b.n	8001130 <main+0x23c>

	  		case STATE_PREPARING_FOR_CAN2_CONSECUTIVE_FRAME:
	  			currentState = STATE_CAN2_TRANSMISSION;
 800103c:	4b40      	ldr	r3, [pc, #256]	@ (8001140 <main+0x24c>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
	  			prepare_CAN_Consecutive_Frames(CAN2_DATA_TX, &REQ_BUFFER[6], 2);
 8001042:	2202      	movs	r2, #2
 8001044:	4943      	ldr	r1, [pc, #268]	@ (8001154 <main+0x260>)
 8001046:	4841      	ldr	r0, [pc, #260]	@ (800114c <main+0x258>)
 8001048:	f7ff fba0 	bl	800078c <prepare_CAN_Consecutive_Frames>
				memset(REQ_BUFFER, 0, 20);
 800104c:	2214      	movs	r2, #20
 800104e:	2100      	movs	r1, #0
 8001050:	483d      	ldr	r0, [pc, #244]	@ (8001148 <main+0x254>)
 8001052:	f004 f96d 	bl	8005330 <memset>
				NumBytesReq = 0;
 8001056:	4b3b      	ldr	r3, [pc, #236]	@ (8001144 <main+0x250>)
 8001058:	2200      	movs	r2, #0
 800105a:	801a      	strh	r2, [r3, #0]
	  			break;
 800105c:	e068      	b.n	8001130 <main+0x23c>
	  			 * CAN_Frame[0] chứa số phần tử ở đằng sau
	  			 * CAN_Frame[1] chứa mã lệnh (SID) -> so sánh mã lệnh này có phải 1 trong 3 mã lệnh 22 27 2E không,
	  			 * 	-> Nếu không: reset state machine và break
	  			 * 	-> Nếu có: Đưa vào phương trình phân tích lệnh 22 27 2E
	  			 */
	  			switch (CAN1_DATA_RX[1]) {
 800105e:	4b3e      	ldr	r3, [pc, #248]	@ (8001158 <main+0x264>)
 8001060:	785b      	ldrb	r3, [r3, #1]
 8001062:	2b2e      	cmp	r3, #46	@ 0x2e
 8001064:	d012      	beq.n	800108c <main+0x198>
 8001066:	2b2e      	cmp	r3, #46	@ 0x2e
 8001068:	dc16      	bgt.n	8001098 <main+0x1a4>
 800106a:	2b22      	cmp	r3, #34	@ 0x22
 800106c:	d002      	beq.n	8001074 <main+0x180>
 800106e:	2b27      	cmp	r3, #39	@ 0x27
 8001070:	d006      	beq.n	8001080 <main+0x18c>
 8001072:	e011      	b.n	8001098 <main+0x1a4>
					case 0x22:
						currentState = STATE_PREPARING_FOR_CAN1_TRANSMISSION;
 8001074:	4b32      	ldr	r3, [pc, #200]	@ (8001140 <main+0x24c>)
 8001076:	2203      	movs	r2, #3
 8001078:	701a      	strb	r2, [r3, #0]
						SID_22_Practice();
 800107a:	f7ff fc25 	bl	80008c8 <SID_22_Practice>
						break;
 800107e:	e00f      	b.n	80010a0 <main+0x1ac>
					case 0x27:
						currentState = STATE_PREPARING_FOR_CAN1_TRANSMISSION;
 8001080:	4b2f      	ldr	r3, [pc, #188]	@ (8001140 <main+0x24c>)
 8001082:	2203      	movs	r2, #3
 8001084:	701a      	strb	r2, [r3, #0]
						SID_27_Practice();
 8001086:	f7ff fce1 	bl	8000a4c <SID_27_Practice>
						break;
 800108a:	e009      	b.n	80010a0 <main+0x1ac>
					case 0x2E:
						currentState = STATE_PREPARING_FOR_CAN1_TRANSMISSION;
 800108c:	4b2c      	ldr	r3, [pc, #176]	@ (8001140 <main+0x24c>)
 800108e:	2203      	movs	r2, #3
 8001090:	701a      	strb	r2, [r3, #0]
						SID_2E_Practice();
 8001092:	f7ff fde7 	bl	8000c64 <SID_2E_Practice>
						break;
 8001096:	e003      	b.n	80010a0 <main+0x1ac>
					default:
						currentState = STATE_PREPARING_FOR_CAN2_TRANSMISSION;
 8001098:	4b29      	ldr	r3, [pc, #164]	@ (8001140 <main+0x24c>)
 800109a:	2200      	movs	r2, #0
 800109c:	701a      	strb	r2, [r3, #0]
						break;
 800109e:	bf00      	nop
				}
	  			break;
 80010a0:	e046      	b.n	8001130 <main+0x23c>

	  		case STATE_PREPARING_FOR_CAN1_CONSECUTIVE_FRAME:
	  			if (((CAN1_DATA_RX[0]) & 0x0F) == 0x02) currentState = STATE_PREPARING_FOR_CAN2_TRANSMISSION;
 80010a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001158 <main+0x264>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d102      	bne.n	80010b4 <main+0x1c0>
 80010ae:	4b24      	ldr	r3, [pc, #144]	@ (8001140 <main+0x24c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
	  			if (((CAN1_DATA_RX[0]) & 0x0F) == 0x00) {currentState = STATE_CAN1_TRANSMISSION;
 80010b4:	4b28      	ldr	r3, [pc, #160]	@ (8001158 <main+0x264>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	f003 030f 	and.w	r3, r3, #15
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d135      	bne.n	800112c <main+0x238>
 80010c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <main+0x24c>)
 80010c2:	2204      	movs	r2, #4
 80010c4:	701a      	strb	r2, [r3, #0]
	  				SID_27_Practice();
 80010c6:	f7ff fcc1 	bl	8000a4c <SID_27_Practice>
	  			}
	  			break;
 80010ca:	e02f      	b.n	800112c <main+0x238>

	  		case STATE_PREPARING_FOR_CAN1_FLOW_CONTROL:
	  			currentState = STATE_CAN1_TRANSMISSION;
 80010cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <main+0x24c>)
 80010ce:	2204      	movs	r2, #4
 80010d0:	701a      	strb	r2, [r3, #0]
	  			SID_27_Practice();
 80010d2:	f7ff fcbb 	bl	8000a4c <SID_27_Practice>
				CAN1_SendMessage(CAN1_DATA_TX);
 80010d6:	4821      	ldr	r0, [pc, #132]	@ (800115c <main+0x268>)
 80010d8:	f7ff fbc0 	bl	800085c <CAN1_SendMessage>
				PrintCANLog(CAN1_pHeader.StdId, CAN1_DATA_TX);
 80010dc:	4b20      	ldr	r3, [pc, #128]	@ (8001160 <main+0x26c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	491e      	ldr	r1, [pc, #120]	@ (800115c <main+0x268>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 fadb 	bl	80016a0 <PrintCANLog>
				break;
 80010ea:	e021      	b.n	8001130 <main+0x23c>

	  		case STATE_PREPARING_FOR_CAN1_SINGLE_FRAME:
	  			currentState = STATE_CAN1_TRANSMISSION;
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <main+0x24c>)
 80010ee:	2204      	movs	r2, #4
 80010f0:	701a      	strb	r2, [r3, #0]
	  			SID_27_Practice();
 80010f2:	f7ff fcab 	bl	8000a4c <SID_27_Practice>
	  			CAN1_SendMessage(CAN1_DATA_TX);
 80010f6:	4819      	ldr	r0, [pc, #100]	@ (800115c <main+0x268>)
 80010f8:	f7ff fbb0 	bl	800085c <CAN1_SendMessage>
	  		    PrintCANLog(CAN1_pHeader.StdId, CAN1_DATA_TX);
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <main+0x26c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	b29b      	uxth	r3, r3
 8001102:	4916      	ldr	r1, [pc, #88]	@ (800115c <main+0x268>)
 8001104:	4618      	mov	r0, r3
 8001106:	f000 facb 	bl	80016a0 <PrintCANLog>
	  		    break;
 800110a:	e011      	b.n	8001130 <main+0x23c>

	  		case STATE_PREPARING_FOR_CAN1_TRANSMISSION:
	  			currentState = STATE_CAN1_TRANSMISSION;
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <main+0x24c>)
 800110e:	2204      	movs	r2, #4
 8001110:	701a      	strb	r2, [r3, #0]
	  			CAN1_SendMessage(CAN1_DATA_TX);
 8001112:	4812      	ldr	r0, [pc, #72]	@ (800115c <main+0x268>)
 8001114:	f7ff fba2 	bl	800085c <CAN1_SendMessage>
	  			PrintCANLog(CAN1_pHeader.StdId, CAN1_DATA_TX);
 8001118:	4b11      	ldr	r3, [pc, #68]	@ (8001160 <main+0x26c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	b29b      	uxth	r3, r3
 800111e:	490f      	ldr	r1, [pc, #60]	@ (800115c <main+0x268>)
 8001120:	4618      	mov	r0, r3
 8001122:	f000 fabd 	bl	80016a0 <PrintCANLog>
	  			break;
 8001126:	e003      	b.n	8001130 <main+0x23c>
				break;
 8001128:	bf00      	nop
 800112a:	e709      	b.n	8000f40 <main+0x4c>
	  			break;
 800112c:	bf00      	nop
 800112e:	e707      	b.n	8000f40 <main+0x4c>
	  set_LED(security_access_granted);
 8001130:	e706      	b.n	8000f40 <main+0x4c>
 8001132:	bf00      	nop
 8001134:	20000118 	.word	0x20000118
 8001138:	200011e0 	.word	0x200011e0
 800113c:	20001224 	.word	0x20001224
 8001140:	20001205 	.word	0x20001205
 8001144:	200001dc 	.word	0x200001dc
 8001148:	200001e0 	.word	0x200001e0
 800114c:	200011f4 	.word	0x200011f4
 8001150:	2000019c 	.word	0x2000019c
 8001154:	200001e6 	.word	0x200001e6
 8001158:	200011ec 	.word	0x200011ec
 800115c:	200011e4 	.word	0x200011e4
 8001160:	2000015c 	.word	0x2000015c

08001164 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b094      	sub	sp, #80	@ 0x50
 8001168:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116a:	f107 0320 	add.w	r3, r7, #32
 800116e:	2230      	movs	r2, #48	@ 0x30
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f004 f8dc 	bl	8005330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	4b28      	ldr	r3, [pc, #160]	@ (8001230 <SystemClock_Config+0xcc>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001190:	4a27      	ldr	r2, [pc, #156]	@ (8001230 <SystemClock_Config+0xcc>)
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	@ 0x40
 8001198:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <SystemClock_Config+0xcc>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <SystemClock_Config+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a21      	ldr	r2, [pc, #132]	@ (8001234 <SystemClock_Config+0xd0>)
 80011ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001234 <SystemClock_Config+0xd0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c0:	2302      	movs	r3, #2
 80011c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011c4:	2301      	movs	r3, #1
 80011c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011c8:	2310      	movs	r3, #16
 80011ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011cc:	2302      	movs	r3, #2
 80011ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011d0:	2300      	movs	r3, #0
 80011d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011d4:	2308      	movs	r3, #8
 80011d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 80011d8:	2350      	movs	r3, #80	@ 0x50
 80011da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011dc:	2302      	movs	r3, #2
 80011de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011e0:	2304      	movs	r3, #4
 80011e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e4:	f107 0320 	add.w	r3, r7, #32
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fb5f 	bl	80038ac <HAL_RCC_OscConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011f4:	f000 fadc 	bl	80017b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f8:	230f      	movs	r3, #15
 80011fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fc:	2302      	movs	r3, #2
 80011fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001204:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001208:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800120a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	2102      	movs	r1, #2
 8001216:	4618      	mov	r0, r3
 8001218:	f002 fdc0 	bl	8003d9c <HAL_RCC_ClockConfig>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001222:	f000 fac5 	bl	80017b0 <Error_Handler>
  }
}
 8001226:	bf00      	nop
 8001228:	3750      	adds	r7, #80	@ 0x50
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123e:	463b      	mov	r3, r7
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800124a:	4b21      	ldr	r3, [pc, #132]	@ (80012d0 <MX_ADC1_Init+0x98>)
 800124c:	4a21      	ldr	r2, [pc, #132]	@ (80012d4 <MX_ADC1_Init+0x9c>)
 800124e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001250:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001252:	2200      	movs	r2, #0
 8001254:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001256:	4b1e      	ldr	r3, [pc, #120]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800125c:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <MX_ADC1_Init+0x98>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001262:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001264:	2200      	movs	r2, #0
 8001266:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001268:	4b19      	ldr	r3, [pc, #100]	@ (80012d0 <MX_ADC1_Init+0x98>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001270:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001272:	2200      	movs	r2, #0
 8001274:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001276:	4b16      	ldr	r3, [pc, #88]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001278:	4a17      	ldr	r2, [pc, #92]	@ (80012d8 <MX_ADC1_Init+0xa0>)
 800127a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800127c:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <MX_ADC1_Init+0x98>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001282:	4b13      	ldr	r3, [pc, #76]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001284:	2201      	movs	r2, #1
 8001286:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001288:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <MX_ADC1_Init+0x98>)
 800128a:	2200      	movs	r2, #0
 800128c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001290:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001292:	2201      	movs	r2, #1
 8001294:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001296:	480e      	ldr	r0, [pc, #56]	@ (80012d0 <MX_ADC1_Init+0x98>)
 8001298:	f000 fd68 	bl	8001d6c <HAL_ADC_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012a2:	f000 fa85 	bl	80017b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80012a6:	2302      	movs	r3, #2
 80012a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012aa:	2301      	movs	r3, #1
 80012ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	@ (80012d0 <MX_ADC1_Init+0x98>)
 80012b8:	f000 ff06 	bl	80020c8 <HAL_ADC_ConfigChannel>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80012c2:	f000 fa75 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000080 	.word	0x20000080
 80012d4:	40012000 	.word	0x40012000
 80012d8:	0f000001 	.word	0x0f000001

080012dc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80012e0:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <MX_CAN1_Init+0x68>)
 80012e2:	4a19      	ldr	r2, [pc, #100]	@ (8001348 <MX_CAN1_Init+0x6c>)
 80012e4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <MX_CAN1_Init+0x68>)
 80012e8:	2205      	movs	r2, #5
 80012ea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <MX_CAN1_Init+0x68>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_CAN1_Init+0x68>)
 80012f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80012f8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_CAN1_Init+0x68>)
 80012fc:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001300:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001302:	4b10      	ldr	r3, [pc, #64]	@ (8001344 <MX_CAN1_Init+0x68>)
 8001304:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001308:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <MX_CAN1_Init+0x68>)
 800130c:	2200      	movs	r2, #0
 800130e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <MX_CAN1_Init+0x68>)
 8001312:	2200      	movs	r2, #0
 8001314:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <MX_CAN1_Init+0x68>)
 8001318:	2200      	movs	r2, #0
 800131a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <MX_CAN1_Init+0x68>)
 800131e:	2200      	movs	r2, #0
 8001320:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001322:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <MX_CAN1_Init+0x68>)
 8001324:	2200      	movs	r2, #0
 8001326:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <MX_CAN1_Init+0x68>)
 800132a:	2200      	movs	r2, #0
 800132c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_CAN1_Init+0x68>)
 8001330:	f001 f8e8 	bl	8002504 <HAL_CAN_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800133a:	f000 fa39 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200000c8 	.word	0x200000c8
 8001348:	40006400 	.word	0x40006400

0800134c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001350:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001352:	4a19      	ldr	r2, [pc, #100]	@ (80013b8 <MX_CAN2_Init+0x6c>)
 8001354:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 5;
 8001356:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001358:	2205      	movs	r2, #5
 800135a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <MX_CAN2_Init+0x68>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8001362:	4b14      	ldr	r3, [pc, #80]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001364:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001368:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_11TQ;
 800136a:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <MX_CAN2_Init+0x68>)
 800136c:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001370:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001374:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001378:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800137a:	4b0e      	ldr	r3, [pc, #56]	@ (80013b4 <MX_CAN2_Init+0x68>)
 800137c:	2200      	movs	r2, #0
 800137e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001380:	4b0c      	ldr	r3, [pc, #48]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001382:	2200      	movs	r2, #0
 8001384:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001386:	4b0b      	ldr	r3, [pc, #44]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001388:	2200      	movs	r2, #0
 800138a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800138c:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <MX_CAN2_Init+0x68>)
 800138e:	2200      	movs	r2, #0
 8001390:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001392:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <MX_CAN2_Init+0x68>)
 8001394:	2200      	movs	r2, #0
 8001396:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <MX_CAN2_Init+0x68>)
 800139a:	2200      	movs	r2, #0
 800139c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_CAN2_Init+0x68>)
 80013a0:	f001 f8b0 	bl	8002504 <HAL_CAN_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 80013aa:	f000 fa01 	bl	80017b0 <Error_Handler>
	//Cần config các setting của filter ở đây


  /* USER CODE END CAN2_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200000f0 	.word	0x200000f0
 80013b8:	40006800 	.word	0x40006800

080013bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013c2:	4a12      	ldr	r2, [pc, #72]	@ (800140c <MX_USART3_UART_Init+0x50>)
 80013c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013da:	4b0b      	ldr	r3, [pc, #44]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013e0:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013e2:	220c      	movs	r2, #12
 80013e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_USART3_UART_Init+0x4c>)
 80013f4:	f002 fef2 	bl	80041dc <HAL_UART_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80013fe:	f000 f9d7 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000118 	.word	0x20000118
 800140c:	40004800 	.word	0x40004800

08001410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	@ 0x28
 8001414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]
 8001422:	60da      	str	r2, [r3, #12]
 8001424:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	613b      	str	r3, [r7, #16]
 800142a:	4b42      	ldr	r3, [pc, #264]	@ (8001534 <MX_GPIO_Init+0x124>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a41      	ldr	r2, [pc, #260]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001430:	f043 0304 	orr.w	r3, r3, #4
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b3f      	ldr	r3, [pc, #252]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b3b      	ldr	r3, [pc, #236]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	4a3a      	ldr	r2, [pc, #232]	@ (8001534 <MX_GPIO_Init+0x124>)
 800144c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001450:	6313      	str	r3, [r2, #48]	@ 0x30
 8001452:	4b38      	ldr	r3, [pc, #224]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
 8001462:	4b34      	ldr	r3, [pc, #208]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a33      	ldr	r2, [pc, #204]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
 800146e:	4b31      	ldr	r3, [pc, #196]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60bb      	str	r3, [r7, #8]
 8001478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	4a2c      	ldr	r2, [pc, #176]	@ (8001534 <MX_GPIO_Init+0x124>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	6313      	str	r3, [r2, #48]	@ 0x30
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <MX_GPIO_Init+0x124>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	607b      	str	r3, [r7, #4]
 8001494:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	2101      	movs	r1, #1
 800149a:	4827      	ldr	r0, [pc, #156]	@ (8001538 <MX_GPIO_Init+0x128>)
 800149c:	f002 f9d4 	bl	8003848 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC4 PC5 PC6
                           PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80014a0:	f242 03f0 	movw	r3, #8432	@ 0x20f0
 80014a4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a6:	2300      	movs	r3, #0
 80014a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	4821      	ldr	r0, [pc, #132]	@ (800153c <MX_GPIO_Init+0x12c>)
 80014b6:	f002 f82b 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014ba:	2301      	movs	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014be:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	4619      	mov	r1, r3
 80014ce:	481c      	ldr	r0, [pc, #112]	@ (8001540 <MX_GPIO_Init+0x130>)
 80014d0:	f002 f81e 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014d4:	2302      	movs	r3, #2
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014de:	2301      	movs	r3, #1
 80014e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	4619      	mov	r1, r3
 80014e8:	4815      	ldr	r0, [pc, #84]	@ (8001540 <MX_GPIO_Init+0x130>)
 80014ea:	f002 f811 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014ee:	2301      	movs	r3, #1
 80014f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f2:	2301      	movs	r3, #1
 80014f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	4619      	mov	r1, r3
 8001504:	480c      	ldr	r0, [pc, #48]	@ (8001538 <MX_GPIO_Init+0x128>)
 8001506:	f002 f803 	bl	8003510 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	2101      	movs	r1, #1
 800150e:	2006      	movs	r0, #6
 8001510:	f001 ff35 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001514:	2006      	movs	r0, #6
 8001516:	f001 ff4e 	bl	80033b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	2007      	movs	r0, #7
 8001520:	f001 ff2d 	bl	800337e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001524:	2007      	movs	r0, #7
 8001526:	f001 ff46 	bl	80033b6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800152a:	bf00      	nop
 800152c:	3728      	adds	r7, #40	@ 0x28
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023800 	.word	0x40023800
 8001538:	40020400 	.word	0x40020400
 800153c:	40020800 	.word	0x40020800
 8001540:	40020000 	.word	0x40020000

08001544 <MX_CAN1_Setup>:

/* USER CODE BEGIN 4 */

void MX_CAN1_Setup()
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  	CAN1_sFilterConfig.SlaveStartFilterBank = 14;
 8001548:	4b1f      	ldr	r3, [pc, #124]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 800154a:	220e      	movs	r2, #14
 800154c:	625a      	str	r2, [r3, #36]	@ 0x24
	CAN1_sFilterConfig.FilterBank = 0;
 800154e:	4b1e      	ldr	r3, [pc, #120]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
	CAN1_sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
	CAN1_sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800155a:	4b1b      	ldr	r3, [pc, #108]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 800155c:	2201      	movs	r2, #1
 800155e:	61da      	str	r2, [r3, #28]
	CAN1_sFilterConfig.FilterIdHigh = Tester_ID << 5;
 8001560:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <MX_CAN1_Setup+0x88>)
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	015b      	lsls	r3, r3, #5
 8001566:	4a18      	ldr	r2, [pc, #96]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 8001568:	6013      	str	r3, [r2, #0]
	CAN1_sFilterConfig.FilterIdLow = 0x0000;
 800156a:	4b17      	ldr	r3, [pc, #92]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 800156c:	2200      	movs	r2, #0
 800156e:	605a      	str	r2, [r3, #4]
	CAN1_sFilterConfig.FilterMaskIdHigh = 0x7FF << 5;
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 8001572:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001576:	609a      	str	r2, [r3, #8]
	CAN1_sFilterConfig.FilterMaskIdLow = 0x0000;
 8001578:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
	CAN1_sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800157e:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
	CAN1_sFilterConfig.FilterActivation = ENABLE;
 8001584:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 8001586:	2201      	movs	r2, #1
 8001588:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan1, &CAN1_sFilterConfig);
 800158a:	490f      	ldr	r1, [pc, #60]	@ (80015c8 <MX_CAN1_Setup+0x84>)
 800158c:	4810      	ldr	r0, [pc, #64]	@ (80015d0 <MX_CAN1_Setup+0x8c>)
 800158e:	f001 f8b5 	bl	80026fc <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan1);
 8001592:	480f      	ldr	r0, [pc, #60]	@ (80015d0 <MX_CAN1_Setup+0x8c>)
 8001594:	f001 f992 	bl	80028bc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001598:	2102      	movs	r1, #2
 800159a:	480d      	ldr	r0, [pc, #52]	@ (80015d0 <MX_CAN1_Setup+0x8c>)
 800159c:	f001 fbbf 	bl	8002d1e <HAL_CAN_ActivateNotification>

	//Cần config header của CAN1
    CAN1_pHeader.StdId = ECU_ID;                   // Set TX message ID
 80015a0:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <MX_CAN1_Setup+0x90>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <MX_CAN1_Setup+0x94>)
 80015a8:	601a      	str	r2, [r3, #0]
    CAN1_pHeader.IDE = CAN_ID_STD;                // Use standard ID
 80015aa:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <MX_CAN1_Setup+0x94>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
    CAN1_pHeader.RTR = CAN_RTR_DATA;              // Sending data, not a request
 80015b0:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <MX_CAN1_Setup+0x94>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
    CAN1_pHeader.DLC = 8;                         // 8 bytes of data
 80015b6:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <MX_CAN1_Setup+0x94>)
 80015b8:	2208      	movs	r2, #8
 80015ba:	611a      	str	r2, [r3, #16]
    CAN1_pHeader.TransmitGlobalTime = DISABLE;    // No timestamping
 80015bc:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <MX_CAN1_Setup+0x94>)
 80015be:	2200      	movs	r2, #0
 80015c0:	751a      	strb	r2, [r3, #20]
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000174 	.word	0x20000174
 80015cc:	20000002 	.word	0x20000002
 80015d0:	200000c8 	.word	0x200000c8
 80015d4:	20000000 	.word	0x20000000
 80015d8:	2000015c 	.word	0x2000015c

080015dc <MX_CAN2_Setup>:
void MX_CAN2_Setup()
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	CAN2_sFilterConfig.FilterBank = 14;
 80015e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 80015e2:	220e      	movs	r2, #14
 80015e4:	615a      	str	r2, [r3, #20]
	CAN2_sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80015e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
	CAN2_sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	61da      	str	r2, [r3, #28]
	CAN2_sFilterConfig.FilterIdHigh = ECU_ID << 5;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <MX_CAN2_Setup+0x80>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	015b      	lsls	r3, r3, #5
 80015f8:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 80015fa:	6013      	str	r3, [r2, #0]
	CAN2_sFilterConfig.FilterIdLow = 0x0000;
 80015fc:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	605a      	str	r2, [r3, #4]
	CAN2_sFilterConfig.FilterMaskIdHigh = 0x7FF << 5;
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 8001604:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001608:	609a      	str	r2, [r3, #8]
	CAN2_sFilterConfig.FilterMaskIdLow = 0x0000;
 800160a:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 800160c:	2200      	movs	r2, #0
 800160e:	60da      	str	r2, [r3, #12]
	CAN2_sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
	CAN2_sFilterConfig.FilterActivation = ENABLE;
 8001616:	4b10      	ldr	r3, [pc, #64]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 8001618:	2201      	movs	r2, #1
 800161a:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan2, &CAN2_sFilterConfig);
 800161c:	490e      	ldr	r1, [pc, #56]	@ (8001658 <MX_CAN2_Setup+0x7c>)
 800161e:	4810      	ldr	r0, [pc, #64]	@ (8001660 <MX_CAN2_Setup+0x84>)
 8001620:	f001 f86c 	bl	80026fc <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan2);
 8001624:	480e      	ldr	r0, [pc, #56]	@ (8001660 <MX_CAN2_Setup+0x84>)
 8001626:	f001 f949 	bl	80028bc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800162a:	2102      	movs	r1, #2
 800162c:	480c      	ldr	r0, [pc, #48]	@ (8001660 <MX_CAN2_Setup+0x84>)
 800162e:	f001 fb76 	bl	8002d1e <HAL_CAN_ActivateNotification>

	//Cần config header của CAN2
    CAN2_pHeader.StdId = Tester_ID;                // Set TX message ID
 8001632:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <MX_CAN2_Setup+0x88>)
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <MX_CAN2_Setup+0x8c>)
 800163a:	601a      	str	r2, [r3, #0]
    CAN2_pHeader.IDE = CAN_ID_STD;                // Use standard ID
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <MX_CAN2_Setup+0x8c>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
    CAN2_pHeader.RTR = CAN_RTR_DATA;              // Sending data, not a request
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <MX_CAN2_Setup+0x8c>)
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
    CAN2_pHeader.DLC = 8;                         // 8 bytes of data
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <MX_CAN2_Setup+0x8c>)
 800164a:	2208      	movs	r2, #8
 800164c:	611a      	str	r2, [r3, #16]
    CAN2_pHeader.TransmitGlobalTime = DISABLE;    // No timestamping
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <MX_CAN2_Setup+0x8c>)
 8001650:	2200      	movs	r2, #0
 8001652:	751a      	strb	r2, [r3, #20]
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200001b4 	.word	0x200001b4
 800165c:	20000000 	.word	0x20000000
 8001660:	200000f0 	.word	0x200000f0
 8001664:	20000002 	.word	0x20000002
 8001668:	2000019c 	.word	0x2000019c

0800166c <USART3_SendString>:

void USART3_SendString(uint8_t *ch)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
   while(*ch!=0)
 8001674:	e009      	b.n	800168a <USART3_SendString+0x1e>
   {
      HAL_UART_Transmit(&huart3, ch, 1,HAL_MAX_DELAY);
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	2201      	movs	r2, #1
 800167c:	6879      	ldr	r1, [r7, #4]
 800167e:	4807      	ldr	r0, [pc, #28]	@ (800169c <USART3_SendString+0x30>)
 8001680:	f002 fdf9 	bl	8004276 <HAL_UART_Transmit>
      ch++;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3301      	adds	r3, #1
 8001688:	607b      	str	r3, [r7, #4]
   while(*ch!=0)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f1      	bne.n	8001676 <USART3_SendString+0xa>
   }
}
 8001692:	bf00      	nop
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000118 	.word	0x20000118

080016a0 <PrintCANLog>:
void PrintCANLog(uint16_t CANID, uint8_t *CAN_Frame)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b094      	sub	sp, #80	@ 0x50
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	80fb      	strh	r3, [r7, #6]
    char bufsend[64];  // Safe enough size
    uint16_t i = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    // Format timestamp
    int len = sprintf(bufsend, "%d ", TimeStamp);
 80016b2:	4b2a      	ldr	r3, [pc, #168]	@ (800175c <PrintCANLog+0xbc>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	4929      	ldr	r1, [pc, #164]	@ (8001760 <PrintCANLog+0xc0>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 fe05 	bl	80052cc <siprintf>
 80016c2:	64b8      	str	r0, [r7, #72]	@ 0x48

    // Format CAN ID (always 3 digits, uppercase hex)
    len += sprintf(bufsend + len, "%03X: ", CANID & 0x7FF);  // mask to 11 bits
 80016c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016c6:	f107 0208 	add.w	r2, r7, #8
 80016ca:	18d0      	adds	r0, r2, r3
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016d2:	461a      	mov	r2, r3
 80016d4:	4923      	ldr	r1, [pc, #140]	@ (8001764 <PrintCANLog+0xc4>)
 80016d6:	f003 fdf9 	bl	80052cc <siprintf>
 80016da:	4602      	mov	r2, r0
 80016dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016de:	4413      	add	r3, r2
 80016e0:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Format 8 bytes of CAN data
    for (i = 0; i < 8; i++) {
 80016e2:	2300      	movs	r3, #0
 80016e4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80016e8:	e015      	b.n	8001716 <PrintCANLog+0x76>
        len += sprintf(bufsend + len, "%02X ", CAN_Frame[i]);
 80016ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016ec:	f107 0208 	add.w	r2, r7, #8
 80016f0:	18d0      	adds	r0, r2, r3
 80016f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	491a      	ldr	r1, [pc, #104]	@ (8001768 <PrintCANLog+0xc8>)
 8001700:	f003 fde4 	bl	80052cc <siprintf>
 8001704:	4602      	mov	r2, r0
 8001706:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001708:	4413      	add	r3, r2
 800170a:	64bb      	str	r3, [r7, #72]	@ 0x48
    for (i = 0; i < 8; i++) {
 800170c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001710:	3301      	adds	r3, #1
 8001712:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8001716:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800171a:	2b07      	cmp	r3, #7
 800171c:	d9e5      	bls.n	80016ea <PrintCANLog+0x4a>
    }

    // End with CRLF
    bufsend[len++] = '\r';
 800171e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001720:	1c5a      	adds	r2, r3, #1
 8001722:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001724:	3350      	adds	r3, #80	@ 0x50
 8001726:	443b      	add	r3, r7
 8001728:	220d      	movs	r2, #13
 800172a:	f803 2c48 	strb.w	r2, [r3, #-72]
    bufsend[len++] = '\n';
 800172e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001734:	3350      	adds	r3, #80	@ 0x50
 8001736:	443b      	add	r3, r7
 8001738:	220a      	movs	r2, #10
 800173a:	f803 2c48 	strb.w	r2, [r3, #-72]
    bufsend[len] = '\0';
 800173e:	f107 0208 	add.w	r2, r7, #8
 8001742:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001744:	4413      	add	r3, r2
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]

    // Send over UART
    USART3_SendString((uint8_t *)bufsend);
 800174a:	f107 0308 	add.w	r3, r7, #8
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff8c 	bl	800166c <USART3_SendString>
}
 8001754:	bf00      	nop
 8001756:	3750      	adds	r7, #80	@ 0x50
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20001208 	.word	0x20001208
 8001760:	08005c58 	.word	0x08005c58
 8001764:	08005c5c 	.word	0x08005c5c
 8001768:	08005c64 	.word	0x08005c64

0800176c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
	REQ_BUFFER[NumBytesReq] = REQ_1BYTE_DATA;
 8001774:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <HAL_UART_RxCpltCallback+0x34>)
 8001776:	881b      	ldrh	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	4b0a      	ldr	r3, [pc, #40]	@ (80017a4 <HAL_UART_RxCpltCallback+0x38>)
 800177c:	7819      	ldrb	r1, [r3, #0]
 800177e:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <HAL_UART_RxCpltCallback+0x3c>)
 8001780:	5499      	strb	r1, [r3, r2]
	NumBytesReq++;
 8001782:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <HAL_UART_RxCpltCallback+0x34>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	3301      	adds	r3, #1
 8001788:	b29a      	uxth	r2, r3
 800178a:	4b05      	ldr	r3, [pc, #20]	@ (80017a0 <HAL_UART_RxCpltCallback+0x34>)
 800178c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart3, &REQ_1BYTE_DATA, 1);
 800178e:	2201      	movs	r2, #1
 8001790:	4904      	ldr	r1, [pc, #16]	@ (80017a4 <HAL_UART_RxCpltCallback+0x38>)
 8001792:	4806      	ldr	r0, [pc, #24]	@ (80017ac <HAL_UART_RxCpltCallback+0x40>)
 8001794:	f002 fe01 	bl	800439a <HAL_UART_Receive_IT>

	//REQ_BUFFER[7] = NumBytesReq;
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200001dc 	.word	0x200001dc
 80017a4:	200011e0 	.word	0x200011e0
 80017a8:	200001e0 	.word	0x200001e0
 80017ac:	20000118 	.word	0x20000118

080017b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b4:	b672      	cpsid	i
}
 80017b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <Error_Handler+0x8>

080017bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	607b      	str	r3, [r7, #4]
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <HAL_MspInit+0x4c>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001808 <HAL_MspInit+0x4c>)
 80017cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001808 <HAL_MspInit+0x4c>)
 80017d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	603b      	str	r3, [r7, #0]
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <HAL_MspInit+0x4c>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	4a08      	ldr	r2, [pc, #32]	@ (8001808 <HAL_MspInit+0x4c>)
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <HAL_MspInit+0x4c>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	603b      	str	r3, [r7, #0]
 80017f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40023800 	.word	0x40023800

0800180c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	@ 0x28
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a17      	ldr	r2, [pc, #92]	@ (8001888 <HAL_ADC_MspInit+0x7c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d127      	bne.n	800187e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	4b16      	ldr	r3, [pc, #88]	@ (800188c <HAL_ADC_MspInit+0x80>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001836:	4a15      	ldr	r2, [pc, #84]	@ (800188c <HAL_ADC_MspInit+0x80>)
 8001838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800183c:	6453      	str	r3, [r2, #68]	@ 0x44
 800183e:	4b13      	ldr	r3, [pc, #76]	@ (800188c <HAL_ADC_MspInit+0x80>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_ADC_MspInit+0x80>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a0e      	ldr	r2, [pc, #56]	@ (800188c <HAL_ADC_MspInit+0x80>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <HAL_ADC_MspInit+0x80>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001866:	2304      	movs	r3, #4
 8001868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800186a:	2303      	movs	r3, #3
 800186c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <HAL_ADC_MspInit+0x84>)
 800187a:	f001 fe49 	bl	8003510 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800187e:	bf00      	nop
 8001880:	3728      	adds	r7, #40	@ 0x28
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40012000 	.word	0x40012000
 800188c:	40023800 	.word	0x40023800
 8001890:	40020000 	.word	0x40020000

08001894 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08c      	sub	sp, #48	@ 0x30
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 031c 	add.w	r3, r7, #28
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a4a      	ldr	r2, [pc, #296]	@ (80019dc <HAL_CAN_MspInit+0x148>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d13e      	bne.n	8001934 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80018b6:	4b4a      	ldr	r3, [pc, #296]	@ (80019e0 <HAL_CAN_MspInit+0x14c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	3301      	adds	r3, #1
 80018bc:	4a48      	ldr	r2, [pc, #288]	@ (80019e0 <HAL_CAN_MspInit+0x14c>)
 80018be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80018c0:	4b47      	ldr	r3, [pc, #284]	@ (80019e0 <HAL_CAN_MspInit+0x14c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d10d      	bne.n	80018e4 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
 80018cc:	4b45      	ldr	r3, [pc, #276]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d0:	4a44      	ldr	r2, [pc, #272]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 80018d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d8:	4b42      	ldr	r3, [pc, #264]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e0:	61bb      	str	r3, [r7, #24]
 80018e2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	4b3e      	ldr	r3, [pc, #248]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 80018ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ec:	4a3d      	ldr	r2, [pc, #244]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f4:	4b3b      	ldr	r3, [pc, #236]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001900:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190e:	2303      	movs	r3, #3
 8001910:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001912:	2309      	movs	r3, #9
 8001914:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	f107 031c 	add.w	r3, r7, #28
 800191a:	4619      	mov	r1, r3
 800191c:	4832      	ldr	r0, [pc, #200]	@ (80019e8 <HAL_CAN_MspInit+0x154>)
 800191e:	f001 fdf7 	bl	8003510 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8001922:	2200      	movs	r2, #0
 8001924:	2102      	movs	r1, #2
 8001926:	2014      	movs	r0, #20
 8001928:	f001 fd29 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800192c:	2014      	movs	r0, #20
 800192e:	f001 fd42 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001932:	e04f      	b.n	80019d4 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a2c      	ldr	r2, [pc, #176]	@ (80019ec <HAL_CAN_MspInit+0x158>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d14a      	bne.n	80019d4 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	4b28      	ldr	r3, [pc, #160]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001946:	4a27      	ldr	r2, [pc, #156]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 8001948:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800194c:	6413      	str	r3, [r2, #64]	@ 0x40
 800194e:	4b25      	ldr	r3, [pc, #148]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800195a:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <HAL_CAN_MspInit+0x14c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	4a1f      	ldr	r2, [pc, #124]	@ (80019e0 <HAL_CAN_MspInit+0x14c>)
 8001962:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001964:	4b1e      	ldr	r3, [pc, #120]	@ (80019e0 <HAL_CAN_MspInit+0x14c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d10d      	bne.n	8001988 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	4b1c      	ldr	r3, [pc, #112]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	4a1b      	ldr	r2, [pc, #108]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 8001976:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800197a:	6413      	str	r3, [r2, #64]	@ 0x40
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001988:	2300      	movs	r3, #0
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 800198e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001990:	4a14      	ldr	r2, [pc, #80]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 8001992:	f043 0302 	orr.w	r3, r3, #2
 8001996:	6313      	str	r3, [r2, #48]	@ 0x30
 8001998:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_CAN_MspInit+0x150>)
 800199a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80019a4:	2360      	movs	r3, #96	@ 0x60
 80019a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	2302      	movs	r3, #2
 80019aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b0:	2303      	movs	r3, #3
 80019b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80019b4:	2309      	movs	r3, #9
 80019b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b8:	f107 031c 	add.w	r3, r7, #28
 80019bc:	4619      	mov	r1, r3
 80019be:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <HAL_CAN_MspInit+0x15c>)
 80019c0:	f001 fda6 	bl	8003510 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 2, 0);
 80019c4:	2200      	movs	r2, #0
 80019c6:	2102      	movs	r1, #2
 80019c8:	2040      	movs	r0, #64	@ 0x40
 80019ca:	f001 fcd8 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80019ce:	2040      	movs	r0, #64	@ 0x40
 80019d0:	f001 fcf1 	bl	80033b6 <HAL_NVIC_EnableIRQ>
}
 80019d4:	bf00      	nop
 80019d6:	3730      	adds	r7, #48	@ 0x30
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40006400 	.word	0x40006400
 80019e0:	2000122c 	.word	0x2000122c
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020000 	.word	0x40020000
 80019ec:	40006800 	.word	0x40006800
 80019f0:	40020400 	.word	0x40020400

080019f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	@ 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a1d      	ldr	r2, [pc, #116]	@ (8001a88 <HAL_UART_MspInit+0x94>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d134      	bne.n	8001a80 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <HAL_UART_MspInit+0x98>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a8c <HAL_UART_MspInit+0x98>)
 8001a20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a26:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <HAL_UART_MspInit+0x98>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <HAL_UART_MspInit+0x98>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	4a14      	ldr	r2, [pc, #80]	@ (8001a8c <HAL_UART_MspInit+0x98>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a42:	4b12      	ldr	r3, [pc, #72]	@ (8001a8c <HAL_UART_MspInit+0x98>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a54:	2302      	movs	r3, #2
 8001a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a60:	2307      	movs	r3, #7
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4809      	ldr	r0, [pc, #36]	@ (8001a90 <HAL_UART_MspInit+0x9c>)
 8001a6c:	f001 fd50 	bl	8003510 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8001a70:	2200      	movs	r2, #0
 8001a72:	2101      	movs	r1, #1
 8001a74:	2027      	movs	r0, #39	@ 0x27
 8001a76:	f001 fc82 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a7a:	2027      	movs	r0, #39	@ 0x27
 8001a7c:	f001 fc9b 	bl	80033b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a80:	bf00      	nop
 8001a82:	3728      	adds	r7, #40	@ 0x28
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40004800 	.word	0x40004800
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020800 	.word	0x40020800

08001a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <NMI_Handler+0x4>

08001a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <BusFault_Handler+0x4>

08001ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <UsageFault_Handler+0x4>

08001abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aec:	f000 f8fa 	bl	8001ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /*Support to print time stamp in CAN log*/
  TimeStamp ++;
 8001af0:	4b03      	ldr	r3, [pc, #12]	@ (8001b00 <SysTick_Handler+0x18>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	3301      	adds	r3, #1
 8001af6:	4a02      	ldr	r2, [pc, #8]	@ (8001b00 <SysTick_Handler+0x18>)
 8001af8:	6013      	str	r3, [r2, #0]


  /* USER CODE END SysTick_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20001208 	.word	0x20001208

08001b04 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f001 feb7 	bl	800387c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001b16:	2002      	movs	r0, #2
 8001b18:	f001 feb0 	bl	800387c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <CAN1_RX0_IRQHandler+0x10>)
 8001b26:	f001 f920 	bl	8002d6a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200000c8 	.word	0x200000c8

08001b34 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b38:	4802      	ldr	r0, [pc, #8]	@ (8001b44 <USART3_IRQHandler+0x10>)
 8001b3a:	f002 fc5f 	bl	80043fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000118 	.word	0x20000118

08001b48 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001b4c:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <CAN2_RX0_IRQHandler+0x10>)
 8001b4e:	f001 f90c 	bl	8002d6a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200000f0 	.word	0x200000f0

08001b5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b64:	4a14      	ldr	r2, [pc, #80]	@ (8001bb8 <_sbrk+0x5c>)
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <_sbrk+0x60>)
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d102      	bne.n	8001b7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b78:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <_sbrk+0x64>)
 8001b7a:	4a12      	ldr	r2, [pc, #72]	@ (8001bc4 <_sbrk+0x68>)
 8001b7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d207      	bcs.n	8001b9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b8c:	f003 fbd8 	bl	8005340 <__errno>
 8001b90:	4603      	mov	r3, r0
 8001b92:	220c      	movs	r2, #12
 8001b94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9a:	e009      	b.n	8001bb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	4a05      	ldr	r2, [pc, #20]	@ (8001bc0 <_sbrk+0x64>)
 8001bac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20020000 	.word	0x20020000
 8001bbc:	00000400 	.word	0x00000400
 8001bc0:	20001230 	.word	0x20001230
 8001bc4:	20001380 	.word	0x20001380

08001bc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <SystemInit+0x20>)
 8001bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bd2:	4a05      	ldr	r2, [pc, #20]	@ (8001be8 <SystemInit+0x20>)
 8001bd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001bec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bf0:	480d      	ldr	r0, [pc, #52]	@ (8001c28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bf2:	490e      	ldr	r1, [pc, #56]	@ (8001c2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bf4:	4a0e      	ldr	r2, [pc, #56]	@ (8001c30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf8:	e002      	b.n	8001c00 <LoopCopyDataInit>

08001bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bfe:	3304      	adds	r3, #4

08001c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c04:	d3f9      	bcc.n	8001bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c06:	4a0b      	ldr	r2, [pc, #44]	@ (8001c34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c08:	4c0b      	ldr	r4, [pc, #44]	@ (8001c38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c0c:	e001      	b.n	8001c12 <LoopFillZerobss>

08001c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c10:	3204      	adds	r2, #4

08001c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c14:	d3fb      	bcc.n	8001c0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c16:	f7ff ffd7 	bl	8001bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c1a:	f003 fb97 	bl	800534c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c1e:	f7ff f969 	bl	8000ef4 <main>
  bx  lr    
 8001c22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c2c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001c30:	08005cc8 	.word	0x08005cc8
  ldr r2, =_sbss
 8001c34:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001c38:	20001380 	.word	0x20001380

08001c3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c3c:	e7fe      	b.n	8001c3c <ADC_IRQHandler>
	...

08001c40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c44:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <HAL_Init+0x40>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a0d      	ldr	r2, [pc, #52]	@ (8001c80 <HAL_Init+0x40>)
 8001c4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c50:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <HAL_Init+0x40>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <HAL_Init+0x40>)
 8001c56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c5c:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <HAL_Init+0x40>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a07      	ldr	r2, [pc, #28]	@ (8001c80 <HAL_Init+0x40>)
 8001c62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c68:	2003      	movs	r0, #3
 8001c6a:	f001 fb7d 	bl	8003368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f000 f808 	bl	8001c84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c74:	f7ff fda2 	bl	80017bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40023c00 	.word	0x40023c00

08001c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_InitTick+0x54>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <HAL_InitTick+0x58>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	4619      	mov	r1, r3
 8001c96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f001 fb95 	bl	80033d2 <HAL_SYSTICK_Config>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e00e      	b.n	8001cd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b0f      	cmp	r3, #15
 8001cb6:	d80a      	bhi.n	8001cce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc0:	f001 fb5d 	bl	800337e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc4:	4a06      	ldr	r2, [pc, #24]	@ (8001ce0 <HAL_InitTick+0x5c>)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e000      	b.n	8001cd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	20000010 	.word	0x20000010
 8001ce0:	2000000c 	.word	0x2000000c

08001ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <HAL_IncTick+0x20>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_IncTick+0x24>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	4a04      	ldr	r2, [pc, #16]	@ (8001d08 <HAL_IncTick+0x24>)
 8001cf6:	6013      	str	r3, [r2, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000010 	.word	0x20000010
 8001d08:	20001234 	.word	0x20001234

08001d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d10:	4b03      	ldr	r3, [pc, #12]	@ (8001d20 <HAL_GetTick+0x14>)
 8001d12:	681b      	ldr	r3, [r3, #0]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	20001234 	.word	0x20001234

08001d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d2c:	f7ff ffee 	bl	8001d0c <HAL_GetTick>
 8001d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3c:	d005      	beq.n	8001d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <HAL_Delay+0x44>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4413      	add	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d4a:	bf00      	nop
 8001d4c:	f7ff ffde 	bl	8001d0c <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d8f7      	bhi.n	8001d4c <HAL_Delay+0x28>
  {
  }
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000010 	.word	0x20000010

08001d6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e033      	b.n	8001dea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d109      	bne.n	8001d9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff fd3e 	bl	800180c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d118      	bne.n	8001ddc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001db2:	f023 0302 	bic.w	r3, r3, #2
 8001db6:	f043 0202 	orr.w	r2, r3, #2
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 faa4 	bl	800230c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	f023 0303 	bic.w	r3, r3, #3
 8001dd2:	f043 0201 	orr.w	r2, r3, #1
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dda:	e001      	b.n	8001de0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d101      	bne.n	8001e0e <HAL_ADC_Start+0x1a>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e0b2      	b.n	8001f74 <HAL_ADC_Start+0x180>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d018      	beq.n	8001e56 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f042 0201 	orr.w	r2, r2, #1
 8001e32:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e34:	4b52      	ldr	r3, [pc, #328]	@ (8001f80 <HAL_ADC_Start+0x18c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a52      	ldr	r2, [pc, #328]	@ (8001f84 <HAL_ADC_Start+0x190>)
 8001e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3e:	0c9a      	lsrs	r2, r3, #18
 8001e40:	4613      	mov	r3, r2
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4413      	add	r3, r2
 8001e46:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e48:	e002      	b.n	8001e50 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f9      	bne.n	8001e4a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d17a      	bne.n	8001f5a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e68:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e6c:	f023 0301 	bic.w	r3, r3, #1
 8001e70:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d007      	beq.n	8001e96 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e8e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ea2:	d106      	bne.n	8001eb2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea8:	f023 0206 	bic.w	r2, r3, #6
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	645a      	str	r2, [r3, #68]	@ 0x44
 8001eb0:	e002      	b.n	8001eb8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	645a      	str	r2, [r3, #68]	@ 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ec0:	4b31      	ldr	r3, [pc, #196]	@ (8001f88 <HAL_ADC_Start+0x194>)
 8001ec2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001ecc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f003 031f 	and.w	r3, r3, #31
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d12a      	bne.n	8001f30 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a2b      	ldr	r2, [pc, #172]	@ (8001f8c <HAL_ADC_Start+0x198>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d015      	beq.n	8001f10 <HAL_ADC_Start+0x11c>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a29      	ldr	r2, [pc, #164]	@ (8001f90 <HAL_ADC_Start+0x19c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d105      	bne.n	8001efa <HAL_ADC_Start+0x106>
 8001eee:	4b26      	ldr	r3, [pc, #152]	@ (8001f88 <HAL_ADC_Start+0x194>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 031f 	and.w	r3, r3, #31
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d00a      	beq.n	8001f10 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a25      	ldr	r2, [pc, #148]	@ (8001f94 <HAL_ADC_Start+0x1a0>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d136      	bne.n	8001f72 <HAL_ADC_Start+0x17e>
 8001f04:	4b20      	ldr	r3, [pc, #128]	@ (8001f88 <HAL_ADC_Start+0x194>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0310 	and.w	r3, r3, #16
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d130      	bne.n	8001f72 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d129      	bne.n	8001f72 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f2c:	609a      	str	r2, [r3, #8]
 8001f2e:	e020      	b.n	8001f72 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a15      	ldr	r2, [pc, #84]	@ (8001f8c <HAL_ADC_Start+0x198>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d11b      	bne.n	8001f72 <HAL_ADC_Start+0x17e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d114      	bne.n	8001f72 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689a      	ldr	r2, [r3, #8]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	e00b      	b.n	8001f72 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	f043 0210 	orr.w	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6a:	f043 0201 	orr.w	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	20000008 	.word	0x20000008
 8001f84:	431bde83 	.word	0x431bde83
 8001f88:	40012300 	.word	0x40012300
 8001f8c:	40012000 	.word	0x40012000
 8001f90:	40012100 	.word	0x40012100
 8001f94:	40012200 	.word	0x40012200

08001f98 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fb4:	d113      	bne.n	8001fde <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fc4:	d10b      	bne.n	8001fde <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f043 0220 	orr.w	r2, r3, #32
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e063      	b.n	80020a6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001fde:	f7ff fe95 	bl	8001d0c <HAL_GetTick>
 8001fe2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001fe4:	e021      	b.n	800202a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fec:	d01d      	beq.n	800202a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d007      	beq.n	8002004 <HAL_ADC_PollForConversion+0x6c>
 8001ff4:	f7ff fe8a 	bl	8001d0c <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	429a      	cmp	r2, r3
 8002002:	d212      	bcs.n	800202a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b02      	cmp	r3, #2
 8002010:	d00b      	beq.n	800202a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f043 0204 	orr.w	r2, r3, #4
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e03d      	b.n	80020a6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b02      	cmp	r3, #2
 8002036:	d1d6      	bne.n	8001fe6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f06f 0212 	mvn.w	r2, #18
 8002040:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002046:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d123      	bne.n	80020a4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002060:	2b00      	cmp	r3, #0
 8002062:	d11f      	bne.n	80020a4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800206e:	2b00      	cmp	r3, #0
 8002070:	d006      	beq.n	8002080 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800207c:	2b00      	cmp	r3, #0
 800207e:	d111      	bne.n	80020a4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002084:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002090:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d105      	bne.n	80020a4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	f043 0201 	orr.w	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d101      	bne.n	80020e4 <HAL_ADC_ConfigChannel+0x1c>
 80020e0:	2302      	movs	r3, #2
 80020e2:	e105      	b.n	80022f0 <HAL_ADC_ConfigChannel+0x228>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b09      	cmp	r3, #9
 80020f2:	d925      	bls.n	8002140 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68d9      	ldr	r1, [r3, #12]
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	461a      	mov	r2, r3
 8002102:	4613      	mov	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	4413      	add	r3, r2
 8002108:	3b1e      	subs	r3, #30
 800210a:	2207      	movs	r2, #7
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43da      	mvns	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	400a      	ands	r2, r1
 8002118:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68d9      	ldr	r1, [r3, #12]
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	b29b      	uxth	r3, r3
 800212a:	4618      	mov	r0, r3
 800212c:	4603      	mov	r3, r0
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	4403      	add	r3, r0
 8002132:	3b1e      	subs	r3, #30
 8002134:	409a      	lsls	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	430a      	orrs	r2, r1
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	e022      	b.n	8002186 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6919      	ldr	r1, [r3, #16]
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	b29b      	uxth	r3, r3
 800214c:	461a      	mov	r2, r3
 800214e:	4613      	mov	r3, r2
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	4413      	add	r3, r2
 8002154:	2207      	movs	r2, #7
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43da      	mvns	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	400a      	ands	r2, r1
 8002162:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6919      	ldr	r1, [r3, #16]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	b29b      	uxth	r3, r3
 8002174:	4618      	mov	r0, r3
 8002176:	4603      	mov	r3, r0
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	4403      	add	r3, r0
 800217c:	409a      	lsls	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b06      	cmp	r3, #6
 800218c:	d824      	bhi.n	80021d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3b05      	subs	r3, #5
 80021a0:	221f      	movs	r2, #31
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43da      	mvns	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	400a      	ands	r2, r1
 80021ae:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	4618      	mov	r0, r3
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	3b05      	subs	r3, #5
 80021ca:	fa00 f203 	lsl.w	r2, r0, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021d6:	e04c      	b.n	8002272 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b0c      	cmp	r3, #12
 80021de:	d824      	bhi.n	800222a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3b23      	subs	r3, #35	@ 0x23
 80021f2:	221f      	movs	r2, #31
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43da      	mvns	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	400a      	ands	r2, r1
 8002200:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	b29b      	uxth	r3, r3
 800220e:	4618      	mov	r0, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	3b23      	subs	r3, #35	@ 0x23
 800221c:	fa00 f203 	lsl.w	r2, r0, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
 8002228:	e023      	b.n	8002272 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	3b41      	subs	r3, #65	@ 0x41
 800223c:	221f      	movs	r2, #31
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43da      	mvns	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	400a      	ands	r2, r1
 800224a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	b29b      	uxth	r3, r3
 8002258:	4618      	mov	r0, r3
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	3b41      	subs	r3, #65	@ 0x41
 8002266:	fa00 f203 	lsl.w	r2, r0, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002272:	4b22      	ldr	r3, [pc, #136]	@ (80022fc <HAL_ADC_ConfigChannel+0x234>)
 8002274:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a21      	ldr	r2, [pc, #132]	@ (8002300 <HAL_ADC_ConfigChannel+0x238>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d109      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x1cc>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b12      	cmp	r3, #18
 8002286:	d105      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a19      	ldr	r2, [pc, #100]	@ (8002300 <HAL_ADC_ConfigChannel+0x238>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d123      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x21e>
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b10      	cmp	r3, #16
 80022a4:	d003      	beq.n	80022ae <HAL_ADC_ConfigChannel+0x1e6>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b11      	cmp	r3, #17
 80022ac:	d11b      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b10      	cmp	r3, #16
 80022c0:	d111      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <HAL_ADC_ConfigChannel+0x23c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a10      	ldr	r2, [pc, #64]	@ (8002308 <HAL_ADC_ConfigChannel+0x240>)
 80022c8:	fba2 2303 	umull	r2, r3, r2, r3
 80022cc:	0c9a      	lsrs	r2, r3, #18
 80022ce:	4613      	mov	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022d8:	e002      	b.n	80022e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	3b01      	subs	r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f9      	bne.n	80022da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	40012300 	.word	0x40012300
 8002300:	40012000 	.word	0x40012000
 8002304:	20000008 	.word	0x20000008
 8002308:	431bde83 	.word	0x431bde83

0800230c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002314:	4b79      	ldr	r3, [pc, #484]	@ (80024fc <ADC_Init+0x1f0>)
 8002316:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	431a      	orrs	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6859      	ldr	r1, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	021a      	lsls	r2, r3, #8
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6859      	ldr	r1, [r3, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6899      	ldr	r1, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239e:	4a58      	ldr	r2, [pc, #352]	@ (8002500 <ADC_Init+0x1f4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d022      	beq.n	80023ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6899      	ldr	r1, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	e00f      	b.n	800240a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002408:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0202 	bic.w	r2, r2, #2
 8002418:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	7e1b      	ldrb	r3, [r3, #24]
 8002424:	005a      	lsls	r2, r3, #1
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d01b      	beq.n	8002470 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002446:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002456:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6859      	ldr	r1, [r3, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	3b01      	subs	r3, #1
 8002464:	035a      	lsls	r2, r3, #13
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	e007      	b.n	8002480 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800247e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800248e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	3b01      	subs	r3, #1
 800249c:	051a      	lsls	r2, r3, #20
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6899      	ldr	r1, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024c2:	025a      	lsls	r2, r3, #9
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6899      	ldr	r1, [r3, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	029a      	lsls	r2, r3, #10
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	609a      	str	r2, [r3, #8]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40012300 	.word	0x40012300
 8002500:	0f000001 	.word	0x0f000001

08002504 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e0ed      	b.n	80026f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3020 	ldrb.w	r3, [r3, #32]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d102      	bne.n	8002528 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7ff f9b6 	bl	8001894 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f042 0201 	orr.w	r2, r2, #1
 8002536:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002538:	f7ff fbe8 	bl	8001d0c <HAL_GetTick>
 800253c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800253e:	e012      	b.n	8002566 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002540:	f7ff fbe4 	bl	8001d0c <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b0a      	cmp	r3, #10
 800254c:	d90b      	bls.n	8002566 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2205      	movs	r2, #5
 800255e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e0c5      	b.n	80026f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0e5      	beq.n	8002540 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0202 	bic.w	r2, r2, #2
 8002582:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002584:	f7ff fbc2 	bl	8001d0c <HAL_GetTick>
 8002588:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800258a:	e012      	b.n	80025b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800258c:	f7ff fbbe 	bl	8001d0c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b0a      	cmp	r3, #10
 8002598:	d90b      	bls.n	80025b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2205      	movs	r2, #5
 80025aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e09f      	b.n	80026f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1e5      	bne.n	800258c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	7e1b      	ldrb	r3, [r3, #24]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d108      	bne.n	80025da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	e007      	b.n	80025ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7e5b      	ldrb	r3, [r3, #25]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d108      	bne.n	8002604 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	e007      	b.n	8002614 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002612:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	7e9b      	ldrb	r3, [r3, #26]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d108      	bne.n	800262e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0220 	orr.w	r2, r2, #32
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	e007      	b.n	800263e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 0220 	bic.w	r2, r2, #32
 800263c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	7edb      	ldrb	r3, [r3, #27]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d108      	bne.n	8002658 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 0210 	bic.w	r2, r2, #16
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	e007      	b.n	8002668 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0210 	orr.w	r2, r2, #16
 8002666:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7f1b      	ldrb	r3, [r3, #28]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d108      	bne.n	8002682 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0208 	orr.w	r2, r2, #8
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	e007      	b.n	8002692 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0208 	bic.w	r2, r2, #8
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7f5b      	ldrb	r3, [r3, #29]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d108      	bne.n	80026ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f042 0204 	orr.w	r2, r2, #4
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	e007      	b.n	80026bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0204 	bic.w	r2, r2, #4
 80026ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	ea42 0103 	orr.w	r1, r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	1e5a      	subs	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002712:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002714:	7cfb      	ldrb	r3, [r7, #19]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d003      	beq.n	8002722 <HAL_CAN_ConfigFilter+0x26>
 800271a:	7cfb      	ldrb	r3, [r7, #19]
 800271c:	2b02      	cmp	r3, #2
 800271e:	f040 80be 	bne.w	800289e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002722:	4b65      	ldr	r3, [pc, #404]	@ (80028b8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002724:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800272c:	f043 0201 	orr.w	r2, r3, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800273c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	431a      	orrs	r2, r3
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	2201      	movs	r2, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	43db      	mvns	r3, r3
 8002774:	401a      	ands	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	69db      	ldr	r3, [r3, #28]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d123      	bne.n	80027cc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	43db      	mvns	r3, r3
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80027a6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	3248      	adds	r2, #72	@ 0x48
 80027ac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027c0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027c2:	6979      	ldr	r1, [r7, #20]
 80027c4:	3348      	adds	r3, #72	@ 0x48
 80027c6:	00db      	lsls	r3, r3, #3
 80027c8:	440b      	add	r3, r1
 80027ca:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d122      	bne.n	800281a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	431a      	orrs	r2, r3
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027f4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	3248      	adds	r2, #72	@ 0x48
 80027fa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800280e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002810:	6979      	ldr	r1, [r7, #20]
 8002812:	3348      	adds	r3, #72	@ 0x48
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	440b      	add	r3, r1
 8002818:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	43db      	mvns	r3, r3
 800282c:	401a      	ands	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002834:	e007      	b.n	8002846 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	431a      	orrs	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d109      	bne.n	8002862 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	43db      	mvns	r3, r3
 8002858:	401a      	ands	r2, r3
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002860:	e007      	b.n	8002872 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	431a      	orrs	r2, r3
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d107      	bne.n	800288a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	431a      	orrs	r2, r3
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002890:	f023 0201 	bic.w	r2, r3, #1
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	e006      	b.n	80028ac <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
  }
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	40006400 	.word	0x40006400

080028bc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d12e      	bne.n	800292e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0201 	bic.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028e8:	f7ff fa10 	bl	8001d0c <HAL_GetTick>
 80028ec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028ee:	e012      	b.n	8002916 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028f0:	f7ff fa0c 	bl	8001d0c <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b0a      	cmp	r3, #10
 80028fc:	d90b      	bls.n	8002916 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002902:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2205      	movs	r2, #5
 800290e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e012      	b.n	800293c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1e5      	bne.n	80028f0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e006      	b.n	800293c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
  }
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	@ 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
 8002950:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002958:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002962:	7ffb      	ldrb	r3, [r7, #31]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d003      	beq.n	8002970 <HAL_CAN_AddTxMessage+0x2c>
 8002968:	7ffb      	ldrb	r3, [r7, #31]
 800296a:	2b02      	cmp	r3, #2
 800296c:	f040 80b8 	bne.w	8002ae0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10a      	bne.n	8002990 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002980:	2b00      	cmp	r3, #0
 8002982:	d105      	bne.n	8002990 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80a0 	beq.w	8002ad0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	0e1b      	lsrs	r3, r3, #24
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2b02      	cmp	r3, #2
 800299e:	d907      	bls.n	80029b0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e09e      	b.n	8002aee <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80029b0:	2201      	movs	r2, #1
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	409a      	lsls	r2, r3
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10d      	bne.n	80029de <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029cc:	68f9      	ldr	r1, [r7, #12]
 80029ce:	6809      	ldr	r1, [r1, #0]
 80029d0:	431a      	orrs	r2, r3
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3318      	adds	r3, #24
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	440b      	add	r3, r1
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	e00f      	b.n	80029fe <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029e8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80029f2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	3318      	adds	r3, #24
 80029f8:	011b      	lsls	r3, r3, #4
 80029fa:	440b      	add	r3, r1
 80029fc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6819      	ldr	r1, [r3, #0]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	3318      	adds	r3, #24
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	440b      	add	r3, r1
 8002a0e:	3304      	adds	r3, #4
 8002a10:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	7d1b      	ldrb	r3, [r3, #20]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d111      	bne.n	8002a3e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	3318      	adds	r3, #24
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	4413      	add	r3, r2
 8002a26:	3304      	adds	r3, #4
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	6811      	ldr	r1, [r2, #0]
 8002a2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	3318      	adds	r3, #24
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	440b      	add	r3, r1
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3307      	adds	r3, #7
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	061a      	lsls	r2, r3, #24
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3306      	adds	r3, #6
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	041b      	lsls	r3, r3, #16
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3305      	adds	r3, #5
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	3204      	adds	r2, #4
 8002a5e:	7812      	ldrb	r2, [r2, #0]
 8002a60:	4610      	mov	r0, r2
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	6811      	ldr	r1, [r2, #0]
 8002a66:	ea43 0200 	orr.w	r2, r3, r0
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	440b      	add	r3, r1
 8002a70:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002a74:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3303      	adds	r3, #3
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	061a      	lsls	r2, r3, #24
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3302      	adds	r3, #2
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	041b      	lsls	r3, r3, #16
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	021b      	lsls	r3, r3, #8
 8002a90:	4313      	orrs	r3, r2
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	7812      	ldrb	r2, [r2, #0]
 8002a96:	4610      	mov	r0, r2
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	6811      	ldr	r1, [r2, #0]
 8002a9c:	ea43 0200 	orr.w	r2, r3, r0
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	440b      	add	r3, r1
 8002aa6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002aaa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	3318      	adds	r3, #24
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	4413      	add	r3, r2
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	6811      	ldr	r1, [r2, #0]
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3318      	adds	r3, #24
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	440b      	add	r3, r1
 8002aca:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002acc:	2300      	movs	r3, #0
 8002ace:	e00e      	b.n	8002aee <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e006      	b.n	8002aee <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
  }
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3724      	adds	r7, #36	@ 0x24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002afa:	b480      	push	{r7}
 8002afc:	b087      	sub	sp, #28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b0e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b10:	7dfb      	ldrb	r3, [r7, #23]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d003      	beq.n	8002b1e <HAL_CAN_GetRxMessage+0x24>
 8002b16:	7dfb      	ldrb	r3, [r7, #23]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	f040 80f3 	bne.w	8002d04 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10e      	bne.n	8002b42 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d116      	bne.n	8002b60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e0e7      	b.n	8002d12 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d107      	bne.n	8002b60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0d8      	b.n	8002d12 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	331b      	adds	r3, #27
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	4413      	add	r3, r2
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0204 	and.w	r2, r3, #4
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10c      	bne.n	8002b98 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	331b      	adds	r3, #27
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	4413      	add	r3, r2
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	0d5b      	lsrs	r3, r3, #21
 8002b8e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	e00b      	b.n	8002bb0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	331b      	adds	r3, #27
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	4413      	add	r3, r2
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	08db      	lsrs	r3, r3, #3
 8002ba8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	331b      	adds	r3, #27
 8002bb8:	011b      	lsls	r3, r3, #4
 8002bba:	4413      	add	r3, r2
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0202 	and.w	r2, r3, #2
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	331b      	adds	r3, #27
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 020f 	and.w	r2, r3, #15
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	331b      	adds	r3, #27
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	4413      	add	r3, r2
 8002bea:	3304      	adds	r3, #4
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	331b      	adds	r3, #27
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	4413      	add	r3, r2
 8002c02:	3304      	adds	r3, #4
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	0c1b      	lsrs	r3, r3, #16
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	4413      	add	r3, r2
 8002c2e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	0a1a      	lsrs	r2, r3, #8
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	4413      	add	r3, r2
 8002c48:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	0c1a      	lsrs	r2, r3, #16
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	3302      	adds	r3, #2
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	4413      	add	r3, r2
 8002c62:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	0e1a      	lsrs	r2, r3, #24
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	3303      	adds	r3, #3
 8002c6e:	b2d2      	uxtb	r2, r2
 8002c70:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3304      	adds	r3, #4
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4413      	add	r3, r2
 8002c94:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0a1a      	lsrs	r2, r3, #8
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	3305      	adds	r3, #5
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	4413      	add	r3, r2
 8002cae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	0c1a      	lsrs	r2, r3, #16
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	3306      	adds	r3, #6
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	0e1a      	lsrs	r2, r3, #24
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	3307      	adds	r3, #7
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f042 0220 	orr.w	r2, r2, #32
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	e007      	b.n	8002d00 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0220 	orr.w	r2, r2, #32
 8002cfe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e006      	b.n	8002d12 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d08:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
  }
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	371c      	adds	r7, #28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b085      	sub	sp, #20
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
 8002d26:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d2e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d002      	beq.n	8002d3c <HAL_CAN_ActivateNotification+0x1e>
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d109      	bne.n	8002d50 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6959      	ldr	r1, [r3, #20]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e006      	b.n	8002d5e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
  }
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b08a      	sub	sp, #40	@ 0x28
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d72:	2300      	movs	r3, #0
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d07c      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d023      	beq.n	8002e02 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 f983 	bl	80030d8 <HAL_CAN_TxMailbox0CompleteCallback>
 8002dd2:	e016      	b.n	8002e02 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	f003 0304 	and.w	r3, r3, #4
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d004      	beq.n	8002de8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002de6:	e00c      	b.n	8002e02 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d004      	beq.n	8002dfc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002df8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dfa:	e002      	b.n	8002e02 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f989 	bl	8003114 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d024      	beq.n	8002e56 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e14:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f963 	bl	80030ec <HAL_CAN_TxMailbox1CompleteCallback>
 8002e26:	e016      	b.n	8002e56 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d004      	beq.n	8002e3c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e3a:	e00c      	b.n	8002e56 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d004      	beq.n	8002e50 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e4e:	e002      	b.n	8002e56 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f969 	bl	8003128 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d024      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002e68:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 f943 	bl	8003100 <HAL_CAN_TxMailbox2CompleteCallback>
 8002e7a:	e016      	b.n	8002eaa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d004      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e8e:	e00c      	b.n	8002eaa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d004      	beq.n	8002ea4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea2:	e002      	b.n	8002eaa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 f949 	bl	800313c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00c      	beq.n	8002ece <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 0310 	and.w	r3, r3, #16
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2210      	movs	r2, #16
 8002ecc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f003 0308 	and.w	r3, r3, #8
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f930 	bl	8003150 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d009      	beq.n	8002f0e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7fd ff0d 	bl	8000d28 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00c      	beq.n	8002f32 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f003 0310 	and.w	r3, r3, #16
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2210      	movs	r2, #16
 8002f30:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002f32:	6a3b      	ldr	r3, [r7, #32]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00b      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d006      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2208      	movs	r2, #8
 8002f4c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f912 	bl	8003178 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f54:	6a3b      	ldr	r3, [r7, #32]
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d009      	beq.n	8002f72 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	f003 0303 	and.w	r3, r3, #3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f000 f8f9 	bl	8003164 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00b      	beq.n	8002f94 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d006      	beq.n	8002f94 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2210      	movs	r2, #16
 8002f8c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f8fc 	bl	800318c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f94:	6a3b      	ldr	r3, [r7, #32]
 8002f96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00b      	beq.n	8002fb6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d006      	beq.n	8002fb6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2208      	movs	r2, #8
 8002fae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 f8f5 	bl	80031a0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002fb6:	6a3b      	ldr	r3, [r7, #32]
 8002fb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d07b      	beq.n	80030b8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d072      	beq.n	80030b0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fe6:	6a3b      	ldr	r3, [r7, #32]
 8002fe8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffc:	f043 0302 	orr.w	r3, r3, #2
 8003000:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003008:	2b00      	cmp	r3, #0
 800300a:	d008      	beq.n	800301e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	f043 0304 	orr.w	r3, r3, #4
 800301c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800301e:	6a3b      	ldr	r3, [r7, #32]
 8003020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003024:	2b00      	cmp	r3, #0
 8003026:	d043      	beq.n	80030b0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800302e:	2b00      	cmp	r3, #0
 8003030:	d03e      	beq.n	80030b0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003038:	2b60      	cmp	r3, #96	@ 0x60
 800303a:	d02b      	beq.n	8003094 <HAL_CAN_IRQHandler+0x32a>
 800303c:	2b60      	cmp	r3, #96	@ 0x60
 800303e:	d82e      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003040:	2b50      	cmp	r3, #80	@ 0x50
 8003042:	d022      	beq.n	800308a <HAL_CAN_IRQHandler+0x320>
 8003044:	2b50      	cmp	r3, #80	@ 0x50
 8003046:	d82a      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003048:	2b40      	cmp	r3, #64	@ 0x40
 800304a:	d019      	beq.n	8003080 <HAL_CAN_IRQHandler+0x316>
 800304c:	2b40      	cmp	r3, #64	@ 0x40
 800304e:	d826      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003050:	2b30      	cmp	r3, #48	@ 0x30
 8003052:	d010      	beq.n	8003076 <HAL_CAN_IRQHandler+0x30c>
 8003054:	2b30      	cmp	r3, #48	@ 0x30
 8003056:	d822      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003058:	2b10      	cmp	r3, #16
 800305a:	d002      	beq.n	8003062 <HAL_CAN_IRQHandler+0x2f8>
 800305c:	2b20      	cmp	r3, #32
 800305e:	d005      	beq.n	800306c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003060:	e01d      	b.n	800309e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	f043 0308 	orr.w	r3, r3, #8
 8003068:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800306a:	e019      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800306c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306e:	f043 0310 	orr.w	r3, r3, #16
 8003072:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003074:	e014      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	f043 0320 	orr.w	r3, r3, #32
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800307e:	e00f      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003086:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003088:	e00a      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003092:	e005      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003096:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800309a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800309c:	e000      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            break;
 800309e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699a      	ldr	r2, [r3, #24]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80030ae:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2204      	movs	r2, #4
 80030b6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d008      	beq.n	80030d0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c4:	431a      	orrs	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f872 	bl	80031b4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80030d0:	bf00      	nop
 80030d2:	3728      	adds	r7, #40	@ 0x28
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d8:	4b0c      	ldr	r3, [pc, #48]	@ (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031e4:	4013      	ands	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031fa:	4a04      	ldr	r2, [pc, #16]	@ (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	60d3      	str	r3, [r2, #12]
}
 8003200:	bf00      	nop
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003214:	4b04      	ldr	r3, [pc, #16]	@ (8003228 <__NVIC_GetPriorityGrouping+0x18>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	0a1b      	lsrs	r3, r3, #8
 800321a:	f003 0307 	and.w	r3, r3, #7
}
 800321e:	4618      	mov	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	db0b      	blt.n	8003256 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	f003 021f 	and.w	r2, r3, #31
 8003244:	4907      	ldr	r1, [pc, #28]	@ (8003264 <__NVIC_EnableIRQ+0x38>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2001      	movs	r0, #1
 800324e:	fa00 f202 	lsl.w	r2, r0, r2
 8003252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	e000e100 	.word	0xe000e100

08003268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	6039      	str	r1, [r7, #0]
 8003272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003278:	2b00      	cmp	r3, #0
 800327a:	db0a      	blt.n	8003292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	b2da      	uxtb	r2, r3
 8003280:	490c      	ldr	r1, [pc, #48]	@ (80032b4 <__NVIC_SetPriority+0x4c>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	0112      	lsls	r2, r2, #4
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	440b      	add	r3, r1
 800328c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003290:	e00a      	b.n	80032a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	b2da      	uxtb	r2, r3
 8003296:	4908      	ldr	r1, [pc, #32]	@ (80032b8 <__NVIC_SetPriority+0x50>)
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	3b04      	subs	r3, #4
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	440b      	add	r3, r1
 80032a6:	761a      	strb	r2, [r3, #24]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000e100 	.word	0xe000e100
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032bc:	b480      	push	{r7}
 80032be:	b089      	sub	sp, #36	@ 0x24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f1c3 0307 	rsb	r3, r3, #7
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	bf28      	it	cs
 80032da:	2304      	movcs	r3, #4
 80032dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3304      	adds	r3, #4
 80032e2:	2b06      	cmp	r3, #6
 80032e4:	d902      	bls.n	80032ec <NVIC_EncodePriority+0x30>
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3b03      	subs	r3, #3
 80032ea:	e000      	b.n	80032ee <NVIC_EncodePriority+0x32>
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f0:	f04f 32ff 	mov.w	r2, #4294967295
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	401a      	ands	r2, r3
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003304:	f04f 31ff 	mov.w	r1, #4294967295
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	43d9      	mvns	r1, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003314:	4313      	orrs	r3, r2
         );
}
 8003316:	4618      	mov	r0, r3
 8003318:	3724      	adds	r7, #36	@ 0x24
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3b01      	subs	r3, #1
 8003330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003334:	d301      	bcc.n	800333a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003336:	2301      	movs	r3, #1
 8003338:	e00f      	b.n	800335a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333a:	4a0a      	ldr	r2, [pc, #40]	@ (8003364 <SysTick_Config+0x40>)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3b01      	subs	r3, #1
 8003340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003342:	210f      	movs	r1, #15
 8003344:	f04f 30ff 	mov.w	r0, #4294967295
 8003348:	f7ff ff8e 	bl	8003268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800334c:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <SysTick_Config+0x40>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003352:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <SysTick_Config+0x40>)
 8003354:	2207      	movs	r2, #7
 8003356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	e000e010 	.word	0xe000e010

08003368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff ff29 	bl	80031c8 <__NVIC_SetPriorityGrouping>
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800337e:	b580      	push	{r7, lr}
 8003380:	b086      	sub	sp, #24
 8003382:	af00      	add	r7, sp, #0
 8003384:	4603      	mov	r3, r0
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	607a      	str	r2, [r7, #4]
 800338a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003390:	f7ff ff3e 	bl	8003210 <__NVIC_GetPriorityGrouping>
 8003394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	68b9      	ldr	r1, [r7, #8]
 800339a:	6978      	ldr	r0, [r7, #20]
 800339c:	f7ff ff8e 	bl	80032bc <NVIC_EncodePriority>
 80033a0:	4602      	mov	r2, r0
 80033a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ff5d 	bl	8003268 <__NVIC_SetPriority>
}
 80033ae:	bf00      	nop
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	4603      	mov	r3, r0
 80033be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff ff31 	bl	800322c <__NVIC_EnableIRQ>
}
 80033ca:	bf00      	nop
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b082      	sub	sp, #8
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7ff ffa2 	bl	8003324 <SysTick_Config>
 80033e0:	4603      	mov	r3, r0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b084      	sub	sp, #16
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033f8:	f7fe fc88 	bl	8001d0c <HAL_GetTick>
 80033fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d008      	beq.n	800341c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2280      	movs	r2, #128	@ 0x80
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e052      	b.n	80034c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0216 	bic.w	r2, r2, #22
 800342a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695a      	ldr	r2, [r3, #20]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800343a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	2b00      	cmp	r3, #0
 8003442:	d103      	bne.n	800344c <HAL_DMA_Abort+0x62>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0208 	bic.w	r2, r2, #8
 800345a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0201 	bic.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800346c:	e013      	b.n	8003496 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800346e:	f7fe fc4d 	bl	8001d0c <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b05      	cmp	r3, #5
 800347a:	d90c      	bls.n	8003496 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2220      	movs	r2, #32
 8003480:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2203      	movs	r2, #3
 8003486:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e015      	b.n	80034c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1e4      	bne.n	800346e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a8:	223f      	movs	r2, #63	@ 0x3f
 80034aa:	409a      	lsls	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d004      	beq.n	80034e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2280      	movs	r2, #128	@ 0x80
 80034e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e00c      	b.n	8003502 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2205      	movs	r2, #5
 80034ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 0201 	bic.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
	...

08003510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003510:	b480      	push	{r7}
 8003512:	b089      	sub	sp, #36	@ 0x24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003522:	2300      	movs	r3, #0
 8003524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	e16b      	b.n	8003804 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800352c:	2201      	movs	r2, #1
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	429a      	cmp	r2, r3
 8003546:	f040 815a 	bne.w	80037fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d005      	beq.n	8003562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800355e:	2b02      	cmp	r3, #2
 8003560:	d130      	bne.n	80035c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	2203      	movs	r2, #3
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003598:	2201      	movs	r2, #1
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f003 0201 	and.w	r2, r3, #1
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 0303 	and.w	r3, r3, #3
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d017      	beq.n	8003600 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	2203      	movs	r2, #3
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d123      	bne.n	8003654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	08da      	lsrs	r2, r3, #3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3208      	adds	r2, #8
 8003614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	220f      	movs	r2, #15
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	08da      	lsrs	r2, r3, #3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3208      	adds	r2, #8
 800364e:	69b9      	ldr	r1, [r7, #24]
 8003650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	2203      	movs	r2, #3
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4013      	ands	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4313      	orrs	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 80b4 	beq.w	80037fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	4b60      	ldr	r3, [pc, #384]	@ (800381c <HAL_GPIO_Init+0x30c>)
 800369c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369e:	4a5f      	ldr	r2, [pc, #380]	@ (800381c <HAL_GPIO_Init+0x30c>)
 80036a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036a6:	4b5d      	ldr	r3, [pc, #372]	@ (800381c <HAL_GPIO_Init+0x30c>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003820 <HAL_GPIO_Init+0x310>)
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	3302      	adds	r3, #2
 80036ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	220f      	movs	r2, #15
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a52      	ldr	r2, [pc, #328]	@ (8003824 <HAL_GPIO_Init+0x314>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d02b      	beq.n	8003736 <HAL_GPIO_Init+0x226>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a51      	ldr	r2, [pc, #324]	@ (8003828 <HAL_GPIO_Init+0x318>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d025      	beq.n	8003732 <HAL_GPIO_Init+0x222>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a50      	ldr	r2, [pc, #320]	@ (800382c <HAL_GPIO_Init+0x31c>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01f      	beq.n	800372e <HAL_GPIO_Init+0x21e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a4f      	ldr	r2, [pc, #316]	@ (8003830 <HAL_GPIO_Init+0x320>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d019      	beq.n	800372a <HAL_GPIO_Init+0x21a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a4e      	ldr	r2, [pc, #312]	@ (8003834 <HAL_GPIO_Init+0x324>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <HAL_GPIO_Init+0x216>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4d      	ldr	r2, [pc, #308]	@ (8003838 <HAL_GPIO_Init+0x328>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00d      	beq.n	8003722 <HAL_GPIO_Init+0x212>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a4c      	ldr	r2, [pc, #304]	@ (800383c <HAL_GPIO_Init+0x32c>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d007      	beq.n	800371e <HAL_GPIO_Init+0x20e>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4b      	ldr	r2, [pc, #300]	@ (8003840 <HAL_GPIO_Init+0x330>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d101      	bne.n	800371a <HAL_GPIO_Init+0x20a>
 8003716:	2307      	movs	r3, #7
 8003718:	e00e      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800371a:	2308      	movs	r3, #8
 800371c:	e00c      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800371e:	2306      	movs	r3, #6
 8003720:	e00a      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003722:	2305      	movs	r3, #5
 8003724:	e008      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003726:	2304      	movs	r3, #4
 8003728:	e006      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800372a:	2303      	movs	r3, #3
 800372c:	e004      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800372e:	2302      	movs	r3, #2
 8003730:	e002      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003736:	2300      	movs	r3, #0
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	f002 0203 	and.w	r2, r2, #3
 800373e:	0092      	lsls	r2, r2, #2
 8003740:	4093      	lsls	r3, r2
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003748:	4935      	ldr	r1, [pc, #212]	@ (8003820 <HAL_GPIO_Init+0x310>)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	089b      	lsrs	r3, r3, #2
 800374e:	3302      	adds	r3, #2
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003756:	4b3b      	ldr	r3, [pc, #236]	@ (8003844 <HAL_GPIO_Init+0x334>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	43db      	mvns	r3, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4013      	ands	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800377a:	4a32      	ldr	r2, [pc, #200]	@ (8003844 <HAL_GPIO_Init+0x334>)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003780:	4b30      	ldr	r3, [pc, #192]	@ (8003844 <HAL_GPIO_Init+0x334>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037a4:	4a27      	ldr	r2, [pc, #156]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037aa:	4b26      	ldr	r3, [pc, #152]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037f8:	4a12      	ldr	r2, [pc, #72]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3301      	adds	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	2b0f      	cmp	r3, #15
 8003808:	f67f ae90 	bls.w	800352c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	3724      	adds	r7, #36	@ 0x24
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40023800 	.word	0x40023800
 8003820:	40013800 	.word	0x40013800
 8003824:	40020000 	.word	0x40020000
 8003828:	40020400 	.word	0x40020400
 800382c:	40020800 	.word	0x40020800
 8003830:	40020c00 	.word	0x40020c00
 8003834:	40021000 	.word	0x40021000
 8003838:	40021400 	.word	0x40021400
 800383c:	40021800 	.word	0x40021800
 8003840:	40021c00 	.word	0x40021c00
 8003844:	40013c00 	.word	0x40013c00

08003848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	807b      	strh	r3, [r7, #2]
 8003854:	4613      	mov	r3, r2
 8003856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003858:	787b      	ldrb	r3, [r7, #1]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800385e:	887a      	ldrh	r2, [r7, #2]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003864:	e003      	b.n	800386e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003866:	887b      	ldrh	r3, [r7, #2]
 8003868:	041a      	lsls	r2, r3, #16
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	619a      	str	r2, [r3, #24]
}
 800386e:	bf00      	nop
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
	...

0800387c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003886:	4b08      	ldr	r3, [pc, #32]	@ (80038a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003888:	695a      	ldr	r2, [r3, #20]
 800388a:	88fb      	ldrh	r3, [r7, #6]
 800388c:	4013      	ands	r3, r2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d006      	beq.n	80038a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003892:	4a05      	ldr	r2, [pc, #20]	@ (80038a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003894:	88fb      	ldrh	r3, [r7, #6]
 8003896:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	4618      	mov	r0, r3
 800389c:	f7fd fb00 	bl	8000ea0 <HAL_GPIO_EXTI_Callback>
  }
}
 80038a0:	bf00      	nop
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40013c00 	.word	0x40013c00

080038ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e267      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d075      	beq.n	80039b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038ca:	4b88      	ldr	r3, [pc, #544]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d00c      	beq.n	80038f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038d6:	4b85      	ldr	r3, [pc, #532]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038de:	2b08      	cmp	r3, #8
 80038e0:	d112      	bne.n	8003908 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038e2:	4b82      	ldr	r3, [pc, #520]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038ee:	d10b      	bne.n	8003908 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f0:	4b7e      	ldr	r3, [pc, #504]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d05b      	beq.n	80039b4 <HAL_RCC_OscConfig+0x108>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d157      	bne.n	80039b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e242      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003910:	d106      	bne.n	8003920 <HAL_RCC_OscConfig+0x74>
 8003912:	4b76      	ldr	r3, [pc, #472]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a75      	ldr	r2, [pc, #468]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e01d      	b.n	800395c <HAL_RCC_OscConfig+0xb0>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003928:	d10c      	bne.n	8003944 <HAL_RCC_OscConfig+0x98>
 800392a:	4b70      	ldr	r3, [pc, #448]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a6f      	ldr	r2, [pc, #444]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003930:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	4b6d      	ldr	r3, [pc, #436]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a6c      	ldr	r2, [pc, #432]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e00b      	b.n	800395c <HAL_RCC_OscConfig+0xb0>
 8003944:	4b69      	ldr	r3, [pc, #420]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a68      	ldr	r2, [pc, #416]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 800394a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	4b66      	ldr	r3, [pc, #408]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a65      	ldr	r2, [pc, #404]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003956:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800395a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d013      	beq.n	800398c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003964:	f7fe f9d2 	bl	8001d0c <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800396c:	f7fe f9ce 	bl	8001d0c <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b64      	cmp	r3, #100	@ 0x64
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e207      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	4b5b      	ldr	r3, [pc, #364]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0xc0>
 800398a:	e014      	b.n	80039b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398c:	f7fe f9be 	bl	8001d0c <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003994:	f7fe f9ba 	bl	8001d0c <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	@ 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e1f3      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	4b51      	ldr	r3, [pc, #324]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0xe8>
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d063      	beq.n	8003a8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039c2:	4b4a      	ldr	r3, [pc, #296]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ce:	4b47      	ldr	r3, [pc, #284]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d11c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039da:	4b44      	ldr	r3, [pc, #272]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d116      	bne.n	8003a14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e6:	4b41      	ldr	r3, [pc, #260]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_RCC_OscConfig+0x152>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e1c7      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fe:	4b3b      	ldr	r3, [pc, #236]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4937      	ldr	r1, [pc, #220]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a12:	e03a      	b.n	8003a8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d020      	beq.n	8003a5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1c:	4b34      	ldr	r3, [pc, #208]	@ (8003af0 <HAL_RCC_OscConfig+0x244>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a22:	f7fe f973 	bl	8001d0c <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a2a:	f7fe f96f 	bl	8001d0c <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e1a8      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a48:	4b28      	ldr	r3, [pc, #160]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4925      	ldr	r1, [pc, #148]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]
 8003a5c:	e015      	b.n	8003a8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a5e:	4b24      	ldr	r3, [pc, #144]	@ (8003af0 <HAL_RCC_OscConfig+0x244>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fe f952 	bl	8001d0c <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a6c:	f7fe f94e 	bl	8001d0c <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e187      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d036      	beq.n	8003b04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d016      	beq.n	8003acc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a9e:	4b15      	ldr	r3, [pc, #84]	@ (8003af4 <HAL_RCC_OscConfig+0x248>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa4:	f7fe f932 	bl	8001d0c <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aac:	f7fe f92e 	bl	8001d0c <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e167      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abe:	4b0b      	ldr	r3, [pc, #44]	@ (8003aec <HAL_RCC_OscConfig+0x240>)
 8003ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x200>
 8003aca:	e01b      	b.n	8003b04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003acc:	4b09      	ldr	r3, [pc, #36]	@ (8003af4 <HAL_RCC_OscConfig+0x248>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad2:	f7fe f91b 	bl	8001d0c <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ad8:	e00e      	b.n	8003af8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ada:	f7fe f917 	bl	8001d0c <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d907      	bls.n	8003af8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e150      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
 8003aec:	40023800 	.word	0x40023800
 8003af0:	42470000 	.word	0x42470000
 8003af4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af8:	4b88      	ldr	r3, [pc, #544]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003afa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1ea      	bne.n	8003ada <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 8097 	beq.w	8003c40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b12:	2300      	movs	r3, #0
 8003b14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b16:	4b81      	ldr	r3, [pc, #516]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10f      	bne.n	8003b42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b22:	2300      	movs	r3, #0
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	4b7d      	ldr	r3, [pc, #500]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b32:	4b7a      	ldr	r3, [pc, #488]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b3a:	60bb      	str	r3, [r7, #8]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b42:	4b77      	ldr	r3, [pc, #476]	@ (8003d20 <HAL_RCC_OscConfig+0x474>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d118      	bne.n	8003b80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b4e:	4b74      	ldr	r3, [pc, #464]	@ (8003d20 <HAL_RCC_OscConfig+0x474>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a73      	ldr	r2, [pc, #460]	@ (8003d20 <HAL_RCC_OscConfig+0x474>)
 8003b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b5a:	f7fe f8d7 	bl	8001d0c <HAL_GetTick>
 8003b5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b60:	e008      	b.n	8003b74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b62:	f7fe f8d3 	bl	8001d0c <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d901      	bls.n	8003b74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e10c      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b74:	4b6a      	ldr	r3, [pc, #424]	@ (8003d20 <HAL_RCC_OscConfig+0x474>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d0f0      	beq.n	8003b62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d106      	bne.n	8003b96 <HAL_RCC_OscConfig+0x2ea>
 8003b88:	4b64      	ldr	r3, [pc, #400]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8c:	4a63      	ldr	r2, [pc, #396]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003b8e:	f043 0301 	orr.w	r3, r3, #1
 8003b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b94:	e01c      	b.n	8003bd0 <HAL_RCC_OscConfig+0x324>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b05      	cmp	r3, #5
 8003b9c:	d10c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x30c>
 8003b9e:	4b5f      	ldr	r3, [pc, #380]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba2:	4a5e      	ldr	r2, [pc, #376]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003ba4:	f043 0304 	orr.w	r3, r3, #4
 8003ba8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003baa:	4b5c      	ldr	r3, [pc, #368]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bae:	4a5b      	ldr	r2, [pc, #364]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bb0:	f043 0301 	orr.w	r3, r3, #1
 8003bb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb6:	e00b      	b.n	8003bd0 <HAL_RCC_OscConfig+0x324>
 8003bb8:	4b58      	ldr	r3, [pc, #352]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bbc:	4a57      	ldr	r2, [pc, #348]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bbe:	f023 0301 	bic.w	r3, r3, #1
 8003bc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc4:	4b55      	ldr	r3, [pc, #340]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc8:	4a54      	ldr	r2, [pc, #336]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bca:	f023 0304 	bic.w	r3, r3, #4
 8003bce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d015      	beq.n	8003c04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd8:	f7fe f898 	bl	8001d0c <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bde:	e00a      	b.n	8003bf6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be0:	f7fe f894 	bl	8001d0c <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e0cb      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf6:	4b49      	ldr	r3, [pc, #292]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0ee      	beq.n	8003be0 <HAL_RCC_OscConfig+0x334>
 8003c02:	e014      	b.n	8003c2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c04:	f7fe f882 	bl	8001d0c <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c0a:	e00a      	b.n	8003c22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c0c:	f7fe f87e 	bl	8001d0c <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e0b5      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c22:	4b3e      	ldr	r3, [pc, #248]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1ee      	bne.n	8003c0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c2e:	7dfb      	ldrb	r3, [r7, #23]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d105      	bne.n	8003c40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c34:	4b39      	ldr	r3, [pc, #228]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c38:	4a38      	ldr	r2, [pc, #224]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003c3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f000 80a1 	beq.w	8003d8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c4a:	4b34      	ldr	r3, [pc, #208]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 030c 	and.w	r3, r3, #12
 8003c52:	2b08      	cmp	r3, #8
 8003c54:	d05c      	beq.n	8003d10 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d141      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5e:	4b31      	ldr	r3, [pc, #196]	@ (8003d24 <HAL_RCC_OscConfig+0x478>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c64:	f7fe f852 	bl	8001d0c <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c6c:	f7fe f84e 	bl	8001d0c <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e087      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c7e:	4b27      	ldr	r3, [pc, #156]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f0      	bne.n	8003c6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	69da      	ldr	r2, [r3, #28]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c98:	019b      	lsls	r3, r3, #6
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca0:	085b      	lsrs	r3, r3, #1
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	041b      	lsls	r3, r3, #16
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cac:	061b      	lsls	r3, r3, #24
 8003cae:	491b      	ldr	r1, [pc, #108]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d24 <HAL_RCC_OscConfig+0x478>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cba:	f7fe f827 	bl	8001d0c <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc0:	e008      	b.n	8003cd4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cc2:	f7fe f823 	bl	8001d0c <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e05c      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cd4:	4b11      	ldr	r3, [pc, #68]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0f0      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x416>
 8003ce0:	e054      	b.n	8003d8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce2:	4b10      	ldr	r3, [pc, #64]	@ (8003d24 <HAL_RCC_OscConfig+0x478>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce8:	f7fe f810 	bl	8001d0c <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cf0:	f7fe f80c 	bl	8001d0c <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e045      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d02:	4b06      	ldr	r3, [pc, #24]	@ (8003d1c <HAL_RCC_OscConfig+0x470>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1f0      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x444>
 8003d0e:	e03d      	b.n	8003d8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d107      	bne.n	8003d28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e038      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	40007000 	.word	0x40007000
 8003d24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d28:	4b1b      	ldr	r3, [pc, #108]	@ (8003d98 <HAL_RCC_OscConfig+0x4ec>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d028      	beq.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d121      	bne.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d11a      	bne.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d58:	4013      	ands	r3, r2
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d111      	bne.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6e:	085b      	lsrs	r3, r3, #1
 8003d70:	3b01      	subs	r3, #1
 8003d72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d107      	bne.n	8003d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e000      	b.n	8003d8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3718      	adds	r7, #24
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40023800 	.word	0x40023800

08003d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d101      	bne.n	8003db0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e0cc      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003db0:	4b68      	ldr	r3, [pc, #416]	@ (8003f54 <HAL_RCC_ClockConfig+0x1b8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d90c      	bls.n	8003dd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dbe:	4b65      	ldr	r3, [pc, #404]	@ (8003f54 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dc6:	4b63      	ldr	r3, [pc, #396]	@ (8003f54 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0b8      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d020      	beq.n	8003e26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0304 	and.w	r3, r3, #4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d005      	beq.n	8003dfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003df0:	4b59      	ldr	r3, [pc, #356]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	4a58      	ldr	r2, [pc, #352]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0308 	and.w	r3, r3, #8
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e08:	4b53      	ldr	r3, [pc, #332]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	4a52      	ldr	r2, [pc, #328]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e14:	4b50      	ldr	r3, [pc, #320]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	494d      	ldr	r1, [pc, #308]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d044      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d107      	bne.n	8003e4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3a:	4b47      	ldr	r3, [pc, #284]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d119      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e07f      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d003      	beq.n	8003e5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	d107      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e5a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d109      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e06f      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e067      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e7a:	4b37      	ldr	r3, [pc, #220]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f023 0203 	bic.w	r2, r3, #3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	4934      	ldr	r1, [pc, #208]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e8c:	f7fd ff3e 	bl	8001d0c <HAL_GetTick>
 8003e90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e92:	e00a      	b.n	8003eaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e94:	f7fd ff3a 	bl	8001d0c <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e04f      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	f003 020c 	and.w	r2, r3, #12
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d1eb      	bne.n	8003e94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ebc:	4b25      	ldr	r3, [pc, #148]	@ (8003f54 <HAL_RCC_ClockConfig+0x1b8>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	683a      	ldr	r2, [r7, #0]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d20c      	bcs.n	8003ee4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eca:	4b22      	ldr	r3, [pc, #136]	@ (8003f54 <HAL_RCC_ClockConfig+0x1b8>)
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ed2:	4b20      	ldr	r3, [pc, #128]	@ (8003f54 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0307 	and.w	r3, r3, #7
 8003eda:	683a      	ldr	r2, [r7, #0]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d001      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e032      	b.n	8003f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0304 	and.w	r3, r3, #4
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d008      	beq.n	8003f02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ef0:	4b19      	ldr	r3, [pc, #100]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	4916      	ldr	r1, [pc, #88]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d009      	beq.n	8003f22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f0e:	4b12      	ldr	r3, [pc, #72]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	490e      	ldr	r1, [pc, #56]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f22:	f000 f821 	bl	8003f68 <HAL_RCC_GetSysClockFreq>
 8003f26:	4602      	mov	r2, r0
 8003f28:	4b0b      	ldr	r3, [pc, #44]	@ (8003f58 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	091b      	lsrs	r3, r3, #4
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	490a      	ldr	r1, [pc, #40]	@ (8003f5c <HAL_RCC_ClockConfig+0x1c0>)
 8003f34:	5ccb      	ldrb	r3, [r1, r3]
 8003f36:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3a:	4a09      	ldr	r2, [pc, #36]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f3e:	4b09      	ldr	r3, [pc, #36]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fd fe9e 	bl	8001c84 <HAL_InitTick>

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40023c00 	.word	0x40023c00
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	08005c6c 	.word	0x08005c6c
 8003f60:	20000008 	.word	0x20000008
 8003f64:	2000000c 	.word	0x2000000c

08003f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f6c:	b094      	sub	sp, #80	@ 0x50
 8003f6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f70:	2300      	movs	r3, #0
 8003f72:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f74:	2300      	movs	r3, #0
 8003f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f78:	2300      	movs	r3, #0
 8003f7a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f80:	4b79      	ldr	r3, [pc, #484]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f003 030c 	and.w	r3, r3, #12
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d00d      	beq.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x40>
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	f200 80e1 	bhi.w	8004154 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <HAL_RCC_GetSysClockFreq+0x34>
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	d003      	beq.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f9a:	e0db      	b.n	8004154 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f9c:	4b73      	ldr	r3, [pc, #460]	@ (800416c <HAL_RCC_GetSysClockFreq+0x204>)
 8003f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003fa0:	e0db      	b.n	800415a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fa2:	4b73      	ldr	r3, [pc, #460]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x208>)
 8003fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fa6:	e0d8      	b.n	800415a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x200>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fb0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d063      	beq.n	8004086 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fbe:	4b6a      	ldr	r3, [pc, #424]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	099b      	lsrs	r3, r3, #6
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fd6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fda:	4622      	mov	r2, r4
 8003fdc:	462b      	mov	r3, r5
 8003fde:	f04f 0000 	mov.w	r0, #0
 8003fe2:	f04f 0100 	mov.w	r1, #0
 8003fe6:	0159      	lsls	r1, r3, #5
 8003fe8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fec:	0150      	lsls	r0, r2, #5
 8003fee:	4602      	mov	r2, r0
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	4621      	mov	r1, r4
 8003ff4:	1a51      	subs	r1, r2, r1
 8003ff6:	6139      	str	r1, [r7, #16]
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	eb63 0301 	sbc.w	r3, r3, r1
 8003ffe:	617b      	str	r3, [r7, #20]
 8004000:	f04f 0200 	mov.w	r2, #0
 8004004:	f04f 0300 	mov.w	r3, #0
 8004008:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800400c:	4659      	mov	r1, fp
 800400e:	018b      	lsls	r3, r1, #6
 8004010:	4651      	mov	r1, sl
 8004012:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004016:	4651      	mov	r1, sl
 8004018:	018a      	lsls	r2, r1, #6
 800401a:	4651      	mov	r1, sl
 800401c:	ebb2 0801 	subs.w	r8, r2, r1
 8004020:	4659      	mov	r1, fp
 8004022:	eb63 0901 	sbc.w	r9, r3, r1
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	f04f 0300 	mov.w	r3, #0
 800402e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004032:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004036:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800403a:	4690      	mov	r8, r2
 800403c:	4699      	mov	r9, r3
 800403e:	4623      	mov	r3, r4
 8004040:	eb18 0303 	adds.w	r3, r8, r3
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	462b      	mov	r3, r5
 8004048:	eb49 0303 	adc.w	r3, r9, r3
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	f04f 0300 	mov.w	r3, #0
 8004056:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800405a:	4629      	mov	r1, r5
 800405c:	024b      	lsls	r3, r1, #9
 800405e:	4621      	mov	r1, r4
 8004060:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004064:	4621      	mov	r1, r4
 8004066:	024a      	lsls	r2, r1, #9
 8004068:	4610      	mov	r0, r2
 800406a:	4619      	mov	r1, r3
 800406c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800406e:	2200      	movs	r2, #0
 8004070:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004072:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004074:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004078:	f7fc f8fa 	bl	8000270 <__aeabi_uldivmod>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	4613      	mov	r3, r2
 8004082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004084:	e058      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004086:	4b38      	ldr	r3, [pc, #224]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x200>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	099b      	lsrs	r3, r3, #6
 800408c:	2200      	movs	r2, #0
 800408e:	4618      	mov	r0, r3
 8004090:	4611      	mov	r1, r2
 8004092:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004096:	623b      	str	r3, [r7, #32]
 8004098:	2300      	movs	r3, #0
 800409a:	627b      	str	r3, [r7, #36]	@ 0x24
 800409c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040a0:	4642      	mov	r2, r8
 80040a2:	464b      	mov	r3, r9
 80040a4:	f04f 0000 	mov.w	r0, #0
 80040a8:	f04f 0100 	mov.w	r1, #0
 80040ac:	0159      	lsls	r1, r3, #5
 80040ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040b2:	0150      	lsls	r0, r2, #5
 80040b4:	4602      	mov	r2, r0
 80040b6:	460b      	mov	r3, r1
 80040b8:	4641      	mov	r1, r8
 80040ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80040be:	4649      	mov	r1, r9
 80040c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040c4:	f04f 0200 	mov.w	r2, #0
 80040c8:	f04f 0300 	mov.w	r3, #0
 80040cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040d8:	ebb2 040a 	subs.w	r4, r2, sl
 80040dc:	eb63 050b 	sbc.w	r5, r3, fp
 80040e0:	f04f 0200 	mov.w	r2, #0
 80040e4:	f04f 0300 	mov.w	r3, #0
 80040e8:	00eb      	lsls	r3, r5, #3
 80040ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ee:	00e2      	lsls	r2, r4, #3
 80040f0:	4614      	mov	r4, r2
 80040f2:	461d      	mov	r5, r3
 80040f4:	4643      	mov	r3, r8
 80040f6:	18e3      	adds	r3, r4, r3
 80040f8:	603b      	str	r3, [r7, #0]
 80040fa:	464b      	mov	r3, r9
 80040fc:	eb45 0303 	adc.w	r3, r5, r3
 8004100:	607b      	str	r3, [r7, #4]
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	f04f 0300 	mov.w	r3, #0
 800410a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800410e:	4629      	mov	r1, r5
 8004110:	028b      	lsls	r3, r1, #10
 8004112:	4621      	mov	r1, r4
 8004114:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004118:	4621      	mov	r1, r4
 800411a:	028a      	lsls	r2, r1, #10
 800411c:	4610      	mov	r0, r2
 800411e:	4619      	mov	r1, r3
 8004120:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004122:	2200      	movs	r2, #0
 8004124:	61bb      	str	r3, [r7, #24]
 8004126:	61fa      	str	r2, [r7, #28]
 8004128:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800412c:	f7fc f8a0 	bl	8000270 <__aeabi_uldivmod>
 8004130:	4602      	mov	r2, r0
 8004132:	460b      	mov	r3, r1
 8004134:	4613      	mov	r3, r2
 8004136:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004138:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x200>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	0c1b      	lsrs	r3, r3, #16
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	3301      	adds	r3, #1
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004148:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800414a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800414c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004150:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004152:	e002      	b.n	800415a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004154:	4b05      	ldr	r3, [pc, #20]	@ (800416c <HAL_RCC_GetSysClockFreq+0x204>)
 8004156:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004158:	bf00      	nop
    }
  }
  return sysclockfreq;
 800415a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800415c:	4618      	mov	r0, r3
 800415e:	3750      	adds	r7, #80	@ 0x50
 8004160:	46bd      	mov	sp, r7
 8004162:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004166:	bf00      	nop
 8004168:	40023800 	.word	0x40023800
 800416c:	00f42400 	.word	0x00f42400
 8004170:	007a1200 	.word	0x007a1200

08004174 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004178:	4b03      	ldr	r3, [pc, #12]	@ (8004188 <HAL_RCC_GetHCLKFreq+0x14>)
 800417a:	681b      	ldr	r3, [r3, #0]
}
 800417c:	4618      	mov	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20000008 	.word	0x20000008

0800418c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004190:	f7ff fff0 	bl	8004174 <HAL_RCC_GetHCLKFreq>
 8004194:	4602      	mov	r2, r0
 8004196:	4b05      	ldr	r3, [pc, #20]	@ (80041ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	0a9b      	lsrs	r3, r3, #10
 800419c:	f003 0307 	and.w	r3, r3, #7
 80041a0:	4903      	ldr	r1, [pc, #12]	@ (80041b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041a2:	5ccb      	ldrb	r3, [r1, r3]
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40023800 	.word	0x40023800
 80041b0:	08005c7c 	.word	0x08005c7c

080041b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041b8:	f7ff ffdc 	bl	8004174 <HAL_RCC_GetHCLKFreq>
 80041bc:	4602      	mov	r2, r0
 80041be:	4b05      	ldr	r3, [pc, #20]	@ (80041d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	0b5b      	lsrs	r3, r3, #13
 80041c4:	f003 0307 	and.w	r3, r3, #7
 80041c8:	4903      	ldr	r1, [pc, #12]	@ (80041d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ca:	5ccb      	ldrb	r3, [r1, r3]
 80041cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40023800 	.word	0x40023800
 80041d8:	08005c7c 	.word	0x08005c7c

080041dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d101      	bne.n	80041ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e03f      	b.n	800426e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d106      	bne.n	8004208 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7fd fbf6 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2224      	movs	r2, #36	@ 0x24
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68da      	ldr	r2, [r3, #12]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800421e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 fddf 	bl	8004de4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004234:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695a      	ldr	r2, [r3, #20]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004244:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68da      	ldr	r2, [r3, #12]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004254:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2220      	movs	r2, #32
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b08a      	sub	sp, #40	@ 0x28
 800427a:	af02      	add	r7, sp, #8
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	603b      	str	r3, [r7, #0]
 8004282:	4613      	mov	r3, r2
 8004284:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b20      	cmp	r3, #32
 8004294:	d17c      	bne.n	8004390 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d002      	beq.n	80042a2 <HAL_UART_Transmit+0x2c>
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e075      	b.n	8004392 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d101      	bne.n	80042b4 <HAL_UART_Transmit+0x3e>
 80042b0:	2302      	movs	r3, #2
 80042b2:	e06e      	b.n	8004392 <HAL_UART_Transmit+0x11c>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2221      	movs	r2, #33	@ 0x21
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042ca:	f7fd fd1f 	bl	8001d0c <HAL_GetTick>
 80042ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	88fa      	ldrh	r2, [r7, #6]
 80042d4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	88fa      	ldrh	r2, [r7, #6]
 80042da:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e4:	d108      	bne.n	80042f8 <HAL_UART_Transmit+0x82>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d104      	bne.n	80042f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	61bb      	str	r3, [r7, #24]
 80042f6:	e003      	b.n	8004300 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8004308:	e02a      	b.n	8004360 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	9300      	str	r3, [sp, #0]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2200      	movs	r2, #0
 8004312:	2180      	movs	r1, #128	@ 0x80
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 fb1f 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d001      	beq.n	8004324 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e036      	b.n	8004392 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10b      	bne.n	8004342 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004338:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	3302      	adds	r3, #2
 800433e:	61bb      	str	r3, [r7, #24]
 8004340:	e007      	b.n	8004352 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	781a      	ldrb	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	3301      	adds	r3, #1
 8004350:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004356:	b29b      	uxth	r3, r3
 8004358:	3b01      	subs	r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004364:	b29b      	uxth	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1cf      	bne.n	800430a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2200      	movs	r2, #0
 8004372:	2140      	movs	r1, #64	@ 0x40
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 faef 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d001      	beq.n	8004384 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e006      	b.n	8004392 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2220      	movs	r2, #32
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	e000      	b.n	8004392 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004390:	2302      	movs	r3, #2
  }
}
 8004392:	4618      	mov	r0, r3
 8004394:	3720      	adds	r7, #32
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	4613      	mov	r3, r2
 80043a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d11d      	bne.n	80043f0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <HAL_UART_Receive_IT+0x26>
 80043ba:	88fb      	ldrh	r3, [r7, #6]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e016      	b.n	80043f2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d101      	bne.n	80043d2 <HAL_UART_Receive_IT+0x38>
 80043ce:	2302      	movs	r3, #2
 80043d0:	e00f      	b.n	80043f2 <HAL_UART_Receive_IT+0x58>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	461a      	mov	r2, r3
 80043e4:	68b9      	ldr	r1, [r7, #8]
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 fb24 	bl	8004a34 <UART_Start_Receive_IT>
 80043ec:	4603      	mov	r3, r0
 80043ee:	e000      	b.n	80043f2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80043f0:	2302      	movs	r3, #2
  }
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b0ba      	sub	sp, #232	@ 0xe8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004422:	2300      	movs	r3, #0
 8004424:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004428:	2300      	movs	r3, #0
 800442a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800442e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004432:	f003 030f 	and.w	r3, r3, #15
 8004436:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800443a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10f      	bne.n	8004462 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004446:	f003 0320 	and.w	r3, r3, #32
 800444a:	2b00      	cmp	r3, #0
 800444c:	d009      	beq.n	8004462 <HAL_UART_IRQHandler+0x66>
 800444e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004452:	f003 0320 	and.w	r3, r3, #32
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 fc07 	bl	8004c6e <UART_Receive_IT>
      return;
 8004460:	e256      	b.n	8004910 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004462:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 80de 	beq.w	8004628 <HAL_UART_IRQHandler+0x22c>
 800446c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b00      	cmp	r3, #0
 8004476:	d106      	bne.n	8004486 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800447c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 80d1 	beq.w	8004628 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00b      	beq.n	80044aa <HAL_UART_IRQHandler+0xae>
 8004492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800449a:	2b00      	cmp	r3, #0
 800449c:	d005      	beq.n	80044aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	f043 0201 	orr.w	r2, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ae:	f003 0304 	and.w	r3, r3, #4
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00b      	beq.n	80044ce <HAL_UART_IRQHandler+0xd2>
 80044b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d005      	beq.n	80044ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c6:	f043 0202 	orr.w	r2, r3, #2
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00b      	beq.n	80044f2 <HAL_UART_IRQHandler+0xf6>
 80044da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d005      	beq.n	80044f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f043 0204 	orr.w	r2, r3, #4
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d011      	beq.n	8004522 <HAL_UART_IRQHandler+0x126>
 80044fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004502:	f003 0320 	and.w	r3, r3, #32
 8004506:	2b00      	cmp	r3, #0
 8004508:	d105      	bne.n	8004516 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800450a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d005      	beq.n	8004522 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451a:	f043 0208 	orr.w	r2, r3, #8
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004526:	2b00      	cmp	r3, #0
 8004528:	f000 81ed 	beq.w	8004906 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800452c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <HAL_UART_IRQHandler+0x14e>
 8004538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fb92 	bl	8004c6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004554:	2b40      	cmp	r3, #64	@ 0x40
 8004556:	bf0c      	ite	eq
 8004558:	2301      	moveq	r3, #1
 800455a:	2300      	movne	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d103      	bne.n	8004576 <HAL_UART_IRQHandler+0x17a>
 800456e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004572:	2b00      	cmp	r3, #0
 8004574:	d04f      	beq.n	8004616 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fa9a 	bl	8004ab0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004586:	2b40      	cmp	r3, #64	@ 0x40
 8004588:	d141      	bne.n	800460e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	3314      	adds	r3, #20
 8004590:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004594:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004598:	e853 3f00 	ldrex	r3, [r3]
 800459c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80045a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	3314      	adds	r3, #20
 80045b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80045b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80045ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80045c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80045c6:	e841 2300 	strex	r3, r2, [r1]
 80045ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80045ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1d9      	bne.n	800458a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d013      	beq.n	8004606 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e2:	4a7d      	ldr	r2, [pc, #500]	@ (80047d8 <HAL_UART_IRQHandler+0x3dc>)
 80045e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fe ff6d 	bl	80034ca <HAL_DMA_Abort_IT>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d016      	beq.n	8004624 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004600:	4610      	mov	r0, r2
 8004602:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004604:	e00e      	b.n	8004624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f990 	bl	800492c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800460c:	e00a      	b.n	8004624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 f98c 	bl	800492c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004614:	e006      	b.n	8004624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f988 	bl	800492c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8004622:	e170      	b.n	8004906 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004624:	bf00      	nop
    return;
 8004626:	e16e      	b.n	8004906 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462c:	2b01      	cmp	r3, #1
 800462e:	f040 814a 	bne.w	80048c6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004636:	f003 0310 	and.w	r3, r3, #16
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 8143 	beq.w	80048c6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004644:	f003 0310 	and.w	r3, r3, #16
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 813c 	beq.w	80048c6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800464e:	2300      	movs	r3, #0
 8004650:	60bb      	str	r3, [r7, #8]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60bb      	str	r3, [r7, #8]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800466e:	2b40      	cmp	r3, #64	@ 0x40
 8004670:	f040 80b4 	bne.w	80047dc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004680:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 8140 	beq.w	800490a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800468e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004692:	429a      	cmp	r2, r3
 8004694:	f080 8139 	bcs.w	800490a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800469e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046aa:	f000 8088 	beq.w	80047be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	330c      	adds	r3, #12
 80046b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046bc:	e853 3f00 	ldrex	r3, [r3]
 80046c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80046c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	330c      	adds	r3, #12
 80046d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80046da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046ea:	e841 2300 	strex	r3, r2, [r1]
 80046ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1d9      	bne.n	80046ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3314      	adds	r3, #20
 8004700:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004702:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004704:	e853 3f00 	ldrex	r3, [r3]
 8004708:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800470a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800470c:	f023 0301 	bic.w	r3, r3, #1
 8004710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	3314      	adds	r3, #20
 800471a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800471e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004722:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004724:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004726:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800472a:	e841 2300 	strex	r3, r2, [r1]
 800472e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004730:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1e1      	bne.n	80046fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	3314      	adds	r3, #20
 800473c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004740:	e853 3f00 	ldrex	r3, [r3]
 8004744:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800474c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3314      	adds	r3, #20
 8004756:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800475a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800475c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004762:	e841 2300 	strex	r3, r2, [r1]
 8004766:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004768:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1e3      	bne.n	8004736 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	330c      	adds	r3, #12
 8004782:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004786:	e853 3f00 	ldrex	r3, [r3]
 800478a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800478c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800478e:	f023 0310 	bic.w	r3, r3, #16
 8004792:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	330c      	adds	r3, #12
 800479c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80047a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80047a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047a8:	e841 2300 	strex	r3, r2, [r1]
 80047ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80047ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e3      	bne.n	800477c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7fe fe16 	bl	80033ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f8b6 	bl	8004940 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80047d4:	e099      	b.n	800490a <HAL_UART_IRQHandler+0x50e>
 80047d6:	bf00      	nop
 80047d8:	08004b77 	.word	0x08004b77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 808b 	beq.w	800490e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80047f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 8086 	beq.w	800490e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004814:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004818:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	330c      	adds	r3, #12
 8004822:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004826:	647a      	str	r2, [r7, #68]	@ 0x44
 8004828:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800482c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e3      	bne.n	8004802 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	e853 3f00 	ldrex	r3, [r3]
 8004848:	623b      	str	r3, [r7, #32]
   return(result);
 800484a:	6a3b      	ldr	r3, [r7, #32]
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3314      	adds	r3, #20
 800485a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800485e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004866:	e841 2300 	strex	r3, r2, [r1]
 800486a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800486c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1e3      	bne.n	800483a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2220      	movs	r2, #32
 8004876:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	330c      	adds	r3, #12
 8004886:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	e853 3f00 	ldrex	r3, [r3]
 800488e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 0310 	bic.w	r3, r3, #16
 8004896:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	330c      	adds	r3, #12
 80048a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80048a4:	61fa      	str	r2, [r7, #28]
 80048a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a8:	69b9      	ldr	r1, [r7, #24]
 80048aa:	69fa      	ldr	r2, [r7, #28]
 80048ac:	e841 2300 	strex	r3, r2, [r1]
 80048b0:	617b      	str	r3, [r7, #20]
   return(result);
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e3      	bne.n	8004880 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048bc:	4619      	mov	r1, r3
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f83e 	bl	8004940 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80048c4:	e023      	b.n	800490e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d009      	beq.n	80048e6 <HAL_UART_IRQHandler+0x4ea>
 80048d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 f95d 	bl	8004b9e <UART_Transmit_IT>
    return;
 80048e4:	e014      	b.n	8004910 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00e      	beq.n	8004910 <HAL_UART_IRQHandler+0x514>
 80048f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d008      	beq.n	8004910 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f99d 	bl	8004c3e <UART_EndTransmit_IT>
    return;
 8004904:	e004      	b.n	8004910 <HAL_UART_IRQHandler+0x514>
    return;
 8004906:	bf00      	nop
 8004908:	e002      	b.n	8004910 <HAL_UART_IRQHandler+0x514>
      return;
 800490a:	bf00      	nop
 800490c:	e000      	b.n	8004910 <HAL_UART_IRQHandler+0x514>
      return;
 800490e:	bf00      	nop
  }
}
 8004910:	37e8      	adds	r7, #232	@ 0xe8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop

08004918 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	460b      	mov	r3, r1
 800494a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b090      	sub	sp, #64	@ 0x40
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004968:	e050      	b.n	8004a0c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004970:	d04c      	beq.n	8004a0c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004974:	2b00      	cmp	r3, #0
 8004976:	d007      	beq.n	8004988 <UART_WaitOnFlagUntilTimeout+0x30>
 8004978:	f7fd f9c8 	bl	8001d0c <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004984:	429a      	cmp	r2, r3
 8004986:	d241      	bcs.n	8004a0c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	330c      	adds	r3, #12
 800498e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004992:	e853 3f00 	ldrex	r3, [r3]
 8004996:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800499e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	330c      	adds	r3, #12
 80049a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049a8:	637a      	str	r2, [r7, #52]	@ 0x34
 80049aa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80049ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049b0:	e841 2300 	strex	r3, r2, [r1]
 80049b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80049b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1e5      	bne.n	8004988 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3314      	adds	r3, #20
 80049c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	e853 3f00 	ldrex	r3, [r3]
 80049ca:	613b      	str	r3, [r7, #16]
   return(result);
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	3314      	adds	r3, #20
 80049da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80049dc:	623a      	str	r2, [r7, #32]
 80049de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e0:	69f9      	ldr	r1, [r7, #28]
 80049e2:	6a3a      	ldr	r2, [r7, #32]
 80049e4:	e841 2300 	strex	r3, r2, [r1]
 80049e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1e5      	bne.n	80049bc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e00f      	b.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	4013      	ands	r3, r2
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	bf0c      	ite	eq
 8004a1c:	2301      	moveq	r3, #1
 8004a1e:	2300      	movne	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d09f      	beq.n	800496a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3740      	adds	r7, #64	@ 0x40
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	88fa      	ldrh	r2, [r7, #6]
 8004a4c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	88fa      	ldrh	r2, [r7, #6]
 8004a52:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2222      	movs	r2, #34	@ 0x22
 8004a5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d007      	beq.n	8004a82 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68da      	ldr	r2, [r3, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a80:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695a      	ldr	r2, [r3, #20]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f042 0201 	orr.w	r2, r2, #1
 8004a90:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68da      	ldr	r2, [r3, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f042 0220 	orr.w	r2, r2, #32
 8004aa0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b095      	sub	sp, #84	@ 0x54
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	330c      	adds	r3, #12
 8004abe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac2:	e853 3f00 	ldrex	r3, [r3]
 8004ac6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ad8:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004adc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ade:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ae0:	e841 2300 	strex	r3, r2, [r1]
 8004ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1e5      	bne.n	8004ab8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	3314      	adds	r3, #20
 8004af2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f023 0301 	bic.w	r3, r3, #1
 8004b02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	3314      	adds	r3, #20
 8004b0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e5      	bne.n	8004aec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d119      	bne.n	8004b5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	330c      	adds	r3, #12
 8004b2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	e853 3f00 	ldrex	r3, [r3]
 8004b36:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f023 0310 	bic.w	r3, r3, #16
 8004b3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	330c      	adds	r3, #12
 8004b46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b48:	61ba      	str	r2, [r7, #24]
 8004b4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4c:	6979      	ldr	r1, [r7, #20]
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	e841 2300 	strex	r3, r2, [r1]
 8004b54:	613b      	str	r3, [r7, #16]
   return(result);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1e5      	bne.n	8004b28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b6a:	bf00      	nop
 8004b6c:	3754      	adds	r7, #84	@ 0x54
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b084      	sub	sp, #16
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f7ff fecb 	bl	800492c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b96:	bf00      	nop
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b085      	sub	sp, #20
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b21      	cmp	r3, #33	@ 0x21
 8004bb0:	d13e      	bne.n	8004c30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bba:	d114      	bne.n	8004be6 <UART_Transmit_IT+0x48>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d110      	bne.n	8004be6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bd8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	1c9a      	adds	r2, r3, #2
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	621a      	str	r2, [r3, #32]
 8004be4:	e008      	b.n	8004bf8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	1c59      	adds	r1, r3, #1
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6211      	str	r1, [r2, #32]
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	4619      	mov	r1, r3
 8004c06:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10f      	bne.n	8004c2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68da      	ldr	r2, [r3, #12]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68da      	ldr	r2, [r3, #12]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	e000      	b.n	8004c32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c30:	2302      	movs	r3, #2
  }
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3714      	adds	r7, #20
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7ff fe5a 	bl	8004918 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3708      	adds	r7, #8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b08c      	sub	sp, #48	@ 0x30
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b22      	cmp	r3, #34	@ 0x22
 8004c80:	f040 80ab 	bne.w	8004dda <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8c:	d117      	bne.n	8004cbe <UART_Receive_IT+0x50>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d113      	bne.n	8004cbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb6:	1c9a      	adds	r2, r3, #2
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cbc:	e026      	b.n	8004d0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cd0:	d007      	beq.n	8004ce2 <UART_Receive_IT+0x74>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10a      	bne.n	8004cf0 <UART_Receive_IT+0x82>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d106      	bne.n	8004cf0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	b2da      	uxtb	r2, r3
 8004cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cec:	701a      	strb	r2, [r3, #0]
 8004cee:	e008      	b.n	8004d02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	3b01      	subs	r3, #1
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d15a      	bne.n	8004dd6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0220 	bic.w	r2, r2, #32
 8004d2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68da      	ldr	r2, [r3, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695a      	ldr	r2, [r3, #20]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0201 	bic.w	r2, r2, #1
 8004d4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d135      	bne.n	8004dcc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	330c      	adds	r3, #12
 8004d6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	613b      	str	r3, [r7, #16]
   return(result);
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	f023 0310 	bic.w	r3, r3, #16
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	330c      	adds	r3, #12
 8004d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d86:	623a      	str	r2, [r7, #32]
 8004d88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8a:	69f9      	ldr	r1, [r7, #28]
 8004d8c:	6a3a      	ldr	r2, [r7, #32]
 8004d8e:	e841 2300 	strex	r3, r2, [r1]
 8004d92:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1e5      	bne.n	8004d66 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0310 	and.w	r3, r3, #16
 8004da4:	2b10      	cmp	r3, #16
 8004da6:	d10a      	bne.n	8004dbe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004da8:	2300      	movs	r3, #0
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60fb      	str	r3, [r7, #12]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff fdbb 	bl	8004940 <HAL_UARTEx_RxEventCallback>
 8004dca:	e002      	b.n	8004dd2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7fc fccd 	bl	800176c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	e002      	b.n	8004ddc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e000      	b.n	8004ddc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004dda:	2302      	movs	r3, #2
  }
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3730      	adds	r7, #48	@ 0x30
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004de8:	b0c0      	sub	sp, #256	@ 0x100
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e00:	68d9      	ldr	r1, [r3, #12]
 8004e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	ea40 0301 	orr.w	r3, r0, r1
 8004e0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e3c:	f021 010c 	bic.w	r1, r1, #12
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e4a:	430b      	orrs	r3, r1
 8004e4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5e:	6999      	ldr	r1, [r3, #24]
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	ea40 0301 	orr.w	r3, r0, r1
 8004e6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	4b8f      	ldr	r3, [pc, #572]	@ (80050b0 <UART_SetConfig+0x2cc>)
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d005      	beq.n	8004e84 <UART_SetConfig+0xa0>
 8004e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80050b4 <UART_SetConfig+0x2d0>)
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d104      	bne.n	8004e8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e84:	f7ff f996 	bl	80041b4 <HAL_RCC_GetPCLK2Freq>
 8004e88:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e8c:	e003      	b.n	8004e96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e8e:	f7ff f97d 	bl	800418c <HAL_RCC_GetPCLK1Freq>
 8004e92:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ea0:	f040 810c 	bne.w	80050bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004eae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004eb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004eb6:	4622      	mov	r2, r4
 8004eb8:	462b      	mov	r3, r5
 8004eba:	1891      	adds	r1, r2, r2
 8004ebc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004ebe:	415b      	adcs	r3, r3
 8004ec0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ec2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	eb12 0801 	adds.w	r8, r2, r1
 8004ecc:	4629      	mov	r1, r5
 8004ece:	eb43 0901 	adc.w	r9, r3, r1
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	f04f 0300 	mov.w	r3, #0
 8004eda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ede:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ee2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ee6:	4690      	mov	r8, r2
 8004ee8:	4699      	mov	r9, r3
 8004eea:	4623      	mov	r3, r4
 8004eec:	eb18 0303 	adds.w	r3, r8, r3
 8004ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ef4:	462b      	mov	r3, r5
 8004ef6:	eb49 0303 	adc.w	r3, r9, r3
 8004efa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f0a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f12:	460b      	mov	r3, r1
 8004f14:	18db      	adds	r3, r3, r3
 8004f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f18:	4613      	mov	r3, r2
 8004f1a:	eb42 0303 	adc.w	r3, r2, r3
 8004f1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f28:	f7fb f9a2 	bl	8000270 <__aeabi_uldivmod>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	460b      	mov	r3, r1
 8004f30:	4b61      	ldr	r3, [pc, #388]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8004f32:	fba3 2302 	umull	r2, r3, r3, r2
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	011c      	lsls	r4, r3, #4
 8004f3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f44:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f4c:	4642      	mov	r2, r8
 8004f4e:	464b      	mov	r3, r9
 8004f50:	1891      	adds	r1, r2, r2
 8004f52:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f54:	415b      	adcs	r3, r3
 8004f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f5c:	4641      	mov	r1, r8
 8004f5e:	eb12 0a01 	adds.w	sl, r2, r1
 8004f62:	4649      	mov	r1, r9
 8004f64:	eb43 0b01 	adc.w	fp, r3, r1
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	f04f 0300 	mov.w	r3, #0
 8004f70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f7c:	4692      	mov	sl, r2
 8004f7e:	469b      	mov	fp, r3
 8004f80:	4643      	mov	r3, r8
 8004f82:	eb1a 0303 	adds.w	r3, sl, r3
 8004f86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	eb4b 0303 	adc.w	r3, fp, r3
 8004f90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fa0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004fa4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	18db      	adds	r3, r3, r3
 8004fac:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fae:	4613      	mov	r3, r2
 8004fb0:	eb42 0303 	adc.w	r3, r2, r3
 8004fb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004fba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004fbe:	f7fb f957 	bl	8000270 <__aeabi_uldivmod>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	4611      	mov	r1, r2
 8004fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8004fca:	fba3 2301 	umull	r2, r3, r3, r1
 8004fce:	095b      	lsrs	r3, r3, #5
 8004fd0:	2264      	movs	r2, #100	@ 0x64
 8004fd2:	fb02 f303 	mul.w	r3, r2, r3
 8004fd6:	1acb      	subs	r3, r1, r3
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004fde:	4b36      	ldr	r3, [pc, #216]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8004fe0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fe4:	095b      	lsrs	r3, r3, #5
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004fec:	441c      	add	r4, r3
 8004fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ff8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ffc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005000:	4642      	mov	r2, r8
 8005002:	464b      	mov	r3, r9
 8005004:	1891      	adds	r1, r2, r2
 8005006:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005008:	415b      	adcs	r3, r3
 800500a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800500c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005010:	4641      	mov	r1, r8
 8005012:	1851      	adds	r1, r2, r1
 8005014:	6339      	str	r1, [r7, #48]	@ 0x30
 8005016:	4649      	mov	r1, r9
 8005018:	414b      	adcs	r3, r1
 800501a:	637b      	str	r3, [r7, #52]	@ 0x34
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005028:	4659      	mov	r1, fp
 800502a:	00cb      	lsls	r3, r1, #3
 800502c:	4651      	mov	r1, sl
 800502e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005032:	4651      	mov	r1, sl
 8005034:	00ca      	lsls	r2, r1, #3
 8005036:	4610      	mov	r0, r2
 8005038:	4619      	mov	r1, r3
 800503a:	4603      	mov	r3, r0
 800503c:	4642      	mov	r2, r8
 800503e:	189b      	adds	r3, r3, r2
 8005040:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005044:	464b      	mov	r3, r9
 8005046:	460a      	mov	r2, r1
 8005048:	eb42 0303 	adc.w	r3, r2, r3
 800504c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800505c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005060:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005064:	460b      	mov	r3, r1
 8005066:	18db      	adds	r3, r3, r3
 8005068:	62bb      	str	r3, [r7, #40]	@ 0x28
 800506a:	4613      	mov	r3, r2
 800506c:	eb42 0303 	adc.w	r3, r2, r3
 8005070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005072:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005076:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800507a:	f7fb f8f9 	bl	8000270 <__aeabi_uldivmod>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4b0d      	ldr	r3, [pc, #52]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8005084:	fba3 1302 	umull	r1, r3, r3, r2
 8005088:	095b      	lsrs	r3, r3, #5
 800508a:	2164      	movs	r1, #100	@ 0x64
 800508c:	fb01 f303 	mul.w	r3, r1, r3
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	00db      	lsls	r3, r3, #3
 8005094:	3332      	adds	r3, #50	@ 0x32
 8005096:	4a08      	ldr	r2, [pc, #32]	@ (80050b8 <UART_SetConfig+0x2d4>)
 8005098:	fba2 2303 	umull	r2, r3, r2, r3
 800509c:	095b      	lsrs	r3, r3, #5
 800509e:	f003 0207 	and.w	r2, r3, #7
 80050a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4422      	add	r2, r4
 80050aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050ac:	e106      	b.n	80052bc <UART_SetConfig+0x4d8>
 80050ae:	bf00      	nop
 80050b0:	40011000 	.word	0x40011000
 80050b4:	40011400 	.word	0x40011400
 80050b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050c0:	2200      	movs	r2, #0
 80050c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80050ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80050ce:	4642      	mov	r2, r8
 80050d0:	464b      	mov	r3, r9
 80050d2:	1891      	adds	r1, r2, r2
 80050d4:	6239      	str	r1, [r7, #32]
 80050d6:	415b      	adcs	r3, r3
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050de:	4641      	mov	r1, r8
 80050e0:	1854      	adds	r4, r2, r1
 80050e2:	4649      	mov	r1, r9
 80050e4:	eb43 0501 	adc.w	r5, r3, r1
 80050e8:	f04f 0200 	mov.w	r2, #0
 80050ec:	f04f 0300 	mov.w	r3, #0
 80050f0:	00eb      	lsls	r3, r5, #3
 80050f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050f6:	00e2      	lsls	r2, r4, #3
 80050f8:	4614      	mov	r4, r2
 80050fa:	461d      	mov	r5, r3
 80050fc:	4643      	mov	r3, r8
 80050fe:	18e3      	adds	r3, r4, r3
 8005100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005104:	464b      	mov	r3, r9
 8005106:	eb45 0303 	adc.w	r3, r5, r3
 800510a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800510e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800511a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800511e:	f04f 0200 	mov.w	r2, #0
 8005122:	f04f 0300 	mov.w	r3, #0
 8005126:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800512a:	4629      	mov	r1, r5
 800512c:	008b      	lsls	r3, r1, #2
 800512e:	4621      	mov	r1, r4
 8005130:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005134:	4621      	mov	r1, r4
 8005136:	008a      	lsls	r2, r1, #2
 8005138:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800513c:	f7fb f898 	bl	8000270 <__aeabi_uldivmod>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4b60      	ldr	r3, [pc, #384]	@ (80052c8 <UART_SetConfig+0x4e4>)
 8005146:	fba3 2302 	umull	r2, r3, r3, r2
 800514a:	095b      	lsrs	r3, r3, #5
 800514c:	011c      	lsls	r4, r3, #4
 800514e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005152:	2200      	movs	r2, #0
 8005154:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005158:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800515c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005160:	4642      	mov	r2, r8
 8005162:	464b      	mov	r3, r9
 8005164:	1891      	adds	r1, r2, r2
 8005166:	61b9      	str	r1, [r7, #24]
 8005168:	415b      	adcs	r3, r3
 800516a:	61fb      	str	r3, [r7, #28]
 800516c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005170:	4641      	mov	r1, r8
 8005172:	1851      	adds	r1, r2, r1
 8005174:	6139      	str	r1, [r7, #16]
 8005176:	4649      	mov	r1, r9
 8005178:	414b      	adcs	r3, r1
 800517a:	617b      	str	r3, [r7, #20]
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	f04f 0300 	mov.w	r3, #0
 8005184:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005188:	4659      	mov	r1, fp
 800518a:	00cb      	lsls	r3, r1, #3
 800518c:	4651      	mov	r1, sl
 800518e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005192:	4651      	mov	r1, sl
 8005194:	00ca      	lsls	r2, r1, #3
 8005196:	4610      	mov	r0, r2
 8005198:	4619      	mov	r1, r3
 800519a:	4603      	mov	r3, r0
 800519c:	4642      	mov	r2, r8
 800519e:	189b      	adds	r3, r3, r2
 80051a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051a4:	464b      	mov	r3, r9
 80051a6:	460a      	mov	r2, r1
 80051a8:	eb42 0303 	adc.w	r3, r2, r3
 80051ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80051c8:	4649      	mov	r1, r9
 80051ca:	008b      	lsls	r3, r1, #2
 80051cc:	4641      	mov	r1, r8
 80051ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051d2:	4641      	mov	r1, r8
 80051d4:	008a      	lsls	r2, r1, #2
 80051d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051da:	f7fb f849 	bl	8000270 <__aeabi_uldivmod>
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	4611      	mov	r1, r2
 80051e4:	4b38      	ldr	r3, [pc, #224]	@ (80052c8 <UART_SetConfig+0x4e4>)
 80051e6:	fba3 2301 	umull	r2, r3, r3, r1
 80051ea:	095b      	lsrs	r3, r3, #5
 80051ec:	2264      	movs	r2, #100	@ 0x64
 80051ee:	fb02 f303 	mul.w	r3, r2, r3
 80051f2:	1acb      	subs	r3, r1, r3
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	3332      	adds	r3, #50	@ 0x32
 80051f8:	4a33      	ldr	r2, [pc, #204]	@ (80052c8 <UART_SetConfig+0x4e4>)
 80051fa:	fba2 2303 	umull	r2, r3, r2, r3
 80051fe:	095b      	lsrs	r3, r3, #5
 8005200:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005204:	441c      	add	r4, r3
 8005206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800520a:	2200      	movs	r2, #0
 800520c:	673b      	str	r3, [r7, #112]	@ 0x70
 800520e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005210:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005214:	4642      	mov	r2, r8
 8005216:	464b      	mov	r3, r9
 8005218:	1891      	adds	r1, r2, r2
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	415b      	adcs	r3, r3
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005224:	4641      	mov	r1, r8
 8005226:	1851      	adds	r1, r2, r1
 8005228:	6039      	str	r1, [r7, #0]
 800522a:	4649      	mov	r1, r9
 800522c:	414b      	adcs	r3, r1
 800522e:	607b      	str	r3, [r7, #4]
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	f04f 0300 	mov.w	r3, #0
 8005238:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800523c:	4659      	mov	r1, fp
 800523e:	00cb      	lsls	r3, r1, #3
 8005240:	4651      	mov	r1, sl
 8005242:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005246:	4651      	mov	r1, sl
 8005248:	00ca      	lsls	r2, r1, #3
 800524a:	4610      	mov	r0, r2
 800524c:	4619      	mov	r1, r3
 800524e:	4603      	mov	r3, r0
 8005250:	4642      	mov	r2, r8
 8005252:	189b      	adds	r3, r3, r2
 8005254:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005256:	464b      	mov	r3, r9
 8005258:	460a      	mov	r2, r1
 800525a:	eb42 0303 	adc.w	r3, r2, r3
 800525e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	663b      	str	r3, [r7, #96]	@ 0x60
 800526a:	667a      	str	r2, [r7, #100]	@ 0x64
 800526c:	f04f 0200 	mov.w	r2, #0
 8005270:	f04f 0300 	mov.w	r3, #0
 8005274:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005278:	4649      	mov	r1, r9
 800527a:	008b      	lsls	r3, r1, #2
 800527c:	4641      	mov	r1, r8
 800527e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005282:	4641      	mov	r1, r8
 8005284:	008a      	lsls	r2, r1, #2
 8005286:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800528a:	f7fa fff1 	bl	8000270 <__aeabi_uldivmod>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4b0d      	ldr	r3, [pc, #52]	@ (80052c8 <UART_SetConfig+0x4e4>)
 8005294:	fba3 1302 	umull	r1, r3, r3, r2
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	2164      	movs	r1, #100	@ 0x64
 800529c:	fb01 f303 	mul.w	r3, r1, r3
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	3332      	adds	r3, #50	@ 0x32
 80052a6:	4a08      	ldr	r2, [pc, #32]	@ (80052c8 <UART_SetConfig+0x4e4>)
 80052a8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ac:	095b      	lsrs	r3, r3, #5
 80052ae:	f003 020f 	and.w	r2, r3, #15
 80052b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4422      	add	r2, r4
 80052ba:	609a      	str	r2, [r3, #8]
}
 80052bc:	bf00      	nop
 80052be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80052c2:	46bd      	mov	sp, r7
 80052c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052c8:	51eb851f 	.word	0x51eb851f

080052cc <siprintf>:
 80052cc:	b40e      	push	{r1, r2, r3}
 80052ce:	b510      	push	{r4, lr}
 80052d0:	b09d      	sub	sp, #116	@ 0x74
 80052d2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80052d4:	9002      	str	r0, [sp, #8]
 80052d6:	9006      	str	r0, [sp, #24]
 80052d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80052dc:	480a      	ldr	r0, [pc, #40]	@ (8005308 <siprintf+0x3c>)
 80052de:	9107      	str	r1, [sp, #28]
 80052e0:	9104      	str	r1, [sp, #16]
 80052e2:	490a      	ldr	r1, [pc, #40]	@ (800530c <siprintf+0x40>)
 80052e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80052e8:	9105      	str	r1, [sp, #20]
 80052ea:	2400      	movs	r4, #0
 80052ec:	a902      	add	r1, sp, #8
 80052ee:	6800      	ldr	r0, [r0, #0]
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80052f4:	f000 f9a4 	bl	8005640 <_svfiprintf_r>
 80052f8:	9b02      	ldr	r3, [sp, #8]
 80052fa:	701c      	strb	r4, [r3, #0]
 80052fc:	b01d      	add	sp, #116	@ 0x74
 80052fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005302:	b003      	add	sp, #12
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000014 	.word	0x20000014
 800530c:	ffff0208 	.word	0xffff0208

08005310 <memcmp>:
 8005310:	b510      	push	{r4, lr}
 8005312:	3901      	subs	r1, #1
 8005314:	4402      	add	r2, r0
 8005316:	4290      	cmp	r0, r2
 8005318:	d101      	bne.n	800531e <memcmp+0xe>
 800531a:	2000      	movs	r0, #0
 800531c:	e005      	b.n	800532a <memcmp+0x1a>
 800531e:	7803      	ldrb	r3, [r0, #0]
 8005320:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005324:	42a3      	cmp	r3, r4
 8005326:	d001      	beq.n	800532c <memcmp+0x1c>
 8005328:	1b18      	subs	r0, r3, r4
 800532a:	bd10      	pop	{r4, pc}
 800532c:	3001      	adds	r0, #1
 800532e:	e7f2      	b.n	8005316 <memcmp+0x6>

08005330 <memset>:
 8005330:	4402      	add	r2, r0
 8005332:	4603      	mov	r3, r0
 8005334:	4293      	cmp	r3, r2
 8005336:	d100      	bne.n	800533a <memset+0xa>
 8005338:	4770      	bx	lr
 800533a:	f803 1b01 	strb.w	r1, [r3], #1
 800533e:	e7f9      	b.n	8005334 <memset+0x4>

08005340 <__errno>:
 8005340:	4b01      	ldr	r3, [pc, #4]	@ (8005348 <__errno+0x8>)
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	20000014 	.word	0x20000014

0800534c <__libc_init_array>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	4d0d      	ldr	r5, [pc, #52]	@ (8005384 <__libc_init_array+0x38>)
 8005350:	4c0d      	ldr	r4, [pc, #52]	@ (8005388 <__libc_init_array+0x3c>)
 8005352:	1b64      	subs	r4, r4, r5
 8005354:	10a4      	asrs	r4, r4, #2
 8005356:	2600      	movs	r6, #0
 8005358:	42a6      	cmp	r6, r4
 800535a:	d109      	bne.n	8005370 <__libc_init_array+0x24>
 800535c:	4d0b      	ldr	r5, [pc, #44]	@ (800538c <__libc_init_array+0x40>)
 800535e:	4c0c      	ldr	r4, [pc, #48]	@ (8005390 <__libc_init_array+0x44>)
 8005360:	f000 fc64 	bl	8005c2c <_init>
 8005364:	1b64      	subs	r4, r4, r5
 8005366:	10a4      	asrs	r4, r4, #2
 8005368:	2600      	movs	r6, #0
 800536a:	42a6      	cmp	r6, r4
 800536c:	d105      	bne.n	800537a <__libc_init_array+0x2e>
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	f855 3b04 	ldr.w	r3, [r5], #4
 8005374:	4798      	blx	r3
 8005376:	3601      	adds	r6, #1
 8005378:	e7ee      	b.n	8005358 <__libc_init_array+0xc>
 800537a:	f855 3b04 	ldr.w	r3, [r5], #4
 800537e:	4798      	blx	r3
 8005380:	3601      	adds	r6, #1
 8005382:	e7f2      	b.n	800536a <__libc_init_array+0x1e>
 8005384:	08005cc0 	.word	0x08005cc0
 8005388:	08005cc0 	.word	0x08005cc0
 800538c:	08005cc0 	.word	0x08005cc0
 8005390:	08005cc4 	.word	0x08005cc4

08005394 <__retarget_lock_acquire_recursive>:
 8005394:	4770      	bx	lr

08005396 <__retarget_lock_release_recursive>:
 8005396:	4770      	bx	lr

08005398 <_free_r>:
 8005398:	b538      	push	{r3, r4, r5, lr}
 800539a:	4605      	mov	r5, r0
 800539c:	2900      	cmp	r1, #0
 800539e:	d041      	beq.n	8005424 <_free_r+0x8c>
 80053a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053a4:	1f0c      	subs	r4, r1, #4
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	bfb8      	it	lt
 80053aa:	18e4      	addlt	r4, r4, r3
 80053ac:	f000 f8e0 	bl	8005570 <__malloc_lock>
 80053b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005428 <_free_r+0x90>)
 80053b2:	6813      	ldr	r3, [r2, #0]
 80053b4:	b933      	cbnz	r3, 80053c4 <_free_r+0x2c>
 80053b6:	6063      	str	r3, [r4, #4]
 80053b8:	6014      	str	r4, [r2, #0]
 80053ba:	4628      	mov	r0, r5
 80053bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053c0:	f000 b8dc 	b.w	800557c <__malloc_unlock>
 80053c4:	42a3      	cmp	r3, r4
 80053c6:	d908      	bls.n	80053da <_free_r+0x42>
 80053c8:	6820      	ldr	r0, [r4, #0]
 80053ca:	1821      	adds	r1, r4, r0
 80053cc:	428b      	cmp	r3, r1
 80053ce:	bf01      	itttt	eq
 80053d0:	6819      	ldreq	r1, [r3, #0]
 80053d2:	685b      	ldreq	r3, [r3, #4]
 80053d4:	1809      	addeq	r1, r1, r0
 80053d6:	6021      	streq	r1, [r4, #0]
 80053d8:	e7ed      	b.n	80053b6 <_free_r+0x1e>
 80053da:	461a      	mov	r2, r3
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	b10b      	cbz	r3, 80053e4 <_free_r+0x4c>
 80053e0:	42a3      	cmp	r3, r4
 80053e2:	d9fa      	bls.n	80053da <_free_r+0x42>
 80053e4:	6811      	ldr	r1, [r2, #0]
 80053e6:	1850      	adds	r0, r2, r1
 80053e8:	42a0      	cmp	r0, r4
 80053ea:	d10b      	bne.n	8005404 <_free_r+0x6c>
 80053ec:	6820      	ldr	r0, [r4, #0]
 80053ee:	4401      	add	r1, r0
 80053f0:	1850      	adds	r0, r2, r1
 80053f2:	4283      	cmp	r3, r0
 80053f4:	6011      	str	r1, [r2, #0]
 80053f6:	d1e0      	bne.n	80053ba <_free_r+0x22>
 80053f8:	6818      	ldr	r0, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	6053      	str	r3, [r2, #4]
 80053fe:	4408      	add	r0, r1
 8005400:	6010      	str	r0, [r2, #0]
 8005402:	e7da      	b.n	80053ba <_free_r+0x22>
 8005404:	d902      	bls.n	800540c <_free_r+0x74>
 8005406:	230c      	movs	r3, #12
 8005408:	602b      	str	r3, [r5, #0]
 800540a:	e7d6      	b.n	80053ba <_free_r+0x22>
 800540c:	6820      	ldr	r0, [r4, #0]
 800540e:	1821      	adds	r1, r4, r0
 8005410:	428b      	cmp	r3, r1
 8005412:	bf04      	itt	eq
 8005414:	6819      	ldreq	r1, [r3, #0]
 8005416:	685b      	ldreq	r3, [r3, #4]
 8005418:	6063      	str	r3, [r4, #4]
 800541a:	bf04      	itt	eq
 800541c:	1809      	addeq	r1, r1, r0
 800541e:	6021      	streq	r1, [r4, #0]
 8005420:	6054      	str	r4, [r2, #4]
 8005422:	e7ca      	b.n	80053ba <_free_r+0x22>
 8005424:	bd38      	pop	{r3, r4, r5, pc}
 8005426:	bf00      	nop
 8005428:	2000137c 	.word	0x2000137c

0800542c <sbrk_aligned>:
 800542c:	b570      	push	{r4, r5, r6, lr}
 800542e:	4e0f      	ldr	r6, [pc, #60]	@ (800546c <sbrk_aligned+0x40>)
 8005430:	460c      	mov	r4, r1
 8005432:	6831      	ldr	r1, [r6, #0]
 8005434:	4605      	mov	r5, r0
 8005436:	b911      	cbnz	r1, 800543e <sbrk_aligned+0x12>
 8005438:	f000 fba4 	bl	8005b84 <_sbrk_r>
 800543c:	6030      	str	r0, [r6, #0]
 800543e:	4621      	mov	r1, r4
 8005440:	4628      	mov	r0, r5
 8005442:	f000 fb9f 	bl	8005b84 <_sbrk_r>
 8005446:	1c43      	adds	r3, r0, #1
 8005448:	d103      	bne.n	8005452 <sbrk_aligned+0x26>
 800544a:	f04f 34ff 	mov.w	r4, #4294967295
 800544e:	4620      	mov	r0, r4
 8005450:	bd70      	pop	{r4, r5, r6, pc}
 8005452:	1cc4      	adds	r4, r0, #3
 8005454:	f024 0403 	bic.w	r4, r4, #3
 8005458:	42a0      	cmp	r0, r4
 800545a:	d0f8      	beq.n	800544e <sbrk_aligned+0x22>
 800545c:	1a21      	subs	r1, r4, r0
 800545e:	4628      	mov	r0, r5
 8005460:	f000 fb90 	bl	8005b84 <_sbrk_r>
 8005464:	3001      	adds	r0, #1
 8005466:	d1f2      	bne.n	800544e <sbrk_aligned+0x22>
 8005468:	e7ef      	b.n	800544a <sbrk_aligned+0x1e>
 800546a:	bf00      	nop
 800546c:	20001378 	.word	0x20001378

08005470 <_malloc_r>:
 8005470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005474:	1ccd      	adds	r5, r1, #3
 8005476:	f025 0503 	bic.w	r5, r5, #3
 800547a:	3508      	adds	r5, #8
 800547c:	2d0c      	cmp	r5, #12
 800547e:	bf38      	it	cc
 8005480:	250c      	movcc	r5, #12
 8005482:	2d00      	cmp	r5, #0
 8005484:	4606      	mov	r6, r0
 8005486:	db01      	blt.n	800548c <_malloc_r+0x1c>
 8005488:	42a9      	cmp	r1, r5
 800548a:	d904      	bls.n	8005496 <_malloc_r+0x26>
 800548c:	230c      	movs	r3, #12
 800548e:	6033      	str	r3, [r6, #0]
 8005490:	2000      	movs	r0, #0
 8005492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005496:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800556c <_malloc_r+0xfc>
 800549a:	f000 f869 	bl	8005570 <__malloc_lock>
 800549e:	f8d8 3000 	ldr.w	r3, [r8]
 80054a2:	461c      	mov	r4, r3
 80054a4:	bb44      	cbnz	r4, 80054f8 <_malloc_r+0x88>
 80054a6:	4629      	mov	r1, r5
 80054a8:	4630      	mov	r0, r6
 80054aa:	f7ff ffbf 	bl	800542c <sbrk_aligned>
 80054ae:	1c43      	adds	r3, r0, #1
 80054b0:	4604      	mov	r4, r0
 80054b2:	d158      	bne.n	8005566 <_malloc_r+0xf6>
 80054b4:	f8d8 4000 	ldr.w	r4, [r8]
 80054b8:	4627      	mov	r7, r4
 80054ba:	2f00      	cmp	r7, #0
 80054bc:	d143      	bne.n	8005546 <_malloc_r+0xd6>
 80054be:	2c00      	cmp	r4, #0
 80054c0:	d04b      	beq.n	800555a <_malloc_r+0xea>
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	4639      	mov	r1, r7
 80054c6:	4630      	mov	r0, r6
 80054c8:	eb04 0903 	add.w	r9, r4, r3
 80054cc:	f000 fb5a 	bl	8005b84 <_sbrk_r>
 80054d0:	4581      	cmp	r9, r0
 80054d2:	d142      	bne.n	800555a <_malloc_r+0xea>
 80054d4:	6821      	ldr	r1, [r4, #0]
 80054d6:	1a6d      	subs	r5, r5, r1
 80054d8:	4629      	mov	r1, r5
 80054da:	4630      	mov	r0, r6
 80054dc:	f7ff ffa6 	bl	800542c <sbrk_aligned>
 80054e0:	3001      	adds	r0, #1
 80054e2:	d03a      	beq.n	800555a <_malloc_r+0xea>
 80054e4:	6823      	ldr	r3, [r4, #0]
 80054e6:	442b      	add	r3, r5
 80054e8:	6023      	str	r3, [r4, #0]
 80054ea:	f8d8 3000 	ldr.w	r3, [r8]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	bb62      	cbnz	r2, 800554c <_malloc_r+0xdc>
 80054f2:	f8c8 7000 	str.w	r7, [r8]
 80054f6:	e00f      	b.n	8005518 <_malloc_r+0xa8>
 80054f8:	6822      	ldr	r2, [r4, #0]
 80054fa:	1b52      	subs	r2, r2, r5
 80054fc:	d420      	bmi.n	8005540 <_malloc_r+0xd0>
 80054fe:	2a0b      	cmp	r2, #11
 8005500:	d917      	bls.n	8005532 <_malloc_r+0xc2>
 8005502:	1961      	adds	r1, r4, r5
 8005504:	42a3      	cmp	r3, r4
 8005506:	6025      	str	r5, [r4, #0]
 8005508:	bf18      	it	ne
 800550a:	6059      	strne	r1, [r3, #4]
 800550c:	6863      	ldr	r3, [r4, #4]
 800550e:	bf08      	it	eq
 8005510:	f8c8 1000 	streq.w	r1, [r8]
 8005514:	5162      	str	r2, [r4, r5]
 8005516:	604b      	str	r3, [r1, #4]
 8005518:	4630      	mov	r0, r6
 800551a:	f000 f82f 	bl	800557c <__malloc_unlock>
 800551e:	f104 000b 	add.w	r0, r4, #11
 8005522:	1d23      	adds	r3, r4, #4
 8005524:	f020 0007 	bic.w	r0, r0, #7
 8005528:	1ac2      	subs	r2, r0, r3
 800552a:	bf1c      	itt	ne
 800552c:	1a1b      	subne	r3, r3, r0
 800552e:	50a3      	strne	r3, [r4, r2]
 8005530:	e7af      	b.n	8005492 <_malloc_r+0x22>
 8005532:	6862      	ldr	r2, [r4, #4]
 8005534:	42a3      	cmp	r3, r4
 8005536:	bf0c      	ite	eq
 8005538:	f8c8 2000 	streq.w	r2, [r8]
 800553c:	605a      	strne	r2, [r3, #4]
 800553e:	e7eb      	b.n	8005518 <_malloc_r+0xa8>
 8005540:	4623      	mov	r3, r4
 8005542:	6864      	ldr	r4, [r4, #4]
 8005544:	e7ae      	b.n	80054a4 <_malloc_r+0x34>
 8005546:	463c      	mov	r4, r7
 8005548:	687f      	ldr	r7, [r7, #4]
 800554a:	e7b6      	b.n	80054ba <_malloc_r+0x4a>
 800554c:	461a      	mov	r2, r3
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	42a3      	cmp	r3, r4
 8005552:	d1fb      	bne.n	800554c <_malloc_r+0xdc>
 8005554:	2300      	movs	r3, #0
 8005556:	6053      	str	r3, [r2, #4]
 8005558:	e7de      	b.n	8005518 <_malloc_r+0xa8>
 800555a:	230c      	movs	r3, #12
 800555c:	6033      	str	r3, [r6, #0]
 800555e:	4630      	mov	r0, r6
 8005560:	f000 f80c 	bl	800557c <__malloc_unlock>
 8005564:	e794      	b.n	8005490 <_malloc_r+0x20>
 8005566:	6005      	str	r5, [r0, #0]
 8005568:	e7d6      	b.n	8005518 <_malloc_r+0xa8>
 800556a:	bf00      	nop
 800556c:	2000137c 	.word	0x2000137c

08005570 <__malloc_lock>:
 8005570:	4801      	ldr	r0, [pc, #4]	@ (8005578 <__malloc_lock+0x8>)
 8005572:	f7ff bf0f 	b.w	8005394 <__retarget_lock_acquire_recursive>
 8005576:	bf00      	nop
 8005578:	20001374 	.word	0x20001374

0800557c <__malloc_unlock>:
 800557c:	4801      	ldr	r0, [pc, #4]	@ (8005584 <__malloc_unlock+0x8>)
 800557e:	f7ff bf0a 	b.w	8005396 <__retarget_lock_release_recursive>
 8005582:	bf00      	nop
 8005584:	20001374 	.word	0x20001374

08005588 <__ssputs_r>:
 8005588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800558c:	688e      	ldr	r6, [r1, #8]
 800558e:	461f      	mov	r7, r3
 8005590:	42be      	cmp	r6, r7
 8005592:	680b      	ldr	r3, [r1, #0]
 8005594:	4682      	mov	sl, r0
 8005596:	460c      	mov	r4, r1
 8005598:	4690      	mov	r8, r2
 800559a:	d82d      	bhi.n	80055f8 <__ssputs_r+0x70>
 800559c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055a4:	d026      	beq.n	80055f4 <__ssputs_r+0x6c>
 80055a6:	6965      	ldr	r5, [r4, #20]
 80055a8:	6909      	ldr	r1, [r1, #16]
 80055aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ae:	eba3 0901 	sub.w	r9, r3, r1
 80055b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055b6:	1c7b      	adds	r3, r7, #1
 80055b8:	444b      	add	r3, r9
 80055ba:	106d      	asrs	r5, r5, #1
 80055bc:	429d      	cmp	r5, r3
 80055be:	bf38      	it	cc
 80055c0:	461d      	movcc	r5, r3
 80055c2:	0553      	lsls	r3, r2, #21
 80055c4:	d527      	bpl.n	8005616 <__ssputs_r+0x8e>
 80055c6:	4629      	mov	r1, r5
 80055c8:	f7ff ff52 	bl	8005470 <_malloc_r>
 80055cc:	4606      	mov	r6, r0
 80055ce:	b360      	cbz	r0, 800562a <__ssputs_r+0xa2>
 80055d0:	6921      	ldr	r1, [r4, #16]
 80055d2:	464a      	mov	r2, r9
 80055d4:	f000 fae6 	bl	8005ba4 <memcpy>
 80055d8:	89a3      	ldrh	r3, [r4, #12]
 80055da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80055de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055e2:	81a3      	strh	r3, [r4, #12]
 80055e4:	6126      	str	r6, [r4, #16]
 80055e6:	6165      	str	r5, [r4, #20]
 80055e8:	444e      	add	r6, r9
 80055ea:	eba5 0509 	sub.w	r5, r5, r9
 80055ee:	6026      	str	r6, [r4, #0]
 80055f0:	60a5      	str	r5, [r4, #8]
 80055f2:	463e      	mov	r6, r7
 80055f4:	42be      	cmp	r6, r7
 80055f6:	d900      	bls.n	80055fa <__ssputs_r+0x72>
 80055f8:	463e      	mov	r6, r7
 80055fa:	6820      	ldr	r0, [r4, #0]
 80055fc:	4632      	mov	r2, r6
 80055fe:	4641      	mov	r1, r8
 8005600:	f000 faa6 	bl	8005b50 <memmove>
 8005604:	68a3      	ldr	r3, [r4, #8]
 8005606:	1b9b      	subs	r3, r3, r6
 8005608:	60a3      	str	r3, [r4, #8]
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	4433      	add	r3, r6
 800560e:	6023      	str	r3, [r4, #0]
 8005610:	2000      	movs	r0, #0
 8005612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005616:	462a      	mov	r2, r5
 8005618:	f000 fad2 	bl	8005bc0 <_realloc_r>
 800561c:	4606      	mov	r6, r0
 800561e:	2800      	cmp	r0, #0
 8005620:	d1e0      	bne.n	80055e4 <__ssputs_r+0x5c>
 8005622:	6921      	ldr	r1, [r4, #16]
 8005624:	4650      	mov	r0, sl
 8005626:	f7ff feb7 	bl	8005398 <_free_r>
 800562a:	230c      	movs	r3, #12
 800562c:	f8ca 3000 	str.w	r3, [sl]
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005636:	81a3      	strh	r3, [r4, #12]
 8005638:	f04f 30ff 	mov.w	r0, #4294967295
 800563c:	e7e9      	b.n	8005612 <__ssputs_r+0x8a>
	...

08005640 <_svfiprintf_r>:
 8005640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005644:	4698      	mov	r8, r3
 8005646:	898b      	ldrh	r3, [r1, #12]
 8005648:	061b      	lsls	r3, r3, #24
 800564a:	b09d      	sub	sp, #116	@ 0x74
 800564c:	4607      	mov	r7, r0
 800564e:	460d      	mov	r5, r1
 8005650:	4614      	mov	r4, r2
 8005652:	d510      	bpl.n	8005676 <_svfiprintf_r+0x36>
 8005654:	690b      	ldr	r3, [r1, #16]
 8005656:	b973      	cbnz	r3, 8005676 <_svfiprintf_r+0x36>
 8005658:	2140      	movs	r1, #64	@ 0x40
 800565a:	f7ff ff09 	bl	8005470 <_malloc_r>
 800565e:	6028      	str	r0, [r5, #0]
 8005660:	6128      	str	r0, [r5, #16]
 8005662:	b930      	cbnz	r0, 8005672 <_svfiprintf_r+0x32>
 8005664:	230c      	movs	r3, #12
 8005666:	603b      	str	r3, [r7, #0]
 8005668:	f04f 30ff 	mov.w	r0, #4294967295
 800566c:	b01d      	add	sp, #116	@ 0x74
 800566e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005672:	2340      	movs	r3, #64	@ 0x40
 8005674:	616b      	str	r3, [r5, #20]
 8005676:	2300      	movs	r3, #0
 8005678:	9309      	str	r3, [sp, #36]	@ 0x24
 800567a:	2320      	movs	r3, #32
 800567c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005680:	f8cd 800c 	str.w	r8, [sp, #12]
 8005684:	2330      	movs	r3, #48	@ 0x30
 8005686:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005824 <_svfiprintf_r+0x1e4>
 800568a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800568e:	f04f 0901 	mov.w	r9, #1
 8005692:	4623      	mov	r3, r4
 8005694:	469a      	mov	sl, r3
 8005696:	f813 2b01 	ldrb.w	r2, [r3], #1
 800569a:	b10a      	cbz	r2, 80056a0 <_svfiprintf_r+0x60>
 800569c:	2a25      	cmp	r2, #37	@ 0x25
 800569e:	d1f9      	bne.n	8005694 <_svfiprintf_r+0x54>
 80056a0:	ebba 0b04 	subs.w	fp, sl, r4
 80056a4:	d00b      	beq.n	80056be <_svfiprintf_r+0x7e>
 80056a6:	465b      	mov	r3, fp
 80056a8:	4622      	mov	r2, r4
 80056aa:	4629      	mov	r1, r5
 80056ac:	4638      	mov	r0, r7
 80056ae:	f7ff ff6b 	bl	8005588 <__ssputs_r>
 80056b2:	3001      	adds	r0, #1
 80056b4:	f000 80a7 	beq.w	8005806 <_svfiprintf_r+0x1c6>
 80056b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056ba:	445a      	add	r2, fp
 80056bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80056be:	f89a 3000 	ldrb.w	r3, [sl]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 809f 	beq.w	8005806 <_svfiprintf_r+0x1c6>
 80056c8:	2300      	movs	r3, #0
 80056ca:	f04f 32ff 	mov.w	r2, #4294967295
 80056ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056d2:	f10a 0a01 	add.w	sl, sl, #1
 80056d6:	9304      	str	r3, [sp, #16]
 80056d8:	9307      	str	r3, [sp, #28]
 80056da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056de:	931a      	str	r3, [sp, #104]	@ 0x68
 80056e0:	4654      	mov	r4, sl
 80056e2:	2205      	movs	r2, #5
 80056e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056e8:	484e      	ldr	r0, [pc, #312]	@ (8005824 <_svfiprintf_r+0x1e4>)
 80056ea:	f7fa fd71 	bl	80001d0 <memchr>
 80056ee:	9a04      	ldr	r2, [sp, #16]
 80056f0:	b9d8      	cbnz	r0, 800572a <_svfiprintf_r+0xea>
 80056f2:	06d0      	lsls	r0, r2, #27
 80056f4:	bf44      	itt	mi
 80056f6:	2320      	movmi	r3, #32
 80056f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056fc:	0711      	lsls	r1, r2, #28
 80056fe:	bf44      	itt	mi
 8005700:	232b      	movmi	r3, #43	@ 0x2b
 8005702:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005706:	f89a 3000 	ldrb.w	r3, [sl]
 800570a:	2b2a      	cmp	r3, #42	@ 0x2a
 800570c:	d015      	beq.n	800573a <_svfiprintf_r+0xfa>
 800570e:	9a07      	ldr	r2, [sp, #28]
 8005710:	4654      	mov	r4, sl
 8005712:	2000      	movs	r0, #0
 8005714:	f04f 0c0a 	mov.w	ip, #10
 8005718:	4621      	mov	r1, r4
 800571a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800571e:	3b30      	subs	r3, #48	@ 0x30
 8005720:	2b09      	cmp	r3, #9
 8005722:	d94b      	bls.n	80057bc <_svfiprintf_r+0x17c>
 8005724:	b1b0      	cbz	r0, 8005754 <_svfiprintf_r+0x114>
 8005726:	9207      	str	r2, [sp, #28]
 8005728:	e014      	b.n	8005754 <_svfiprintf_r+0x114>
 800572a:	eba0 0308 	sub.w	r3, r0, r8
 800572e:	fa09 f303 	lsl.w	r3, r9, r3
 8005732:	4313      	orrs	r3, r2
 8005734:	9304      	str	r3, [sp, #16]
 8005736:	46a2      	mov	sl, r4
 8005738:	e7d2      	b.n	80056e0 <_svfiprintf_r+0xa0>
 800573a:	9b03      	ldr	r3, [sp, #12]
 800573c:	1d19      	adds	r1, r3, #4
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	9103      	str	r1, [sp, #12]
 8005742:	2b00      	cmp	r3, #0
 8005744:	bfbb      	ittet	lt
 8005746:	425b      	neglt	r3, r3
 8005748:	f042 0202 	orrlt.w	r2, r2, #2
 800574c:	9307      	strge	r3, [sp, #28]
 800574e:	9307      	strlt	r3, [sp, #28]
 8005750:	bfb8      	it	lt
 8005752:	9204      	strlt	r2, [sp, #16]
 8005754:	7823      	ldrb	r3, [r4, #0]
 8005756:	2b2e      	cmp	r3, #46	@ 0x2e
 8005758:	d10a      	bne.n	8005770 <_svfiprintf_r+0x130>
 800575a:	7863      	ldrb	r3, [r4, #1]
 800575c:	2b2a      	cmp	r3, #42	@ 0x2a
 800575e:	d132      	bne.n	80057c6 <_svfiprintf_r+0x186>
 8005760:	9b03      	ldr	r3, [sp, #12]
 8005762:	1d1a      	adds	r2, r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	9203      	str	r2, [sp, #12]
 8005768:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800576c:	3402      	adds	r4, #2
 800576e:	9305      	str	r3, [sp, #20]
 8005770:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005834 <_svfiprintf_r+0x1f4>
 8005774:	7821      	ldrb	r1, [r4, #0]
 8005776:	2203      	movs	r2, #3
 8005778:	4650      	mov	r0, sl
 800577a:	f7fa fd29 	bl	80001d0 <memchr>
 800577e:	b138      	cbz	r0, 8005790 <_svfiprintf_r+0x150>
 8005780:	9b04      	ldr	r3, [sp, #16]
 8005782:	eba0 000a 	sub.w	r0, r0, sl
 8005786:	2240      	movs	r2, #64	@ 0x40
 8005788:	4082      	lsls	r2, r0
 800578a:	4313      	orrs	r3, r2
 800578c:	3401      	adds	r4, #1
 800578e:	9304      	str	r3, [sp, #16]
 8005790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005794:	4824      	ldr	r0, [pc, #144]	@ (8005828 <_svfiprintf_r+0x1e8>)
 8005796:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800579a:	2206      	movs	r2, #6
 800579c:	f7fa fd18 	bl	80001d0 <memchr>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	d036      	beq.n	8005812 <_svfiprintf_r+0x1d2>
 80057a4:	4b21      	ldr	r3, [pc, #132]	@ (800582c <_svfiprintf_r+0x1ec>)
 80057a6:	bb1b      	cbnz	r3, 80057f0 <_svfiprintf_r+0x1b0>
 80057a8:	9b03      	ldr	r3, [sp, #12]
 80057aa:	3307      	adds	r3, #7
 80057ac:	f023 0307 	bic.w	r3, r3, #7
 80057b0:	3308      	adds	r3, #8
 80057b2:	9303      	str	r3, [sp, #12]
 80057b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057b6:	4433      	add	r3, r6
 80057b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ba:	e76a      	b.n	8005692 <_svfiprintf_r+0x52>
 80057bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80057c0:	460c      	mov	r4, r1
 80057c2:	2001      	movs	r0, #1
 80057c4:	e7a8      	b.n	8005718 <_svfiprintf_r+0xd8>
 80057c6:	2300      	movs	r3, #0
 80057c8:	3401      	adds	r4, #1
 80057ca:	9305      	str	r3, [sp, #20]
 80057cc:	4619      	mov	r1, r3
 80057ce:	f04f 0c0a 	mov.w	ip, #10
 80057d2:	4620      	mov	r0, r4
 80057d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057d8:	3a30      	subs	r2, #48	@ 0x30
 80057da:	2a09      	cmp	r2, #9
 80057dc:	d903      	bls.n	80057e6 <_svfiprintf_r+0x1a6>
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0c6      	beq.n	8005770 <_svfiprintf_r+0x130>
 80057e2:	9105      	str	r1, [sp, #20]
 80057e4:	e7c4      	b.n	8005770 <_svfiprintf_r+0x130>
 80057e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80057ea:	4604      	mov	r4, r0
 80057ec:	2301      	movs	r3, #1
 80057ee:	e7f0      	b.n	80057d2 <_svfiprintf_r+0x192>
 80057f0:	ab03      	add	r3, sp, #12
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	462a      	mov	r2, r5
 80057f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005830 <_svfiprintf_r+0x1f0>)
 80057f8:	a904      	add	r1, sp, #16
 80057fa:	4638      	mov	r0, r7
 80057fc:	f3af 8000 	nop.w
 8005800:	1c42      	adds	r2, r0, #1
 8005802:	4606      	mov	r6, r0
 8005804:	d1d6      	bne.n	80057b4 <_svfiprintf_r+0x174>
 8005806:	89ab      	ldrh	r3, [r5, #12]
 8005808:	065b      	lsls	r3, r3, #25
 800580a:	f53f af2d 	bmi.w	8005668 <_svfiprintf_r+0x28>
 800580e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005810:	e72c      	b.n	800566c <_svfiprintf_r+0x2c>
 8005812:	ab03      	add	r3, sp, #12
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	462a      	mov	r2, r5
 8005818:	4b05      	ldr	r3, [pc, #20]	@ (8005830 <_svfiprintf_r+0x1f0>)
 800581a:	a904      	add	r1, sp, #16
 800581c:	4638      	mov	r0, r7
 800581e:	f000 f879 	bl	8005914 <_printf_i>
 8005822:	e7ed      	b.n	8005800 <_svfiprintf_r+0x1c0>
 8005824:	08005c84 	.word	0x08005c84
 8005828:	08005c8e 	.word	0x08005c8e
 800582c:	00000000 	.word	0x00000000
 8005830:	08005589 	.word	0x08005589
 8005834:	08005c8a 	.word	0x08005c8a

08005838 <_printf_common>:
 8005838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800583c:	4616      	mov	r6, r2
 800583e:	4698      	mov	r8, r3
 8005840:	688a      	ldr	r2, [r1, #8]
 8005842:	690b      	ldr	r3, [r1, #16]
 8005844:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005848:	4293      	cmp	r3, r2
 800584a:	bfb8      	it	lt
 800584c:	4613      	movlt	r3, r2
 800584e:	6033      	str	r3, [r6, #0]
 8005850:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005854:	4607      	mov	r7, r0
 8005856:	460c      	mov	r4, r1
 8005858:	b10a      	cbz	r2, 800585e <_printf_common+0x26>
 800585a:	3301      	adds	r3, #1
 800585c:	6033      	str	r3, [r6, #0]
 800585e:	6823      	ldr	r3, [r4, #0]
 8005860:	0699      	lsls	r1, r3, #26
 8005862:	bf42      	ittt	mi
 8005864:	6833      	ldrmi	r3, [r6, #0]
 8005866:	3302      	addmi	r3, #2
 8005868:	6033      	strmi	r3, [r6, #0]
 800586a:	6825      	ldr	r5, [r4, #0]
 800586c:	f015 0506 	ands.w	r5, r5, #6
 8005870:	d106      	bne.n	8005880 <_printf_common+0x48>
 8005872:	f104 0a19 	add.w	sl, r4, #25
 8005876:	68e3      	ldr	r3, [r4, #12]
 8005878:	6832      	ldr	r2, [r6, #0]
 800587a:	1a9b      	subs	r3, r3, r2
 800587c:	42ab      	cmp	r3, r5
 800587e:	dc26      	bgt.n	80058ce <_printf_common+0x96>
 8005880:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005884:	6822      	ldr	r2, [r4, #0]
 8005886:	3b00      	subs	r3, #0
 8005888:	bf18      	it	ne
 800588a:	2301      	movne	r3, #1
 800588c:	0692      	lsls	r2, r2, #26
 800588e:	d42b      	bmi.n	80058e8 <_printf_common+0xb0>
 8005890:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005894:	4641      	mov	r1, r8
 8005896:	4638      	mov	r0, r7
 8005898:	47c8      	blx	r9
 800589a:	3001      	adds	r0, #1
 800589c:	d01e      	beq.n	80058dc <_printf_common+0xa4>
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	6922      	ldr	r2, [r4, #16]
 80058a2:	f003 0306 	and.w	r3, r3, #6
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	bf02      	ittt	eq
 80058aa:	68e5      	ldreq	r5, [r4, #12]
 80058ac:	6833      	ldreq	r3, [r6, #0]
 80058ae:	1aed      	subeq	r5, r5, r3
 80058b0:	68a3      	ldr	r3, [r4, #8]
 80058b2:	bf0c      	ite	eq
 80058b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058b8:	2500      	movne	r5, #0
 80058ba:	4293      	cmp	r3, r2
 80058bc:	bfc4      	itt	gt
 80058be:	1a9b      	subgt	r3, r3, r2
 80058c0:	18ed      	addgt	r5, r5, r3
 80058c2:	2600      	movs	r6, #0
 80058c4:	341a      	adds	r4, #26
 80058c6:	42b5      	cmp	r5, r6
 80058c8:	d11a      	bne.n	8005900 <_printf_common+0xc8>
 80058ca:	2000      	movs	r0, #0
 80058cc:	e008      	b.n	80058e0 <_printf_common+0xa8>
 80058ce:	2301      	movs	r3, #1
 80058d0:	4652      	mov	r2, sl
 80058d2:	4641      	mov	r1, r8
 80058d4:	4638      	mov	r0, r7
 80058d6:	47c8      	blx	r9
 80058d8:	3001      	adds	r0, #1
 80058da:	d103      	bne.n	80058e4 <_printf_common+0xac>
 80058dc:	f04f 30ff 	mov.w	r0, #4294967295
 80058e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058e4:	3501      	adds	r5, #1
 80058e6:	e7c6      	b.n	8005876 <_printf_common+0x3e>
 80058e8:	18e1      	adds	r1, r4, r3
 80058ea:	1c5a      	adds	r2, r3, #1
 80058ec:	2030      	movs	r0, #48	@ 0x30
 80058ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80058f2:	4422      	add	r2, r4
 80058f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058fc:	3302      	adds	r3, #2
 80058fe:	e7c7      	b.n	8005890 <_printf_common+0x58>
 8005900:	2301      	movs	r3, #1
 8005902:	4622      	mov	r2, r4
 8005904:	4641      	mov	r1, r8
 8005906:	4638      	mov	r0, r7
 8005908:	47c8      	blx	r9
 800590a:	3001      	adds	r0, #1
 800590c:	d0e6      	beq.n	80058dc <_printf_common+0xa4>
 800590e:	3601      	adds	r6, #1
 8005910:	e7d9      	b.n	80058c6 <_printf_common+0x8e>
	...

08005914 <_printf_i>:
 8005914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005918:	7e0f      	ldrb	r7, [r1, #24]
 800591a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800591c:	2f78      	cmp	r7, #120	@ 0x78
 800591e:	4691      	mov	r9, r2
 8005920:	4680      	mov	r8, r0
 8005922:	460c      	mov	r4, r1
 8005924:	469a      	mov	sl, r3
 8005926:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800592a:	d807      	bhi.n	800593c <_printf_i+0x28>
 800592c:	2f62      	cmp	r7, #98	@ 0x62
 800592e:	d80a      	bhi.n	8005946 <_printf_i+0x32>
 8005930:	2f00      	cmp	r7, #0
 8005932:	f000 80d1 	beq.w	8005ad8 <_printf_i+0x1c4>
 8005936:	2f58      	cmp	r7, #88	@ 0x58
 8005938:	f000 80b8 	beq.w	8005aac <_printf_i+0x198>
 800593c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005940:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005944:	e03a      	b.n	80059bc <_printf_i+0xa8>
 8005946:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800594a:	2b15      	cmp	r3, #21
 800594c:	d8f6      	bhi.n	800593c <_printf_i+0x28>
 800594e:	a101      	add	r1, pc, #4	@ (adr r1, 8005954 <_printf_i+0x40>)
 8005950:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005954:	080059ad 	.word	0x080059ad
 8005958:	080059c1 	.word	0x080059c1
 800595c:	0800593d 	.word	0x0800593d
 8005960:	0800593d 	.word	0x0800593d
 8005964:	0800593d 	.word	0x0800593d
 8005968:	0800593d 	.word	0x0800593d
 800596c:	080059c1 	.word	0x080059c1
 8005970:	0800593d 	.word	0x0800593d
 8005974:	0800593d 	.word	0x0800593d
 8005978:	0800593d 	.word	0x0800593d
 800597c:	0800593d 	.word	0x0800593d
 8005980:	08005abf 	.word	0x08005abf
 8005984:	080059eb 	.word	0x080059eb
 8005988:	08005a79 	.word	0x08005a79
 800598c:	0800593d 	.word	0x0800593d
 8005990:	0800593d 	.word	0x0800593d
 8005994:	08005ae1 	.word	0x08005ae1
 8005998:	0800593d 	.word	0x0800593d
 800599c:	080059eb 	.word	0x080059eb
 80059a0:	0800593d 	.word	0x0800593d
 80059a4:	0800593d 	.word	0x0800593d
 80059a8:	08005a81 	.word	0x08005a81
 80059ac:	6833      	ldr	r3, [r6, #0]
 80059ae:	1d1a      	adds	r2, r3, #4
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6032      	str	r2, [r6, #0]
 80059b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059bc:	2301      	movs	r3, #1
 80059be:	e09c      	b.n	8005afa <_printf_i+0x1e6>
 80059c0:	6833      	ldr	r3, [r6, #0]
 80059c2:	6820      	ldr	r0, [r4, #0]
 80059c4:	1d19      	adds	r1, r3, #4
 80059c6:	6031      	str	r1, [r6, #0]
 80059c8:	0606      	lsls	r6, r0, #24
 80059ca:	d501      	bpl.n	80059d0 <_printf_i+0xbc>
 80059cc:	681d      	ldr	r5, [r3, #0]
 80059ce:	e003      	b.n	80059d8 <_printf_i+0xc4>
 80059d0:	0645      	lsls	r5, r0, #25
 80059d2:	d5fb      	bpl.n	80059cc <_printf_i+0xb8>
 80059d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059d8:	2d00      	cmp	r5, #0
 80059da:	da03      	bge.n	80059e4 <_printf_i+0xd0>
 80059dc:	232d      	movs	r3, #45	@ 0x2d
 80059de:	426d      	negs	r5, r5
 80059e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059e4:	4858      	ldr	r0, [pc, #352]	@ (8005b48 <_printf_i+0x234>)
 80059e6:	230a      	movs	r3, #10
 80059e8:	e011      	b.n	8005a0e <_printf_i+0xfa>
 80059ea:	6821      	ldr	r1, [r4, #0]
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	0608      	lsls	r0, r1, #24
 80059f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80059f4:	d402      	bmi.n	80059fc <_printf_i+0xe8>
 80059f6:	0649      	lsls	r1, r1, #25
 80059f8:	bf48      	it	mi
 80059fa:	b2ad      	uxthmi	r5, r5
 80059fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80059fe:	4852      	ldr	r0, [pc, #328]	@ (8005b48 <_printf_i+0x234>)
 8005a00:	6033      	str	r3, [r6, #0]
 8005a02:	bf14      	ite	ne
 8005a04:	230a      	movne	r3, #10
 8005a06:	2308      	moveq	r3, #8
 8005a08:	2100      	movs	r1, #0
 8005a0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a0e:	6866      	ldr	r6, [r4, #4]
 8005a10:	60a6      	str	r6, [r4, #8]
 8005a12:	2e00      	cmp	r6, #0
 8005a14:	db05      	blt.n	8005a22 <_printf_i+0x10e>
 8005a16:	6821      	ldr	r1, [r4, #0]
 8005a18:	432e      	orrs	r6, r5
 8005a1a:	f021 0104 	bic.w	r1, r1, #4
 8005a1e:	6021      	str	r1, [r4, #0]
 8005a20:	d04b      	beq.n	8005aba <_printf_i+0x1a6>
 8005a22:	4616      	mov	r6, r2
 8005a24:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a28:	fb03 5711 	mls	r7, r3, r1, r5
 8005a2c:	5dc7      	ldrb	r7, [r0, r7]
 8005a2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a32:	462f      	mov	r7, r5
 8005a34:	42bb      	cmp	r3, r7
 8005a36:	460d      	mov	r5, r1
 8005a38:	d9f4      	bls.n	8005a24 <_printf_i+0x110>
 8005a3a:	2b08      	cmp	r3, #8
 8005a3c:	d10b      	bne.n	8005a56 <_printf_i+0x142>
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	07df      	lsls	r7, r3, #31
 8005a42:	d508      	bpl.n	8005a56 <_printf_i+0x142>
 8005a44:	6923      	ldr	r3, [r4, #16]
 8005a46:	6861      	ldr	r1, [r4, #4]
 8005a48:	4299      	cmp	r1, r3
 8005a4a:	bfde      	ittt	le
 8005a4c:	2330      	movle	r3, #48	@ 0x30
 8005a4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a56:	1b92      	subs	r2, r2, r6
 8005a58:	6122      	str	r2, [r4, #16]
 8005a5a:	f8cd a000 	str.w	sl, [sp]
 8005a5e:	464b      	mov	r3, r9
 8005a60:	aa03      	add	r2, sp, #12
 8005a62:	4621      	mov	r1, r4
 8005a64:	4640      	mov	r0, r8
 8005a66:	f7ff fee7 	bl	8005838 <_printf_common>
 8005a6a:	3001      	adds	r0, #1
 8005a6c:	d14a      	bne.n	8005b04 <_printf_i+0x1f0>
 8005a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a72:	b004      	add	sp, #16
 8005a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	f043 0320 	orr.w	r3, r3, #32
 8005a7e:	6023      	str	r3, [r4, #0]
 8005a80:	4832      	ldr	r0, [pc, #200]	@ (8005b4c <_printf_i+0x238>)
 8005a82:	2778      	movs	r7, #120	@ 0x78
 8005a84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a88:	6823      	ldr	r3, [r4, #0]
 8005a8a:	6831      	ldr	r1, [r6, #0]
 8005a8c:	061f      	lsls	r7, r3, #24
 8005a8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a92:	d402      	bmi.n	8005a9a <_printf_i+0x186>
 8005a94:	065f      	lsls	r7, r3, #25
 8005a96:	bf48      	it	mi
 8005a98:	b2ad      	uxthmi	r5, r5
 8005a9a:	6031      	str	r1, [r6, #0]
 8005a9c:	07d9      	lsls	r1, r3, #31
 8005a9e:	bf44      	itt	mi
 8005aa0:	f043 0320 	orrmi.w	r3, r3, #32
 8005aa4:	6023      	strmi	r3, [r4, #0]
 8005aa6:	b11d      	cbz	r5, 8005ab0 <_printf_i+0x19c>
 8005aa8:	2310      	movs	r3, #16
 8005aaa:	e7ad      	b.n	8005a08 <_printf_i+0xf4>
 8005aac:	4826      	ldr	r0, [pc, #152]	@ (8005b48 <_printf_i+0x234>)
 8005aae:	e7e9      	b.n	8005a84 <_printf_i+0x170>
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	f023 0320 	bic.w	r3, r3, #32
 8005ab6:	6023      	str	r3, [r4, #0]
 8005ab8:	e7f6      	b.n	8005aa8 <_printf_i+0x194>
 8005aba:	4616      	mov	r6, r2
 8005abc:	e7bd      	b.n	8005a3a <_printf_i+0x126>
 8005abe:	6833      	ldr	r3, [r6, #0]
 8005ac0:	6825      	ldr	r5, [r4, #0]
 8005ac2:	6961      	ldr	r1, [r4, #20]
 8005ac4:	1d18      	adds	r0, r3, #4
 8005ac6:	6030      	str	r0, [r6, #0]
 8005ac8:	062e      	lsls	r6, r5, #24
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	d501      	bpl.n	8005ad2 <_printf_i+0x1be>
 8005ace:	6019      	str	r1, [r3, #0]
 8005ad0:	e002      	b.n	8005ad8 <_printf_i+0x1c4>
 8005ad2:	0668      	lsls	r0, r5, #25
 8005ad4:	d5fb      	bpl.n	8005ace <_printf_i+0x1ba>
 8005ad6:	8019      	strh	r1, [r3, #0]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	6123      	str	r3, [r4, #16]
 8005adc:	4616      	mov	r6, r2
 8005ade:	e7bc      	b.n	8005a5a <_printf_i+0x146>
 8005ae0:	6833      	ldr	r3, [r6, #0]
 8005ae2:	1d1a      	adds	r2, r3, #4
 8005ae4:	6032      	str	r2, [r6, #0]
 8005ae6:	681e      	ldr	r6, [r3, #0]
 8005ae8:	6862      	ldr	r2, [r4, #4]
 8005aea:	2100      	movs	r1, #0
 8005aec:	4630      	mov	r0, r6
 8005aee:	f7fa fb6f 	bl	80001d0 <memchr>
 8005af2:	b108      	cbz	r0, 8005af8 <_printf_i+0x1e4>
 8005af4:	1b80      	subs	r0, r0, r6
 8005af6:	6060      	str	r0, [r4, #4]
 8005af8:	6863      	ldr	r3, [r4, #4]
 8005afa:	6123      	str	r3, [r4, #16]
 8005afc:	2300      	movs	r3, #0
 8005afe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b02:	e7aa      	b.n	8005a5a <_printf_i+0x146>
 8005b04:	6923      	ldr	r3, [r4, #16]
 8005b06:	4632      	mov	r2, r6
 8005b08:	4649      	mov	r1, r9
 8005b0a:	4640      	mov	r0, r8
 8005b0c:	47d0      	blx	sl
 8005b0e:	3001      	adds	r0, #1
 8005b10:	d0ad      	beq.n	8005a6e <_printf_i+0x15a>
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	079b      	lsls	r3, r3, #30
 8005b16:	d413      	bmi.n	8005b40 <_printf_i+0x22c>
 8005b18:	68e0      	ldr	r0, [r4, #12]
 8005b1a:	9b03      	ldr	r3, [sp, #12]
 8005b1c:	4298      	cmp	r0, r3
 8005b1e:	bfb8      	it	lt
 8005b20:	4618      	movlt	r0, r3
 8005b22:	e7a6      	b.n	8005a72 <_printf_i+0x15e>
 8005b24:	2301      	movs	r3, #1
 8005b26:	4632      	mov	r2, r6
 8005b28:	4649      	mov	r1, r9
 8005b2a:	4640      	mov	r0, r8
 8005b2c:	47d0      	blx	sl
 8005b2e:	3001      	adds	r0, #1
 8005b30:	d09d      	beq.n	8005a6e <_printf_i+0x15a>
 8005b32:	3501      	adds	r5, #1
 8005b34:	68e3      	ldr	r3, [r4, #12]
 8005b36:	9903      	ldr	r1, [sp, #12]
 8005b38:	1a5b      	subs	r3, r3, r1
 8005b3a:	42ab      	cmp	r3, r5
 8005b3c:	dcf2      	bgt.n	8005b24 <_printf_i+0x210>
 8005b3e:	e7eb      	b.n	8005b18 <_printf_i+0x204>
 8005b40:	2500      	movs	r5, #0
 8005b42:	f104 0619 	add.w	r6, r4, #25
 8005b46:	e7f5      	b.n	8005b34 <_printf_i+0x220>
 8005b48:	08005c95 	.word	0x08005c95
 8005b4c:	08005ca6 	.word	0x08005ca6

08005b50 <memmove>:
 8005b50:	4288      	cmp	r0, r1
 8005b52:	b510      	push	{r4, lr}
 8005b54:	eb01 0402 	add.w	r4, r1, r2
 8005b58:	d902      	bls.n	8005b60 <memmove+0x10>
 8005b5a:	4284      	cmp	r4, r0
 8005b5c:	4623      	mov	r3, r4
 8005b5e:	d807      	bhi.n	8005b70 <memmove+0x20>
 8005b60:	1e43      	subs	r3, r0, #1
 8005b62:	42a1      	cmp	r1, r4
 8005b64:	d008      	beq.n	8005b78 <memmove+0x28>
 8005b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b6e:	e7f8      	b.n	8005b62 <memmove+0x12>
 8005b70:	4402      	add	r2, r0
 8005b72:	4601      	mov	r1, r0
 8005b74:	428a      	cmp	r2, r1
 8005b76:	d100      	bne.n	8005b7a <memmove+0x2a>
 8005b78:	bd10      	pop	{r4, pc}
 8005b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b82:	e7f7      	b.n	8005b74 <memmove+0x24>

08005b84 <_sbrk_r>:
 8005b84:	b538      	push	{r3, r4, r5, lr}
 8005b86:	4d06      	ldr	r5, [pc, #24]	@ (8005ba0 <_sbrk_r+0x1c>)
 8005b88:	2300      	movs	r3, #0
 8005b8a:	4604      	mov	r4, r0
 8005b8c:	4608      	mov	r0, r1
 8005b8e:	602b      	str	r3, [r5, #0]
 8005b90:	f7fb ffe4 	bl	8001b5c <_sbrk>
 8005b94:	1c43      	adds	r3, r0, #1
 8005b96:	d102      	bne.n	8005b9e <_sbrk_r+0x1a>
 8005b98:	682b      	ldr	r3, [r5, #0]
 8005b9a:	b103      	cbz	r3, 8005b9e <_sbrk_r+0x1a>
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ba0:	20001370 	.word	0x20001370

08005ba4 <memcpy>:
 8005ba4:	440a      	add	r2, r1
 8005ba6:	4291      	cmp	r1, r2
 8005ba8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bac:	d100      	bne.n	8005bb0 <memcpy+0xc>
 8005bae:	4770      	bx	lr
 8005bb0:	b510      	push	{r4, lr}
 8005bb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bba:	4291      	cmp	r1, r2
 8005bbc:	d1f9      	bne.n	8005bb2 <memcpy+0xe>
 8005bbe:	bd10      	pop	{r4, pc}

08005bc0 <_realloc_r>:
 8005bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bc4:	4607      	mov	r7, r0
 8005bc6:	4614      	mov	r4, r2
 8005bc8:	460d      	mov	r5, r1
 8005bca:	b921      	cbnz	r1, 8005bd6 <_realloc_r+0x16>
 8005bcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd0:	4611      	mov	r1, r2
 8005bd2:	f7ff bc4d 	b.w	8005470 <_malloc_r>
 8005bd6:	b92a      	cbnz	r2, 8005be4 <_realloc_r+0x24>
 8005bd8:	f7ff fbde 	bl	8005398 <_free_r>
 8005bdc:	4625      	mov	r5, r4
 8005bde:	4628      	mov	r0, r5
 8005be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005be4:	f000 f81a 	bl	8005c1c <_malloc_usable_size_r>
 8005be8:	4284      	cmp	r4, r0
 8005bea:	4606      	mov	r6, r0
 8005bec:	d802      	bhi.n	8005bf4 <_realloc_r+0x34>
 8005bee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bf2:	d8f4      	bhi.n	8005bde <_realloc_r+0x1e>
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	f7ff fc3a 	bl	8005470 <_malloc_r>
 8005bfc:	4680      	mov	r8, r0
 8005bfe:	b908      	cbnz	r0, 8005c04 <_realloc_r+0x44>
 8005c00:	4645      	mov	r5, r8
 8005c02:	e7ec      	b.n	8005bde <_realloc_r+0x1e>
 8005c04:	42b4      	cmp	r4, r6
 8005c06:	4622      	mov	r2, r4
 8005c08:	4629      	mov	r1, r5
 8005c0a:	bf28      	it	cs
 8005c0c:	4632      	movcs	r2, r6
 8005c0e:	f7ff ffc9 	bl	8005ba4 <memcpy>
 8005c12:	4629      	mov	r1, r5
 8005c14:	4638      	mov	r0, r7
 8005c16:	f7ff fbbf 	bl	8005398 <_free_r>
 8005c1a:	e7f1      	b.n	8005c00 <_realloc_r+0x40>

08005c1c <_malloc_usable_size_r>:
 8005c1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c20:	1f18      	subs	r0, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	bfbc      	itt	lt
 8005c26:	580b      	ldrlt	r3, [r1, r0]
 8005c28:	18c0      	addlt	r0, r0, r3
 8005c2a:	4770      	bx	lr

08005c2c <_init>:
 8005c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2e:	bf00      	nop
 8005c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c32:	bc08      	pop	{r3}
 8005c34:	469e      	mov	lr, r3
 8005c36:	4770      	bx	lr

08005c38 <_fini>:
 8005c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3a:	bf00      	nop
 8005c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c3e:	bc08      	pop	{r3}
 8005c40:	469e      	mov	lr, r3
 8005c42:	4770      	bx	lr
