-- import std_logic from the IEEE library
library IEEE;
use IEEE.std_logic_1164.all;
 
-- this is the entity
entity Exercise2 is
  port ( 
    I1 : in std_logic;
    I2 : in std_logic;
    O  : out std_logic);
end entity Exercise2;
 
-- this is the architecture
architecture RTL of Exercise2 is
begin
  O <= I1 and I2;
end architecture RTL;