<block name="testbench/ch_intrinsics.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^clk top^reset top^start top^m~0 top^m~1 top^m~2 top^m~3 top^m~4 top^m~5 top^m~6 top^m~7 top^m~8 top^m~9 top^m~10 top^m~11 top^m~12 top^m~13 top^m~14 top^m~15 top^m~16 top^m~17 top^m~18 top^m~19 top^m~20 top^m~21 top^m~22 top^m~23 top^m~24 top^m~25 top^m~26 top^m~27 top^m~28 top^m~29 top^m~30 top^m~31 top^c~0 top^c~1 top^c~2 top^c~3 top^c~4 top^c~5 top^c~6 top^c~7 top^c~8 top^c~9 top^c~10 top^c~11 top^c~12 top^c~13 top^c~14 top^c~15 top^c~16 top^c~17 top^c~18 top^c~19 top^c~20 top^c~21 top^c~22 top^c~23 top^c~24 top^c~25 top^c~26 top^c~27 top^c~28 top^c~29 top^c~30 top^c~31 top^n~0 top^n~1 top^n~2 top^n~3 top^n~4 top^n~5 top^n~6 top^n~7 top^n~8 top^n~9 top^n~10 top^n~11 top^n~12 top^n~13 top^n~14 top^n~15 top^n~16 top^n~17 top^n~18 top^n~19 top^n~20 top^n~21 top^n~22 top^n~23 top^n~24 top^n~25 top^n~26 top^n~27 top^n~28 top^n~29 top^n~30 top^n~31 
	</inputs>

	<outputs>
		out:top^return_val~0 out:top^return_val~1 out:top^return_val~2 out:top^return_val~3 out:top^return_val~4 out:top^return_val~5 out:top^return_val~6 out:top^return_val~7 out:top^return_val~8 out:top^return_val~9 out:top^return_val~10 out:top^return_val~11 out:top^return_val~12 out:top^return_val~13 out:top^return_val~14 out:top^return_val~15 out:top^return_val~16 out:top^return_val~17 out:top^return_val~18 out:top^return_val~19 out:top^return_val~20 out:top^return_val~21 out:top^return_val~22 out:top^return_val~23 out:top^return_val~24 out:top^return_val~25 out:top^return_val~26 out:top^return_val~27 out:top^return_val~28 out:top^return_val~29 out:top^return_val~30 out:top^return_val~31 out:top^finish out:top^memory_controller_address~0 out:top^memory_controller_address~1 out:top^memory_controller_address~2 out:top^memory_controller_address~3 out:top^memory_controller_address~4 out:top^memory_controller_address~5 out:top^memory_controller_address~6 out:top^memory_controller_address~7 
		out:top^memory_controller_address~8 out:top^memory_controller_address~9 out:top^memory_controller_address~10 out:top^memory_controller_address~11 out:top^memory_controller_address~12 out:top^memory_controller_address~13 out:top^memory_controller_address~14 out:top^memory_controller_address~15 out:top^memory_controller_address~16 out:top^memory_controller_address~17 out:top^memory_controller_address~18 out:top^memory_controller_address~19 out:top^memory_controller_address~20 out:top^memory_controller_address~21 out:top^memory_controller_address~22 out:top^memory_controller_address~23 out:top^memory_controller_address~24 out:top^memory_controller_address~25 out:top^memory_controller_address~26 out:top^memory_controller_address~27 out:top^memory_controller_address~28 out:top^memory_controller_address~29 out:top^memory_controller_address~30 out:top^memory_controller_address~31 out:top^memory_controller_write_enable out:top^memory_controller_in~0 out:top^memory_controller_in~1 
		out:top^memory_controller_in~2 out:top^memory_controller_in~3 out:top^memory_controller_in~4 out:top^memory_controller_in~5 out:top^memory_controller_in~6 out:top^memory_controller_in~7 out:top^memory_controller_in~8 out:top^memory_controller_in~9 out:top^memory_controller_in~10 out:top^memory_controller_in~11 out:top^memory_controller_in~12 out:top^memory_controller_in~13 out:top^memory_controller_in~14 out:top^memory_controller_in~15 out:top^memory_controller_in~16 out:top^memory_controller_in~17 out:top^memory_controller_in~18 out:top^memory_controller_in~19 out:top^memory_controller_in~20 out:top^memory_controller_in~21 out:top^memory_controller_in~22 out:top^memory_controller_in~23 out:top^memory_controller_in~24 out:top^memory_controller_in~25 out:top^memory_controller_in~26 out:top^memory_controller_in~27 out:top^memory_controller_in~28 out:top^memory_controller_in~29 out:top^memory_controller_in~30 out:top^memory_controller_in~31 out:top^memory_controller_out~0 
		out:top^memory_controller_out~1 out:top^memory_controller_out~2 out:top^memory_controller_out~3 out:top^memory_controller_out~4 out:top^memory_controller_out~5 out:top^memory_controller_out~6 out:top^memory_controller_out~7 out:top^memory_controller_out~8 out:top^memory_controller_out~9 out:top^memory_controller_out~10 out:top^memory_controller_out~11 out:top^memory_controller_out~12 out:top^memory_controller_out~13 out:top^memory_controller_out~14 out:top^memory_controller_out~15 out:top^memory_controller_out~16 out:top^memory_controller_out~17 out:top^memory_controller_out~18 out:top^memory_controller_out~19 out:top^memory_controller_out~20 out:top^memory_controller_out~21 out:top^memory_controller_out~22 out:top^memory_controller_out~23 out:top^memory_controller_out~24 out:top^memory_controller_out~25 out:top^memory_controller_out~26 out:top^memory_controller_out~27 out:top^memory_controller_out~28 out:top^memory_controller_out~29 out:top^memory_controller_out~30 out:top^memory_controller_out~31 
	</outputs>

	<clocks>
		top^clk 
	</clocks>

	<block name="n352" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">n1045 n1050 open open n1073_1 open open top^c~21 open top^c~19 n1041 open open open open open open top^c~23 top^c~17 n1069 n1042 n1043_1 n1044 open open open open open open open open open open open top^c~20 top^c~18 top^c~16 top^reset n1072 top^c~22 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open fle[4].out[1]->clbouts2  open open fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1040" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1040" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1040" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1040" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1040" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1040 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1039" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  fle[9].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1039" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1039" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1039" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1039 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1038_1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  fle[9].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1038_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1038_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1038_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1038_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1037" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  fle[9].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1037" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1037" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1037" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1037 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1034" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  fle[0].out[1]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1034" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1034" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1034" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1034" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1034 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1035" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  fle[3].out[0]->crossbar  fle[2].out[0]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1035" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1035" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1035" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1035" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1035 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1036" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[7]->crossbar  clb.I[39]->crossbar  fle[9].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1036" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1036" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1036" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1036 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n342" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n342" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n337" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n337" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n337" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n337 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^cur_state~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^cur_state~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n342" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n342" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n342" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n342 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^cur_state~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^cur_state~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n347" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[38]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n347" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n347" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n347" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n347 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^cur_state~2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^cur_state~2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n352" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  fle[9].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n352" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_write_enable" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_write_enable" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_write_enable" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_write_enable </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n352" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n352" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n352" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n352 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^cur_state~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^cur_state~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">open top^memory_controller_in~6 open open top^memory_controller_write_enable open open top^s_07~9_FF_NODE open top^memory_controller_in~3 top^memory_controller_in~2 open open open n1030 top^s_07~12_FF_NODE top^s_07~13_FF_NODE open top^memory_controller_in~4 top^memory_controller_in~1 top^s_07~11_FF_NODE open open top^memory_controller_in~5 open open open n1026 n1028_1 n1034 open top^s_07~14_FF_NODE top^s_07~15_FF_NODE open open open open top^memory_controller_address~2 top^s_07~8_FF_NODE top^s_07~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[19]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[10]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[9]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[18]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[23]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[1]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[4]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1033_1" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1033_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_address~15" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~15" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~15" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~15 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1033_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1033_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1033_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1033_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1032" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1032" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1032" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1032" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1032 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  fle[8].out[0]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">top^memory_controller_address~3 n1032 open open top^s_07~0_FF_NODE top^memory_controller_in~0 open open open top^s_07~26_FF_NODE top^s_07~4_FF_NODE open open open n1034 top^s_07~1_FF_NODE top^s_07~5_FF_NODE open top^s_07~24_FF_NODE top^s_07~27_FF_NODE top^s_07~3_FF_NODE top^s_07~28_FF_NODE top^s_07~6_FF_NODE top^s_07~31_FF_NODE open open open n1026 open open top^memory_controller_write_enable top^s_07~7_FF_NODE open top^s_07~29_FF_NODE top^s_07~30_FF_NODE top^memory_controller_address~1 top^memory_controller_in~7 top^memory_controller_address~0 top^s_07~25_FF_NODE top^s_07~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1029" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1029" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_address~28" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~28" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~28" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~28 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1029" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1029" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1029" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1029 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1028_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[0].out[1]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1028_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1028_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1028_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1028_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[1].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[14]->crossbar  clb.I[36]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[1].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[14]->crossbar  clb.I[35]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[1].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[1].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[14]->crossbar  fle[7].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[1].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1031" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[10]->crossbar  clb.I[16]->crossbar  clb.I[22]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1031" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_address~4" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~4" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~4" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~4 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1031" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1031" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1031" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1031 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1030" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1030" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1030" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1030" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1030 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[1].out[0]->crossbar  clb.I[1]->crossbar  clb.I[14]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="top.memory_controller+memtroll.single_port_ram+_str^out~2" instance="memory[3]" mode="mem_512x64_sp">
		<inputs>
			<port name="addr1">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~276 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~277 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~278 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~279 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~280 open open open open open open open open open open </port>
			<port name="addr2">open open open open open open open open open open open open open open open </port>
			<port name="data">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~288 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~281 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~282 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~284 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~285 
	top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~286 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~287 top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~283 </port>
			<port name="we1">top.memory_controller+memtroll^MULTI_PORT_MUX~7^MUX_2~289 </port>
			<port name="we2">open </port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mem_512x64_sp[0].out[56]->dataout1  mem_512x64_sp[0].out[57]->dataout1  mem_512x64_sp[0].out[58]->dataout1  mem_512x64_sp[0].out[59]->dataout1  mem_512x64_sp[0].out[60]->dataout1  mem_512x64_sp[0].out[61]->dataout1  mem_512x64_sp[0].out[62]->dataout1  mem_512x64_sp[0].out[63]->dataout1  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="top.memory_controller+memtroll.single_port_ram+_str^out~2" instance="mem_512x64_sp[0]" mode="memory_slice">
			<inputs>
				<port name="addr">memory.addr1[0]->address1  memory.addr1[1]->address1  memory.addr1[2]->address1  memory.addr1[3]->address1  memory.addr1[4]->address1  open open open open </port>
				<port name="data">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open memory.data[56]->data1  memory.data[57]->data1  memory.data[58]->data1  memory.data[59]->data1  memory.data[60]->data1  memory.data[61]->data1  memory.data[62]->data1  memory.data[63]->data1  </port>
				<port name="we">memory.we1[0]->writeen1  </port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open memory_slice[56].out[0]->direct129  memory_slice[57].out[0]->direct129  memory_slice[58].out[0]->direct129  memory_slice[59].out[0]->direct129  memory_slice[60].out[0]->direct129  memory_slice[61].out[0]->direct129  memory_slice[62].out[0]->direct129  memory_slice[63].out[0]->direct129  </port>
			</outputs>
			<clocks>
				<port name="clk">memory.clk[0]->clk  </port>
			</clocks>
			<block name="open" instance="memory_slice[0]"/>
			<block name="open" instance="memory_slice[1]"/>
			<block name="open" instance="memory_slice[2]"/>
			<block name="open" instance="memory_slice[3]"/>
			<block name="open" instance="memory_slice[4]"/>
			<block name="open" instance="memory_slice[5]"/>
			<block name="open" instance="memory_slice[6]"/>
			<block name="open" instance="memory_slice[7]"/>
			<block name="open" instance="memory_slice[8]"/>
			<block name="open" instance="memory_slice[9]"/>
			<block name="open" instance="memory_slice[10]"/>
			<block name="open" instance="memory_slice[11]"/>
			<block name="open" instance="memory_slice[12]"/>
			<block name="open" instance="memory_slice[13]"/>
			<block name="open" instance="memory_slice[14]"/>
			<block name="open" instance="memory_slice[15]"/>
			<block name="open" instance="memory_slice[16]"/>
			<block name="open" instance="memory_slice[17]"/>
			<block name="open" instance="memory_slice[18]"/>
			<block name="open" instance="memory_slice[19]"/>
			<block name="open" instance="memory_slice[20]"/>
			<block name="open" instance="memory_slice[21]"/>
			<block name="open" instance="memory_slice[22]"/>
			<block name="open" instance="memory_slice[23]"/>
			<block name="open" instance="memory_slice[24]"/>
			<block name="open" instance="memory_slice[25]"/>
			<block name="open" instance="memory_slice[26]"/>
			<block name="open" instance="memory_slice[27]"/>
			<block name="open" instance="memory_slice[28]"/>
			<block name="open" instance="memory_slice[29]"/>
			<block name="open" instance="memory_slice[30]"/>
			<block name="open" instance="memory_slice[31]"/>
			<block name="open" instance="memory_slice[32]"/>
			<block name="open" instance="memory_slice[33]"/>
			<block name="open" instance="memory_slice[34]"/>
			<block name="open" instance="memory_slice[35]"/>
			<block name="open" instance="memory_slice[36]"/>
			<block name="open" instance="memory_slice[37]"/>
			<block name="open" instance="memory_slice[38]"/>
			<block name="open" instance="memory_slice[39]"/>
			<block name="open" instance="memory_slice[40]"/>
			<block name="open" instance="memory_slice[41]"/>
			<block name="open" instance="memory_slice[42]"/>
			<block name="open" instance="memory_slice[43]"/>
			<block name="open" instance="memory_slice[44]"/>
			<block name="open" instance="memory_slice[45]"/>
			<block name="open" instance="memory_slice[46]"/>
			<block name="open" instance="memory_slice[47]"/>
			<block name="open" instance="memory_slice[48]"/>
			<block name="open" instance="memory_slice[49]"/>
			<block name="open" instance="memory_slice[50]"/>
			<block name="open" instance="memory_slice[51]"/>
			<block name="open" instance="memory_slice[52]"/>
			<block name="open" instance="memory_slice[53]"/>
			<block name="open" instance="memory_slice[54]"/>
			<block name="open" instance="memory_slice[55]"/>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~7" instance="memory_slice[56]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct56_56  mem_512x64_sp.addr[1]->direct56_56  mem_512x64_sp.addr[2]->direct56_56  mem_512x64_sp.addr[3]->direct56_56  mem_512x64_sp.addr[4]->direct56_56  open open open open </port>
					<port name="data">mem_512x64_sp.data[56]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct121_56  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~7 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct186_56  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~0" instance="memory_slice[57]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct57_57  mem_512x64_sp.addr[1]->direct57_57  mem_512x64_sp.addr[2]->direct57_57  mem_512x64_sp.addr[3]->direct57_57  mem_512x64_sp.addr[4]->direct57_57  open open open open </port>
					<port name="data">mem_512x64_sp.data[57]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct122_57  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~0 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct187_57  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~1" instance="memory_slice[58]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct58_58  mem_512x64_sp.addr[1]->direct58_58  mem_512x64_sp.addr[2]->direct58_58  mem_512x64_sp.addr[3]->direct58_58  mem_512x64_sp.addr[4]->direct58_58  open open open open </port>
					<port name="data">mem_512x64_sp.data[58]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct123_58  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~1 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct188_58  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~3" instance="memory_slice[59]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct59_59  mem_512x64_sp.addr[1]->direct59_59  mem_512x64_sp.addr[2]->direct59_59  mem_512x64_sp.addr[3]->direct59_59  mem_512x64_sp.addr[4]->direct59_59  open open open open </port>
					<port name="data">mem_512x64_sp.data[59]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct124_59  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~3 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct189_59  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~4" instance="memory_slice[60]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct60_60  mem_512x64_sp.addr[1]->direct60_60  mem_512x64_sp.addr[2]->direct60_60  mem_512x64_sp.addr[3]->direct60_60  mem_512x64_sp.addr[4]->direct60_60  open open open open </port>
					<port name="data">mem_512x64_sp.data[60]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct125_60  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~4 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct190_60  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~5" instance="memory_slice[61]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct61_61  mem_512x64_sp.addr[1]->direct61_61  mem_512x64_sp.addr[2]->direct61_61  mem_512x64_sp.addr[3]->direct61_61  mem_512x64_sp.addr[4]->direct61_61  open open open open </port>
					<port name="data">mem_512x64_sp.data[61]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct126_61  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~5 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct191_61  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~6" instance="memory_slice[62]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct62_62  mem_512x64_sp.addr[1]->direct62_62  mem_512x64_sp.addr[2]->direct62_62  mem_512x64_sp.addr[3]->direct62_62  mem_512x64_sp.addr[4]->direct62_62  open open open open </port>
					<port name="data">mem_512x64_sp.data[62]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct127_62  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~6 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct192_62  </port>
				</clocks>
			</block>
			<block name="top.memory_controller+memtroll.single_port_ram+_str^out~2" instance="memory_slice[63]">
				<inputs>
					<port name="addr">mem_512x64_sp.addr[0]->direct63_63  mem_512x64_sp.addr[1]->direct63_63  mem_512x64_sp.addr[2]->direct63_63  mem_512x64_sp.addr[3]->direct63_63  mem_512x64_sp.addr[4]->direct63_63  open open open open </port>
					<port name="data">mem_512x64_sp.data[63]->direct64  </port>
					<port name="we">mem_512x64_sp.we[0]->direct128_63  </port>
				</inputs>
				<outputs>
					<port name="out">top.memory_controller+memtroll.single_port_ram+_str^out~2 </port>
				</outputs>
				<clocks>
					<port name="clk">mem_512x64_sp.clk[0]->direct193_63  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1045" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">open top^cur_state~2_FF_NODE top^n~4 top^c~5 top^c~6 top^n~23 top^n~25 open open top^cur_state~3_FF_NODE top^n~7 top^reset top^n~29 top^n~11 top^cur_state~1_FF_NODE top^c~4 top^c~7 open n1121 top^n~14 top^c~2 top^n~15 top^n~17 top^n~13 top^n~28 top^n~30 open n1126 top^cur_state~0_FF_NODE open open open open open open n1119 n1120 top^c~0 top^c~3 top^c~1 </port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open open open open open open open open open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1125" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1125" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1125" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1125" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1125" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1125 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1124" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[12]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1124" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1124" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1124" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1124" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1124 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1123_1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  fle[1].out[1]->crossbar  clb.I[27]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1123_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1123_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1123_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1123_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1497" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[11]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  fle[2].out[0]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1497" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1497" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1497" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1497 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^var2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^var2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1118_1" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1118_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1115" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1115" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1115" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1115 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1118_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1118_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1118_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1118_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1046" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1046" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1046" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1046" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1046 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1047" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1047" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1047" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1047" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1047 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1048_1" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1048_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1048_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1048_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1048_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1049" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1049" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1049" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1049" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1049 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1045" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  fle[6].out[0]->crossbar  fle[7].out[0]->crossbar  fle[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1045" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1045" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1045" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1045" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1045 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="n1050" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">open top^cur_state~2_FF_NODE open top^c~13 top^c~14 open top^tmp~1_FF_NODE open open top^cur_state~3_FF_NODE top^indvar_next~15_FF_NODE top^reset open top^tmp~15_FF_NODE top^cur_state~1_FF_NODE top^c~12 top^c~15 open top^indvar_next~1_FF_NODE open top^c~10 open open open open open top^tmp~0_FF_NODE open top^cur_state~0_FF_NODE open open open open open open top^indvar~0_FF_NODE n1100 top^c~8 top^c~11 top^c~9 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open open open open open open open open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1092" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[18]->crossbar  clb.I[26]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1092" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1092" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1092" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1092 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n387" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]->crossbar  fle[3].out[1]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n387" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n387" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n387" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n387" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n387 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n367" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]->crossbar  fle[3].out[1]->crossbar  clb.I[35]->crossbar  fle[2].out[1]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n367" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n367" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n367" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n367" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n367 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1101" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  fle[4].out[1]->crossbar  clb.I[11]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1101" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1101" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1101" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1101" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1101 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1102" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1102" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1102" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1102" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1102" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1102 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1051" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1051" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1051" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1051" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1051 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1052" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1052" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1052" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1052" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1052 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1053_1" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1053_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1053_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1053_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1053_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1054" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1054" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1054" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1054" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1054 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1050" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  fle[6].out[0]->crossbar  fle[7].out[0]->crossbar  fle[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1050" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1050" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1050" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1050" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1050 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="n1026" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">open open top^scevgep~21_FF_NODE open n1030 top^scevgep~22_FF_NODE top^scevgep~23_FF_NODE open top^scevgep~17_FF_NODE open top^scevgep~20_FF_NODE open open open open open open top^scevgep~18_FF_NODE open n1032 n1034 n1104 open open open open open open top^s_07~19_FF_NODE open open open open n1105 top^scevgep~16_FF_NODE open open top^memory_controller_write_enable n1028_1 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  open open open open open open open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n632" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[0].out[1]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n632" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~18" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~18" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~18" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~18 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n632" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n632" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n632" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n632 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n607" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[1].out[1]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n607" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~17" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~17" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~17" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~17 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n607" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n607" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n607" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n607 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n582" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  clb.I[37]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n582" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~16" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~16" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~16" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~16 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n582" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n582" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n582" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n582 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n782" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[3].out[1]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n782" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~23" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~23" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~23" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~23 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n782" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n782" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n782" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n782 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n757" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[4].out[1]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n757" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~22" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~22" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~22" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~22 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n757" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n757" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n757" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n757 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n732" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[5].out[1]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n732" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~21" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~21" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~21" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~21 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n732" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n732" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n732" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n732 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n707" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[6].out[1]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n707" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~20" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~20" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~20" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~20 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n707" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n707" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n707" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n707 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n382" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n382" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n382" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n382" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n382" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n382 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top.memory_controller+memtroll^prevTag~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top.memory_controller+memtroll^prevTag~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1027" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[6].out[1]->crossbar  fle[5].out[1]->crossbar  fle[4].out[1]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1027" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1027" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1027" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1027" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1027 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1026" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[2].out[1]->crossbar  clb.I[37]->crossbar  fle[0].out[1]->crossbar  clb.I[28]->crossbar  fle[1].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1026" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1026" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1026" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1026 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1044" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">n1076 n1097 n1078_1 n1083_1 n1082 open top^indvar~11_FF_NODE top^memory_controller_write_enable open top^cur_state~2_FF_NODE top^reset n1101 n1087 top^indvar~5_FF_NODE top^c~27 open open open top^tmp~11_FF_NODE top^tmp~5_FF_NODE n1102 n1094 n1095 open n1096 n1088_1 n1089 open open open open open top^cur_state~1_FF_NODE open open n1091 n1092 top^c~24 top^cur_state~0_FF_NODE top^cur_state~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open open open open open open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1062" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[10]->crossbar  fle[0].out[1]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1062" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1062" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1062" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1062" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1062 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n462" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[10]->crossbar  fle[1].out[1]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n462" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n462" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n462" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n462" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n462 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1093_1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  clb.I[19]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1093_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1093_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1093_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1093_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1086" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[25]->crossbar  clb.I[26]->crossbar  clb.I[36]->crossbar  fle[2].out[0]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1086" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1086" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1086" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1086 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n357" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  fle[3].out[0]->crossbar  clb.I[24]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n357" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n357" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n357" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n357 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^exitcond_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^exitcond_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1110" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  fle[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1110" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1108_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1108_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1108_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1108_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1110" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1110" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1110" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1110 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1142" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]->crossbar  fle[6].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[7]->crossbar  fle[5].out[1]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1142" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1142" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1142" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1142 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~9_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~9_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1162" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[8].out[1]->crossbar  clb.I[10]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1162" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1162" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1162" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1162 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar_next~9_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar_next~9_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1100" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  clb.I[39]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1100" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1099" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1099" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1099" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1099 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1100" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1100" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1100" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1100 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1044" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[39]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1044" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1044" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1044" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1044 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1043_1" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">top^indvar_next~12_FF_NODE top^indvar_next~1_FF_NODE open top^indvar_next~27_FF_NODE top^indvar_next~7_FF_NODE open open top^indvar_next~4_FF_NODE open top^cur_state~2_FF_NODE top^n~4 open n1084 open top^c~26 open open open top^n~12 open top^n~0 open top^n~1 open open top^cur_state~3_FF_NODE top^n~7 open open open open open top^cur_state~1_FF_NODE open n1115 open top^n~27 top^c~25 top^cur_state~0_FF_NODE top^reset </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  open open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open open open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1462" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[34]->crossbar  fle[0].out[1]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1462" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1462" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1462" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1462" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1462 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1352" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[34]->crossbar  fle[1].out[1]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1352" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1352" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1352" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1352" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1352 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1432" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[34]->crossbar  fle[2].out[1]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1432" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1432" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1432" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1432" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1432 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1477" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[34]->crossbar  fle[3].out[1]->crossbar  clb.I[26]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1477" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1477" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1477" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1477" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1477 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1083_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[0]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  clb.I[12]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1083_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1083_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1083_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1083_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1085" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[2].out[1]->crossbar  fle[3].out[1]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1085" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1085" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1085" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1085 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1337" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[34]->crossbar  clb.I[22]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1337" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1337" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1337" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1337" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1337 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1332" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  clb.I[34]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1332" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1332" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1332" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1332" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1332 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1114" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1114" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1114" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1114" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1114" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1114 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1043_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1043_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1043_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1043_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1043_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1041" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">top^m~11 top^m~10 open open open top^m~12 open open top^m~13 top^cur_state~2_FF_NODE open top^m~14 open open top^c~30 open open top^m~15 open open top^m~0 top^m~1 open open open top^cur_state~3_FF_NODE open open open open open open top^cur_state~1_FF_NODE open open open open top^c~29 top^cur_state~0_FF_NODE top^reset </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1207" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[17]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1207" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1207" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1207" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1207" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1207 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1202" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[11]->crossbar  fle[1].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1202" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1202" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1202" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1202" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1202 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1197" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[8]->crossbar  fle[2].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1197" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1197" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1197" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1197" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1197 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1192" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[5]->crossbar  fle[3].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1192" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1192" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1192" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1192" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1192 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1187" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1187" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1187" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1187" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1187" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1187 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1182" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1182" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1182" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1182" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1182" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1182 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1177" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1177" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1177" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1177" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1177" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1177 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1172" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1172" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1172" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1172" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1172" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1172 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1112" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1112" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1111" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1111" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1111" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1111 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1112" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1112" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1112" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1112 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1041" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1041" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1041" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1041" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1041 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1042" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">top^scevgep~11_FF_NODE open top^scevgep~10_FF_NODE open open open open top^scevgep~1_FF_NODE open top^cur_state~2_FF_NODE open top^scevgep~12_FF_NODE open open top^c~31 open open top^scevgep~13_FF_NODE top^scevgep~14_FF_NODE open top^scevgep~0_FF_NODE top^memory_controller_write_enable open open open top^cur_state~3_FF_NODE open open open open open open top^cur_state~1_FF_NODE open open top^scevgep~15_FF_NODE open top^c~28 top^cur_state~0_FF_NODE top^reset </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n557" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[35]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n557" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n557" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n557" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n557" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n557 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n532" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n532" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~14" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~14" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~14" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~14 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n532" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n532" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n532" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n532 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n507" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[17]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n507" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~13" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~13" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~13" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~13 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n507" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n507" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n507" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n507 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n482" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[11]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n482" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~12" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~12" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~12" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~12 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n482" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n482" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n482" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n482 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n457" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n457" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~11" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~11" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~11" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~11 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n457" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n457" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n457" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n457 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n432" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[2]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n432" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~10" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~10" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~10" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~10 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n432" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n432" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n432" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n432 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n407" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[7]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n407" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~1" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n407" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n407" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n407" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n407 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n377" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  fle[8].out[0]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n377" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~0" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~0" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~0 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n377" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n377" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n377" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n377 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1105" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1105" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1104" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1104" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1104" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1104 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1105" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1105" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1105" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1105 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1042" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1042" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1042" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1042" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1042 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1094" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">open open open open top^n~31 open open top^n~30 n1070 open n1100 open open open open open open n1097 n1108_1 open open n1101 open open open open open open n1115 open open open open open top^reset open open top^n~23 n1114 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open open open open open open fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n967" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[34]->crossbar  fle[0].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n967" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n967" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n967" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n967 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~30_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~30_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n992" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n992" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n992" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n992" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n992 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~31_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~31_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n767" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[34]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n767" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n767" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n767" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n767 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n987" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n987" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n987" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n987" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n987" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n987 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1012" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1012" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1012" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1012" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1012" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1012 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n787" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[34]->crossbar  fle[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n787" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n787" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n787" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n787" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n787 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1452" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1452" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1452" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1452" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1452" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1452 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1457" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1457" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1457" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1457" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1457" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1457 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1412" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1412" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1412" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1412" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1412" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1412 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1094" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  fle[3].out[1]->crossbar  fle[4].out[1]->crossbar  fle[6].out[1]->crossbar  fle[7].out[1]->crossbar  fle[8].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1094" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1094" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1094" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1094 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1078_1" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">top^reset n1097 top^cur_state~3_FF_NODE n1101 open open open open top^cur_state~1_FF_NODE open top^n~8 top^n~18 open n1108_1 top^indvar_next~6_FF_NODE open open top^cur_state~2_FF_NODE n1081 top^indvar_next~10_FF_NODE top^indvar_next~8_FF_NODE top^n~10 open open open n1100 open top^exitcond_FF_NODE top^memory_controller_write_enable top^start open open top^tmp~6_FF_NODE open top^cur_state~0_FF_NODE n1114 n1115 top^indvar_next~26_FF_NODE top^tmp~26_FF_NODE open </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  open open open open fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1342" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1342" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1342" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1342" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1342" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1342 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1482" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1482" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1482" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1482" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1482" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1482 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1069" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[3].out[1]->crossbar  clb.I[29]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1069" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1069" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1069" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1069 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1070" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1070" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1070" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1070" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1070" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1070 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n617" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  clb.I[1]->crossbar  clb.I[13]->crossbar  fle[3].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n617" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n617" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n617" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n617 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~18_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~18_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n637" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  clb.I[25]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n637" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n637" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n637" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n637" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n637 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1382" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[11]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1382" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1382" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1382" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1382" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1382 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1080" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[5].out[1]->crossbar  fle[6].out[1]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1080" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1080" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1080" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1080 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1079" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  fle[0].out[1]->crossbar  fle[1].out[1]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1079" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1079" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1079" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1079" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1079 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1078_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  fle[8].out[1]->crossbar  clb.I[18]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1078_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1078_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1078_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1078_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1095" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">top^reset n1070 open top^cur_state~0_FF_NODE top^n~15 open open top^cur_state~1_FF_NODE n1108_1 top^cur_state~2_FF_NODE top^cur_state~3_FF_NODE open open open open open open open open n1114 n1115 open n1101 open open top^indvar_next~11_FF_NODE open open open open open open open open n1100 open open top^indvar_next~30_FF_NODE top^tmp~30_FF_NODE open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open open fle[0].out[1]->clbouts2  open open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n487" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[34]->crossbar  clb.I[22]->crossbar  fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n487" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n487" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n487" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n487" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n487 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n467" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n467" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n467" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n467" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n467 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~12_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~12_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n442" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  fle[2].out[0]->crossbar  clb.I[25]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n442" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n442" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n442" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n442 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~11_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~11_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n437" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[34]->crossbar  clb.I[22]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n437" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n437" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n437" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n437" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n437 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n417" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n417" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n417" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n417" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n417 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~10_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~10_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1097" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1097" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1103_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1103_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1103_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1103_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1097" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1097" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1097" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1097 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n542" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[8]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n542" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n542" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n542" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n542 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~15_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~15_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n562" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[34]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n562" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n562" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n562" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n562" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n562 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1367" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1367" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1367" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1367" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1367" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1367 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1095" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[37]->crossbar  fle[8].out[1]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1095" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1095" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1095" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1095" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1095 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="n1089" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open top^n~14 n1070 open n1100 open open open top^indvar_next~29_FF_NODE open n1115 n1097 n1108_1 open open n1101 open open open open open open n1114 open open open open open top^reset top^n~29 top^n~21 top^indvar_next~21_FF_NODE top^n~19 open </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open open open open open open open open open open open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1402" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]->crossbar  clb.I[28]->crossbar  clb.I[16]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1402" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1402" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1402" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1402" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1402 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1442" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[28]->crossbar  clb.I[16]->crossbar  clb.I[35]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1442" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1442" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1442" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1442" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1442 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n517" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[34]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n517" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n517" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n517" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n517 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~14_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~14_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n642" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[34]->crossbar  fle[3].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n642" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n642" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n642" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n642 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~19_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~19_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n537" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n537" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n537" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n537" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n537" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n537 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n662" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[34]->crossbar  fle[3].out[0]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n662" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n662" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n662" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n662" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n662 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1362" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[28]->crossbar  clb.I[16]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1362" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1362" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1362" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1362" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1362 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1387" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1387" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1387" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1387" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1387" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1387 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1090" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  fle[5].out[1]->crossbar  fle[6].out[1]->crossbar  fle[7].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1090" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1090" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1090" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1090" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1090 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1089" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  fle[0].out[1]->crossbar  fle[1].out[1]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1089" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1089" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1089" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1089" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1089 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^c~21" instance="io[15]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~8" instance="io[16]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~15" instance="io[17]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~5" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~22" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~19" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~27" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~13" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~25" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~31" instance="io[24]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~4" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~6" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~1" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~24" instance="io[28]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~7" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~14" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~3" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~23" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~18" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~28" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~30" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~0" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~17" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~2" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~29" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~20" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~26" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~9" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~12" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~16" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~11" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c~10" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1032_1" instance="clb[47]" mode="clb">
		<inputs>
			<port name="I">top^indvar_next~12_FF_NODE open open top^tmp~12_FF_NODE top^m~4 open open open n1097 n1114 n1101 open open open open open open n1108_1 open top^cur_state~2_FF_NODE n1115 top^indvar_next~27_FF_NODE top^tmp~27_FF_NODE top^tmp~4_FF_NODE open open open open n1100 open top^reset n1103_1 open open n1070 open top^n~2 n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  open open open open open fle[0].out[1]->clbouts2  open open open open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1084" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  fle[1].out[1]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1084" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1084" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1084" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1084" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1084 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1392" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1392" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1392" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1392" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1392" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1392 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n667" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  fle[3].out[1]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n667" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n667" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n667" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n667 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n687" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[28]->crossbar  clb.I[10]->crossbar  fle[3].out[1]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n687" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n687" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n687" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n687" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n687 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1082" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[0]->crossbar  fle[3].out[1]->crossbar  fle[1].out[1]->crossbar  clb.I[23]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1082" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1082" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1082" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1082 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1037_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[6].out[0]->crossbar  clb.I[28]->crossbar  clb.I[10]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1037_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1037_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1037_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1037_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1037_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1017" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1017" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1017" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1017" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1017 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~4_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~4_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1022" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[30]->crossbar  fle[6].out[0]->crossbar  clb.I[28]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1022" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1022" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1022" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1022" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1022 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1027_1" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[7].out[1]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1027_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1027_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1027_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1027_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1027_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1032_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1032_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1032_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1032_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1032_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1032_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1082_1" instance="clb[48]" mode="clb">
		<inputs>
			<port name="I">top^reset n1070 n1097 open top^m~6 top^memory_controller_write_enable open n1108_1 open n1115 top^n~16 open open open n1100 open open open n1114 top^cur_state~2_FF_NODE open n1101 open open open open open open open open open n1103_1 open open open top^indvar_next~16_FF_NODE top^n~13 n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  open open open open fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1372" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1372" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1372" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1372" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1372" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1372 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1357" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1357" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1357" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1357" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1357" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1357 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1087" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[35]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1087" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1087" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1087" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1087" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1087 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n512" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n512" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n512" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n512" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n512" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n512 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n492" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n492" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n492" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n492" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n492 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~13_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~13_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1087_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1087_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1087_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1087_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1087_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1087_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1067" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1067" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1067" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1067" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1067 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~6_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~6_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1072_2" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1072_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1072_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1072_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1072_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1072_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1077_2" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[7].out[1]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1077_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1077_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1077_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1077_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1077_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1082_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1082_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~6" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~6" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~6" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~6 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1082_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1082_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1082_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1082_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1057" instance="clb[49]" mode="clb">
		<inputs>
			<port name="I">open n1070 open n1097 top^m~5 open open top^indvar_next~5_FF_NODE open open open open open open top^cur_state~2_FF_NODE open open open top^m~16 open open open open open open open open top^memory_controller_write_enable open n1103_1 top^reset open open n1100 n1101 open n1108_1 n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open open open open fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n612" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n612" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n612" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n612" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n612" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n612 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n592" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n592" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n592" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n592" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n592 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~17_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~17_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n577" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[3].out[1]->crossbar  clb.I[18]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n577" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n577" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n577" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n577" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n577 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n572" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n572" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n572" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n572" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n572" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n572 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n587" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n587" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n587" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n587" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n587" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n587 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n567" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[1]->crossbar  clb.I[36]->crossbar  fle[5].out[0]->crossbar  fle[4].out[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n567" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n567" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n567" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n567 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~16_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~16_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1042_1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[6].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[36]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1042_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1042_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1042_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1042_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~5_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~5_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1047_1" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[30]->crossbar  fle[6].out[0]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1047_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1047_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1047_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1047_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1047_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1052_1" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  fle[7].out[1]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1052_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1052_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1052_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1052_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1052_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1057" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1057" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~5" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~5" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~5" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~5 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1057" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1057" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1057" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1057 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1107_2" instance="clb[50]" mode="clb">
		<inputs>
			<port name="I">top^reset n1070 n1097 open top^m~7 top^memory_controller_write_enable n1115 n1108_1 open top^indvar_next~28_FF_NODE top^tmp~17_FF_NODE open open open n1100 open open open top^indvar_next~17_FF_NODE top^cur_state~2_FF_NODE top^tmp~28_FF_NODE n1101 top^n~20 open open open open open open open open n1103_1 open open open top^indvar_next~25_FF_NODE top^tmp~25_FF_NODE n1104 n1105 n1114 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  open open open open fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  open open open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1397" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]->crossbar  clb.I[22]->crossbar  clb.I[39]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1397" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1397" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1397" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1397" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1397 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1076" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1076" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1076" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1076" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1076" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1076 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1077" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[35]->crossbar  fle[0].out[1]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1077" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1077" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1077" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1077" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1077 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n712" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n712" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n712" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n712" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n712" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n712 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n692" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n692" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n692" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n692" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n692 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~20_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~20_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1112_2" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1112_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1112_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1112_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1112_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1112_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1092_1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1092_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1092_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1092_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1092_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~7_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~7_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1097_1" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1097_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1097_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1097_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1097_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1097_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1102_1" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[7].out[1]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1102_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1102_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1102_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1102_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1102_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1107_2" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1107_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~7" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~7" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~7" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~7 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1107_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1107_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1107_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1107_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n907" instance="clb[51]" mode="clb">
		<inputs>
			<port name="I">top^reset n1070 n1108_1 n1097 top^m~28 open open open open open n1101 open open open top^cur_state~2_FF_NODE open open top^m~21 top^indvar_next~22_FF_NODE open open open open open open open open open open n1103_1 open open open open n1100 open open n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open open open open open open open open fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n742" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[0].out[0]->crossbar  clb.I[18]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n742" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n742" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n742" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n742 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~22_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~22_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n727" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[2].out[1]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n727" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n727" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n727" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n727" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n727 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n722" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  fle[4].out[0]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n722" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n722" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n722" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n722" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n722 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n737" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n737" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n737" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n737" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n737" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n737 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n717" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n717" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n717" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n717" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n717 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~21_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~21_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n912" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n912" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n912" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n912" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n912" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n912 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n892" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[3]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n892" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n892" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n892" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n892 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~28_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~28_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n897" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n897" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n897" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n897" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n897" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n897 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n902" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  fle[7].out[1]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n902" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n902" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n902" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n902" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n902 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n907" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n907" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n907" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n907" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n907" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n907 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1007" instance="clb[52]" mode="clb">
		<inputs>
			<port name="I">top^memory_controller_write_enable top^indvar_next~0_FF_NODE open open top^m~31 open open open open top^indvar~10_FF_NODE open open open open top^cur_state~2_FF_NODE open open top^exitcond_FF_NODE top^m~1 top^indvar~31_FF_NODE open open open open open open open open open n1103_1 top^reset open open n1100 n1101 n1097 n1099 n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open open open open open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n422" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[9]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n422" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n422" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n422" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n422" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n422 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n362" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  fle[1].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n362" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n362" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n362" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n362 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~0_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~0_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n402" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[6].out[1]->crossbar  clb.I[18]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n402" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n402" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n402" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n402" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n402 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n412" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n412" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n412" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n412" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n412" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n412 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1107" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  fle[3].out[1]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1107" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1098_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1098_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1098_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1098_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1107" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1107" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1107" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1107 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n392" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[5].out[0]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  fle[4].out[1]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n392" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n392" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n392" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n392 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n397" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n397" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n397" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n397" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n397" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n397 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n997" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[30]->crossbar  clb.I[19]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n997" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n997" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n997" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n997" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n997 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1002" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  fle[7].out[1]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1002" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1002" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1002" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1002" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1002 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1007" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1007" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~31" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~31" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~31" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~31 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1007" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1007" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1007" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1007 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n982" instance="clb[53]" mode="clb">
		<inputs>
			<port name="I">top^indvar~12_FF_NODE top^m~11 open open top^m~30 top^m~12 open top^indvar~11_FF_NODE open open n1101 open open open top^cur_state~2_FF_NODE open open top^indvar~13_FF_NODE top^m~13 top^indvar~30_FF_NODE open open open open open open open open top^memory_controller_write_enable n1103_1 top^reset open open n1100 open top^indvar~14_FF_NODE open n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n522" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[10]->crossbar  clb.I[35]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n522" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n522" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n522" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n522" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n522 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n502" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[2].out[1]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n502" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n502" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n502" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n502" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n502 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n497" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[10]->crossbar  clb.I[17]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n497" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n497" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n497" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n497" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n497 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n477" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[4].out[1]->crossbar  clb.I[5]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n477" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n477" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n477" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n477" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n477 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n472" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n472" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n472" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n472" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n472" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n472 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n452" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[6].out[1]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n452" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n452" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n452" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n452" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n452 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n447" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n447" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n447" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n447" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n447" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n447 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n972" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[30]->crossbar  clb.I[19]->crossbar  clb.I[33]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n972" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n972" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n972" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n972" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n972 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n977" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  fle[7].out[1]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n977" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n977" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n977" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n977" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n977 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n982" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n982" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~30" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~30" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~30" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~30 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n982" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n982" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n982" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n982 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n932" instance="clb[54]" mode="clb">
		<inputs>
			<port name="I">top^reset n1070 n1097 open top^m~29 top^memory_controller_write_enable open n1108_1 open n1115 top^n~3 open open open n1100 open open open n1114 top^cur_state~2_FF_NODE open n1101 open open open open open open open open open n1103_1 open open open top^indvar_next~3_FF_NODE top^n~24 n1104 n1105 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  open open open open fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1447" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1447" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1447" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1447" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1447" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1447 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1417" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1417" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1417" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1417" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1417" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1417 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1091" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[35]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1091" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1091" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1091" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1091" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1091 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n812" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n812" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n812" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n812" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n812" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n812 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n792" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n792" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n792" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n792" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n792 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~24_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~24_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n937" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n937" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n937" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n937" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n937" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n937 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n917" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n917" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n917" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n917" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n917 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~29_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~29_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n922" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n922" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n922" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n922" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n922" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n922 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n927" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[7].out[1]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n927" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n927" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n927" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n927" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n927 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n932" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n932" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~29" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~29" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~29" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~29 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n932" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n932" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n932" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n932 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="top^memory_controller_address~3" instance="clb[55]" mode="clb">
		<inputs>
			<port name="I">n1070 n1097 open n1108_1 top^m~3 open open open n1100 open open open open open open open top^memory_controller_write_enable n1101 open open open open open open open open open open n1105 top^cur_state~2_FF_NODE n1103_1 open open n1104 open open top^m~25 open open top^reset </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open open open open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n832" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[28]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n832" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~25" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~25" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~25" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~25 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n832" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n832" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n832" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n832 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n827" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  fle[2].out[1]->crossbar  clb.I[36]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n827" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n827" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n827" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n827" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n827 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n822" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[4].out[0]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n822" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n822" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n822" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n822" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n822 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n837" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n837" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n837" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n837" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n837" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n837 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n817" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n817" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n817" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n817" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n817 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~25_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~25_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n962" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[6].out[0]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n962" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n962" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n962" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n962" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n962 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n942" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n942" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n942" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n942" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n942 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~3_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~3_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n947" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[39]->crossbar  fle[6].out[0]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n947" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n947" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n947" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n947" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n947 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n952" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[4]->crossbar  clb.I[29]->crossbar  fle[7].out[1]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n952" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n952" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n952" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n952" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n952 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_address~3" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[16]->crossbar  fle[8].out[1]->crossbar  clb.I[33]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="top^memory_controller_address~3" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n957" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n957" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n957" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n957 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="top^memory_controller_address~3" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~3" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~3" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~3 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^memory_controller_address~2" instance="clb[56]" mode="clb">
		<inputs>
			<port name="I">top^indvar~17_FF_NODE top^m~15 open open open open open top^indvar~15_FF_NODE open top^m~2 open open open open open open open top^indvar~18_FF_NODE top^m~18 open top^indvar~2_FF_NODE n1100 n1101 top^m~17 open open open open open top^cur_state~2_FF_NODE n1103_1 open open top^reset open n1105 top^indvar~19_FF_NODE top^memory_controller_write_enable n1104 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n647" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[36]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n647" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n647" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n647" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n647" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n647 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n627" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  fle[2].out[1]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n627" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n627" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n627" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n627" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n627 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n622" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[17]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n622" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n622" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n622" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n622" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n622 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n602" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  fle[4].out[1]->crossbar  clb.I[23]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n602" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n602" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n602" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n602" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n602 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n597" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n597" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n597" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n597" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n597" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n597 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n552" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  fle[6].out[1]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n552" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n552" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n552" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n552" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n552 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n547" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[7]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n547" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n547" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n547" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n547" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n547 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n672" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[33]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n672" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n672" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n672" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n672" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n672 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n677" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[9]->crossbar  clb.I[29]->crossbar  fle[7].out[1]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n677" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n677" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n677" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n677" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n677 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_address~2" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[37]->crossbar  fle[8].out[1]->crossbar  clb.I[38]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="top^memory_controller_address~2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n682" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n682" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n682" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n682 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="top^memory_controller_address~2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^memory_controller_in~4" instance="clb[57]" mode="clb">
		<inputs>
			<port name="I">top^c~22 top^c~30 top^c~21 top^c~31 top^c~24 open open open open top^c~14 top^c~13 open open open open open open top^c~18 top^c~17 top^c~25 top^c~26 top^c~28 top^c~29 open top^c~19 open open top^memory_controller_write_enable open open open open open open top^c~20 top^c~16 top^c~15 top^c~4 top^c~23 top^c~27 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="top^memory_controller_in~14" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~14" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~13" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~13" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~13" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~13 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~14" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~14" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~14" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~14 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~16" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~16" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~15" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~15" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~15" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~15 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~16" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~16" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~16" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~16 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~18" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~18" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~17" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~17" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~17" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~17 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~18" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~18" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~18" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~18 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~20" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[34]->crossbar  clb.I[24]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~20" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~19" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~19" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~19" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~19 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~20" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~20" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~20" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~20 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~22" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~22" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~21" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~21" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~21" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~21 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~22" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~22" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~22" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~22 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~30" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~30" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~31" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~31" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~31" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~31 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~30" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~30" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~30" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~30 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~28" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~28" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~29" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~29" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~29" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~29 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~28" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~28" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~28" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~28 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~26" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~26" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~27" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~27" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~27" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~27 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~26" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~26" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~26" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~26 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~24" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~24" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~25" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~25" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~25" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~25 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~24" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~24" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~24" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~24 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~4" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[38]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~4" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~23" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~23" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~23" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~23 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~4" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~4" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~4" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~4 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^memory_controller_in~0" instance="clb[58]" mode="clb">
		<inputs>
			<port name="I">top^c~2 top^c~5 top^c~6 top^c~3 top^c~12 top^c~1 open open open n1101 top^c~8 n1070 n1097 n1108_1 open open open top^cur_state~2_FF_NODE n1103_1 top^c~11 top^c~10 top^indvar_next~27_FF_NODE top^c~7 n1104 n1105 open open open open open open open open open top^m~27 top^reset n1100 top^c~0 top^memory_controller_write_enable top^c~9 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n867" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  fle[0].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n867" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n867" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n867" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n867 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~27_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~27_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n872" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[35]->crossbar  fle[0].out[0]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n872" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n872" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n872" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n872" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n872 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n877" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n877" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n877" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n877" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n877" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n877 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_address~27" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  fle[3].out[0]->crossbar  fle[2].out[1]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="top^memory_controller_address~27" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n882" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n882" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n882" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n882 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="top^memory_controller_address~27" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~27" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~27" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~27 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~2" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~5" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~5" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~3" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~3" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~3" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~3 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~5" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~5" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~5" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~5 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~7" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~7" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~6" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~6" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~6" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~6 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~7" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~7" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~7" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~7 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~9" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~9" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~8" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~8" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~8" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~8 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~9" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~9" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~9" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~9 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~11" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~11" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~10" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~10" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~10" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~10 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~11" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~11" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~11" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~11 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_in~0" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_in~0" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_in~12" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~12" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~12" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~12 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_in~0" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_in~0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_in~0" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_in~0 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^n~13" instance="io[59]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~30" instance="io[60]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~28" instance="io[61]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~11" instance="io[62]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1088_1" instance="clb[63]" mode="clb">
		<inputs>
			<port name="I">open top^reset open open top^exitcond_FF_NODE open open open open top^tmp~31_FF_NODE n1114 open open open top^indvar_next~31_FF_NODE top^n~9 open top^cur_state~0_FF_NODE top^var2_FF_NODE open top^n~11 n1115 open open open open open open open open open open open open top^cur_state~3_FF_NODE top^cur_state~1_FF_NODE top^cur_state~2_FF_NODE top^indvar_next~11_FF_NODE top^indvar_next~9_FF_NODE open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open open fle[5].out[0]->clbouts1  open open open fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  open open open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1096" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  clb.I[4]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1096" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1096" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1096" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1096 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1072" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1072" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1072" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1072" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1072 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1119" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1119" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1119" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1119" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1119 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1073_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1073_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1073_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1073_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1073_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1073_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1492" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  fle[4].out[0]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1492" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1492" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1492" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1492 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^var1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^var1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1167" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  fle[5].out[0]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1167" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1167" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1167" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1167 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^finish_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^finish_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1116" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1116" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1116" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1116" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1116 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1347" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1347" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1347" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1347" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1347" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1347 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1487" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[1]->crossbar  clb.I[34]->crossbar  fle[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1487" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1487" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1487" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1487" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1487 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1088_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  fle[8].out[1]->crossbar  fle[7].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1088_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1088_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1088_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1088_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1467" instance="clb[64]" mode="clb">
		<inputs>
			<port name="I">top^m~22 top^indvar~22_FF_NODE open open n1115 open open open n1101 n1105 top^memory_controller_write_enable open open open top^reset open open top^cur_state~2_FF_NODE n1103_1 top^indvar_next~5_FF_NODE top^n~22 top^indvar~8_FF_NODE open top^indvar~9_FF_NODE open open open open open open open open open open n1100 top^m~9 n1104 top^n~5 n1114 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open open open open open open open open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open open fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1137" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[21]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1137" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1137" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1137" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1137" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1137 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1157" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  fle[1].out[1]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1157" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~9" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~9" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~9" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~9 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1157" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1157" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1157" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1157 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1152" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  fle[3].out[1]->crossbar  clb.I[35]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1152" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1152" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1152" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1152" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1152 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1147" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[23]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1147" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1147" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1147" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1147" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1147 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n752" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  fle[4].out[1]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n752" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n752" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n752" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n752" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n752 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n747" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n747" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n747" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n747" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n747" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n747 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n762" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[6].out[1]->crossbar  clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n762" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n762" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n762" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n762" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n762 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1407" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1407" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1407" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1407" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1407" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1407 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1081" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[14]->crossbar  fle[6].out[1]->crossbar  clb.I[19]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1081" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1081" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1081" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1081" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1081 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1467" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1467" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1467" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1467" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1467" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1467 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n887" instance="clb[65]" mode="clb">
		<inputs>
			<port name="I">n1070 open open n1108_1 open open open open n1103_1 n1097 open open open top^reset top^indvar~27_FF_NODE open open n1104 n1105 open open open open open open open open n1100 n1101 open open open open open top^cur_state~2_FF_NODE top^memory_controller_write_enable top^m~26 top^indvar_next~8_FF_NODE open top^m~8 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open open fle[0].out[1]->clbouts2  open open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n857" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  fle[1].out[1]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n857" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~26" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~26" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~26" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~26 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n857" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n857" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n857" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n857 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n852" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  fle[2].out[1]->crossbar  clb.I[36]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n852" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n852" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n852" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n852" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n852 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n847" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  fle[4].out[0]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n847" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n847" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n847" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n847" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n847 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n862" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n862" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n862" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n862" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n862" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n862 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n842" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[9]->crossbar  fle[4].out[0]->crossbar  fle[3].out[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n842" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n842" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n842" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n842 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~26_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~26_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1132" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  fle[5].out[1]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1132" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~8" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~8" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~8" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~8 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1132" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1132" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1132" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1132 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1127" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[39]->crossbar  clb.I[34]->crossbar  fle[6].out[1]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1127" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1127" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1127" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1127" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1127 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1117" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  fle[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[9]->crossbar  clb.I[3]->crossbar  clb.I[37]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1117" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1117" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1117" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1117 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^indvar~8_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^indvar~8_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1122_2" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  fle[7].out[0]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1122_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1122_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1122_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1122_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1122_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n887" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  fle[9].out[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n887" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n887" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n887" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n887" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n887 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^indvar_next~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^indvar_next~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1422" instance="clb[66]" mode="clb">
		<inputs>
			<port name="I">top^n~26 top^n~20 top^n~21 top^n~17 top^n~22 open top^reset open open top^m~9 top^cur_state~0_FF_NODE open open open top^n~6 open open top^n~8 top^n~9 top^cur_state~1_FF_NODE top^cur_state~2_FF_NODE top^n~27 top^n~31 open open open open n1114 n1115 open open open open open top^n~16 top^n~18 top^n~24 top^n~25 top^n~28 top^cur_state~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[0].out[1]->clbouts2  open open fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1327" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[0].out[1]->crossbar  fle[1].out[0]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1327" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1327" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1327" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1327" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1327 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1113_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[39]->crossbar  fle[0].out[1]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1113_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1113_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1113_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1113_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1122" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1122" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1122" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1122" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1122" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1122 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1121" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[34]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1121" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1121" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1121" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1121" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1121 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1120" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1120" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1120" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1120" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1120" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1120 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1377" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[3]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1377" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1377" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1377" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1377" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1377 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1427" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[0]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1427" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1427" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1427" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1427" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1427 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1437" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  fle[7].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1437" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1437" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1437" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1437" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1437 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1472" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1472" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1472" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1472" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1472" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1472 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1422" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1422" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1422" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1422" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1422" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1422 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n797" instance="clb[67]" mode="clb">
		<inputs>
			<port name="I">top^indvar~20_FF_NODE top^cur_state~2_FF_NODE open n1103_1 n1100 open open top^m~23 open top^tmp8~19_FF_NODE top^m~14 top^m~20 open top^reset top^indvar~24_FF_NODE top^indvar~23_FF_NODE open n1105 top^memory_controller_write_enable top^tmp8~14_FF_NODE open open open open open open open open n1101 open open open open open n1104 open open top^m~19 top^m~24 open </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open open open open fle[7].out[0]->clbouts1  open open fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n527" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n527" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n527" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n527" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n527" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n527 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n652" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  fle[1].out[1]->crossbar  clb.I[37]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n652" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n652" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n652" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n652" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n652 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n657" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n657" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~19" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~19" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~19" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~19 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n657" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n657" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n657" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n657 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n702" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  fle[4].out[1]->crossbar  clb.I[11]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n702" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n702" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n702" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n702" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n702 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n697" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[28]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n697" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n697" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n697" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n697" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n697 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n777" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  fle[6].out[1]->crossbar  clb.I[7]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n777" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n777" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n777" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n777" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n777 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n772" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[28]->crossbar  clb.I[15]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n772" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n772" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n772" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n772" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n772 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n807" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[7].out[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n807" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_address~24" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_address~24" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_address~24" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_address~24 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n807" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n807" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n807" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n807 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^s_07~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^s_07~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n802" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[1]->crossbar  fle[8].out[1]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n802" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n802" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n802" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n802" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n802 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n797" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  fle[9].out[1]->crossbar  clb.I[4]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n797" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n797" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n797" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n797" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n797 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^tmp8~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^tmp8~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1126" instance="clb[68]" mode="clb">
		<inputs>
			<port name="I">top^m~5 top^m~6 open open open top^m~4 open open top^m~31 top^m~16 open open open open top^n~10 open open top^m~30 top^m~3 open top^m~8 top^m~7 open open open open open open open open n1111 open open n1112 open open top^n~19 top^n~5 top^n~12 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1287" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[18]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1287" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1287" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1287" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1287" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1287 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1292" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1292" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1292" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1292" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1292" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1292 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1297" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[8]->crossbar  fle[2].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1297" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1297" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1297" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1297" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1297 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1302" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[5]->crossbar  fle[3].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1302" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1302" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1302" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1302" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1302 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1307" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1307" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1307" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1307" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1307" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1307 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1312" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1312" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1312" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1312" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1312" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1312 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1317" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[21]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1317" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1317" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1317" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1317" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1317 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1322" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1322" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1322" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1322" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1322" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1322 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1212" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  fle[8].out[1]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1212" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1212" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1212" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1212" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1212 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1126" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1126" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1126" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1126" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1126" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1126 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^n~23" instance="io[69]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~29" instance="io[70]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~25" instance="io[71]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~19" instance="io[72]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~12" instance="io[73]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~10" instance="io[74]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~5" instance="io[75]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~4" instance="io[76]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^reset" instance="io[77]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^reset" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^reset </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~24" instance="io[78]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~18" instance="io[79]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~9" instance="io[80]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~8" instance="io[81]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~6" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~7" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~3" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~1" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~0" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~2" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~4" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~5" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^memory_controller_out~7" instance="clb[90]" mode="clb">
		<inputs>
			<port name="I">top^cur_state~2_FF_NODE top^m~0 top.memory_controller+memtroll.single_port_ram+_str^out~0 n1103_1 top.memory_controller+memtroll.single_port_ram+_str^out~6 top^m~10 top^tmp8~10_FF_NODE top^tmp8~0_FF_NODE open open top.memory_controller+memtroll.single_port_ram+_str^out~2 top^m~27 open open open open open top^m~17 n1111 top.memory_controller+memtroll.single_port_ram+_str^out~5 top.memory_controller+memtroll.single_port_ram+_str^out~4 top^m~28 top.memory_controller+memtroll.single_port_ram+_str^out~1 open open open open open open open open open open open open n1112 top^m~29 top.memory_controller+memtroll.single_port_ram+_str^out~7 top.memory_controller+memtroll^prevTag~0_FF_NODE top.memory_controller+memtroll.single_port_ram+_str^out~3 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1272" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[11]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1272" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1272" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1272" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1272" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1272 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1277" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[21]->crossbar  fle[1].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1277" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1277" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1277" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1277" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1277 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1282" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[2].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1282" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1282" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1282" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1282" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1282 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1217" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  fle[3].out[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1217" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1217" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1217" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1217" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1217 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n427" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n427" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n427" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n427" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n427" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n427 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n372" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  fle[5].out[1]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n372" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n372" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n372" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n372" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n372 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^scevgep~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^scevgep~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~0" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~0" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~0 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~3" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~3" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~2" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~3" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~3" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~3" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~3 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~5" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~5" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~4" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~4" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~4" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~4 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~5" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~5" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~5" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~5 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~7" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~7" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~6" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~6" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~6" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~6 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~7" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~7" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~7" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~7 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="n1232" instance="clb[91]" mode="clb">
		<inputs>
			<port name="I">top^m~22 top^m~23 open open top^m~25 open open open top^m~19 open open open open open open open open top^m~18 open open top^m~21 open open open open open open n1111 n1112 open top^m~24 open open open top^m~20 open open top^m~2 top^m~26 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1222" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[17]->crossbar  fle[0].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1222" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~17" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~17" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~17" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~17 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1222" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1222" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1222" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1222 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1227" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[8]->crossbar  fle[1].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1227" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~16" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~16" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~16" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~16 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1227" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1227" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1227" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1227 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1237" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[34]->crossbar  fle[2].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1237" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~15" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~15" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~15" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~15 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1237" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1237" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1237" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1237 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1242" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[20]->crossbar  fle[3].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1242" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~14" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~14" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~14" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~14 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1242" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1242" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1242" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1242 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1247" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[0]->crossbar  fle[4].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1247" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~13" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~13" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~13" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~13 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1247" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1247" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1247" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1247 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1252" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[1]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1252" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~12" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~12" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~12" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~12 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1252" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1252" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1252" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1252 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1257" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[30]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1257" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~11" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~11" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~11" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~11 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1257" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1257" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1257" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1257 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1262" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1262" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~10" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~10" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~10" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~10 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1262" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1262" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1262" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1262 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1267" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  fle[8].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1267" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~9" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~9" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~9" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~9 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1267" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1267" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1267" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1267 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1232" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1232" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="top^memory_controller_out~8" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~8" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~8" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~8 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1232" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1232" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1232" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1232 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^return_val~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^return_val~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:top^memory_controller_in~31" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~31 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~30" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~30 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~29" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~29 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~28" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~28 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~27" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~27 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~26" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~26 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~25" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~25 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~24" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~24 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~23" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~23 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~22" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~22 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~21" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~21 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~20" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~20 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~19" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~19 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~18" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~18 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~17" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~17 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~16" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~16 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~15" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~14" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~13" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~12" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~11" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~10" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~9" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~8" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~7" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~6" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~5" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~4" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~3" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~2" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~1" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_in~0" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_in~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_in~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~31" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~31 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~30" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~30 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~29" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~29 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~28" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~28 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~27" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~27 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~25" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~25 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~26" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~26 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~23" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~23 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~24" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~24 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~22" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~22 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~21" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~21 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~20" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~20 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~19" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~19 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~18" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~18 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~17" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~17 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~16" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~16 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~15" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~14" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~13" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~12" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~11" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~10" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~9" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~8" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~7" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~6" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~5" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~4" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~3" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~2" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~1" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_address~0" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_address~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_address~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~17" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~15" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~14" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~7" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~9" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~31" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^start" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^start" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^start </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~27" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~26" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~22" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~21" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~20" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~16" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~6" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_write_enable" instance="io[170]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_write_enable </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_write_enable" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~27" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~26" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~11" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~25" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~3" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~24" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~10" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~23" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~22" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~2" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~8" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~21" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~20" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~19" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~18" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~7" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~17" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~6" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~1" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~16" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~15" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~14" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~5" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~4" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~31" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~0" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~13" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~30" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~12" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~29" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^m~28" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^m~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^m~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~3" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~2" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~1" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^n~0" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^n~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^n~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~27" instance="io[206]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~26" instance="io[207]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~25" instance="io[208]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~24" instance="io[209]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~23" instance="io[210]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~22" instance="io[211]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~21" instance="io[212]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~20" instance="io[213]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~19" instance="io[214]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~18" instance="io[215]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~17" instance="io[216]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~16" instance="io[217]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~15" instance="io[218]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~13" instance="io[219]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~12" instance="io[220]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~14" instance="io[221]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~11" instance="io[222]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~10" instance="io[223]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~9" instance="io[224]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~8" instance="io[225]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~7" instance="io[226]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~6" instance="io[227]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~4" instance="io[228]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~5" instance="io[229]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~3" instance="io[230]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~2" instance="io[231]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~1" instance="io[232]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~0" instance="io[233]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~28" instance="io[234]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^finish" instance="io[235]" mode="outpad">
		<inputs>
			<port name="outpad">top^finish_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^finish" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~31" instance="io[236]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~30" instance="io[237]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^return_val~29" instance="io[238]" mode="outpad">
		<inputs>
			<port name="outpad">top^return_val~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^return_val~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~31" instance="io[239]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~31 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~30" instance="io[240]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~30 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~29" instance="io[241]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~29 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~28" instance="io[242]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~28 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~27" instance="io[243]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~27 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~26" instance="io[244]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~26 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~25" instance="io[245]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~25 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~24" instance="io[246]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~24 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~23" instance="io[247]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~23 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~22" instance="io[248]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~22 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~21" instance="io[249]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~21 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~20" instance="io[250]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~20 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~19" instance="io[251]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~19 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~18" instance="io[252]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~18 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~17" instance="io[253]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~17 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~16" instance="io[254]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~16 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~15" instance="io[255]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~14" instance="io[256]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~13" instance="io[257]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~12" instance="io[258]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~11" instance="io[259]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~10" instance="io[260]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~9" instance="io[261]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^memory_controller_out~8" instance="io[262]" mode="outpad">
		<inputs>
			<port name="outpad">top^memory_controller_out~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^memory_controller_out~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^memory_controller_out~31" instance="clb[263]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="fle[0]"/>
		<block name="open" instance="fle[1]"/>
		<block name="open" instance="fle[2]"/>
		<block name="top^memory_controller_out~29" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~29" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~30" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~30" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~30" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~30 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~29" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~29" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~29" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~29 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~27" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~27" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~28" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~28" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~28" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~28 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~27" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~27" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~27" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~27 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~25" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~25" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~26" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~26" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~26" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~26 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~25" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~25" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~25" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~25 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~23" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~23" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~24" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~24" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~24" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~24 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~23" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~23" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~23" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~23 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~21" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~21" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~22" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~22" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~22" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~22 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~21" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~21" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~21" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~21 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~19" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~19" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~20" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~20" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~20" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~20 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~19" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~19" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~19" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~19 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="top^memory_controller_out~31" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="top^memory_controller_out~31" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="top^memory_controller_out~18" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~18" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~18" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~18 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="top^memory_controller_out~31" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="top^memory_controller_out~31" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="top^memory_controller_out~31" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">top^memory_controller_out~31 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^clk" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^clk" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^clk </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

