Loading plugins phase: Elapsed time ==> 2s.081ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -d CY8C5268AXI-LP047 -s C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.094ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.506ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SCSI2SD.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -dcpsoc3 SCSI2SD.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SD.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -dcpsoc3 SCSI2SD.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SD.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -dcpsoc3 -verilog SCSI2SD.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jan 19 23:31:42 2019


======================================================================
Compiling:  SCSI2SD.v
Program  :   vpp
Options  :    -yv2 -q10 SCSI2SD.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jan 19 23:31:42 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\OddParityGen\OddParityGen.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\scsiTarget\scsiTarget.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SCSI2SD.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SCSI2SD.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -dcpsoc3 -verilog SCSI2SD.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jan 19 23:31:44 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\codegentemp\SCSI2SD.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\codegentemp\SCSI2SD.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\OddParityGen\OddParityGen.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  SCSI2SD.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -dcpsoc3 -verilog SCSI2SD.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jan 19 23:31:45 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\codegentemp\SCSI2SD.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\codegentemp\SCSI2SD.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\OddParityGen\OddParityGen.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\scsiTarget:datapath\' to set csattribute 'placement_force' on '\scsiTarget:datapath\'.
Note:  Using config. rule '\SDCard:BSPIM:sR8:Dp:u0\' to set csattribute 'placement_force' on '\SDCard:BSPIM:sR8:Dp:u0\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_506
	Net_507
	Net_508
	Net_509
	Net_510
	\SDCard:BSPIM:mosi_after_ld\
	\SDCard:BSPIM:so_send\
	\SDCard:BSPIM:mosi_cpha_1\
	\SDCard:BSPIM:pre_mosi\
	\SDCard:BSPIM:dpcounter_zero\
	\SDCard:BSPIM:control_7\
	\SDCard:BSPIM:control_6\
	\SDCard:BSPIM:control_5\
	\SDCard:BSPIM:control_4\
	\SDCard:BSPIM:control_3\
	\SDCard:BSPIM:control_2\
	\SDCard:BSPIM:control_1\
	\SDCard:BSPIM:control_0\
	\SDCard:Net_294\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_815
	Net_816
	Net_817
	Net_819
	Net_820
	Net_821
	Net_822
	Net_876
	Net_1641
	Net_1642
	Net_1643
	Net_1644
	Net_1645
	Net_1646
	Net_1647


Deleted 50 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__SCSI_In_DBx_net_6 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_5 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing one to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_7 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_6 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_5 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_DBx_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SD_CD_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing \SCSI_CTL_PHASE:clk\ to zero
Aliasing \SCSI_CTL_PHASE:rst\ to zero
Aliasing tmpOE__SCSI_In_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_9 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_8 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_7 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_6 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_5 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Out_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SD_CS_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SD_SCK_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SD_MOSI_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Noise_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Noise_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Noise_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Noise_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_Noise_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__LED1_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing \SDCard:BSPIM:pol_supprt\ to zero
Aliasing \SDCard:BSPIM:tx_status_3\ to \SDCard:BSPIM:load_rx_data\
Aliasing \SDCard:BSPIM:tx_status_6\ to zero
Aliasing \SDCard:BSPIM:tx_status_5\ to zero
Aliasing \SDCard:BSPIM:rx_status_3\ to zero
Aliasing \SDCard:BSPIM:rx_status_2\ to zero
Aliasing \SDCard:BSPIM:rx_status_1\ to zero
Aliasing \SDCard:BSPIM:rx_status_0\ to zero
Aliasing \SDCard:Net_289\ to zero
Aliasing tmpOE__SD_MISO_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__SCSI_In_DBx_net_7
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__SCSI_In_DBx_net_7
Aliasing \SCSI_Out_Bits:clk\ to zero
Aliasing \SCSI_Out_Bits:rst\ to zero
Aliasing \SCSI_Out_Ctl:clk\ to zero
Aliasing \SCSI_Out_Ctl:rst\ to zero
Aliasing \Debug_Timer:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Debug_Timer:Net_102\ to tmpOE__SCSI_In_DBx_net_7
Aliasing \SCSI_Parity_Error:status_1\ to zero
Aliasing \SCSI_Parity_Error:status_2\ to zero
Aliasing \SCSI_Parity_Error:status_3\ to zero
Aliasing \SCSI_Parity_Error:status_4\ to zero
Aliasing \SCSI_Parity_Error:status_5\ to zero
Aliasing \SCSI_Parity_Error:status_6\ to zero
Aliasing \SCSI_Parity_Error:status_7\ to zero
Aliasing \SCSI_Filtered:status_7\ to zero
Aliasing \SCSI_Filtered:status_6\ to zero
Aliasing \SCSI_Filtered:status_5\ to zero
Aliasing Net_1134 to zero
Aliasing tmpOE__EXTLED_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing \SCSI_Glitch_Ctl:clk\ to zero
Aliasing \SCSI_Glitch_Ctl:rst\ to zero
Aliasing \SDCard:BSPIM:so_send_reg\\D\ to zero
Aliasing \SDCard:BSPIM:dpcounter_one_reg\\D\ to \SDCard:BSPIM:load_rx_data\
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_6[2] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_5[3] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_4[4] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_3[5] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_2[6] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_1[7] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_0[8] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire one[27] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_7[30] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_6[31] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_5[32] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_4[33] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_3[34] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_2[35] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_1[36] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_0[37] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Rhs of wire Net_791_7[38] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_7\[456]
Removing Rhs of wire Net_791_6[39] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_6\[459]
Removing Rhs of wire Net_791_5[40] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_5\[461]
Removing Rhs of wire Net_791_4[41] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_4\[463]
Removing Rhs of wire Net_791_3[42] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_3\[465]
Removing Rhs of wire Net_791_2[43] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_2\[467]
Removing Rhs of wire Net_791_1[44] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_1\[469]
Removing Rhs of wire Net_791_0[45] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_0\[471]
Removing Lhs of wire tmpOE__SD_CD_net_0[75] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire \SCSI_CTL_PHASE:clk\[80] = zero[9]
Removing Lhs of wire \SCSI_CTL_PHASE:rst\[81] = zero[9]
Removing Rhs of wire Net_765[82] = \SCSI_CTL_PHASE:control_out_0\[83]
Removing Rhs of wire Net_765[82] = \SCSI_CTL_PHASE:control_0\[106]
Removing Rhs of wire Net_701[84] = \SCSI_CTL_PHASE:control_out_1\[85]
Removing Rhs of wire Net_701[84] = \SCSI_CTL_PHASE:control_1\[105]
Removing Rhs of wire Net_1106[86] = \SCSI_CTL_PHASE:control_out_2\[87]
Removing Rhs of wire Net_1106[86] = \SCSI_CTL_PHASE:control_2\[104]
Removing Lhs of wire tmpOE__SCSI_In_net_4[113] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_net_3[114] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_net_2[115] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_net_1[116] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_net_0[117] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_9[131] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_8[132] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_7[133] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_6[134] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_5[135] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_4[136] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_3[137] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_2[138] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_1[139] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Out_net_0[140] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Rhs of wire Net_503[141] = \scsiTarget:REQReg\[221]
Removing Lhs of wire tmpOE__SD_CS_net_0[175] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SD_SCK_net_0[182] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[189] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Rhs of wire Net_683[190] = \SDCard:BSPIM:mosi_fin\[300]
Removing Rhs of wire Net_683[190] = \SDCard:BSPIM:mosi_cpha_0\[301]
Removing Rhs of wire filteredIn_3[198] = \GlitchFilter_1:genblk1[3]:last_state\[591]
Removing Lhs of wire tmpOE__SCSI_Noise_net_4[200] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Noise_net_3[201] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Noise_net_2[202] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Noise_net_1[203] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_Noise_net_0[204] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Rhs of wire Net_1537[218] = cydff_1[599]
Removing Rhs of wire Net_251_7[222] = \scsiTarget:data_7\[223]
Removing Rhs of wire Net_251_6[224] = \scsiTarget:data_6\[225]
Removing Rhs of wire Net_251_5[226] = \scsiTarget:data_5\[227]
Removing Rhs of wire Net_251_4[228] = \scsiTarget:data_4\[229]
Removing Rhs of wire Net_251_3[230] = \scsiTarget:data_3\[231]
Removing Rhs of wire Net_251_2[232] = \scsiTarget:data_2\[233]
Removing Rhs of wire Net_251_1[234] = \scsiTarget:data_1\[235]
Removing Rhs of wire Net_251_0[236] = \scsiTarget:data_0\[237]
Removing Rhs of wire \scsiTarget:pi_7\[238] = \scsiTarget:dbxInReg_7\[239]
Removing Rhs of wire \scsiTarget:pi_6\[240] = \scsiTarget:dbxInReg_6\[241]
Removing Rhs of wire \scsiTarget:pi_5\[242] = \scsiTarget:dbxInReg_5\[243]
Removing Rhs of wire \scsiTarget:pi_4\[244] = \scsiTarget:dbxInReg_4\[245]
Removing Rhs of wire \scsiTarget:pi_3\[246] = \scsiTarget:dbxInReg_3\[247]
Removing Rhs of wire \scsiTarget:pi_2\[248] = \scsiTarget:dbxInReg_2\[249]
Removing Rhs of wire \scsiTarget:pi_1\[250] = \scsiTarget:dbxInReg_1\[251]
Removing Rhs of wire \scsiTarget:pi_0\[252] = \scsiTarget:dbxInReg_0\[253]
Removing Rhs of wire Net_1500[254] = \scsiTarget:parityErrReg\[255]
Removing Rhs of wire Net_1668[265] = \scsiTarget:f0_bus_stat\[264]
Removing Rhs of wire Net_1655[266] = \scsiTarget:f1_bus_stat\[263]
Removing Rhs of wire Net_486[268] = \mux_1:tmp__mux_1_reg\[613]
Removing Lhs of wire tmpOE__LED1_net_0[283] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire \SDCard:Net_276\[289] = Net_710[73]
Removing Rhs of wire \SDCard:BSPIM:load_rx_data\[292] = \SDCard:BSPIM:dpcounter_one\[293]
Removing Lhs of wire \SDCard:BSPIM:pol_supprt\[294] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:miso_to_dp\[295] = \SDCard:Net_244\[296]
Removing Lhs of wire \SDCard:Net_244\[296] = Net_686[387]
Removing Rhs of wire \SDCard:BSPIM:tx_status_1\[322] = \SDCard:BSPIM:dpMOSI_fifo_empty\[323]
Removing Rhs of wire \SDCard:BSPIM:tx_status_2\[324] = \SDCard:BSPIM:dpMOSI_fifo_not_full\[325]
Removing Lhs of wire \SDCard:BSPIM:tx_status_3\[326] = \SDCard:BSPIM:load_rx_data\[292]
Removing Rhs of wire \SDCard:BSPIM:rx_status_4\[328] = \SDCard:BSPIM:dpMISO_fifo_full\[329]
Removing Rhs of wire \SDCard:BSPIM:rx_status_5\[330] = \SDCard:BSPIM:dpMISO_fifo_not_empty\[331]
Removing Lhs of wire \SDCard:BSPIM:tx_status_6\[333] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:tx_status_5\[334] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:rx_status_3\[335] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:rx_status_2\[336] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:rx_status_1\[337] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:rx_status_0\[338] = zero[9]
Removing Lhs of wire \SDCard:Net_273\[348] = zero[9]
Removing Lhs of wire \SDCard:Net_289\[388] = zero[9]
Removing Lhs of wire tmpOE__SD_MISO_net_0[390] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[397] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[404] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Rhs of wire Net_804[457] = \SCSI_Out_Ctl:control_out_0\[494]
Removing Rhs of wire Net_804[457] = \SCSI_Out_Ctl:control_0\[517]
Removing Rhs of wire Net_777_7[458] = \SCSI_Out_Bits:control_out_7\[475]
Removing Rhs of wire Net_777_7[458] = \SCSI_Out_Bits:control_7\[484]
Removing Rhs of wire Net_777_6[460] = \SCSI_Out_Bits:control_out_6\[476]
Removing Rhs of wire Net_777_6[460] = \SCSI_Out_Bits:control_6\[485]
Removing Rhs of wire Net_777_5[462] = \SCSI_Out_Bits:control_out_5\[477]
Removing Rhs of wire Net_777_5[462] = \SCSI_Out_Bits:control_5\[486]
Removing Rhs of wire Net_777_4[464] = \SCSI_Out_Bits:control_out_4\[478]
Removing Rhs of wire Net_777_4[464] = \SCSI_Out_Bits:control_4\[487]
Removing Rhs of wire Net_777_3[466] = \SCSI_Out_Bits:control_out_3\[479]
Removing Rhs of wire Net_777_3[466] = \SCSI_Out_Bits:control_3\[488]
Removing Rhs of wire Net_777_2[468] = \SCSI_Out_Bits:control_out_2\[480]
Removing Rhs of wire Net_777_2[468] = \SCSI_Out_Bits:control_2\[489]
Removing Rhs of wire Net_777_1[470] = \SCSI_Out_Bits:control_out_1\[481]
Removing Rhs of wire Net_777_1[470] = \SCSI_Out_Bits:control_1\[490]
Removing Rhs of wire Net_777_0[472] = \SCSI_Out_Bits:control_out_0\[482]
Removing Rhs of wire Net_777_0[472] = \SCSI_Out_Bits:control_0\[491]
Removing Lhs of wire \SCSI_Out_Bits:clk\[473] = zero[9]
Removing Lhs of wire \SCSI_Out_Bits:rst\[474] = zero[9]
Removing Lhs of wire \SCSI_Out_Ctl:clk\[492] = zero[9]
Removing Lhs of wire \SCSI_Out_Ctl:rst\[493] = zero[9]
Removing Lhs of wire \Debug_Timer:Net_260\[520] = zero[9]
Removing Lhs of wire \Debug_Timer:Net_266\[521] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire Net_12[522] = zero[9]
Removing Rhs of wire Net_855[527] = \Debug_Timer:Net_51\[523]
Removing Lhs of wire \Debug_Timer:Net_102\[528] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire \SCSI_Parity_Error:status_0\[543] = Net_1500[254]
Removing Lhs of wire \SCSI_Parity_Error:status_1\[544] = zero[9]
Removing Lhs of wire \SCSI_Parity_Error:status_2\[545] = zero[9]
Removing Lhs of wire \SCSI_Parity_Error:status_3\[546] = zero[9]
Removing Lhs of wire \SCSI_Parity_Error:status_4\[547] = zero[9]
Removing Lhs of wire \SCSI_Parity_Error:status_5\[548] = zero[9]
Removing Lhs of wire \SCSI_Parity_Error:status_6\[549] = zero[9]
Removing Lhs of wire \SCSI_Parity_Error:status_7\[550] = zero[9]
Removing Lhs of wire \SCSI_Filtered:status_7\[552] = zero[9]
Removing Lhs of wire \SCSI_Filtered:status_6\[553] = zero[9]
Removing Lhs of wire \SCSI_Filtered:status_5\[554] = zero[9]
Removing Lhs of wire \SCSI_Filtered:status_4\[555] = filteredIn_4[556]
Removing Rhs of wire filteredIn_4[556] = \GlitchFilter_1:genblk1[4]:last_state\[597]
Removing Lhs of wire \SCSI_Filtered:status_3\[557] = filteredIn_3[198]
Removing Lhs of wire \SCSI_Filtered:status_2\[558] = filteredIn_2[559]
Removing Rhs of wire filteredIn_2[559] = \GlitchFilter_1:genblk1[2]:last_state\[585]
Removing Lhs of wire \SCSI_Filtered:status_1\[560] = filteredIn_1[561]
Removing Rhs of wire filteredIn_1[561] = \GlitchFilter_1:genblk1[1]:last_state\[579]
Removing Lhs of wire \SCSI_Filtered:status_0\[562] = filteredIn_0[563]
Removing Rhs of wire filteredIn_0[563] = \GlitchFilter_1:genblk1[0]:last_state\[573]
Removing Lhs of wire Net_1134[572] = zero[9]
Removing Lhs of wire tmpOE__EXTLED_net_0[602] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire Net_1582[611] = cydff_2[610]
Removing Rhs of wire Net_1619[614] = \SCSI_Glitch_Ctl:control_out_0\[617]
Removing Rhs of wire Net_1619[614] = \SCSI_Glitch_Ctl:control_0\[640]
Removing Lhs of wire \SCSI_Glitch_Ctl:clk\[615] = zero[9]
Removing Lhs of wire \SCSI_Glitch_Ctl:rst\[616] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:so_send_reg\\D\[667] = zero[9]
Removing Lhs of wire \SDCard:BSPIM:mosi_reg\\D\[674] = \SDCard:BSPIM:mosi_pre_reg\[315]
Removing Lhs of wire \SDCard:BSPIM:dpcounter_one_reg\\D\[676] = \SDCard:BSPIM:load_rx_data\[292]
Removing Lhs of wire \SDCard:BSPIM:mosi_from_dp_reg\\D\[677] = \SDCard:BSPIM:mosi_from_dp\[305]
Removing Lhs of wire cydff_1D[700] = Net_1523[197]
Removing Lhs of wire cydff_2D[701] = Net_1579[607]

------------------------------------------------------
Aliased 0 equations, 163 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_791_7' (cost = 8):
Net_791_7 <= ((Net_804 and Net_777_7)
	OR (not Net_804 and Net_251_7));

Note:  Expanding virtual equation for 'Net_791_6' (cost = 32):
Net_791_6 <= ((Net_804 and Net_777_6)
	OR (not Net_804 and Net_251_6));

Note:  Expanding virtual equation for 'Net_791_5' (cost = 32):
Net_791_5 <= ((Net_804 and Net_777_5)
	OR (not Net_804 and Net_251_5));

Note:  Expanding virtual equation for 'Net_791_4' (cost = 4):
Net_791_4 <= ((Net_804 and Net_777_4)
	OR (not Net_804 and Net_251_4));

Note:  Expanding virtual equation for 'Net_791_3' (cost = 8):
Net_791_3 <= ((Net_804 and Net_777_3)
	OR (not Net_804 and Net_251_3));

Note:  Expanding virtual equation for 'Net_791_2' (cost = 4):
Net_791_2 <= ((Net_804 and Net_777_2)
	OR (not Net_804 and Net_251_2));

Note:  Expanding virtual equation for 'Net_791_1' (cost = 8):
Net_791_1 <= ((Net_804 and Net_777_1)
	OR (not Net_804 and Net_251_1));

Note:  Expanding virtual equation for 'Net_791_0' (cost = 2):
Net_791_0 <= ((Net_804 and Net_777_0)
	OR (not Net_804 and Net_251_0));

Note:  Expanding virtual equation for '\OddParityGen_1:tmp\' (cost = 16):
\OddParityGen_1:tmp\ <= ((not Net_777_0 and Net_804)
	OR (not Net_251_0 and not Net_804));

Note:  Expanding virtual equation for '\OddParityGen_1:tmpa\' (cost = 64):
\OddParityGen_1:tmpa\ <= ((not Net_777_1 and Net_804 and Net_777_2)
	OR (not Net_251_1 and not Net_804 and Net_251_2)
	OR (not Net_777_2 and Net_804 and Net_777_1)
	OR (not Net_251_2 and not Net_804 and Net_251_1));

Note:  Virtual signal \OddParityGen_1:tmpb\ with ( cost: 128 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\OddParityGen_1:tmpb\ <= ((not Net_777_3 and Net_804 and Net_777_4)
	OR (not Net_251_3 and not Net_804 and Net_251_4)
	OR (not Net_777_4 and Net_804 and Net_777_3)
	OR (not Net_251_4 and not Net_804 and Net_251_3));

Note:  Virtual signal \OddParityGen_1:tmpc\ with ( cost: 256 or cost_inv: 8)  > 90 or with size: 8 > 102 has been made a (soft) node.
\OddParityGen_1:tmpc\ <= ((not Net_777_6 and not Net_777_5 and Net_804 and Net_777_7)
	OR (not Net_251_6 and not Net_251_5 and not Net_804 and Net_251_7)
	OR (not Net_777_7 and not Net_777_5 and Net_804 and Net_777_6)
	OR (not Net_251_7 and not Net_251_5 and not Net_804 and Net_251_6)
	OR (not Net_777_7 and not Net_777_6 and Net_804 and Net_777_5)
	OR (not Net_251_7 and not Net_251_6 and not Net_804 and Net_251_5)
	OR (Net_804 and Net_777_7 and Net_777_6 and Net_777_5)
	OR (not Net_804 and Net_251_7 and Net_251_6 and Net_251_5));

Note:  Virtual signal Net_486 with ( cost: 1152 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_486 <= ((not Net_1619 and filteredIn_4)
	OR (Net_1079_4 and Net_1619));

Note:  Expanding virtual equation for '\SDCard:BSPIM:load_rx_data\' (cost = 1):
\SDCard:BSPIM:load_rx_data\ <= ((not \SDCard:BSPIM:count_4\ and not \SDCard:BSPIM:count_3\ and not \SDCard:BSPIM:count_2\ and not \SDCard:BSPIM:count_1\ and \SDCard:BSPIM:count_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:samples_0\
	OR \GlitchFilter_1:genblk1[0]:samples_1\
	OR \GlitchFilter_1:genblk1[0]:samples_2\
	OR Net_1079_0);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((Net_1079_0 and \GlitchFilter_1:genblk1[0]:samples_2\ and \GlitchFilter_1:genblk1[0]:samples_1\ and \GlitchFilter_1:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[1]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[1]:or_term\ <= (\GlitchFilter_1:genblk1[1]:samples_0\
	OR \GlitchFilter_1:genblk1[1]:samples_1\
	OR \GlitchFilter_1:genblk1[1]:samples_2\
	OR Net_1079_1);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[1]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[1]:and_term\ <= ((Net_1079_1 and \GlitchFilter_1:genblk1[1]:samples_2\ and \GlitchFilter_1:genblk1[1]:samples_1\ and \GlitchFilter_1:genblk1[1]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[2]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[2]:or_term\ <= (\GlitchFilter_1:genblk1[2]:samples_0\
	OR \GlitchFilter_1:genblk1[2]:samples_1\
	OR \GlitchFilter_1:genblk1[2]:samples_2\
	OR Net_1079_2);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[2]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[2]:and_term\ <= ((Net_1079_2 and \GlitchFilter_1:genblk1[2]:samples_2\ and \GlitchFilter_1:genblk1[2]:samples_1\ and \GlitchFilter_1:genblk1[2]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[3]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[3]:or_term\ <= (\GlitchFilter_1:genblk1[3]:samples_0\
	OR \GlitchFilter_1:genblk1[3]:samples_1\
	OR \GlitchFilter_1:genblk1[3]:samples_2\
	OR Net_1079_3);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[3]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[3]:and_term\ <= ((Net_1079_3 and \GlitchFilter_1:genblk1[3]:samples_2\ and \GlitchFilter_1:genblk1[3]:samples_1\ and \GlitchFilter_1:genblk1[3]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[4]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[4]:or_term\ <= (\GlitchFilter_1:genblk1[4]:samples_0\
	OR \GlitchFilter_1:genblk1[4]:samples_1\
	OR \GlitchFilter_1:genblk1[4]:samples_2\
	OR Net_1079_4);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[4]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[4]:and_term\ <= ((Net_1079_4 and \GlitchFilter_1:genblk1[4]:samples_2\ and \GlitchFilter_1:genblk1[4]:samples_1\ and \GlitchFilter_1:genblk1[4]:samples_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 22 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_2\\D\[680] = \GlitchFilter_1:genblk1[0]:samples_1\[569]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_1\\D\[681] = \GlitchFilter_1:genblk1[0]:samples_0\[570]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_0\\D\[682] = Net_1079_0[209]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:samples_2\\D\[684] = \GlitchFilter_1:genblk1[1]:samples_1\[576]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:samples_1\\D\[685] = \GlitchFilter_1:genblk1[1]:samples_0\[577]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:samples_0\\D\[686] = Net_1079_1[208]
Removing Lhs of wire \GlitchFilter_1:genblk1[2]:samples_2\\D\[688] = \GlitchFilter_1:genblk1[2]:samples_1\[582]
Removing Lhs of wire \GlitchFilter_1:genblk1[2]:samples_1\\D\[689] = \GlitchFilter_1:genblk1[2]:samples_0\[583]
Removing Lhs of wire \GlitchFilter_1:genblk1[2]:samples_0\\D\[690] = Net_1079_2[207]
Removing Lhs of wire \GlitchFilter_1:genblk1[3]:samples_2\\D\[692] = \GlitchFilter_1:genblk1[3]:samples_1\[588]
Removing Lhs of wire \GlitchFilter_1:genblk1[3]:samples_1\\D\[693] = \GlitchFilter_1:genblk1[3]:samples_0\[589]
Removing Lhs of wire \GlitchFilter_1:genblk1[3]:samples_0\\D\[694] = Net_1079_3[206]
Removing Lhs of wire \GlitchFilter_1:genblk1[4]:samples_2\\D\[696] = \GlitchFilter_1:genblk1[4]:samples_1\[594]
Removing Lhs of wire \GlitchFilter_1:genblk1[4]:samples_1\\D\[697] = \GlitchFilter_1:genblk1[4]:samples_0\[595]
Removing Lhs of wire \GlitchFilter_1:genblk1[4]:samples_0\\D\[698] = Net_1079_4[205]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj" -dcpsoc3 SCSI2SD.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.101ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 19 January 2019 23:31:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD.cydsn\SCSI2SD.cyprj -d CY8C5268AXI-LP047 SCSI2SD.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SDCard:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_Data_Clk'. Fanout=1, Signal=Net_710
    Digital Clock 1: Automatic-assigning  clock 'SCSI_CLK'. Fanout=3, Signal=Net_585
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \scsiTarget:ClkSync\: with output requested to be synchronous
        ClockIn: SCSI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCSI_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SDCard:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Data_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Data_Clk, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: SCSI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCSI_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SCSI_In_DBx(0)
        Attributes:
            Alias: DB0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(0)__PA ,
            fb => Net_952_0 ,
            pad => SCSI_In_DBx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(1)
        Attributes:
            Alias: DB1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(1)__PA ,
            fb => Net_952_1 ,
            pad => SCSI_In_DBx(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(2)
        Attributes:
            Alias: DB2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(2)__PA ,
            fb => Net_952_2 ,
            pad => SCSI_In_DBx(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(3)
        Attributes:
            Alias: DB3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(3)__PA ,
            fb => Net_952_3 ,
            pad => SCSI_In_DBx(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(4)
        Attributes:
            Alias: DB4
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(4)__PA ,
            fb => Net_952_4 ,
            pad => SCSI_In_DBx(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(5)
        Attributes:
            Alias: DB5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(5)__PA ,
            fb => Net_952_5 ,
            pad => SCSI_In_DBx(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(6)
        Attributes:
            Alias: DB6
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(6)__PA ,
            fb => Net_952_6 ,
            pad => SCSI_In_DBx(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(7)
        Attributes:
            Alias: DB7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In_DBx(7)__PA ,
            fb => Net_952_7 ,
            pad => SCSI_In_DBx(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(0)
        Attributes:
            Alias: DB0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(0)__PA ,
            pin_input => Net_791_0 ,
            pad => SCSI_Out_DBx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(1)
        Attributes:
            Alias: DB1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(1)__PA ,
            pin_input => Net_791_1 ,
            pad => SCSI_Out_DBx(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(2)
        Attributes:
            Alias: DB2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(2)__PA ,
            pin_input => Net_791_2 ,
            pad => SCSI_Out_DBx(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(3)
        Attributes:
            Alias: DB3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(3)__PA ,
            pin_input => Net_791_3 ,
            pad => SCSI_Out_DBx(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(4)
        Attributes:
            Alias: DB4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(4)__PA ,
            pin_input => Net_791_4 ,
            pad => SCSI_Out_DBx(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(5)
        Attributes:
            Alias: DB5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(5)__PA ,
            pin_input => Net_791_5 ,
            pad => SCSI_Out_DBx(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(6)
        Attributes:
            Alias: DB6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(6)__PA ,
            pin_input => Net_791_6 ,
            pad => SCSI_Out_DBx(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(7)
        Attributes:
            Alias: DB7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out_DBx(7)__PA ,
            pin_input => Net_791_7 ,
            pad => SCSI_Out_DBx(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CD(0)__PA ,
            pad => SD_CD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(0)
        Attributes:
            Alias: DBP
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_In(0)__PA ,
            fb => scsiIn_0 ,
            pad => SCSI_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(1)
        Attributes:
            Alias: MSG
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(1)__PA ,
            pad => SCSI_In(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(2)
        Attributes:
            Alias: CD
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(2)__PA ,
            pad => SCSI_In(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(3)
        Attributes:
            Alias: REQ
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(3)__PA ,
            pad => SCSI_In(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(4)
        Attributes:
            Alias: IO
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(4)__PA ,
            pad => SCSI_In(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(0)
        Attributes:
            Alias: DBP_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(0)__PA ,
            pin_input => Net_252 ,
            pad => SCSI_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(1)
        Attributes:
            Alias: ATN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(1)__PA ,
            pad => SCSI_Out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(2)
        Attributes:
            Alias: BSY
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(2)__PA ,
            pad => SCSI_Out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(3)
        Attributes:
            Alias: ACK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(3)__PA ,
            pad => SCSI_Out(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(4)
        Attributes:
            Alias: RST
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(4)__PA ,
            pad => SCSI_Out(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(5)
        Attributes:
            Alias: MSG_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(5)__PA ,
            pin_input => Net_765 ,
            pad => SCSI_Out(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(6)
        Attributes:
            Alias: SEL
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(6)__PA ,
            pad => SCSI_Out(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(7)
        Attributes:
            Alias: CD_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(7)__PA ,
            pin_input => Net_701 ,
            pad => SCSI_Out(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(8)
        Attributes:
            Alias: REQ
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(8)__PA ,
            pin_input => Net_503 ,
            pad => SCSI_Out(8)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(9)
        Attributes:
            Alias: IO_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4.7
        PORT MAP (
            pa_out => SCSI_Out(9)__PA ,
            pin_input => Net_1106 ,
            pad => SCSI_Out(9)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_SCK(0)__PA ,
            pin_input => Net_682 ,
            pad => SD_SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            pin_input => Net_683 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(0)
        Attributes:
            Alias: ATN
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(0)__PA ,
            fb => Net_1079_0 ,
            pad => SCSI_Noise(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(1)
        Attributes:
            Alias: BSY
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(1)__PA ,
            fb => Net_1079_1 ,
            pad => SCSI_Noise(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(2)
        Attributes:
            Alias: SEL
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(2)__PA ,
            fb => Net_1079_2 ,
            pad => SCSI_Noise(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(3)
        Attributes:
            Alias: RST
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(3)__PA ,
            fb => Net_1079_3 ,
            pad => SCSI_Noise(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(4)
        Attributes:
            Alias: ACK
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(4)__PA ,
            fb => Net_1079_4 ,
            pad => SCSI_Noise(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_686 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = EXTLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EXTLED(0)__PA ,
            pad => EXTLED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_252_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * !Net_777_0
        );
        Output = Net_252_split (fanout=1)

    MacroCell: Name=\OddParityGen_1:tmpb\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_251_4 * Net_251_3 * !Net_804
            + Net_251_4 * !Net_251_3 * !Net_804
            + Net_804 * !Net_777_4 * Net_777_3
            + Net_804 * Net_777_4 * !Net_777_3
        );
        Output = \OddParityGen_1:tmpb\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\OddParityGen_1:tmpc\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_251_7 * !Net_251_6 * Net_251_5 * !Net_804
            + !Net_251_7 * Net_251_6 * !Net_251_5 * !Net_804
            + Net_251_7 * !Net_251_6 * !Net_251_5 * !Net_804
            + Net_251_7 * Net_251_6 * Net_251_5 * !Net_804
            + Net_804 * !Net_777_7 * !Net_777_6 * Net_777_5
            + Net_804 * !Net_777_7 * Net_777_6 * !Net_777_5
            + Net_804 * Net_777_7 * !Net_777_6 * !Net_777_5
            + Net_804 * Net_777_7 * Net_777_6 * Net_777_5
        );
        Output = \OddParityGen_1:tmpc\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_252, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_252_split * !Net_252_split_1 * !Net_252_split_2 * 
              !Net_252_split_3
        );
        Output = Net_252 (fanout=1)

    MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_683, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_791_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_7 * !Net_804
            + Net_804 * Net_777_7
        );
        Output = Net_791_7 (fanout=1)

    MacroCell: Name=Net_791_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_6 * !Net_804
            + Net_804 * Net_777_6
        );
        Output = Net_791_6 (fanout=1)

    MacroCell: Name=Net_791_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_5 * !Net_804
            + Net_804 * Net_777_5
        );
        Output = Net_791_5 (fanout=1)

    MacroCell: Name=Net_791_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_4 * !Net_804
            + Net_804 * Net_777_4
        );
        Output = Net_791_4 (fanout=1)

    MacroCell: Name=Net_791_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_3 * !Net_804
            + Net_804 * Net_777_3
        );
        Output = Net_791_3 (fanout=1)

    MacroCell: Name=Net_791_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_2 * !Net_804
            + Net_804 * Net_777_2
        );
        Output = Net_791_2 (fanout=1)

    MacroCell: Name=Net_791_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_1 * !Net_804
            + Net_804 * Net_777_1
        );
        Output = Net_791_1 (fanout=1)

    MacroCell: Name=Net_791_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_0 * !Net_804
            + Net_804 * Net_777_0
        );
        Output = Net_791_0 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=Net_252_split_3, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * !Net_777_0
        );
        Output = Net_252_split_3 (fanout=1)

    MacroCell: Name=Net_252_split_2, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * !Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * Net_777_0
        );
        Output = Net_252_split_2 (fanout=1)

    MacroCell: Name=Net_486, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_4 * !Net_1619
            + Net_1619 * Net_1079_4_SYNCOUT
        );
        Output = Net_486 (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_252_split_1, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * !Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * Net_777_0
        );
        Output = Net_252_split_1 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_682, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)

    MacroCell: Name=Net_503, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_503 * filteredIn_3 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + !Net_503 * filteredIn_3 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\ * 
              !\scsiTarget:f1_blk_stat\
            + Net_503 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !Net_486
            + Net_503 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + Net_503 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = Net_503 (fanout=2)

    MacroCell: Name=Net_251_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_251_7 (fanout=3)

    MacroCell: Name=Net_251_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_251_6 (fanout=3)

    MacroCell: Name=Net_251_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_251_5 (fanout=3)

    MacroCell: Name=Net_251_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_251_4 (fanout=3)

    MacroCell: Name=Net_251_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_251_3 (fanout=3)

    MacroCell: Name=Net_251_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_251_2 (fanout=6)

    MacroCell: Name=Net_251_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_251_1 (fanout=6)

    MacroCell: Name=Net_251_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_251_0 (fanout=6)

    MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_7_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_7_SYNCOUT
        );
        Output = \scsiTarget:pi_7\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_6_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_6_SYNCOUT
        );
        Output = \scsiTarget:pi_6\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:pi_5\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_4_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_4_SYNCOUT
        );
        Output = \scsiTarget:pi_4\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_3_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_3_SYNCOUT
        );
        Output = \scsiTarget:pi_3\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:pi_2\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_1_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_1_SYNCOUT
        );
        Output = \scsiTarget:pi_1\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_0_SYNCOUT
        );
        Output = \scsiTarget:pi_0\ (fanout=2)

    MacroCell: Name=Net_1500, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + Net_1500 * !\scsiTarget:state_2\ * \scsiTarget:state_1\
            + Net_1500 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1500 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
        );
        Output = Net_1500 (fanout=2)

    MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_1106 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\
            + !filteredIn_3
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_486
        );
        Output = \scsiTarget:state_2\ (fanout=27)

    MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_1106 * filteredIn_3 * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !Net_486
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + filteredIn_3 * \scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:state_1\ (fanout=27)

    MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_1106 * filteredIn_3 * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * 
              !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !Net_486
        );
        Output = \scsiTarget:state_0\ (fanout=27)

    MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_486 * !\scsiTarget:fifoStore\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_2\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:genParity_2\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:genParity_1\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_1606, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_0_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_0 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\ * Net_1079_0_SYNCOUT
            + filteredIn_0 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\ * !Net_1079_0_SYNCOUT
        );
        Output = filteredIn_0 (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_1_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_1 * \GlitchFilter_1:genblk1[1]:samples_2\ * 
              \GlitchFilter_1:genblk1[1]:samples_1\ * 
              \GlitchFilter_1:genblk1[1]:samples_0\ * Net_1079_1_SYNCOUT
            + filteredIn_1 * !\GlitchFilter_1:genblk1[1]:samples_2\ * 
              !\GlitchFilter_1:genblk1[1]:samples_1\ * 
              !\GlitchFilter_1:genblk1[1]:samples_0\ * !Net_1079_1_SYNCOUT
        );
        Output = filteredIn_1 (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_2_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_2 * \GlitchFilter_1:genblk1[2]:samples_2\ * 
              \GlitchFilter_1:genblk1[2]:samples_1\ * 
              \GlitchFilter_1:genblk1[2]:samples_0\ * Net_1079_2_SYNCOUT
            + filteredIn_2 * !\GlitchFilter_1:genblk1[2]:samples_2\ * 
              !\GlitchFilter_1:genblk1[2]:samples_1\ * 
              !\GlitchFilter_1:genblk1[2]:samples_0\ * !Net_1079_2_SYNCOUT
        );
        Output = filteredIn_2 (fanout=3)

    MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_3_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_3 * \GlitchFilter_1:genblk1[3]:samples_2\ * 
              \GlitchFilter_1:genblk1[3]:samples_1\ * 
              \GlitchFilter_1:genblk1[3]:samples_0\ * Net_1079_3_SYNCOUT
            + filteredIn_3 * !\GlitchFilter_1:genblk1[3]:samples_2\ * 
              !\GlitchFilter_1:genblk1[3]:samples_1\ * 
              !\GlitchFilter_1:genblk1[3]:samples_0\ * !Net_1079_3_SYNCOUT
        );
        Output = filteredIn_3 (fanout=19)

    MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_4_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_4, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_4 * \GlitchFilter_1:genblk1[4]:samples_2\ * 
              \GlitchFilter_1:genblk1[4]:samples_1\ * 
              \GlitchFilter_1:genblk1[4]:samples_0\ * Net_1079_4_SYNCOUT
            + filteredIn_4 * !\GlitchFilter_1:genblk1[4]:samples_2\ * 
              !\GlitchFilter_1:genblk1[4]:samples_1\ * 
              !\GlitchFilter_1:genblk1[4]:samples_0\ * !Net_1079_4_SYNCOUT
        );
        Output = filteredIn_4 (fanout=3)

    MacroCell: Name=Net_1537, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_3
        );
        Output = Net_1537 (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_2
        );
        Output = cydff_2 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\scsiTarget:datapath\
        PORT MAP (
            clock => Net_585 ,
            cs_addr_2 => \scsiTarget:state_2\ ,
            cs_addr_1 => \scsiTarget:state_1\ ,
            cs_addr_0 => \scsiTarget:state_0\ ,
            f1_load => \scsiTarget:fifoStore\ ,
            z0_comb => \scsiTarget:deskewComplete\ ,
            f0_bus_stat_comb => Net_1668 ,
            f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
            f1_bus_stat_comb => Net_1655 ,
            f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ ,
            p_in_7 => \scsiTarget:pi_7\ ,
            p_in_6 => \scsiTarget:pi_6\ ,
            p_in_5 => \scsiTarget:pi_5\ ,
            p_in_4 => \scsiTarget:pi_4\ ,
            p_in_3 => \scsiTarget:pi_3\ ,
            p_in_2 => \scsiTarget:pi_2\ ,
            p_in_1 => \scsiTarget:pi_1\ ,
            p_in_0 => \scsiTarget:pi_0\ ,
            p_out_7 => \scsiTarget:po_7\ ,
            p_out_6 => \scsiTarget:po_6\ ,
            p_out_5 => \scsiTarget:po_5\ ,
            p_out_4 => \scsiTarget:po_4\ ,
            p_out_3 => \scsiTarget:po_3\ ,
            p_out_2 => \scsiTarget:po_2\ ,
            p_out_1 => \scsiTarget:po_1\ ,
            p_out_0 => \scsiTarget:po_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
            d0_init = "00000001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,5)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_710 ,
            cs_addr_2 => \SDCard:BSPIM:state_2\ ,
            cs_addr_1 => \SDCard:BSPIM:state_1\ ,
            cs_addr_0 => \SDCard:BSPIM:state_0\ ,
            route_si => Net_686 ,
            f1_load => \SDCard:BSPIM:load_rx_data\ ,
            so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,0)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\scsiTarget:StatusReg\
        PORT MAP (
            status_4 => \scsiTarget:txComplete\ ,
            status_3 => \scsiTarget:f1_blk_stat\ ,
            status_2 => \scsiTarget:f0_blk_stat\ ,
            status_1 => Net_1655 ,
            status_0 => Net_1668 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SCSI_Parity_Error:sts:sts_reg\
        PORT MAP (
            clock => Net_585 ,
            status_0 => Net_1500 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\SCSI_Filtered:sts:sts_reg\
        PORT MAP (
            status_4 => filteredIn_4 ,
            status_3 => filteredIn_3 ,
            status_2 => filteredIn_2 ,
            status_1 => filteredIn_1 ,
            status_0 => filteredIn_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SDCard:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_4 => \SDCard:BSPIM:tx_status_4\ ,
            status_3 => \SDCard:BSPIM:load_rx_data\ ,
            status_2 => \SDCard:BSPIM:tx_status_2\ ,
            status_1 => \SDCard:BSPIM:tx_status_1\ ,
            status_0 => \SDCard:BSPIM:tx_status_0\ ,
            interrupt => Net_913 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SDCard:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_6 => \SDCard:BSPIM:rx_status_6\ ,
            status_5 => \SDCard:BSPIM:rx_status_5\ ,
            status_4 => \SDCard:BSPIM:rx_status_4\ ,
            interrupt => Net_910 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCSI_In_DBx(5)_SYNC
        PORT MAP (
            in => Net_952_5 ,
            out => Net_952_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(4)_SYNC
        PORT MAP (
            in => Net_952_4 ,
            out => Net_952_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(3)_SYNC
        PORT MAP (
            in => Net_952_3 ,
            out => Net_952_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(7)_SYNC
        PORT MAP (
            in => Net_952_7 ,
            out => Net_952_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(6)_SYNC
        PORT MAP (
            in => Net_952_6 ,
            out => Net_952_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(2)_SYNC
        PORT MAP (
            in => Net_952_2 ,
            out => Net_952_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(1)_SYNC
        PORT MAP (
            in => Net_952_1 ,
            out => Net_952_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(0)_SYNC
        PORT MAP (
            in => Net_952_0 ,
            out => Net_952_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In(0)_SYNC
        PORT MAP (
            in => scsiIn_0 ,
            out => scsiIn_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(0)_SYNC
        PORT MAP (
            in => Net_1079_0 ,
            out => Net_1079_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(1)_SYNC
        PORT MAP (
            in => Net_1079_1 ,
            out => Net_1079_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(2)_SYNC
        PORT MAP (
            in => Net_1079_2 ,
            out => Net_1079_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(3)_SYNC
        PORT MAP (
            in => Net_1079_3 ,
            out => Net_1079_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(4)_SYNC
        PORT MAP (
            in => Net_1079_4 ,
            out => Net_1079_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_CTL_PHASE:control_7\ ,
            control_6 => \SCSI_CTL_PHASE:control_6\ ,
            control_5 => \SCSI_CTL_PHASE:control_5\ ,
            control_4 => \SCSI_CTL_PHASE:control_4\ ,
            control_3 => \SCSI_CTL_PHASE:control_3\ ,
            control_2 => Net_1106 ,
            control_1 => Net_701 ,
            control_0 => Net_765 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_777_7 ,
            control_6 => Net_777_6 ,
            control_5 => Net_777_5 ,
            control_4 => Net_777_4 ,
            control_3 => Net_777_3 ,
            control_2 => Net_777_2 ,
            control_1 => Net_777_1 ,
            control_0 => Net_777_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_Out_Ctl:control_7\ ,
            control_6 => \SCSI_Out_Ctl:control_6\ ,
            control_5 => \SCSI_Out_Ctl:control_5\ ,
            control_4 => \SCSI_Out_Ctl:control_4\ ,
            control_3 => \SCSI_Out_Ctl:control_3\ ,
            control_2 => \SCSI_Out_Ctl:control_2\ ,
            control_1 => \SCSI_Out_Ctl:control_1\ ,
            control_0 => Net_804 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Glitch_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_Glitch_Ctl:control_7\ ,
            control_6 => \SCSI_Glitch_Ctl:control_6\ ,
            control_5 => \SCSI_Glitch_Ctl:control_5\ ,
            control_4 => \SCSI_Glitch_Ctl:control_4\ ,
            control_3 => \SCSI_Glitch_Ctl:control_3\ ,
            control_2 => \SCSI_Glitch_Ctl:control_2\ ,
            control_1 => \SCSI_Glitch_Ctl:control_1\ ,
            control_0 => Net_1619 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SDCard:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_710 ,
            enable => \SDCard:BSPIM:cnt_enable\ ,
            count_6 => \SDCard:BSPIM:count_6\ ,
            count_5 => \SDCard:BSPIM:count_5\ ,
            count_4 => \SDCard:BSPIM:count_4\ ,
            count_3 => \SDCard:BSPIM:count_3\ ,
            count_2 => \SDCard:BSPIM:count_2\ ,
            count_1 => \SDCard:BSPIM:count_1\ ,
            count_0 => \SDCard:BSPIM:count_0\ ,
            tc => \SDCard:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => Net_1537 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => cydff_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   48 :   24 :   72 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   83 :  109 :  192 : 43.23 %
  Unique P-terms              :  237 :  147 :  384 : 61.72 %
  Total P-terms               :  245 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x14)          :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.476ms
Tech Mapping phase: Elapsed time ==> 2s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : EXTLED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SCSI_In(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SCSI_In(1) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SCSI_In(2) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SCSI_In(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SCSI_In(4) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : SCSI_In_DBx(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SCSI_In_DBx(1) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : SCSI_In_DBx(2) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : SCSI_In_DBx(3) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SCSI_In_DBx(4) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCSI_In_DBx(5) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SCSI_In_DBx(6) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCSI_In_DBx(7) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SCSI_Noise(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : SCSI_Noise(1) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : SCSI_Noise(2) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SCSI_Noise(3) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : SCSI_Noise(4) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCSI_Out(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SCSI_Out(1) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SCSI_Out(2) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : SCSI_Out(3) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SCSI_Out(4) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SCSI_Out(5) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SCSI_Out(6) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCSI_Out(7) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SCSI_Out(8) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCSI_Out(9) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SCSI_Out_DBx(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SCSI_Out_DBx(1) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : SCSI_Out_DBx(2) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : SCSI_Out_DBx(3) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SCSI_Out_DBx(4) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SCSI_Out_DBx(5) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCSI_Out_DBx(6) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SCSI_Out_DBx(7) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SD_CD(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SD_CS(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SD_MISO(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SD_MOSI(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SD_SCK(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.443ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.729ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 12.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.75
                   Pterms :            6.10
               Macrocells :            2.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.669ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 1s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         21 :      12.43 :       3.95
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT * scsiIn_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_0\ * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT * !scsiIn_0_SYNCOUT
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_791_7, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_7 * !Net_804
            + Net_804 * Net_777_7
        );
        Output = Net_791_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In(0)_SYNC
    PORT MAP (
        in => scsiIn_0 ,
        out => scsiIn_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(0)_SYNC
    PORT MAP (
        in => Net_952_0 ,
        out => Net_952_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(2)_SYNC
    PORT MAP (
        in => Net_952_2 ,
        out => Net_952_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_4, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_4 * \GlitchFilter_1:genblk1[4]:samples_2\ * 
              \GlitchFilter_1:genblk1[4]:samples_1\ * 
              \GlitchFilter_1:genblk1[4]:samples_0\ * Net_1079_4_SYNCOUT
            + filteredIn_4 * !\GlitchFilter_1:genblk1[4]:samples_2\ * 
              !\GlitchFilter_1:genblk1[4]:samples_1\ * 
              !\GlitchFilter_1:genblk1[4]:samples_0\ * !Net_1079_4_SYNCOUT
        );
        Output = filteredIn_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_486, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_4 * !Net_1619
            + Net_1619 * Net_1079_4_SYNCOUT
        );
        Output = Net_486 (fanout=16)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OddParityGen_1:tmpc\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_251_7 * !Net_251_6 * Net_251_5 * !Net_804
            + !Net_251_7 * Net_251_6 * !Net_251_5 * !Net_804
            + Net_251_7 * !Net_251_6 * !Net_251_5 * !Net_804
            + Net_251_7 * Net_251_6 * Net_251_5 * !Net_804
            + Net_804 * !Net_777_7 * !Net_777_6 * Net_777_5
            + Net_804 * !Net_777_7 * Net_777_6 * !Net_777_5
            + Net_804 * Net_777_7 * !Net_777_6 * !Net_777_5
            + Net_804 * Net_777_7 * Net_777_6 * Net_777_5
        );
        Output = \OddParityGen_1:tmpc\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_Glitch_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_Glitch_Ctl:control_7\ ,
        control_6 => \SCSI_Glitch_Ctl:control_6\ ,
        control_5 => \SCSI_Glitch_Ctl:control_5\ ,
        control_4 => \SCSI_Glitch_Ctl:control_4\ ,
        control_3 => \SCSI_Glitch_Ctl:control_3\ ,
        control_2 => \SCSI_Glitch_Ctl:control_2\ ,
        control_1 => \SCSI_Glitch_Ctl:control_1\ ,
        control_0 => Net_1619 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_In_DBx(7)_SYNC
    PORT MAP (
        in => Net_952_7 ,
        out => Net_952_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(6)_SYNC
    PORT MAP (
        in => Net_952_6 ,
        out => Net_952_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(5)_SYNC
    PORT MAP (
        in => Net_952_5 ,
        out => Net_952_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_791_6, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_6 * !Net_804
            + Net_804 * Net_777_6
        );
        Output = Net_791_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_0_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_5, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_5 * !Net_804
            + Net_804 * Net_777_5
        );
        Output = Net_791_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              !Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_1\ * 
              Net_952_3_SYNCOUT * Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:genParity_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_Noise(4)_SYNC
    PORT MAP (
        in => Net_1079_4 ,
        out => Net_1079_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_Noise(0)_SYNC
    PORT MAP (
        in => Net_1079_0 ,
        out => Net_1079_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_4_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_4_SYNCOUT
        );
        Output = \scsiTarget:pi_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_4_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_3_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_3_SYNCOUT
        );
        Output = \scsiTarget:pi_3\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=filteredIn_0, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_0 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\ * Net_1079_0_SYNCOUT
            + filteredIn_0 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\ * !Net_1079_0_SYNCOUT
        );
        Output = filteredIn_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_2\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_In_DBx(4)_SYNC
    PORT MAP (
        in => Net_952_4 ,
        out => Net_952_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(3)_SYNC
    PORT MAP (
        in => Net_952_3 ,
        out => Net_952_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * !\scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              !Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_486 * \scsiTarget:genParity_2\ * 
              Net_952_0_SYNCOUT * Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:genParity_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_0_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_0_SYNCOUT
        );
        Output = \scsiTarget:pi_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_2_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:pi_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_5_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:pi_5\ (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\SCSI_Filtered:sts:sts_reg\
    PORT MAP (
        status_4 => filteredIn_4 ,
        status_3 => filteredIn_3 ,
        status_2 => filteredIn_2 ,
        status_1 => filteredIn_1 ,
        status_0 => filteredIn_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * !Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * Net_777_0
        );
        Output = Net_252_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * !Net_777_0
        );
        Output = Net_252_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\scsiTarget:StatusReg\
    PORT MAP (
        status_4 => \scsiTarget:txComplete\ ,
        status_3 => \scsiTarget:f1_blk_stat\ ,
        status_2 => \scsiTarget:f0_blk_stat\ ,
        status_1 => Net_1655 ,
        status_0 => Net_1668 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_791_1, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_1 * !Net_804
            + Net_804 * Net_777_1
        );
        Output = Net_791_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_1106 * filteredIn_3 * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !Net_486
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + filteredIn_3 * \scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:state_1\ (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_6_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_6_SYNCOUT
        );
        Output = \scsiTarget:pi_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_777_7 ,
        control_6 => Net_777_6 ,
        control_5 => Net_777_5 ,
        control_4 => Net_777_4 ,
        control_3 => Net_777_3 ,
        control_2 => Net_777_2 ,
        control_1 => Net_777_1 ,
        control_0 => Net_777_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_7_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_7_SYNCOUT
        );
        Output = \scsiTarget:pi_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_503, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_503 * filteredIn_3 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + !Net_503 * filteredIn_3 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\ * 
              !\scsiTarget:f1_blk_stat\
            + Net_503 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !Net_486
            + Net_503 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + Net_503 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = Net_503 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split_3, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * !Net_777_0
        );
        Output = Net_252_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1606, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_710 ,
        cs_addr_2 => \SDCard:BSPIM:state_2\ ,
        cs_addr_1 => \SDCard:BSPIM:state_1\ ,
        cs_addr_0 => \SDCard:BSPIM:state_0\ ,
        route_si => Net_686 ,
        f1_load => \SDCard:BSPIM:load_rx_data\ ,
        so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,0)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1500, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !Net_1106 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + Net_1500 * !\scsiTarget:state_2\ * \scsiTarget:state_1\
            + Net_1500 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1500 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
        );
        Output = Net_1500 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_251_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_251_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_251_7, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_251_7 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_251_2, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_251_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_791_0, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_0 * !Net_804
            + Net_804 * Net_777_0
        );
        Output = Net_791_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_2, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_2 * !Net_804
            + Net_804 * Net_777_2
        );
        Output = Net_791_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_251_6, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_251_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_251_5, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_251_5 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In_DBx(1)_SYNC
    PORT MAP (
        in => Net_952_1 ,
        out => Net_952_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_1106 * filteredIn_3 * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * 
              !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\
            + filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !Net_486
        );
        Output = \scsiTarget:state_0\ (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              !Net_952_1_SYNCOUT
            + filteredIn_3 * \scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !Net_486 * 
              Net_952_1_SYNCOUT
        );
        Output = \scsiTarget:pi_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_252, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_252_split * !Net_252_split_1 * !Net_252_split_2 * 
              !Net_252_split_3
        );
        Output = Net_252 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1537, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_3
        );
        Output = Net_1537 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_2
        );
        Output = cydff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SDCard:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_6 => \SDCard:BSPIM:rx_status_6\ ,
        status_5 => \SDCard:BSPIM:rx_status_5\ ,
        status_4 => \SDCard:BSPIM:rx_status_4\ ,
        interrupt => Net_910 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_251_3, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_251_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_791_3, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_3 * !Net_804
            + Net_804 * Net_777_3
        );
        Output = Net_791_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_791_4, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_251_4 * !Net_804
            + Net_804 * Net_777_4
        );
        Output = Net_791_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OddParityGen_1:tmpb\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_251_4 * Net_251_3 * !Net_804
            + Net_251_4 * !Net_251_3 * !Net_804
            + Net_804 * !Net_777_4 * Net_777_3
            + Net_804 * Net_777_4 * !Net_777_3
        );
        Output = \OddParityGen_1:tmpb\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }
}

statuscell: Name =\SCSI_Parity_Error:sts:sts_reg\
    PORT MAP (
        clock => Net_585 ,
        status_0 => Net_1500 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_Out_Ctl:control_7\ ,
        control_6 => \SCSI_Out_Ctl:control_6\ ,
        control_5 => \SCSI_Out_Ctl:control_5\ ,
        control_4 => \SCSI_Out_Ctl:control_4\ ,
        control_3 => \SCSI_Out_Ctl:control_3\ ,
        control_2 => \SCSI_Out_Ctl:control_2\ ,
        control_1 => \SCSI_Out_Ctl:control_1\ ,
        control_0 => Net_804 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split_1, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * !Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              !Net_251_2 * Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * !Net_251_1 * !Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_251_2 * Net_251_1 * Net_251_0 * !Net_804
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * !Net_777_1 * Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * !Net_777_2 * Net_777_1 * !Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * !Net_777_1 * !Net_777_0
            + Net_1106 * \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\ * 
              Net_804 * Net_777_2 * Net_777_1 * Net_777_0
        );
        Output = Net_252_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_251_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_251_1 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\scsiTarget:datapath\
    PORT MAP (
        clock => Net_585 ,
        cs_addr_2 => \scsiTarget:state_2\ ,
        cs_addr_1 => \scsiTarget:state_1\ ,
        cs_addr_0 => \scsiTarget:state_0\ ,
        f1_load => \scsiTarget:fifoStore\ ,
        z0_comb => \scsiTarget:deskewComplete\ ,
        f0_bus_stat_comb => Net_1668 ,
        f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
        f1_bus_stat_comb => Net_1655 ,
        f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
        d0_init = "00000001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,5)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_682, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SDCard:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_710 ,
        enable => \SDCard:BSPIM:cnt_enable\ ,
        count_6 => \SDCard:BSPIM:count_6\ ,
        count_5 => \SDCard:BSPIM:count_5\ ,
        count_4 => \SDCard:BSPIM:count_4\ ,
        count_3 => \SDCard:BSPIM:count_3\ ,
        count_2 => \SDCard:BSPIM:count_2\ ,
        count_1 => \SDCard:BSPIM:count_1\ ,
        count_0 => \SDCard:BSPIM:count_0\ ,
        tc => \SDCard:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_683, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_1106 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\
            + !filteredIn_3
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_486
        );
        Output = \scsiTarget:state_2\ (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              filteredIn_3 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_486 * !\scsiTarget:fifoStore\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SDCard:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_4 => \SDCard:BSPIM:tx_status_4\ ,
        status_3 => \SDCard:BSPIM:load_rx_data\ ,
        status_2 => \SDCard:BSPIM:tx_status_2\ ,
        status_1 => \SDCard:BSPIM:tx_status_1\ ,
        status_0 => \SDCard:BSPIM:tx_status_0\ ,
        interrupt => Net_913 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_2_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=filteredIn_2, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_2 * \GlitchFilter_1:genblk1[2]:samples_2\ * 
              \GlitchFilter_1:genblk1[2]:samples_1\ * 
              \GlitchFilter_1:genblk1[2]:samples_0\ * Net_1079_2_SYNCOUT
            + filteredIn_2 * !\GlitchFilter_1:genblk1[2]:samples_2\ * 
              !\GlitchFilter_1:genblk1[2]:samples_1\ * 
              !\GlitchFilter_1:genblk1[2]:samples_0\ * !Net_1079_2_SYNCOUT
        );
        Output = filteredIn_2 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_Noise(2)_SYNC
    PORT MAP (
        in => Net_1079_2 ,
        out => Net_1079_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_3_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=filteredIn_3, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_3 * \GlitchFilter_1:genblk1[3]:samples_2\ * 
              \GlitchFilter_1:genblk1[3]:samples_1\ * 
              \GlitchFilter_1:genblk1[3]:samples_0\ * Net_1079_3_SYNCOUT
            + filteredIn_3 * !\GlitchFilter_1:genblk1[3]:samples_2\ * 
              !\GlitchFilter_1:genblk1[3]:samples_1\ * 
              !\GlitchFilter_1:genblk1[3]:samples_0\ * !Net_1079_3_SYNCOUT
        );
        Output = filteredIn_3 (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1079_1_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=filteredIn_1, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_1 * \GlitchFilter_1:genblk1[1]:samples_2\ * 
              \GlitchFilter_1:genblk1[1]:samples_1\ * 
              \GlitchFilter_1:genblk1[1]:samples_0\ * Net_1079_1_SYNCOUT
            + filteredIn_1 * !\GlitchFilter_1:genblk1[1]:samples_2\ * 
              !\GlitchFilter_1:genblk1[1]:samples_1\ * 
              !\GlitchFilter_1:genblk1[1]:samples_0\ * !Net_1079_1_SYNCOUT
        );
        Output = filteredIn_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_251_4, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_251_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_251_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_251_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_251_4 (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_CTL_PHASE:control_7\ ,
        control_6 => \SCSI_CTL_PHASE:control_6\ ,
        control_5 => \SCSI_CTL_PHASE:control_5\ ,
        control_4 => \SCSI_CTL_PHASE:control_4\ ,
        control_3 => \SCSI_CTL_PHASE:control_3\ ,
        control_2 => Net_1106 ,
        control_1 => Net_701 ,
        control_0 => Net_765 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_Noise(3)_SYNC
    PORT MAP (
        in => Net_1079_3 ,
        out => Net_1079_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_Noise(1)_SYNC
    PORT MAP (
        in => Net_1079_1 ,
        out => Net_1079_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => Net_1537 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => cydff_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = EXTLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EXTLED(0)__PA ,
        pad => EXTLED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_Out(9)
    Attributes:
        Alias: IO_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(9)__PA ,
        pin_input => Net_1106 ,
        pad => SCSI_Out(9)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_Out(8)
    Attributes:
        Alias: REQ
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(8)__PA ,
        pin_input => Net_503 ,
        pad => SCSI_Out(8)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_In(4)
    Attributes:
        Alias: IO
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(4)__PA ,
        pad => SCSI_In(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In(3)
    Attributes:
        Alias: REQ
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(3)__PA ,
        pad => SCSI_In(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_Out(7)
    Attributes:
        Alias: CD_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(7)__PA ,
        pin_input => Net_701 ,
        pad => SCSI_Out(7)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_Out(6)
    Attributes:
        Alias: SEL
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(6)__PA ,
        pad => SCSI_Out(6)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_Noise(0)
    Attributes:
        Alias: ATN
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(0)__PA ,
        fb => Net_1079_0 ,
        pad => SCSI_Noise(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_In(0)
    Attributes:
        Alias: DBP
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In(0)__PA ,
        fb => scsiIn_0 ,
        pad => SCSI_In(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_Out_DBx(7)
    Attributes:
        Alias: DB7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(7)__PA ,
        pin_input => Net_791_7 ,
        pad => SCSI_Out_DBx(7)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_Out_DBx(6)
    Attributes:
        Alias: DB6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(6)__PA ,
        pin_input => Net_791_6 ,
        pad => SCSI_Out_DBx(6)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_In_DBx(7)
    Attributes:
        Alias: DB7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(7)__PA ,
        fb => Net_952_7 ,
        pad => SCSI_In_DBx(7)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In_DBx(6)
    Attributes:
        Alias: DB6
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(6)__PA ,
        fb => Net_952_6 ,
        pad => SCSI_In_DBx(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_Out_DBx(5)
    Attributes:
        Alias: DB5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(5)__PA ,
        pin_input => Net_791_5 ,
        pad => SCSI_Out_DBx(5)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_Out_DBx(4)
    Attributes:
        Alias: DB4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(4)__PA ,
        pin_input => Net_791_4 ,
        pad => SCSI_Out_DBx(4)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_686 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD_SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_SCK(0)__PA ,
        pin_input => Net_682 ,
        pad => SD_SCK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        pin_input => Net_683 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_CD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CD(0)__PA ,
        pad => SD_CD(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = SCSI_In(2)
    Attributes:
        Alias: CD
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(2)__PA ,
        pad => SCSI_In(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_Noise(2)
    Attributes:
        Alias: SEL
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(2)__PA ,
        fb => Net_1079_2 ,
        pad => SCSI_Noise(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Out(5)
    Attributes:
        Alias: MSG_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(5)__PA ,
        pin_input => Net_765 ,
        pad => SCSI_Out(5)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_Out(4)
    Attributes:
        Alias: RST
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(4)__PA ,
        pad => SCSI_Out(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_In(1)
    Attributes:
        Alias: MSG
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(1)__PA ,
        pad => SCSI_In(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_Noise(3)
    Attributes:
        Alias: RST
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(3)__PA ,
        fb => Net_1079_3 ,
        pad => SCSI_Noise(3)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_Out_DBx(1)
    Attributes:
        Alias: DB1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(1)__PA ,
        pin_input => Net_791_1 ,
        pad => SCSI_Out_DBx(1)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_Out_DBx(0)
    Attributes:
        Alias: DB0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(0)__PA ,
        pin_input => Net_791_0 ,
        pad => SCSI_Out_DBx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_In_DBx(1)
    Attributes:
        Alias: DB1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(1)__PA ,
        fb => Net_952_1 ,
        pad => SCSI_In_DBx(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_In_DBx(0)
    Attributes:
        Alias: DB0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(0)__PA ,
        fb => Net_952_0 ,
        pad => SCSI_In_DBx(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_Out(3)
    Attributes:
        Alias: ACK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(3)__PA ,
        pad => SCSI_Out(3)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_Out(2)
    Attributes:
        Alias: BSY
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(2)__PA ,
        pad => SCSI_Out(2)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_Noise(4)
    Attributes:
        Alias: ACK
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(4)__PA ,
        fb => Net_1079_4 ,
        pad => SCSI_Noise(4)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_Noise(1)
    Attributes:
        Alias: BSY
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(1)__PA ,
        fb => Net_1079_1 ,
        pad => SCSI_Noise(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Out_DBx(3)
    Attributes:
        Alias: DB3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(3)__PA ,
        pin_input => Net_791_3 ,
        pad => SCSI_Out_DBx(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_Out_DBx(2)
    Attributes:
        Alias: DB2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out_DBx(2)__PA ,
        pin_input => Net_791_2 ,
        pad => SCSI_Out_DBx(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_In_DBx(3)
    Attributes:
        Alias: DB3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(3)__PA ,
        fb => Net_952_3 ,
        pad => SCSI_In_DBx(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_In_DBx(2)
    Attributes:
        Alias: DB2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(2)__PA ,
        fb => Net_952_2 ,
        pad => SCSI_In_DBx(2)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCSI_In_DBx(5)
    Attributes:
        Alias: DB5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(5)__PA ,
        fb => Net_952_5 ,
        pad => SCSI_In_DBx(5)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In_DBx(4)
    Attributes:
        Alias: DB4
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_In_DBx(4)__PA ,
        fb => Net_952_4 ,
        pad => SCSI_In_DBx(4)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SCSI_In_DBx_net_7 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SCSI_In_DBx_net_7 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "791071b3-a348-49c4-b578-64e66d701d0f/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = SCSI_Out(1)
    Attributes:
        Alias: ATN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(1)__PA ,
        pad => SCSI_Out(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_Out(0)
    Attributes:
        Alias: DBP_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4.7
    PORT MAP (
        pa_out => SCSI_Out(0)__PA ,
        pin_input => Net_252 ,
        pad => SCSI_Out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_710 ,
            dclk_0 => Net_710_local ,
            dclk_glb_1 => Net_585 ,
            dclk_1 => Net_585_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Debug_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_855 ,
            cmp => \Debug_Timer:Net_261\ ,
            irq => \Debug_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_1684 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |       EXTLED(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         LED1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     SCSI_Out(9) | In(Net_1106)
     |   3 |     * |      NONE |         CMOS_OUT |     SCSI_Out(8) | In(Net_503)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(4) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(3) | 
     |   6 |     * |      NONE |         CMOS_OUT |     SCSI_Out(7) | In(Net_701)
     |   7 |     * |      NONE |         CMOS_OUT |     SCSI_Out(6) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(0) | FB(Net_1079_0)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(0) | FB(scsiIn_0)
     |   2 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(7) | In(Net_791_7)
     |   3 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(6) | In(Net_791_6)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(7) | FB(Net_952_7)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(6) | FB(Net_952_6)
     |   6 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(5) | In(Net_791_5)
     |   7 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(4) | In(Net_791_4)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   3 |   1 |     * |      NONE |     HI_Z_DIGITAL |      SD_MISO(0) | FB(Net_686)
     |   2 |     * |      NONE |         CMOS_OUT |       SD_SCK(0) | In(Net_682)
     |   3 |     * |      NONE |         CMOS_OUT |      SD_MOSI(0) | In(Net_683)
     |   4 |     * |      NONE |         CMOS_OUT |        SD_CS(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        SD_CD(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   4 |   2 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(2) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(2) | FB(Net_1079_2)
     |   4 |     * |      NONE |         CMOS_OUT |     SCSI_Out(5) | In(Net_765)
     |   5 |     * |      NONE |         CMOS_OUT |     SCSI_Out(4) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(1) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(3) | FB(Net_1079_3)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(1) | In(Net_791_1)
     |   1 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(0) | In(Net_791_0)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(1) | FB(Net_952_1)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(0) | FB(Net_952_0)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |     SCSI_Out(3) | 
     |   1 |     * |      NONE |         CMOS_OUT |     SCSI_Out(2) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(4) | FB(Net_1079_4)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(1) | FB(Net_1079_1)
     |   4 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(3) | In(Net_791_3)
     |   5 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(2) | In(Net_791_2)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(3) | FB(Net_952_3)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(2) | FB(Net_952_2)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
  12 |   4 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(5) | FB(Net_952_5)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(4) | FB(Net_952_4)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |     SCSI_Out(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |     SCSI_Out(0) | In(Net_252)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.474ms
Digital Placement phase: Elapsed time ==> 18s.559ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SCSI2SD_r.vh2" --pcf-path "SCSI2SD.pco" --des-name "SCSI2SD" --dsf-path "SCSI2SD.dsf" --sdc-path "SCSI2SD.sdc" --lib-path "SCSI2SD_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 18s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 3s.112ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SCSI2SD_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.394ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.520ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 48s.886ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 48s.990ms
API generation phase: Elapsed time ==> 21s.988ms
Dependency generation phase: Elapsed time ==> 0s.259ms
Cleanup phase: Elapsed time ==> 0s.080ms
