Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'optohybrid_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power off -o optohybrid_top_map.ncd optohybrid_top.ngd
optohybrid_top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Nov 10 14:01:40 2014

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<0> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<0> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<1> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<1> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<4> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<4> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<5> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<5> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<0> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<1> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<4> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<5> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<0> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<1> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<4> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<5> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<0> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<1> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<4> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network vfat2_sda_io<5> is driven by a
   constant.  This can result in a short.  This can be fixed by removing the
   constant source or changing the bi-directional network.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 32 secs 
Total CPU  time at the beginning of Placer: 31 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6fd77144) REAL time: 38 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: vfat2_sda_io<5>
   	 Comp: vfat2_sda_io<4>
   	 Comp: vfat2_sda_io<1>
   	 Comp: vfat2_sda_io<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: vfat2_sda_io<0>   IOSTANDARD = LVCMOS25
   	 Comp: vfat2_sda_io<1>   IOSTANDARD = LVCMOS25
   	 Comp: vfat2_sda_io<2>   IOSTANDARD = I2C
   	 Comp: vfat2_sda_io<3>   IOSTANDARD = I2C
   	 Comp: vfat2_sda_io<4>   IOSTANDARD = LVCMOS25
   	 Comp: vfat2_sda_io<5>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 97 IOs, 91 are locked
   and 6 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:6fd77144) REAL time: 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:31f49cfb) REAL time: 40 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d9423374) REAL time: 49 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:d9423374) REAL time: 49 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:d9423374) REAL time: 49 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:92c852c) REAL time: 51 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a9995da4) REAL time: 51 secs 

Phase 9.8  Global Placement
..............................................................................................
...................................................
Phase 9.8  Global Placement (Checksum:e084bd39) REAL time: 1 mins 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e084bd39) REAL time: 1 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ce785639) REAL time: 1 mins 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ce785639) REAL time: 1 mins 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2f0987de) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 2 mins 51 secs 
Total CPU  time to Placer completion: 2 mins 53 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   link_tracking_1_inst/vi2c_core_inst/chip_select_2 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   link_tracking_1_inst/cs_icon1<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:368 - The signal <cdce_le_o_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_tx_o_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <leds_o<0>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <leds_o<1>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <leds_o<2>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <leds_o<3>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <cdce_sclk_o_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <cdce_mosi_o_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_test_o<0>_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_test_o<1>_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_test_o<2>_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_test_o<3>_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_test_o<4>_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <fpga_test_o<5>_OBUF> is incomplete.
   The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/RESET> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<19>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<28>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<29>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<30>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<31>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<24>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<25>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<26>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<27>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<21>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<22>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<23>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<4>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<5>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<6>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <link_tracking_1_inst/chipscope_vio_inst/U0/I_VIO/UPDATE<7>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   72
Slice Logic Utilization:
  Number of Slice Registers:                16,282 out of 184,304    8%
    Number used as Flip Flops:              16,277
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      8,168 out of  92,152    8%
    Number used as logic:                    7,164 out of  92,152    7%
      Number using O6 output only:           4,226
      Number using O5 output only:             614
      Number using O5 and O6:                2,324
      Number used as ROM:                        0
    Number used as Memory:                     102 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:            73
        Number using O5 output only:             0
        Number using O5 and O6:                 29
    Number used exclusively as route-thrus:    902
      Number with same-slice register load:    877
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 4,996 out of  23,038   21%
  Number of MUXCYs used:                       824 out of  46,076    1%
  Number of LUT Flip Flop pairs used:       17,085
    Number with an unused Flip Flop:         1,979 out of  17,085   11%
    Number with an unused LUT:               8,917 out of  17,085   52%
    Number of fully used LUT-FF pairs:       6,189 out of  17,085   36%
    Number of unique control sets:             256
    Number of slice register sites lost
      to control set restrictions:             483 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        97 out of     396   24%
    Number of LOCed IOBs:                       91 out of      97   93%
    IOB Master Pads:                             3
    IOB Slave Pads:                              3
    Number of bonded IPADs:                     16 out of      32   50%
      Number of LOCed IPADs:                    16 out of      16  100%
    Number of bonded OPADs:                      8 out of      16   50%
      Number of LOCed OPADs:                     8 out of       8  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     268    1%
  Number of RAMB8BWERs:                          6 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     586    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     586    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         2 out of       4   50%
    Number of LOCed GTPA1_DUALs:                 2 out of       2  100%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.51

Peak Memory Usage:  593 MB
Total REAL time to MAP completion:  3 mins 2 secs 
Total CPU time to MAP completion (all processors):   3 mins 3 secs 

Mapping completed.
See MAP report file "optohybrid_top_map.mrp" for details.
