#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 11 12:22:58 2023
# Process ID: 2168
# Current directory: X:/repositories/gen_heartbeat/projects/gen_heartbeat
# Command line: vivado.exe -mode tcl -source ./run_gen_heartbeat.tcl
# Log file: X:/repositories/gen_heartbeat/projects/gen_heartbeat/vivado.log
# Journal file: X:/repositories/gen_heartbeat/projects/gen_heartbeat\vivado.jou
# Running On: WORKSTATION, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16794 MB
#-----------------------------------------------------------
source ./run_gen_heartbeat.tcl
# set name_board     zedboard
# set name_dut       gen_heartbeat
# set name_project   ${name_dut}
# set name_part      xc7z020clg484-3
# set name_language  vhdl
# set name_top_level ${name_dut}
# set name_bench     bch_${name_dut}
# create_project -force -name ${name_project}
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 393.914 ; gain = 39.953
# add_files -fileset sources_1 {
# 	        ./../../sources/package/pkg_gen_heartbeat.vhd
#         }
# add_files -fileset sources_1 {
#             ./../../sources/design/gen_heartbeat.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/package/pkg_mgt_file.vhd
# 	        ./../../sources/package/pkg_gen_heartbeat.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/design/gen_heartbeat.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/bench/bch_gen_heartbeat.vhd
#         }
# set_property top ${name_bench} [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property target_language ${name_language} [current_project]
# set_property part            ${name_part}     [current_project]
# synth_design -directive        PerformanceOptimized \
# 			 -fsm_extraction   one_hot              \
# 			 -resource_sharing off                  \
# 			 -incremental_mode aggressive           \
# 			 -retiming                              \
# 			 -debug_log                             \
# 			 -verbose
Command: synth_design -directive PerformanceOptimized -fsm_extraction one_hot -resource_sharing off -incremental_mode aggressive -retiming -debug_log -verbose
Starting synth_design
Using part: xc7z020clg484-3
Top: gen_heartbeat
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy aggressive
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9772
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 839.141 ; gain = 413.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gen_heartbeat' [X:/repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:70]
	Module gen_heartbeat : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module gen_heartbeat : Parameter g_clk_o_freq bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_heartbeat' (0#1) [X:/repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:70]
INFO: [Synth 8-7261] Parallel RTL Optimization Phase 1 criteria is not met
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[7] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[6] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[5] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[4] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[3] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[2] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[1] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 927.297 ; gain = 501.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 927.297 ; gain = 501.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 927.297 ; gain = 501.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 927.297 ; gain = 501.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module gen_heartbeat 
File: X:/repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd 
Found Adder "s_cnt0" of operand size {<const>, 4 Bit} at Line:121
Found Register "s_cnt_reg" of size 4-bit
Found Register "s_alive_reg" of size 1-bit
Hierarchical RTL Component report 
Module gen_heartbeat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[7] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[6] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[5] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[4] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[3] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[2] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[1] driven by constant 0
WARNING: [Synth 8-3917] design gen_heartbeat has port o_error[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.012 ; gain = 715.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.012 ; gain = 715.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.090 ; gain = 715.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     2|
|5     |LUT5 |     1|
|6     |FDCE |     5|
|7     |IBUF |     2|
|8     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.910 ; gain = 716.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.910 ; gain = 716.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.910 ; gain = 716.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6094d108
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1253.371 ; gain = 834.602
# start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
CRITICAL WARNING: [IP_Flow 19-2342] No Vivado IP repository was found; no Vivado IP have been loaded into the IP Catalog.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bch_gen_heartbeat'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bch_gen_heartbeat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bch_gen_heartbeat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "X:/repositories/gen_heartbeat/sources/package/pkg_mgt_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "X:/repositories/gen_heartbeat/sources/package/pkg_gen_heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "X:/repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gen_heartbeat'
INFO: [VRFC 10-163] Analyzing VHDL file "X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bch_gen_heartbeat'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bch_gen_heartbeat_behav xil_defaultlib.bch_gen_heartbeat -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bch_gen_heartbeat_behav xil_defaultlib.bch_gen_heartbeat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.pkg_mgt_file
Compiling package xil_defaultlib.pkg_gen_heartbeat
Compiling architecture rtl of entity xil_defaultlib.gen_heartbeat [gen_heartbeat_default]
Compiling architecture behavioral of entity xil_defaultlib.bch_gen_heartbeat
Built simulation snapshot bch_gen_heartbeat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bch_gen_heartbeat_behav -key {Behavioral:sim_1:Functional:bch_gen_heartbeat} -tclbatch {bch_gen_heartbeat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bch_gen_heartbeat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /bch_gen_heartbeat/f_file_log was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /bch_gen_heartbeat/f_file_rpt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bch_gen_heartbeat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.199 ; gain = 380.617
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/i_clk}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/i_rst}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/o_alive}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/o_error}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/s_clk}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/s_rst}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/s_cnt}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/s_alive}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/s_error_ratio}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/g_clk_i_freq}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/g_clk_o_freq}} {{/bch_gen_heartbeat/inst_dut_gen_heartbeat/c_clk_ratio}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Note: rpt_bch_gen_heartbeat_wrapper_nexys_a7_sim.txt proc_file_rpt_open success
Time: 2501 ns  Iteration: 1  Process: /bch_gen_heartbeat/p_fsm_file_mgt_rpt  File: X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd
Note: log_bch_gen_heartbeat_wrapper_nexys_a7_sim.csv proc_file_log_open success
Time: 2503 ns  Iteration: 1  Process: /bch_gen_heartbeat/p_fsm_file_mgt_log  File: X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd
Note: log_bch_gen_heartbeat_wrapper_nexys_a7_sim.csv proc_file_log_close success
Time: 5711 ns  Iteration: 1  Process: /bch_gen_heartbeat/p_fsm_file_mgt_log  File: X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd
Note: rpt_bch_gen_heartbeat_wrapper_nexys_a7_sim.txt proc_file_rpt_close success
Time: 5714 ns  Iteration: 1  Process: /bch_gen_heartbeat/p_fsm_file_mgt_rpt  File: X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd
Failure: end of simulation - success
Time: 5716 ns  Iteration: 1  Process: /bch_gen_heartbeat/p_sim_end  File: X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd
$finish called at time : 5716 ns : File "X:/repositories/gen_heartbeat/sources/bench/bch_gen_heartbeat.vhd" Line 673
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name ip_mmcm -dir X:/repositories/gen_heartbeat/sources/ip
set_property CONFIG.Component_Name {ip_mmcm} [get_ips ip_mmcm]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ip_mmcm' to 'ip_mmcm' is not allowed and is ignored.
generate_target {instantiation_template} [get_files x:/repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ip_mmcm'...
generate_target all [get_files  x:/repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ip_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ip_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ip_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ip_mmcm'...
catch { config_ip_cache -export [get_ips -all ip_mmcm] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ip_mmcm
export_ip_user_files -of_objects [get_files x:/repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] x:/repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci]
launch_runs ip_mmcm_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ip_mmcm
[Sat Nov 11 12:24:14 2023] Launched ip_mmcm_synth_1...
Run output will be captured here: X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.runs/ip_mmcm_synth_1/runme.log
export_simulation -of_objects [get_files x:/repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci] -directory X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.ip_user_files/sim_scripts -ip_user_files_dir X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.ip_user_files -ipstatic_source_dir X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.cache/compile_simlib/modelsim} {questa=X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.cache/compile_simlib/questa} {riviera=X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.cache/compile_simlib/riviera} {activehdl=X:/repositories/gen_heartbeat/projects/gen_heartbeat/gen_heartbeat.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 11 12:25:03 2023...
