

================================================================
== Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter.cpp:13]   --->   Operation 4 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.61ns)   --->   "%store_ln13 = store i5 0, i5 %k" [filter.cpp:13]   --->   Operation 5 'store' 'store_ln13' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [filter.cpp:13]   --->   Operation 7 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.86ns)   --->   "%icmp_ln13 = icmp_eq  i5 %k_1, i5 16" [filter.cpp:13]   --->   Operation 8 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.86ns)   --->   "%add_ln13 = add i5 %k_1, i5 1" [filter.cpp:13]   --->   Operation 9 'add' 'add_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %VITIS_LOOP_18_2.exitStub" [filter.cpp:13]   --->   Operation 10 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i5 %k_1" [filter.cpp:13]   --->   Operation 11 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filter.cpp:13]   --->   Operation 12 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [filter.cpp:13]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [filter.cpp:13]   --->   Operation 14 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%switch_ln14 = switch i4 %trunc_ln13, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [filter.cpp:14]   --->   Operation 15 'switch' 'switch_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.77>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_14" [filter.cpp:14]   --->   Operation 16 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 14)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 17 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 14)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_13" [filter.cpp:14]   --->   Operation 18 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 13)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 19 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 13)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_12" [filter.cpp:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_11" [filter.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 11)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 11)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_10" [filter.cpp:14]   --->   Operation 24 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 10)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 25 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 10)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_9" [filter.cpp:14]   --->   Operation 26 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 9)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 27 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 9)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_8" [filter.cpp:14]   --->   Operation 28 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 29 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 8)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_7" [filter.cpp:14]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 7)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 31 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 7)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_6" [filter.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 33 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_5" [filter.cpp:14]   --->   Operation 34 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 35 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 5)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_4" [filter.cpp:14]   --->   Operation 36 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 37 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_3" [filter.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 39 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_2" [filter.cpp:14]   --->   Operation 40 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_1" [filter.cpp:14]   --->   Operation 42 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_0" [filter.cpp:14]   --->   Operation 44 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 0)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 45 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %k" [filter.cpp:13]   --->   Operation 47 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [filter.cpp:13]   --->   Operation 48 'br' 'br_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.082ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', filter.cpp:13) of constant 0 on local variable 'k', filter.cpp:13 [17]  (1.610 ns)
	'load' operation 5 bit ('k', filter.cpp:13) on local variable 'k', filter.cpp:13 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', filter.cpp:13) [21]  (1.861 ns)
	'store' operation 0 bit ('store_ln13', filter.cpp:13) of variable 'add_ln13', filter.cpp:13 on local variable 'k', filter.cpp:13 [78]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
