Analysis & Synthesis report for CPUDesignProject
Fri Feb 17 17:10:33 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Feb 17 17:10:33 2023                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPUDesignProject                                 ;
; Top-level Entity Name              ; CPUDesignProject                                 ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C8       ;                    ;
; Top-level entity name                                                      ; CPUDesignProject   ; CPUDesignProject   ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Feb 17 17:10:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sub_32_bit.v
    Info (12023): Found entity 1: sub_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v
    Info (12023): Found entity 1: rotate_right_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v
    Info (12023): Found entity 1: rotate_left_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_32_bit.v
    Info (12023): Found entity 1: reg_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file not_32_bit.v
    Info (12023): Found entity 1: not_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file negate_32_bit.v
    Info (12023): Found entity 1: negate_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file multiplication_32_bit.v
    Info (12023): Found entity 1: multiplication_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file division_32_bit.v
    Info (12023): Found entity 1: division_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file cpudesignproject.v
    Info (12023): Found entity 1: CPUDesignProject
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 3 design units, including 3 entities, in source file adder_32_bit.v
    Info (12023): Found entity 1: adder_32_bit
    Info (12023): Found entity 2: CLA16
    Info (12023): Found entity 3: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: add_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb
Info (12021): Found 1 design units, including 1 entities, in source file incpc_32_bit.v
    Info (12023): Found entity 1: IncPC_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: sub_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: shr_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: shra_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: shl_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: rol_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb
Warning (10236): Verilog HDL Implicit Net warning at negate_32_bit.v(11): created implicit net for "temp"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(111): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(112): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(113): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(114): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(115): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(118): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(119): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(120): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(121): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(122): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(123): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(124): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(125): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(132): created implicit net for "IR_data_out"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(141): created implicit net for "rst"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(167): created implicit net for "Inport_data_out"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(88): created implicit net for "RPC"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(88): created implicit net for "PC_out"
Info (12127): Elaborating entity "CPUDesignProject" for the top level hierarchy
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:encoder"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R0"
Info (12128): Elaborating entity "IncPC_32_bit" for hierarchy "IncPC_32_bit:PC_reg"
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:MDMux"
Info (12128): Elaborating entity "mux_32_to_1" for hierarchy "mux_32_to_1:BusMux"
Warning (10270): Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable "BusMuxOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "BusMuxOut[0]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[1]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[2]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[3]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[4]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[5]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[6]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[7]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[8]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[9]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[10]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[11]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[12]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[13]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[14]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[15]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[16]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[17]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[18]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[19]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[20]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[21]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[22]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[23]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[24]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[25]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[26]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[27]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[28]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[29]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[30]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[31]" at mux_32_to_1.v(31)
Info (12128): Elaborating entity "alu" for hierarchy "alu:the_alu"
Warning (10270): Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "C[0]" at alu.v(21)
Info (10041): Inferred latch for "C[1]" at alu.v(21)
Info (10041): Inferred latch for "C[2]" at alu.v(21)
Info (10041): Inferred latch for "C[3]" at alu.v(21)
Info (10041): Inferred latch for "C[4]" at alu.v(21)
Info (10041): Inferred latch for "C[5]" at alu.v(21)
Info (10041): Inferred latch for "C[6]" at alu.v(21)
Info (10041): Inferred latch for "C[7]" at alu.v(21)
Info (10041): Inferred latch for "C[8]" at alu.v(21)
Info (10041): Inferred latch for "C[9]" at alu.v(21)
Info (10041): Inferred latch for "C[10]" at alu.v(21)
Info (10041): Inferred latch for "C[11]" at alu.v(21)
Info (10041): Inferred latch for "C[12]" at alu.v(21)
Info (10041): Inferred latch for "C[13]" at alu.v(21)
Info (10041): Inferred latch for "C[14]" at alu.v(21)
Info (10041): Inferred latch for "C[15]" at alu.v(21)
Info (10041): Inferred latch for "C[16]" at alu.v(21)
Info (10041): Inferred latch for "C[17]" at alu.v(21)
Info (10041): Inferred latch for "C[18]" at alu.v(21)
Info (10041): Inferred latch for "C[19]" at alu.v(21)
Info (10041): Inferred latch for "C[20]" at alu.v(21)
Info (10041): Inferred latch for "C[21]" at alu.v(21)
Info (10041): Inferred latch for "C[22]" at alu.v(21)
Info (10041): Inferred latch for "C[23]" at alu.v(21)
Info (10041): Inferred latch for "C[24]" at alu.v(21)
Info (10041): Inferred latch for "C[25]" at alu.v(21)
Info (10041): Inferred latch for "C[26]" at alu.v(21)
Info (10041): Inferred latch for "C[27]" at alu.v(21)
Info (10041): Inferred latch for "C[28]" at alu.v(21)
Info (10041): Inferred latch for "C[29]" at alu.v(21)
Info (10041): Inferred latch for "C[30]" at alu.v(21)
Info (10041): Inferred latch for "C[31]" at alu.v(21)
Info (10041): Inferred latch for "C[32]" at alu.v(21)
Info (10041): Inferred latch for "C[33]" at alu.v(21)
Info (10041): Inferred latch for "C[34]" at alu.v(21)
Info (10041): Inferred latch for "C[35]" at alu.v(21)
Info (10041): Inferred latch for "C[36]" at alu.v(21)
Info (10041): Inferred latch for "C[37]" at alu.v(21)
Info (10041): Inferred latch for "C[38]" at alu.v(21)
Info (10041): Inferred latch for "C[39]" at alu.v(21)
Info (10041): Inferred latch for "C[40]" at alu.v(21)
Info (10041): Inferred latch for "C[41]" at alu.v(21)
Info (10041): Inferred latch for "C[42]" at alu.v(21)
Info (10041): Inferred latch for "C[43]" at alu.v(21)
Info (10041): Inferred latch for "C[44]" at alu.v(21)
Info (10041): Inferred latch for "C[45]" at alu.v(21)
Info (10041): Inferred latch for "C[46]" at alu.v(21)
Info (10041): Inferred latch for "C[47]" at alu.v(21)
Info (10041): Inferred latch for "C[48]" at alu.v(21)
Info (10041): Inferred latch for "C[49]" at alu.v(21)
Info (10041): Inferred latch for "C[50]" at alu.v(21)
Info (10041): Inferred latch for "C[51]" at alu.v(21)
Info (10041): Inferred latch for "C[52]" at alu.v(21)
Info (10041): Inferred latch for "C[53]" at alu.v(21)
Info (10041): Inferred latch for "C[54]" at alu.v(21)
Info (10041): Inferred latch for "C[55]" at alu.v(21)
Info (10041): Inferred latch for "C[56]" at alu.v(21)
Info (10041): Inferred latch for "C[57]" at alu.v(21)
Info (10041): Inferred latch for "C[58]" at alu.v(21)
Info (10041): Inferred latch for "C[59]" at alu.v(21)
Info (10041): Inferred latch for "C[60]" at alu.v(21)
Info (10041): Inferred latch for "C[61]" at alu.v(21)
Info (10041): Inferred latch for "C[62]" at alu.v(21)
Info (10041): Inferred latch for "C[63]" at alu.v(21)
Info (12128): Elaborating entity "adder_32_bit" for hierarchy "alu:the_alu|adder_32_bit:adder"
Info (12128): Elaborating entity "CLA16" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1"
Info (12128): Elaborating entity "CLA4" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1"
Info (12128): Elaborating entity "sub_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction"
Info (12128): Elaborating entity "negate_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG"
Info (12128): Elaborating entity "not_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"
Info (12128): Elaborating entity "multiplication_32_bit" for hierarchy "alu:the_alu|multiplication_32_bit:mutlipication"
Error (10251): Verilog HDL error at multiplication_32_bit.v(21): index 16 cannot fall outside the declared range [15:0] for dimension 0 of array "groupedBits" File: C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/multiplication_32_bit.v Line: 21
Error (12152): Can't elaborate user hierarchy "alu:the_alu|multiplication_32_bit:mutlipication" File: C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v Line: 83
Info (144001): Generated suppressed messages file C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings
    Error: Peak virtual memory: 4573 megabytes
    Error: Processing ended: Fri Feb 17 17:10:33 2023
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg.


