<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <name preferredWidth="182" />
   <security visible="1" />
   <export visible="1" />
   <autoexport visible="1" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library,Library/Mu3e Data Plane/Modules,Library/Mu3e Data Plane" />
 <window width="1680" height="1018" x="0" y="32" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" simulation="NONE" />
</preferences>
