,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/mgmt_core,mgmt_core,mgmt_core,Flow_completed,1h1m1s,0h27m55s,28523.52623039481,1.849,14261.763115197406,22,1256.21,26370,0,0,0,0,0,0,0,33,0,-1,-1,3251052,310840,-43.39,-43.39,0.0,-2.64,0.0,-69.63,-69.63,0.0,0.0,0.0,2367435863,0.0,64.06,39.88,54.16,12.05,-1,25872,26736,3836,4700,0,0,0,26370,842,156,893,755,4472,1196,243,5413,6137,6774,87,1088,19405,0,20493,20.0,50.0,50,AREA 2,4,50,1,50,130,0.25,0,sky130_fd_sc_hd,0,4
