
 add_fsm_encoding \
       {vdma_to_vga__parameterized0.vga_state} \
       { }  \
       {{000 0000010} {001 0000100} {010 0001000} {011 0010000} {100 0100000} {101 1000000} }

 add_fsm_encoding \
       {mmcme2_drp.current_state} \
       { }  \
       {{0001 0000000010} {0010 0000000100} {0011 0000001000} {0100 0000010000} {0101 0000100000} {0110 0001000000} {0111 0010000000} {1000 0100000000} {1001 1000000000} }

 add_fsm_encoding \
       {axi_dispctrl_v1_0.clk_state} \
       { }  \
       {{000 00000010} {001 00000100} {010 00001000} {011 00010000} {100 00100000} {101 01000000} {110 10000000} }

 add_fsm_encoding \
       {vdma_to_vga__parameterized2.vga_state} \
       { }  \
       {{000 0000010} {001 0000100} {010 0001000} {011 0010000} {100 0100000} {101 1000000} }

 add_fsm_encoding \
       {mmcme2_drp__parameterized0.current_state} \
       { }  \
       {{0001 0000000010} {0010 0000000100} {0011 0000001000} {0100 0000010000} {0101 0000100000} {0110 0001000000} {0111 0010000000} {1000 0100000000} {1001 1000000000} }

 add_fsm_encoding \
       {axi_dispctrl_v1_0__parameterized0.clk_state} \
       { }  \
       {{000 00000010} {001 00000100} {010 00001000} {011 00010000} {100 00100000} {101 01000000} {110 10000000} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {axi_datamover_pcc.sig_pcc_sm_state} \
       { }  \
       {{000 00000001} {001 00000010} {010 00000100} {011 00001000} {100 00010000} {101 00100000} {110 01000000} {111 10000000} }

 add_fsm_encoding \
       {axi_vdma_sm.dmacntrl_cs} \
       { }  \
       {{000 0000010} {001 0000100} {010 0001000} {011 0100000} {100 0010000} {101 1000000} }
