
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_part xc7vx690t-3-ffg1761
INFO: [Coretcl 2-1500] The part has been set to 'xc7vx690t-3-ffg1761' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog   aes_api.v
# read_verilog -sv  clk_gen.sv
# read_verilog -sv  fn_aes_ghash_multiplication.sv
# read_verilog -sv  fn_aes_encrypt_stage.sv
# read_verilog -sv  fn_aes_key_expansion.sv
# read_verilog -sv  aes_signal_passing.sv
# read_verilog -sv  text_bypasser.sv
# read_verilog -sv  aes_pipeline_stage1.sv
# read_verilog -sv  aes_pipeline_stage2_pre.sv
# read_verilog -sv  aes_pipeline_stage3_pre.sv
# read_verilog -sv  aes_pipeline_stage4_pre.sv
# read_verilog -sv  aes_pipeline_stage5_pre.sv
# read_verilog -sv  aes_pipeline_stage6_pre.sv
# read_verilog -sv  aes_pipeline_stage7_pre.sv
# read_verilog -sv  aes_pipeline_stage2.sv
# read_verilog -sv  aes_pipeline_stage3.sv
# read_verilog -sv  aes_pipeline_stage4.sv
# read_verilog -sv  aes_pipeline_stage5.sv
# read_verilog -sv  aes_pipeline_stage6.sv
# read_verilog -sv  aes_pipeline_stage7.sv
# read_verilog -sv  aes_pipeline_stage8.sv
# read_verilog -sv  aes_pipeline_stage9.sv
# read_verilog -sv  aes_key_gen.sv
# read_verilog -sv  gcm_aes.sv
# synth_design -top aes_api
Command: synth_design -top aes_api
Starting synth_design
Using part: xc7vx690tffg1761-3
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27351 
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:20]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:20]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:28]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:52]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:76]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:100]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:124]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:148]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:172]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:196]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:220]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_api.v:13]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.324 ; gain = 213.113 ; free physical = 51714 ; free virtual = 61450
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_api' [/home/yu/aes/AES_GCM/aes_api.v:4]
INFO: [Synth 8-638] synthesizing module 'gcm_aes' [/home/yu/aes/AES_GCM/gcm_aes.sv:9]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:61]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:64]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:70]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:73]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:80]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:81]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:90]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:91]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:100]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:105]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:120]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:125]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:130]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:131]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:140]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:151]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:160]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:165]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:170]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:171]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:184]
INFO: [Synth 8-638] synthesizing module 'text_bypasser' [/home/yu/aes/AES_GCM/text_bypasser.sv:2]
INFO: [Synth 8-638] synthesizing module 'aes_signal_passing' [/home/yu/aes/AES_GCM/aes_signal_passing.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_signal_passing' (1#1) [/home/yu/aes/AES_GCM/aes_signal_passing.sv:1]
WARNING: [Synth 8-350] instance 'pass' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:30]
WARNING: [Synth 8-350] instance 'pass0' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:36]
WARNING: [Synth 8-350] instance 'pass1' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:43]
WARNING: [Synth 8-350] instance 'pass2' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:50]
WARNING: [Synth 8-350] instance 'pass3' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:57]
WARNING: [Synth 8-350] instance 'pass4' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:64]
WARNING: [Synth 8-350] instance 'pass5' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:71]
WARNING: [Synth 8-350] instance 'pass6' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:78]
WARNING: [Synth 8-350] instance 'pass7' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:85]
WARNING: [Synth 8-350] instance 'pass8' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:92]
WARNING: [Synth 8-350] instance 'pass9' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:99]
WARNING: [Synth 8-350] instance 'pass10' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:106]
WARNING: [Synth 8-350] instance 'pass11' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:113]
WARNING: [Synth 8-350] instance 'pass12' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:120]
WARNING: [Synth 8-350] instance 'pass13' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:127]
WARNING: [Synth 8-350] instance 'pass14' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:134]
WARNING: [Synth 8-350] instance 'pass15' of module 'aes_signal_passing' requires 7 connections, but only 3 given [/home/yu/aes/AES_GCM/text_bypasser.sv:141]
INFO: [Synth 8-256] done synthesizing module 'text_bypasser' (2#1) [/home/yu/aes/AES_GCM/text_bypasser.sv:2]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage1' [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:1]
WARNING: [Synth 8-3848] Net o_key_schedule in module/entity aes_pipeline_stage1 does not have driver. [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:39]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage1' (3#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:1]
WARNING: [Synth 8-350] instance 'stage1' of module 'aes_pipeline_stage1' requires 18 connections, but only 15 given [/home/yu/aes/AES_GCM/gcm_aes.sv:205]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen1' [/home/yu/aes/AES_GCM/aes_key_gen.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:5]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_key_schedule_reg' and it is trimmed from '1408' to '128' bits. [/home/yu/aes/AES_GCM/aes_key_gen.sv:16]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen1' (4#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:1]
WARNING: [Synth 8-689] width (128) of port connection 'i_key_schedule' does not match port width (1408) of module 'aes_key_gen1' [/home/yu/aes/AES_GCM/gcm_aes.sv:225]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage2_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage2_pre' (5#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage2p' of module 'aes_pipeline_stage2_pre' requires 18 connections, but only 17 given [/home/yu/aes/AES_GCM/gcm_aes.sv:229]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen2' [/home/yu/aes/AES_GCM/aes_key_gen.sv:25]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:29]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen2' (6#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:25]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage2' [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage2' (7#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:1]
WARNING: [Synth 8-350] instance 'stage2' of module 'aes_pipeline_stage2' requires 20 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:255]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen3' [/home/yu/aes/AES_GCM/aes_key_gen.sv:49]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:53]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen3' (8#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:49]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage3_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage3_pre' (9#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage3p' of module 'aes_pipeline_stage3_pre' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:283]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen4' [/home/yu/aes/AES_GCM/aes_key_gen.sv:73]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:77]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen4' (10#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:73]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage3' [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage3' (11#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:1]
WARNING: [Synth 8-350] instance 'stage3' of module 'aes_pipeline_stage3' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:310]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen5' [/home/yu/aes/AES_GCM/aes_key_gen.sv:97]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:101]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen5' (12#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:97]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage4_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage4_pre' (13#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage4p' of module 'aes_pipeline_stage4_pre' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:337]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen6' [/home/yu/aes/AES_GCM/aes_key_gen.sv:121]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:125]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen6' (14#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:121]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage4' [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage4' (15#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:1]
WARNING: [Synth 8-350] instance 'stage4' of module 'aes_pipeline_stage4' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:364]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen7' [/home/yu/aes/AES_GCM/aes_key_gen.sv:145]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:149]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen7' (16#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:145]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage5_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:1]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:21]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage5_pre' (17#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage5p' of module 'aes_pipeline_stage5_pre' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:391]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen8' [/home/yu/aes/AES_GCM/aes_key_gen.sv:169]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:173]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen8' (18#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:169]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage5' [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:1]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:21]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage5' (19#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage6_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage6_pre' (20#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage6' [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage6' (21#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:1]
WARNING: [Synth 8-350] instance 'stage6' of module 'aes_pipeline_stage6' requires 19 connections, but only 13 given [/home/yu/aes/AES_GCM/gcm_aes.sv:473]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage7_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage7_pre' (22#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage7' [/home/yu/aes/AES_GCM/aes_pipeline_stage7.sv:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_key_schedule_reg' and it is trimmed from '1408' to '128' bits. [/home/yu/aes/AES_GCM/aes_pipeline_stage7.sv:61]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage7' (23#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage7.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage8' [/home/yu/aes/AES_GCM/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage8' (24#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage9' [/home/yu/aes/AES_GCM/aes_pipeline_stage9.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage9' (25#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage9.sv:1]
INFO: [Synth 8-256] done synthesizing module 'gcm_aes' (26#1) [/home/yu/aes/AES_GCM/gcm_aes.sv:9]
WARNING: [Synth 8-350] instance 'gcm_aes_instance' of module 'gcm_aes' requires 15 connections, but only 14 given [/home/yu/aes/AES_GCM/aes_api.v:36]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_api.v:14]
INFO: [Synth 8-256] done synthesizing module 'aes_api' (27#1) [/home/yu/aes/AES_GCM/aes_api.v:4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[0]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[1]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[2]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[3]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[5]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[6]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[7]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[8]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[9]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[10]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[11]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[12]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[13]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[14]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[15]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[16]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[17]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[18]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[19]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[20]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[21]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[22]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[23]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[24]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[25]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[26]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[27]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[28]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[29]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[30]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[31]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[32]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[33]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[34]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[35]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[36]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[37]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[38]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[39]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[40]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[41]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[42]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[43]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[44]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[45]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[46]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[47]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[48]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[49]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[50]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[51]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[52]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[53]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[54]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[55]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[56]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[57]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[58]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[59]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[60]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[61]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[62]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[63]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[64]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[65]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[66]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[67]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[68]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[69]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[70]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[71]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[72]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[73]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[74]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[75]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[76]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[77]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[78]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[79]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[80]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[81]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[82]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[83]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[84]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[85]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[86]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[87]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[88]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[89]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[90]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[91]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[92]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[93]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[94]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[95]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[96]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[97]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[98]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[99]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1904.832 ; gain = 975.621 ; free physical = 50940 ; free virtual = 60696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1904.832 ; gain = 975.621 ; free physical = 50942 ; free virtual = 60697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1912.836 ; gain = 983.625 ; free physical = 50942 ; free virtual = 60697
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Synth 8-5544] ROM "o_tag_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 2219.305 ; gain = 1290.094 ; free physical = 50644 ; free virtual = 60399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aes_pipeline_stage8__GB0 |           1|     40270|
|2     |aes_pipeline_stage8__GB1 |           1|     10422|
|3     |aes_pipeline_stage9__GB0 |           1|     40272|
|4     |aes_pipeline_stage9__GB1 |           1|     10036|
|5     |gcm_aes__GCB0            |           1|     28520|
|6     |gcm_aes__GCB1            |           1|     11132|
|7     |gcm_aes__GCB2            |           1|     22427|
|8     |gcm_aes__GCB3            |           1|     22220|
|9     |gcm_aes__GCB4            |           1|     31152|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:57]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:40]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:88]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:136]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:112]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:184]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:160]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:63]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 542   
	   3 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 30    
	   3 Input     32 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 432   
+---Registers : 
	             1408 Bit    Registers := 18    
	              128 Bit    Registers := 140   
	               96 Bit    Registers := 3     
	                8 Bit    Registers := 448   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 14    
	                1 Bit    Registers := 17    
+---ROMs : 
	                              ROMs := 448   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 515   
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:57]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:40]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:88]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:136]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:112]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:184]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:160]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:63]
Hierarchical RTL Component report 
Module aes_pipeline_stage8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 255   
+---Registers : 
	              128 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 1     
Module aes_pipeline_stage9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 256   
+---Registers : 
	              128 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 256   
	   5 Input      1 Bit        Muxes := 1     
Module aes_pipeline_stage1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module aes_key_gen1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_pipeline_stage2_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_key_gen2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 5     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_key_gen3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage3_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 5     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_pipeline_stage3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage4_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage5_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   3 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 7     
	                8 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 32    
Module aes_pipeline_stage7_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 32    
Module aes_pipeline_stage6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_signal_passing 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_pipeline_stage6_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_signal_passing__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__9 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__10 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__12 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__13 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__14 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__16 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_signal_passing__17 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'r_key_schedule_reg[1280:1407]' into 'r_key_schedule_reg[1280:1407]' [/home/yu/aes/AES_GCM/aes_key_gen.sv:16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'stage1/r_id_reg[3]' (FD) to 'stage1/r_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'stage1/r_id_reg[2]' (FD) to 'stage1/r_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'stage1/r_id_reg[1]' (FD) to 'stage1/r_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage1/\r_id_reg[0] )
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]__2' (FD) to 'keygen0/r_key_schedule_reg[1378]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]' (FD) to 'keygen0/r_key_schedule_reg[1379]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[3]' (FD) to 'keygen0/r_key_schedule_reg[1380]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[2]' (FD) to 'keygen0/r_key_schedule_reg[1381]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[1]' (FD) to 'keygen0/r_key_schedule_reg[1382]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[0]' (FD) to 'keygen0/r_key_schedule_reg[1383]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]' (FD) to 'keygen0/r_key_schedule_reg[1402]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]__0' (FD) to 'keygen0/r_key_schedule_reg[1403]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]__0' (FD) to 'keygen0/r_key_schedule_reg[1394]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]__1' (FD) to 'keygen0/r_key_schedule_reg[1395]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[3]__0' (FD) to 'keygen0/r_key_schedule_reg[1396]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[2]__0' (FD) to 'keygen0/r_key_schedule_reg[1397]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[1]__0' (FD) to 'keygen0/r_key_schedule_reg[1398]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[0]__0' (FD) to 'keygen0/r_key_schedule_reg[1399]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]__1' (FD) to 'keygen0/r_key_schedule_reg[1386]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]__2' (FD) to 'keygen0/r_key_schedule_reg[1387]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[3]__1' (FD) to 'keygen0/r_key_schedule_reg[1388]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[2]__1' (FD) to 'keygen0/r_key_schedule_reg[1389]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[1]__1' (FD) to 'keygen0/r_key_schedule_reg[1390]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[0]__1' (FD) to 'keygen0/r_key_schedule_reg[1391]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]' (FD) to 'keygen0/r_key_schedule_reg[1377]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]' (FD) to 'keygen0/r_key_schedule_reg[1376]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]__0' (FD) to 'keygen0/r_key_schedule_reg[1401]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]__0' (FD) to 'keygen0/r_key_schedule_reg[1400]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]__1' (FD) to 'keygen0/r_key_schedule_reg[1393]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]__1' (FD) to 'keygen0/r_key_schedule_reg[1392]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]__2' (FD) to 'keygen0/r_key_schedule_reg[1385]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]__2' (FD) to 'keygen0/r_key_schedule_reg[1384]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[90]' (FD) to 'stage3p/r_j0_reg[90]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[91]' (FD) to 'stage3p/r_j0_reg[91]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[92]' (FD) to 'stage3p/r_j0_reg[92]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[93]' (FD) to 'stage3p/r_j0_reg[93]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[94]' (FD) to 'stage3p/r_j0_reg[94]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[95]' (FD) to 'stage3p/r_j0_reg[95]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[50]' (FD) to 'stage3p/r_j0_reg[50]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[51]' (FD) to 'stage3p/r_j0_reg[51]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[52]' (FD) to 'stage3p/r_j0_reg[52]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[53]' (FD) to 'stage3p/r_j0_reg[53]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[54]' (FD) to 'stage3p/r_j0_reg[54]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[55]' (FD) to 'stage3p/r_j0_reg[55]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[10]' (FD) to 'stage3p/r_j0_reg[10]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[11]' (FD) to 'stage3p/r_j0_reg[11]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[12]' (FD) to 'stage3p/r_j0_reg[12]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[13]' (FD) to 'stage3p/r_j0_reg[13]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[14]' (FD) to 'stage3p/r_j0_reg[14]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[15]' (FD) to 'stage3p/r_j0_reg[15]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[66]' (FD) to 'stage3p/r_j0_reg[66]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[67]' (FD) to 'stage3p/r_j0_reg[67]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[68]' (FD) to 'stage3p/r_j0_reg[68]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[69]' (FD) to 'stage3p/r_j0_reg[69]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[70]' (FD) to 'stage3p/r_j0_reg[70]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[71]' (FD) to 'stage3p/r_j0_reg[71]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[58]' (FD) to 'stage3p/r_j0_reg[58]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[59]' (FD) to 'stage3p/r_j0_reg[59]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[60]' (FD) to 'stage3p/r_j0_reg[60]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[61]' (FD) to 'stage3p/r_j0_reg[61]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[62]' (FD) to 'stage3p/r_j0_reg[62]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[63]' (FD) to 'stage3p/r_j0_reg[63]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[18]' (FD) to 'stage3p/r_j0_reg[18]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[19]' (FD) to 'stage3p/r_j0_reg[19]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[20]' (FD) to 'stage3p/r_j0_reg[20]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[21]' (FD) to 'stage3p/r_j0_reg[21]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[22]' (FD) to 'stage3p/r_j0_reg[22]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[23]' (FD) to 'stage3p/r_j0_reg[23]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[34]' (FD) to 'stage3p/r_j0_reg[34]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[35]' (FD) to 'stage3p/r_j0_reg[35]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[36]' (FD) to 'stage3p/r_j0_reg[36]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[37]' (FD) to 'stage3p/r_j0_reg[37]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[38]' (FD) to 'stage3p/r_j0_reg[38]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[39]' (FD) to 'stage3p/r_j0_reg[39]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[26]' (FD) to 'stage3p/r_j0_reg[26]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[27]' (FD) to 'stage3p/r_j0_reg[27]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[28]' (FD) to 'stage3p/r_j0_reg[28]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[29]' (FD) to 'stage3p/r_j0_reg[29]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[30]' (FD) to 'stage3p/r_j0_reg[30]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[31]' (FD) to 'stage3p/r_j0_reg[31]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[74]' (FD) to 'stage3p/r_j0_reg[74]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[75]' (FD) to 'stage3p/r_j0_reg[75]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[76]' (FD) to 'stage3p/r_j0_reg[76]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[77]' (FD) to 'stage3p/r_j0_reg[77]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[78]' (FD) to 'stage3p/r_j0_reg[78]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[79]' (FD) to 'stage3p/r_j0_reg[79]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[2]' (FD) to 'stage3p/r_j0_reg[2]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[3]' (FD) to 'stage3p/r_j0_reg[3]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[4]' (FD) to 'stage3p/r_j0_reg[4]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[5]' (FD) to 'stage3p/r_j0_reg[5]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[6]' (FD) to 'stage3p/r_j0_reg[6]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[7]' (FD) to 'stage3p/r_j0_reg[7]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[82]' (FD) to 'stage3p/r_j0_reg[82]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[83]' (FD) to 'stage3p/r_j0_reg[83]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[84]' (FD) to 'stage3p/r_j0_reg[84]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[85]' (FD) to 'stage3p/r_j0_reg[85]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[86]' (FD) to 'stage3p/r_j0_reg[86]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[87]' (FD) to 'stage3p/r_j0_reg[87]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[42]' (FD) to 'stage3p/r_j0_reg[42]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[43]' (FD) to 'stage3p/r_j0_reg[43]'
INFO: [Synth 8-3886] merging instance 'stage3p/r_cb_reg[44]' (FD) to 'stage3p/r_j0_reg[44]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[126] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage3p/\r_j0_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1333] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (r_id_reg[0]) is unused and will be removed from module aes_pipeline_stage1.
WARNING: [Synth 8-3332] Sequential element (r_pt_instance_reg) is unused and will be removed from module aes_pipeline_stage1.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[0]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[1]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[2]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[3]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[4]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[5]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[6]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[7]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[8]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[9]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[10]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[11]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[12]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[13]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[14]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[15]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[16]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[17]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[18]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[19]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[20]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[21]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[22]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[23]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[24]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[25]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[26]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[27]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[28]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[29]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[30]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[31]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[32]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[33]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[34]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[35]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[36]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[37]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[38]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[39]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[40]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[41]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[42]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[43]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[44]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[45]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[46]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[47]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[48]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[49]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[50]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[51]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[52]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[53]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[54]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[55]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[56]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[57]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[58]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[59]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[60]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[61]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[62]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[63]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[64]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[65]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[66]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[67]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[68]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[69]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[70]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[71]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[72]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[73]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[74]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[75]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[76]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[77]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[78]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[79]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[80]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[81]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[82]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[83]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[84]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[85]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[86]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[87]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[88]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[89]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[90]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[91]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[92]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[93]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[94]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_counter_reg[95]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[0]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[1]) is unused and will be removed from module aes_pipeline_stage2_pre.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:47 . Memory (MB): peak = 2342.316 ; gain = 1413.105 ; free physical = 45003 ; free virtual = 54767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+-----------------------------+---------------+----------------+
|Module Name             | RTL Object                  | Depth x Width | Implemented As | 
+------------------------+-----------------------------+---------------+----------------+
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage2     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage3     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | r_j0_reg_rep_bsel           | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | r_cb_reg_rep_bsel           | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage4     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage5     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
+------------------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aes_pipeline_stage8__GB0 |           1|     27461|
|2     |aes_pipeline_stage8__GB1 |           1|      7162|
|3     |aes_pipeline_stage9__GB0 |           1|     27592|
|4     |aes_pipeline_stage9__GB1 |           1|      6902|
|5     |gcm_aes__GCB0            |           1|     13642|
|6     |gcm_aes__GCB1            |           1|      5432|
|7     |gcm_aes__GCB2            |           1|     10895|
|8     |gcm_aes__GCB3            |           1|     11876|
|9     |gcm_aes__GCB4            |           1|     13104|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:47 . Memory (MB): peak = 2347.316 ; gain = 1418.105 ; free physical = 44997 ; free virtual = 54762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aes_pipeline_stage8__GB0 |           1|     27461|
|2     |aes_pipeline_stage8__GB1 |           1|      7162|
|3     |aes_pipeline_stage9__GB0 |           1|     27592|
|4     |aes_pipeline_stage9__GB1 |           1|      6902|
|5     |gcm_aes__GCB0            |           1|     13642|
|6     |gcm_aes__GCB1            |           1|      5432|
|7     |gcm_aes__GCB2            |           1|     10895|
|8     |gcm_aes__GCB3            |           1|     11876|
|9     |gcm_aes__GCB4            |           1|     13104|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/r_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/r_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/r_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/r_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage3/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2p/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_4/gcm_aes_instance/stage3p/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_7/gcm_aes_instance/stage5/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_7/gcm_aes_instance/stage5/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_7/gcm_aes_instance/stage5/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instancei_7/gcm_aes_instance/stage5/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:56 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44984 ; free virtual = 54758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aes_pipeline_stage8__GB0 |           1|      7606|
|2     |aes_pipeline_stage9__GB0 |           1|      7418|
|3     |gcm_aes__GCB0            |           1|      8346|
|4     |gcm_aes__GCB2            |           1|      5400|
|5     |gcm_aes__GCB3            |           1|      6360|
|6     |gcm_aes__GCB4            |           1|      6960|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:03:02 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44986 ; free virtual = 54759
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:03:02 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44986 ; free virtual = 54759
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:03:03 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44985 ; free virtual = 54759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:03:03 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44986 ; free virtual = 54759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:03:05 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44987 ; free virtual = 54760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:03:05 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44987 ; free virtual = 54760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aes_api     | gcm_aes_instance/stage8/r_phase_reg[0]               | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|aes_api     | gcm_aes_instance/stage8/r_new_instance_reg           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes_api     | gcm_aes_instance/stage8/r_h_reg[0]                   | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|aes_api     | gcm_aes_instance/stage9/r_instance_size_reg[0]       | 11     | 128   | NO           | NO                 | YES               | 128    | 0       | 
|aes_api     | gcm_aes_instance/stage6/r_key_schedule_reg[1280]     | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|aes_api     | gcm_aes_instance/bypasser/pass15/r_plain_text_reg[0] | 17     | 128   | NO           | YES                | YES               | 128    | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   101|
|3     |LUT1     |   286|
|4     |LUT2     |   928|
|5     |LUT3     |   905|
|6     |LUT4     |  6709|
|7     |LUT5     |  4686|
|8     |LUT6     | 13121|
|9     |MUXF7    |  1024|
|10    |MUXF8    |   352|
|11    |RAMB18E1 |   224|
|12    |SRL16E   |   516|
|13    |FDRE     |  9419|
|14    |IBUF     |   258|
|15    |OBUF     |   386|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        | 38916|
|2     |  gcm_aes_instance |gcm_aes                 | 38232|
|3     |    bypasser       |text_bypasser           |   384|
|4     |      pass         |aes_signal_passing_0    |   128|
|5     |      pass14       |aes_signal_passing_1    |   128|
|6     |      pass15       |aes_signal_passing_2    |   128|
|7     |    keygen1        |aes_key_gen2            |   256|
|8     |    keygen2        |aes_key_gen3            |   416|
|9     |    keygen3        |aes_key_gen4            |   736|
|10    |    keygen4        |aes_key_gen5            |   704|
|11    |    keygen5        |aes_key_gen6            |   768|
|12    |    keygen6        |aes_key_gen7            |   672|
|13    |    keygen7        |aes_key_gen8            |   864|
|14    |    pass6          |aes_signal_passing      |   256|
|15    |    stage1         |aes_pipeline_stage1     |   745|
|16    |    stage2         |aes_pipeline_stage2     |   543|
|17    |    stage2p        |aes_pipeline_stage2_pre |   582|
|18    |    stage3         |aes_pipeline_stage3     |  1053|
|19    |    stage3p        |aes_pipeline_stage3_pre |  1788|
|20    |    stage4         |aes_pipeline_stage4     |   936|
|21    |    stage4p        |aes_pipeline_stage4_pre |   808|
|22    |    stage5         |aes_pipeline_stage5     |  1320|
|23    |    stage5p        |aes_pipeline_stage5_pre |   808|
|24    |    stage6         |aes_pipeline_stage6     |   888|
|25    |    stage6p        |aes_pipeline_stage6_pre |  1320|
|26    |    stage7         |aes_pipeline_stage7     |   794|
|27    |    stage7p        |aes_pipeline_stage7_pre |   880|
|28    |    stage8         |aes_pipeline_stage8     |  9404|
|29    |    stage9         |aes_pipeline_stage9     |  9259|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:03:05 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 44987 ; free virtual = 54760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10183 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:31 ; elapsed = 00:03:07 . Memory (MB): peak = 2361.242 ; gain = 1300.137 ; free physical = 50502 ; free virtual = 60275
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:03:10 . Memory (MB): peak = 2361.242 ; gain = 1432.031 ; free physical = 50519 ; free virtual = 60275
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
505 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:03:17 . Memory (MB): peak = 2405.344 ; gain = 1404.629 ; free physical = 50523 ; free virtual = 60279
# exec mkdir -p -- ./reports
# report_timing -setup  -file ./reports/synth_aes_setup_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2507.402 ; gain = 102.059 ; free physical = 50492 ; free virtual = 60247
# report_timing -hold   -file ./reports/synth_aes_hold_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
# report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization    -file ./reports/synth_utilization_report.txt
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2507.402 ; gain = 0.000 ; free physical = 50492 ; free virtual = 60247
# report_utilization -hierarchical  -file ./reports/synth_utilization_report_submodule.txt
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2507.402 ; gain = 0.000 ; free physical = 50493 ; free virtual = 60248
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 12:00:05 2019...
