// Seed: 3533336976
module module_0 ();
  assign id_2 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2
);
  assign id_4 = -1'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  wire id_4, id_5;
  module_0 modCall_1 ();
  assign id_3 = id_1;
  id_6(
      .id_0(id_1), .id_1(id_4), .id_2(1), .id_3(1), .id_4(id_1[1'b0]), .id_5(id_1), .id_6(-1'h0)
  );
  wire id_7;
  wire id_8;
endmodule
