
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000dd54  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000006f8  08015d58  08015d58  00025d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08016450  08016450  000301fc  2**0
                  CONTENTS
  6 .ARM          00000008  08016450  08016450  00026450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08016458  08016458  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08016458  08016458  00026458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801645c  0801645c  0002645c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001fc  20000000  08016460  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00001b54  200001fc  0801665c  000301fc  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20001d50  0801665c  00031d50  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00032e4f  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00006cae  00000000  00000000  0006307b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00010982  00000000  00000000  00069d29  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_aranges 000014d0  00000000  00000000  0007a6b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00002778  00000000  00000000  0007bb80  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  00027e55  00000000  00000000  0007e2f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   0001a544  00000000  00000000  000a614d  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    000cab2f  00000000  00000000  000c0691  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  0018b1c0  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005c14  00000000  00000000  0018b23c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001fc 	.word	0x200001fc
 800801c:	00000000 	.word	0x00000000
 8008020:	08015d3c 	.word	0x08015d3c

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000200 	.word	0x20000200
 800803c:	08015d3c 	.word	0x08015d3c

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//}
void InitPosition()
{
	Pos.X = 0;
 8008df8:	4b04      	ldr	r3, [pc, #16]	; (8008e0c <InitPosition+0x14>)
 8008dfa:	2200      	movs	r2, #0
	Pos.Y = 0;
	Pos.Car = north;
	Pos.Dir = front;
	Pos.Act = Wait;
 8008dfc:	2004      	movs	r0, #4
	Pos.WallSaf = wall_warn;//
 8008dfe:	2101      	movs	r1, #1
	Pos.Act = Wait;
 8008e00:	7198      	strb	r0, [r3, #6]
	Pos.WallSaf = wall_warn;//
 8008e02:	71d9      	strb	r1, [r3, #7]
	Pos.X = 0;
 8008e04:	801a      	strh	r2, [r3, #0]
	Pos.Car = north;
 8008e06:	715a      	strb	r2, [r3, #5]
	Pos.Dir = front;
 8008e08:	711a      	strb	r2, [r3, #4]

}
 8008e0a:	4770      	bx	lr
 8008e0c:	20000000 	.word	0x20000000

08008e10 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8008e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e14:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008e88 <WaitStopAndReset+0x78>
 8008e18:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8008e8c <WaitStopAndReset+0x7c>
 8008e1c:	4f16      	ldr	r7, [pc, #88]	; (8008e78 <WaitStopAndReset+0x68>)
 8008e1e:	4e17      	ldr	r6, [pc, #92]	; (8008e7c <WaitStopAndReset+0x6c>)
 8008e20:	4d17      	ldr	r5, [pc, #92]	; (8008e80 <WaitStopAndReset+0x70>)
 8008e22:	ed2d 8b02 	vpush	{d8}
//	ControlWall();//
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8008e26:	2400      	movs	r4, #0
		Acceleration = 0;
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
		AngularAcceleration = 0;
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8008e28:	ed9f 8a16 	vldr	s16, [pc, #88]	; 8008e84 <WaitStopAndReset+0x74>
 8008e2c:	e006      	b.n	8008e3c <WaitStopAndReset+0x2c>
			ChangeLED(2);
			//printf("\r\n");

	}while(CurrentVelocity[BODY] != 0);
 8008e2e:	edd5 7a02 	vldr	s15, [r5, #8]
 8008e32:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3a:	d016      	beq.n	8008e6a <WaitStopAndReset+0x5a>
		TargetVelocity[BODY] = 0;
 8008e3c:	f8c9 4008 	str.w	r4, [r9, #8]
		Acceleration = 0;
 8008e40:	f8c8 4000 	str.w	r4, [r8]
		TargetAngularV = 0;
 8008e44:	603c      	str	r4, [r7, #0]
		AngularAcceleration = 0;
 8008e46:	6034      	str	r4, [r6, #0]
		if(CurrentVelocity[LEFT] > 500)
 8008e48:	edd5 7a00 	vldr	s15, [r5]
 8008e4c:	eef4 7ac8 	vcmpe.f32	s15, s16
 8008e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e54:	ddeb      	ble.n	8008e2e <WaitStopAndReset+0x1e>
			ChangeLED(2);
 8008e56:	2002      	movs	r0, #2
 8008e58:	f004 fb86 	bl	800d568 <ChangeLED>
	}while(CurrentVelocity[BODY] != 0);
 8008e5c:	edd5 7a02 	vldr	s15, [r5, #8]
 8008e60:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e68:	d1e8      	bne.n	8008e3c <WaitStopAndReset+0x2c>
	HAL_Delay(100);
}
 8008e6a:	ecbd 8b02 	vpop	{d8}
	HAL_Delay(100);
 8008e6e:	2064      	movs	r0, #100	; 0x64
}
 8008e70:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(100);
 8008e74:	f005 b958 	b.w	800e128 <HAL_Delay>
 8008e78:	200017a8 	.word	0x200017a8
 8008e7c:	2000022c 	.word	0x2000022c
 8008e80:	200017d8 	.word	0x200017d8
 8008e84:	43fa0000 	.word	0x43fa0000
 8008e88:	20001798 	.word	0x20001798
 8008e8c:	20000224 	.word	0x20000224

08008e90 <Rotate>:
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 8008e90:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8008e94:	ee60 6a26 	vmul.f32	s13, s0, s13
 8008e98:	ed9f 6a99 	vldr	s12, [pc, #612]	; 8009100 <Rotate+0x270>
	float const_deg = deg*30/90;
	float decel_deg = deg*30/90;
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008e9c:	eddf 7a99 	vldr	s15, [pc, #612]	; 8009104 <Rotate+0x274>
	TargetAngularV = 0;
 8008ea0:	4b99      	ldr	r3, [pc, #612]	; (8009108 <Rotate+0x278>)
	float accel_deg = deg*30/90;
 8008ea2:	ee86 7a86 	vdiv.f32	s14, s13, s12
{
 8008ea6:	b510      	push	{r4, lr}
	TargetAngularV = 0;
 8008ea8:	2400      	movs	r4, #0
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008eaa:	ee60 7aa7 	vmul.f32	s15, s1, s15
 8008eae:	ee77 6a07 	vadd.f32	s13, s14, s14
 8008eb2:	ee67 7aa0 	vmul.f32	s15, s15, s1
{
 8008eb6:	ed2d 8b04 	vpush	{d8-d9}
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 8008eba:	ee17 0a10 	vmov	r0, s14
	TargetAngularV = 0;
 8008ebe:	601c      	str	r4, [r3, #0]
{
 8008ec0:	eef0 8a60 	vmov.f32	s17, s1
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008ec4:	ee87 8aa6 	vdiv.f32	s16, s15, s13
{
 8008ec8:	eeb0 9a40 	vmov.f32	s18, s0
			accel_deg * M_PI/ 180, //
 8008ecc:	f7ff fa74 	bl	80083b8 <__aeabi_f2d>
 8008ed0:	a387      	add	r3, pc, #540	; (adr r3, 80090f0 <Rotate+0x260>)
 8008ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed6:	f7ff fac7 	bl	8008468 <__aeabi_dmul>
 8008eda:	2200      	movs	r2, #0
 8008edc:	4b8b      	ldr	r3, [pc, #556]	; (800910c <Rotate+0x27c>)
 8008ede:	f7ff fbed 	bl	80086bc <__aeabi_ddiv>
 8008ee2:	f7ff fdb9 	bl	8008a58 <__aeabi_d2f>
		}

	}
#endif

	if( ang_v > 0)	//
 8008ee6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8008eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			accel_deg * M_PI/ 180, //
 8008eee:	ee06 0a90 	vmov	s13, r0
	if( ang_v > 0)	//
 8008ef2:	f340 80f2 	ble.w	80090da <Rotate+0x24a>
	{
		TargetAngle += move_angle[0];// : + =  
 8008ef6:	4b86      	ldr	r3, [pc, #536]	; (8009110 <Rotate+0x280>)

		//while
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008ef8:	4a86      	ldr	r2, [pc, #536]	; (8009114 <Rotate+0x284>)
		TargetAngle += move_angle[0];// : + =  
 8008efa:	edd3 7a00 	vldr	s15, [r3]
 8008efe:	4986      	ldr	r1, [pc, #536]	; (8009118 <Rotate+0x288>)
 8008f00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f04:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f08:	ed93 7a00 	vldr	s14, [r3]
 8008f0c:	edd2 7a00 	vldr	s15, [r2]
 8008f10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f18:	dd0a      	ble.n	8008f30 <Rotate+0xa0>
		{
			AngularAcceleration = angular_acceleration[0]; //
 8008f1a:	ed81 8a00 	vstr	s16, [r1]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f1e:	ed93 7a00 	vldr	s14, [r3]
 8008f22:	edd2 7a00 	vldr	s15, [r2]
 8008f26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f2e:	dcf4      	bgt.n	8008f1a <Rotate+0x8a>
		}
		TargetAngle += move_angle[1];// : + =  
 8008f30:	edd3 7a00 	vldr	s15, [r3]
 8008f34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f38:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 8008f3c:	ed93 7a00 	vldr	s14, [r3]
 8008f40:	edd2 7a00 	vldr	s15, [r2]
 8008f44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f4c:	dd0a      	ble.n	8008f64 <Rotate+0xd4>
		{
			AngularAcceleration = angular_acceleration[1];//0
 8008f4e:	2000      	movs	r0, #0
 8008f50:	6008      	str	r0, [r1, #0]
		while(TargetAngle > Angle)
 8008f52:	ed93 7a00 	vldr	s14, [r3]
 8008f56:	edd2 7a00 	vldr	s15, [r2]
 8008f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f62:	dcf5      	bgt.n	8008f50 <Rotate+0xc0>
		}
		TargetAngle += move_angle[2];// : + =  
 8008f64:	edd3 7a00 	vldr	s15, [r3]

		while(TargetAngle > Angle)
		{
			 AngularAcceleration = -angular_acceleration[2];
			 if( AngularV <= 0)
 8008f68:	486c      	ldr	r0, [pc, #432]	; (800911c <Rotate+0x28c>)
		TargetAngle += move_angle[2];// : + =  
 8008f6a:	ee76 6aa7 	vadd.f32	s13, s13, s15
			 AngularAcceleration = -angular_acceleration[2];
 8008f6e:	eeb1 8a48 	vneg.f32	s16, s16
		TargetAngle += move_angle[2];// : + =  
 8008f72:	edc3 6a00 	vstr	s13, [r3]
		while(TargetAngle > Angle)
 8008f76:	e008      	b.n	8008f8a <Rotate+0xfa>
			 AngularAcceleration = -angular_acceleration[2];
 8008f78:	ed81 8a00 	vstr	s16, [r1]
			 if( AngularV <= 0)
 8008f7c:	edd0 7a00 	vldr	s15, [r0]
 8008f80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f88:	d908      	bls.n	8008f9c <Rotate+0x10c>
		while(TargetAngle > Angle)
 8008f8a:	ed93 7a00 	vldr	s14, [r3]
 8008f8e:	edd2 7a00 	vldr	s15, [r2]
 8008f92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f9a:	dced      	bgt.n	8008f78 <Rotate+0xe8>
			 		break;
			 }
		}

	}
	AngularAcceleration = 0;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	600b      	str	r3, [r1, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 8008fa0:	f7ff ff36 	bl	8008e10 <WaitStopAndReset>
//	ControlWall();
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8008fa4:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8009120 <Rotate+0x290>
 8008fa8:	eec9 7a27 	vdiv.f32	s15, s18, s15
 8008fac:	ee17 0a90 	vmov	r0, s15
 8008fb0:	f7ff fa02 	bl	80083b8 <__aeabi_f2d>
 8008fb4:	a350      	add	r3, pc, #320	; (adr r3, 80090f8 <Rotate+0x268>)
 8008fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fba:	f7ff fa55 	bl	8008468 <__aeabi_dmul>
 8008fbe:	f7ff fd03 	bl	80089c8 <__aeabi_d2iz>
	if(ang_v < 0)
 8008fc2:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8008fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8008fca:	4602      	mov	r2, r0
	if(ang_v < 0)
 8008fcc:	d475      	bmi.n	80090ba <Rotate+0x22a>
		KeepPulse[LEFT] -= target_pulse/2;
		KeepPulse[RIGHT] += target_pulse/2;
	}
	else 	if(ang_v > 0)
	{
		KeepPulse[LEFT] += target_pulse/2;
 8008fce:	4b55      	ldr	r3, [pc, #340]	; (8009124 <Rotate+0x294>)
 8008fd0:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	1040      	asrs	r0, r0, #1
 8008fd8:	4402      	add	r2, r0
 8008fda:	601a      	str	r2, [r3, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 8008fdc:	685a      	ldr	r2, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];

	//
//	ChangeCardinal();
	//printf("\r\n");
}
 8008fde:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] -= target_pulse/2;
 8008fe2:	1a10      	subs	r0, r2, r0
 8008fe4:	6058      	str	r0, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 8008fe6:	689a      	ldr	r2, [r3, #8]
 8008fe8:	609a      	str	r2, [r3, #8]
}
 8008fea:	bd10      	pop	{r4, pc}
		TargetAngle -= move_angle[0];// : + =  
 8008fec:	4b48      	ldr	r3, [pc, #288]	; (8009110 <Rotate+0x280>)
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008fee:	4a49      	ldr	r2, [pc, #292]	; (8009114 <Rotate+0x284>)
		TargetAngle -= move_angle[0];// : + =  
 8008ff0:	edd3 7a00 	vldr	s15, [r3]
 8008ff4:	4948      	ldr	r1, [pc, #288]	; (8009118 <Rotate+0x288>)
 8008ff6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008ffa:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008ffe:	ed93 7a00 	vldr	s14, [r3]
 8009002:	edd2 7a00 	vldr	s15, [r2]
 8009006:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800900a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800900e:	d50c      	bpl.n	800902a <Rotate+0x19a>
 8009010:	eeb1 6a48 	vneg.f32	s12, s16
			AngularAcceleration = -angular_acceleration[0]; //
 8009014:	ed81 6a00 	vstr	s12, [r1]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009018:	ed93 7a00 	vldr	s14, [r3]
 800901c:	edd2 7a00 	vldr	s15, [r2]
 8009020:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009028:	d4f4      	bmi.n	8009014 <Rotate+0x184>
		TargetAngle -= move_angle[1];// : + =  
 800902a:	edd3 7a00 	vldr	s15, [r3]
 800902e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009032:	edc3 7a00 	vstr	s15, [r3]
		while(TargetAngle < Angle)
 8009036:	ed93 7a00 	vldr	s14, [r3]
 800903a:	edd2 7a00 	vldr	s15, [r2]
 800903e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009046:	d50a      	bpl.n	800905e <Rotate+0x1ce>
			AngularAcceleration = angular_acceleration[1];//0
 8009048:	2000      	movs	r0, #0
 800904a:	6008      	str	r0, [r1, #0]
		while(TargetAngle < Angle)
 800904c:	ed93 7a00 	vldr	s14, [r3]
 8009050:	edd2 7a00 	vldr	s15, [r2]
 8009054:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800905c:	d4f5      	bmi.n	800904a <Rotate+0x1ba>
		TargetAngle -= move_angle[2];// : + =  
 800905e:	edd3 7a00 	vldr	s15, [r3]
			 if( AngularV >= 0)
 8009062:	482e      	ldr	r0, [pc, #184]	; (800911c <Rotate+0x28c>)
		TargetAngle -= move_angle[2];// : + =  
 8009064:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8009068:	edc3 6a00 	vstr	s13, [r3]
		while(TargetAngle < Angle)
 800906c:	e008      	b.n	8009080 <Rotate+0x1f0>
			 AngularAcceleration = angular_acceleration[2];
 800906e:	ed81 8a00 	vstr	s16, [r1]
			 if( AngularV >= 0)
 8009072:	edd0 7a00 	vldr	s15, [r0]
 8009076:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800907a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800907e:	da08      	bge.n	8009092 <Rotate+0x202>
		while(TargetAngle < Angle)
 8009080:	ed93 7a00 	vldr	s14, [r3]
 8009084:	edd2 7a00 	vldr	s15, [r2]
 8009088:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800908c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009090:	d4ed      	bmi.n	800906e <Rotate+0x1de>
	AngularAcceleration = 0;
 8009092:	2300      	movs	r3, #0
 8009094:	600b      	str	r3, [r1, #0]
	WaitStopAndReset();
 8009096:	f7ff febb 	bl	8008e10 <WaitStopAndReset>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 800909a:	eddf 7a21 	vldr	s15, [pc, #132]	; 8009120 <Rotate+0x290>
 800909e:	eec9 7a27 	vdiv.f32	s15, s18, s15
 80090a2:	ee17 0a90 	vmov	r0, s15
 80090a6:	f7ff f987 	bl	80083b8 <__aeabi_f2d>
 80090aa:	a313      	add	r3, pc, #76	; (adr r3, 80090f8 <Rotate+0x268>)
 80090ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b0:	f7ff f9da 	bl	8008468 <__aeabi_dmul>
 80090b4:	f7ff fc88 	bl	80089c8 <__aeabi_d2iz>
 80090b8:	4602      	mov	r2, r0
		KeepPulse[LEFT] -= target_pulse/2;
 80090ba:	4b1a      	ldr	r3, [pc, #104]	; (8009124 <Rotate+0x294>)
 80090bc:	6819      	ldr	r1, [r3, #0]
 80090be:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 80090c2:	eba1 0162 	sub.w	r1, r1, r2, asr #1
 80090c6:	6019      	str	r1, [r3, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 80090c8:	6858      	ldr	r0, [r3, #4]
}
 80090ca:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] += target_pulse/2;
 80090ce:	eb00 0262 	add.w	r2, r0, r2, asr #1
 80090d2:	605a      	str	r2, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 80090d4:	689a      	ldr	r2, [r3, #8]
 80090d6:	609a      	str	r2, [r3, #8]
}
 80090d8:	bd10      	pop	{r4, pc}
	else if( ang_v < 0)
 80090da:	d487      	bmi.n	8008fec <Rotate+0x15c>
	AngularAcceleration = 0;
 80090dc:	4b0e      	ldr	r3, [pc, #56]	; (8009118 <Rotate+0x288>)
 80090de:	601c      	str	r4, [r3, #0]
	WaitStopAndReset();
 80090e0:	f7ff fe96 	bl	8008e10 <WaitStopAndReset>
}
 80090e4:	ecbd 8b04 	vpop	{d8-d9}
 80090e8:	4b0e      	ldr	r3, [pc, #56]	; (8009124 <Rotate+0x294>)
	KeepPulse[BODY] = KeepPulse[BODY];
 80090ea:	689a      	ldr	r2, [r3, #8]
 80090ec:	609a      	str	r2, [r3, #8]
}
 80090ee:	bd10      	pop	{r4, pc}
 80090f0:	54442d18 	.word	0x54442d18
 80090f4:	400921fb 	.word	0x400921fb
 80090f8:	cb326649 	.word	0xcb326649
 80090fc:	40fa15d6 	.word	0x40fa15d6
 8009100:	42b40000 	.word	0x42b40000
 8009104:	3d83126f 	.word	0x3d83126f
 8009108:	200017a8 	.word	0x200017a8
 800910c:	40668000 	.word	0x40668000
 8009110:	200017c4 	.word	0x200017c4
 8009114:	20000228 	.word	0x20000228
 8009118:	2000022c 	.word	0x2000022c
 800911c:	20000234 	.word	0x20000234
 8009120:	43b40000 	.word	0x43b40000
 8009124:	20001800 	.word	0x20001800

08009128 <getFrontWall>:
}

int getFrontWall()
{

	switch(Pos.Car)//
 8009128:	4b1b      	ldr	r3, [pc, #108]	; (8009198 <getFrontWall+0x70>)
 800912a:	795a      	ldrb	r2, [r3, #5]
 800912c:	2a06      	cmp	r2, #6
 800912e:	d830      	bhi.n	8009192 <getFrontWall+0x6a>
 8009130:	e8df f002 	tbb	[pc, r2]
 8009134:	2f192f24 	.word	0x2f192f24
 8009138:	2f0e      	.short	0x2f0e
 800913a:	04          	.byte	0x04
 800913b:	00          	.byte	0x00

	break;

	case west:

	return Wall[Pos.X][Pos.Y].west;
 800913c:	781a      	ldrb	r2, [r3, #0]
 800913e:	7859      	ldrb	r1, [r3, #1]
 8009140:	4b16      	ldr	r3, [pc, #88]	; (800919c <getFrontWall+0x74>)
 8009142:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009146:	440a      	add	r2, r1
 8009148:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 800914c:	0980      	lsrs	r0, r0, #6
 800914e:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].south;
 8009150:	781a      	ldrb	r2, [r3, #0]
 8009152:	7859      	ldrb	r1, [r3, #1]
 8009154:	4b11      	ldr	r3, [pc, #68]	; (800919c <getFrontWall+0x74>)
 8009156:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800915a:	440a      	add	r2, r1
 800915c:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8009160:	f3c0 1001 	ubfx	r0, r0, #4, #2
 8009164:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].east;
 8009166:	781a      	ldrb	r2, [r3, #0]
 8009168:	7859      	ldrb	r1, [r3, #1]
 800916a:	4b0c      	ldr	r3, [pc, #48]	; (800919c <getFrontWall+0x74>)
 800916c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009170:	440a      	add	r2, r1
 8009172:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8009176:	f3c0 0081 	ubfx	r0, r0, #2, #2
 800917a:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].north;
 800917c:	781a      	ldrb	r2, [r3, #0]
 800917e:	7859      	ldrb	r1, [r3, #1]
 8009180:	4b06      	ldr	r3, [pc, #24]	; (800919c <getFrontWall+0x74>)
 8009182:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009186:	440a      	add	r2, r1
 8009188:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 800918c:	f000 0003 	and.w	r0, r0, #3
 8009190:	4770      	bx	lr

	break;

	default:
		return 999;
 8009192:	f240 30e7 	movw	r0, #999	; 0x3e7
	break;

	}

}
 8009196:	4770      	bx	lr
 8009198:	20000000 	.word	0x20000000
 800919c:	20001994 	.word	0x20001994

080091a0 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 80091a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// 

	float v_turn = ExploreVelocity;       //
	float pre = Sla.Pre;         //
	float fol = Sla.Fol;         //
 80091a4:	4dc4      	ldr	r5, [pc, #784]	; (80094b8 <SlalomRight+0x318>)
	float v_turn = ExploreVelocity;       //
 80091a6:	4bc5      	ldr	r3, [pc, #788]	; (80094bc <SlalomRight+0x31c>)
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091a8:	6928      	ldr	r0, [r5, #16]
	float v_turn = ExploreVelocity;       //
 80091aa:	f8d3 a000 	ldr.w	sl, [r3]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
	//
	float now_angv = AngularV;
 80091ae:	f8df b344 	ldr.w	fp, [pc, #836]	; 80094f4 <SlalomRight+0x354>
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80091b2:	4cc3      	ldr	r4, [pc, #780]	; (80094c0 <SlalomRight+0x320>)
{
 80091b4:	ed2d 8b06 	vpush	{d8-d10}
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091b8:	f7ff f8fe 	bl	80083b8 <__aeabi_f2d>
 80091bc:	a3b8      	add	r3, pc, #736	; (adr r3, 80094a0 <SlalomRight+0x300>)
 80091be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c2:	f7ff f951 	bl	8008468 <__aeabi_dmul>
 80091c6:	2200      	movs	r2, #0
 80091c8:	4bbe      	ldr	r3, [pc, #760]	; (80094c4 <SlalomRight+0x324>)
	float fol = Sla.Fol;         //
 80091ca:	edd5 9a01 	vldr	s19, [r5, #4]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 80091ce:	ed95 8a02 	vldr	s16, [r5, #8]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091d2:	f7ff fa73 	bl	80086bc <__aeabi_ddiv>
 80091d6:	f7ff fc3f 	bl	8008a58 <__aeabi_d2f>
 80091da:	ee0a 0a10 	vmov	s20, r0
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 80091de:	6968      	ldr	r0, [r5, #20]
 80091e0:	f7ff f8ea 	bl	80083b8 <__aeabi_f2d>
 80091e4:	a3ae      	add	r3, pc, #696	; (adr r3, 80094a0 <SlalomRight+0x300>)
 80091e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ea:	f7ff f93d 	bl	8008468 <__aeabi_dmul>
 80091ee:	2200      	movs	r2, #0
 80091f0:	4bb4      	ldr	r3, [pc, #720]	; (80094c4 <SlalomRight+0x324>)
 80091f2:	f7ff fa63 	bl	80086bc <__aeabi_ddiv>
 80091f6:	f7ff fc2f 	bl	8008a58 <__aeabi_d2f>
 80091fa:	ee09 0a10 	vmov	s18, r0
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 80091fe:	69a8      	ldr	r0, [r5, #24]
 8009200:	f7ff f8da 	bl	80083b8 <__aeabi_f2d>
 8009204:	a3a6      	add	r3, pc, #664	; (adr r3, 80094a0 <SlalomRight+0x300>)
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	f7ff f92d 	bl	8008468 <__aeabi_dmul>
 800920e:	2200      	movs	r2, #0
 8009210:	4bac      	ldr	r3, [pc, #688]	; (80094c4 <SlalomRight+0x324>)
 8009212:	f7ff fa53 	bl	80086bc <__aeabi_ddiv>
 8009216:	f7ff fc1f 	bl	8008a58 <__aeabi_d2f>
	float now_angv = AngularV;
 800921a:	f8db 3000 	ldr.w	r3, [fp]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 800921e:	f8d4 9000 	ldr.w	r9, [r4]
 8009222:	f8d4 8004 	ldr.w	r8, [r4, #4]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009226:	ee08 0a90 	vmov	s17, r0
	if (getFrontWall() == WALL/**/)
 800922a:	f7ff ff7d 	bl	8009128 <getFrontWall>
 800922e:	2801      	cmp	r0, #1
 8009230:	d044      	beq.n	80092bc <SlalomRight+0x11c>


	}
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009232:	edd5 7a00 	vldr	s15, [r5]
 8009236:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800923a:	ee17 0a90 	vmov	r0, s15
 800923e:	f7ff f8bb 	bl	80083b8 <__aeabi_f2d>
 8009242:	a399      	add	r3, pc, #612	; (adr r3, 80094a8 <SlalomRight+0x308>)
 8009244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009248:	f7ff fa38 	bl	80086bc <__aeabi_ddiv>
 800924c:	4606      	mov	r6, r0
 800924e:	eb09 0008 	add.w	r0, r9, r8
 8009252:	460f      	mov	r7, r1
 8009254:	f7ff f89e 	bl	8008394 <__aeabi_i2d>
 8009258:	4602      	mov	r2, r0
 800925a:	460b      	mov	r3, r1
 800925c:	4630      	mov	r0, r6
 800925e:	4639      	mov	r1, r7
 8009260:	f7fe ff4c 	bl	80080fc <__adddf3>
 8009264:	4606      	mov	r6, r0
 8009266:	6820      	ldr	r0, [r4, #0]
 8009268:	6863      	ldr	r3, [r4, #4]
 800926a:	4418      	add	r0, r3
 800926c:	460f      	mov	r7, r1
 800926e:	f7ff f891 	bl	8008394 <__aeabi_i2d>
 8009272:	4602      	mov	r2, r0
 8009274:	460b      	mov	r3, r1
 8009276:	4630      	mov	r0, r6
 8009278:	4639      	mov	r1, r7
 800927a:	f7ff fb85 	bl	8008988 <__aeabi_dcmpgt>
 800927e:	2800      	cmp	r0, #0
 8009280:	f000 8104 	beq.w	800948c <SlalomRight+0x2ec>
 8009284:	4d90      	ldr	r5, [pc, #576]	; (80094c8 <SlalomRight+0x328>)
 8009286:	f8df 9270 	ldr.w	r9, [pc, #624]	; 80094f8 <SlalomRight+0x358>
 800928a:	f8df 8254 	ldr.w	r8, [pc, #596]	; 80094e0 <SlalomRight+0x340>
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 800928e:	eddf aa8f 	vldr	s21, [pc, #572]	; 80094cc <SlalomRight+0x32c>
 8009292:	edc5 aa00 	vstr	s21, [r5]
				AngularLeapsity = 0;
				AngularAcceleration = 0;
 8009296:	edc9 aa00 	vstr	s21, [r9]
				TargetVelocity[BODY] = v_turn;
 800929a:	f8c8 a008 	str.w	sl, [r8, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 800929e:	6820      	ldr	r0, [r4, #0]
 80092a0:	6863      	ldr	r3, [r4, #4]
 80092a2:	4418      	add	r0, r3
 80092a4:	f7ff f876 	bl	8008394 <__aeabi_i2d>
 80092a8:	4632      	mov	r2, r6
 80092aa:	463b      	mov	r3, r7
 80092ac:	f7ff fb4e 	bl	800894c <__aeabi_dcmplt>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	d1ee      	bne.n	8009292 <SlalomRight+0xf2>
 80092b4:	4e86      	ldr	r6, [pc, #536]	; (80094d0 <SlalomRight+0x330>)
 80092b6:	edc6 aa00 	vstr	s21, [r6]
 80092ba:	e025      	b.n	8009308 <SlalomRight+0x168>
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092bc:	4b85      	ldr	r3, [pc, #532]	; (80094d4 <SlalomRight+0x334>)
 80092be:	4e84      	ldr	r6, [pc, #528]	; (80094d0 <SlalomRight+0x330>)
 80092c0:	ed93 7a00 	vldr	s14, [r3]
 80092c4:	ed93 6a03 	vldr	s12, [r3, #12]
 80092c8:	6831      	ldr	r1, [r6, #0]
 80092ca:	4d7f      	ldr	r5, [pc, #508]	; (80094c8 <SlalomRight+0x328>)
 80092cc:	f8df 9228 	ldr.w	r9, [pc, #552]	; 80094f8 <SlalomRight+0x358>
 80092d0:	eddf 7a81 	vldr	s15, [pc, #516]	; 80094d8 <SlalomRight+0x338>
 80092d4:	eddf 6a81 	vldr	s13, [pc, #516]	; 80094dc <SlalomRight+0x33c>
			TargetVelocity[BODY] = v_turn;
 80092d8:	4881      	ldr	r0, [pc, #516]	; (80094e0 <SlalomRight+0x340>)
			TargetAngularV = 0;
 80092da:	2300      	movs	r3, #0
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092dc:	2200      	movs	r2, #0
 80092de:	e006      	b.n	80092ee <SlalomRight+0x14e>
			TargetAngularV = 0;
 80092e0:	602b      	str	r3, [r5, #0]
			AngularLeapsity = 0;
 80092e2:	4619      	mov	r1, r3
			AngularAcceleration = 0;
 80092e4:	f8c9 3000 	str.w	r3, [r9]
 80092e8:	2201      	movs	r2, #1
			TargetVelocity[BODY] = v_turn;
 80092ea:	f8c0 a008 	str.w	sl, [r0, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f6:	d4f3      	bmi.n	80092e0 <SlalomRight+0x140>
 80092f8:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80092fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009300:	d4ee      	bmi.n	80092e0 <SlalomRight+0x140>
 8009302:	2a00      	cmp	r2, #0
 8009304:	f040 80c7 	bne.w	8009496 <SlalomRight+0x2f6>
				////printf("1\r\n");
		}
	}
	now_angv = AngularV;

	float start_angle = Angle;
 8009308:	4b76      	ldr	r3, [pc, #472]	; (80094e4 <SlalomRight+0x344>)
	now_angv = AngularV;
 800930a:	f8db 2000 	ldr.w	r2, [fp]
	float start_angle = Angle;
 800930e:	ed93 7a00 	vldr	s14, [r3]

	while(start_angle + ang1 > Angle)
 8009312:	edd3 7a00 	vldr	s15, [r3]
 8009316:	ee7a 6a07 	vadd.f32	s13, s20, s14
 800931a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800931e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009322:	dd0c      	ble.n	800933e <SlalomRight+0x19e>
 8009324:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 80094e0 <SlalomRight+0x340>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009328:	ed89 8a00 	vstr	s16, [r9]
			TargetVelocity[BODY] = v_turn;
 800932c:	f8c8 a008 	str.w	sl, [r8, #8]
	while(start_angle + ang1 > Angle)
 8009330:	edd3 7a00 	vldr	s15, [r3]
 8009334:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800933c:	d4f4      	bmi.n	8009328 <SlalomRight+0x188>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 800933e:	2200      	movs	r2, #0
 8009340:	f8c9 2000 	str.w	r2, [r9]
	AngularLeapsity = 0;
	now_angv = AngularV;
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009344:	ee79 6a07 	vadd.f32	s13, s18, s14
	now_angv = AngularV;
 8009348:	f8db 1000 	ldr.w	r1, [fp]
	while(start_angle + ang2 > Angle)
 800934c:	edd3 7a00 	vldr	s15, [r3]
	AngularLeapsity = 0;
 8009350:	6032      	str	r2, [r6, #0]
	while(start_angle + ang2 > Angle)
 8009352:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935a:	dd0c      	ble.n	8009376 <SlalomRight+0x1d6>
 800935c:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80094e0 <SlalomRight+0x340>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009360:	682a      	ldr	r2, [r5, #0]
 8009362:	602a      	str	r2, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009364:	f8c8 a008 	str.w	sl, [r8, #8]
	while(start_angle + ang2 > Angle)
 8009368:	edd3 7a00 	vldr	s15, [r3]
 800936c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009374:	d4f4      	bmi.n	8009360 <SlalomRight+0x1c0>

			}
#endif
	}

	now_angv = AngularV;
 8009376:	f8db 2000 	ldr.w	r2, [fp]
	while( start_angle + ang3 > Angle)
 800937a:	edd3 7a00 	vldr	s15, [r3]
 800937e:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800938a:	dd1f      	ble.n	80093cc <SlalomRight+0x22c>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 800938c:	eeb1 8a48 	vneg.f32	s16, s16
 8009390:	ed89 8a00 	vstr	s16, [r9]
			if(TargetAngularV < 0)
 8009394:	edd5 7a00 	vldr	s15, [r5]
 8009398:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800939c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a0:	d471      	bmi.n	8009486 <SlalomRight+0x2e6>
 80093a2:	f8df 813c 	ldr.w	r8, [pc, #316]	; 80094e0 <SlalomRight+0x340>
 80093a6:	e008      	b.n	80093ba <SlalomRight+0x21a>
			AngularAcceleration = -alpha_turn;
 80093a8:	ed89 8a00 	vstr	s16, [r9]
			if(TargetAngularV < 0)
 80093ac:	edd5 7a00 	vldr	s15, [r5]
 80093b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b8:	d465      	bmi.n	8009486 <SlalomRight+0x2e6>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 80093ba:	f8c8 a008 	str.w	sl, [r8, #8]
	while( start_angle + ang3 > Angle)
 80093be:	edd3 7a00 	vldr	s15, [r3]
 80093c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ca:	d4ed      	bmi.n	80093a8 <SlalomRight+0x208>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80093cc:	f04f 0b00 	mov.w	fp, #0
	AngularLeapsity = 0;
	TargetAngularV = 0;
	Calc = SearchOrFast;
 80093d0:	4b45      	ldr	r3, [pc, #276]	; (80094e8 <SlalomRight+0x348>)
	AngularAcceleration = 0;
 80093d2:	f8c9 b000 	str.w	fp, [r9]
	Calc = SearchOrFast;
 80093d6:	f8df 8124 	ldr.w	r8, [pc, #292]	; 80094fc <SlalomRight+0x35c>
	TargetAngularV = 0;
 80093da:	f8c5 b000 	str.w	fp, [r5]
	Calc = SearchOrFast;
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f8c8 3000 	str.w	r3, [r8]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80093e4:	6820      	ldr	r0, [r4, #0]
 80093e6:	6863      	ldr	r3, [r4, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 80093e8:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 80094e0 <SlalomRight+0x340>
 80093ec:	4418      	add	r0, r3
 80093ee:	f7fe ffd1 	bl	8008394 <__aeabi_i2d>
 80093f2:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80093f6:	4606      	mov	r6, r0
 80093f8:	ee17 0a90 	vmov	r0, s15
 80093fc:	460f      	mov	r7, r1
 80093fe:	f7fe ffdb 	bl	80083b8 <__aeabi_f2d>
 8009402:	a329      	add	r3, pc, #164	; (adr r3, 80094a8 <SlalomRight+0x308>)
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	f7ff f958 	bl	80086bc <__aeabi_ddiv>
 800940c:	4602      	mov	r2, r0
 800940e:	460b      	mov	r3, r1
 8009410:	4630      	mov	r0, r6
 8009412:	4639      	mov	r1, r7
 8009414:	f7fe fe72 	bl	80080fc <__adddf3>
 8009418:	4606      	mov	r6, r0
 800941a:	460f      	mov	r7, r1
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800941c:	e006      	b.n	800942c <SlalomRight+0x28c>
			TargetAngularV = 0;
 800941e:	f8c5 b000 	str.w	fp, [r5]
			TargetVelocity[BODY] = v_turn;
 8009422:	f8c9 a008 	str.w	sl, [r9, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009426:	f8d8 3000 	ldr.w	r3, [r8]
 800942a:	b30b      	cbz	r3, 8009470 <SlalomRight+0x2d0>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800942c:	6820      	ldr	r0, [r4, #0]
 800942e:	6863      	ldr	r3, [r4, #4]
 8009430:	4418      	add	r0, r3
 8009432:	f7fe ffaf 	bl	8008394 <__aeabi_i2d>
 8009436:	4632      	mov	r2, r6
 8009438:	463b      	mov	r3, r7
 800943a:	f7ff fa87 	bl	800894c <__aeabi_dcmplt>
 800943e:	2800      	cmp	r0, #0
 8009440:	d1ed      	bne.n	800941e <SlalomRight+0x27e>
				//UpdateWalkMap();
				//
				Calc = 1;
			}
	}
	TargetAngle += 90*M_PI/180;
 8009442:	4d2a      	ldr	r5, [pc, #168]	; (80094ec <SlalomRight+0x34c>)
 8009444:	6828      	ldr	r0, [r5, #0]
 8009446:	f7fe ffb7 	bl	80083b8 <__aeabi_f2d>
 800944a:	a319      	add	r3, pc, #100	; (adr r3, 80094b0 <SlalomRight+0x310>)
 800944c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009450:	f7fe fe54 	bl	80080fc <__adddf3>
 8009454:	f7ff fb00 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009458:	4a25      	ldr	r2, [pc, #148]	; (80094f0 <SlalomRight+0x350>)
	TargetAngle += 90*M_PI/180;
 800945a:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800945c:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009460:	68a3      	ldr	r3, [r4, #8]
 8009462:	6890      	ldr	r0, [r2, #8]
 8009464:	6891      	ldr	r1, [r2, #8]
 8009466:	1a1b      	subs	r3, r3, r0
 8009468:	440b      	add	r3, r1
 800946a:	6093      	str	r3, [r2, #8]
}
 800946c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				wall_set();//
 8009470:	f000 ffd2 	bl	800a418 <wall_set>
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009474:	2107      	movs	r1, #7
 8009476:	4608      	mov	r0, r1
 8009478:	2201      	movs	r2, #1
 800947a:	f001 f879 	bl	800a570 <make_map>
				Calc = 1;
 800947e:	2301      	movs	r3, #1
 8009480:	f8c8 3000 	str.w	r3, [r8]
 8009484:	e7d2      	b.n	800942c <SlalomRight+0x28c>
				TargetAngularV = 0;
 8009486:	2300      	movs	r3, #0
 8009488:	602b      	str	r3, [r5, #0]
				break;
 800948a:	e79f      	b.n	80093cc <SlalomRight+0x22c>
 800948c:	4e10      	ldr	r6, [pc, #64]	; (80094d0 <SlalomRight+0x330>)
 800948e:	4d0e      	ldr	r5, [pc, #56]	; (80094c8 <SlalomRight+0x328>)
 8009490:	f8df 9064 	ldr.w	r9, [pc, #100]	; 80094f8 <SlalomRight+0x358>
 8009494:	e738      	b.n	8009308 <SlalomRight+0x168>
 8009496:	6031      	str	r1, [r6, #0]
 8009498:	e736      	b.n	8009308 <SlalomRight+0x168>
 800949a:	bf00      	nop
 800949c:	f3af 8000 	nop.w
 80094a0:	54442d18 	.word	0x54442d18
 80094a4:	400921fb 	.word	0x400921fb
 80094a8:	23ca2666 	.word	0x23ca2666
 80094ac:	3f509268 	.word	0x3f509268
 80094b0:	54442d18 	.word	0x54442d18
 80094b4:	3ff921fb 	.word	0x3ff921fb
 80094b8:	200017e4 	.word	0x200017e4
 80094bc:	200018c0 	.word	0x200018c0
 80094c0:	200017cc 	.word	0x200017cc
 80094c4:	40668000 	.word	0x40668000
 80094c8:	200017a8 	.word	0x200017a8
 80094cc:	00000000 	.word	0x00000000
 80094d0:	20000230 	.word	0x20000230
 80094d4:	2000180c 	.word	0x2000180c
 80094d8:	43480000 	.word	0x43480000
 80094dc:	437a0000 	.word	0x437a0000
 80094e0:	20001798 	.word	0x20001798
 80094e4:	20000228 	.word	0x20000228
 80094e8:	20001a38 	.word	0x20001a38
 80094ec:	200017c4 	.word	0x200017c4
 80094f0:	20001800 	.word	0x20001800
 80094f4:	20000234 	.word	0x20000234
 80094f8:	2000022c 	.word	0x2000022c
 80094fc:	20001a3c 	.word	0x20001a3c

08009500 <SlalomLeft>:
void SlalomLeft()	//
{
 8009500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009504:	4abc      	ldr	r2, [pc, #752]	; (80097f8 <SlalomLeft+0x2f8>)
	float pre = Sla.Pre;         //
	float fol = Sla.Fol;         //
 8009506:	4dbd      	ldr	r5, [pc, #756]	; (80097fc <SlalomLeft+0x2fc>)
	Pos.Act = slalom;
 8009508:	4bbd      	ldr	r3, [pc, #756]	; (8009800 <SlalomLeft+0x300>)
	float v_turn = ExploreVelocity;       //
 800950a:	6816      	ldr	r6, [r2, #0]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 800950c:	6928      	ldr	r0, [r5, #16]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 800950e:	4cbd      	ldr	r4, [pc, #756]	; (8009804 <SlalomLeft+0x304>)
	Pos.Act = slalom;
 8009510:	2202      	movs	r2, #2
{
 8009512:	ed2d 8b06 	vpush	{d8-d10}
	Pos.Act = slalom;
 8009516:	719a      	strb	r2, [r3, #6]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009518:	f7fe ff4e 	bl	80083b8 <__aeabi_f2d>
 800951c:	a3b0      	add	r3, pc, #704	; (adr r3, 80097e0 <SlalomLeft+0x2e0>)
 800951e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009522:	f7fe ffa1 	bl	8008468 <__aeabi_dmul>
 8009526:	2200      	movs	r2, #0
 8009528:	4bb7      	ldr	r3, [pc, #732]	; (8009808 <SlalomLeft+0x308>)
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 800952a:	ed95 9a02 	vldr	s18, [r5, #8]
	float fol = Sla.Fol;         //
 800952e:	edd5 9a01 	vldr	s19, [r5, #4]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009532:	f7ff f8c3 	bl	80086bc <__aeabi_ddiv>
 8009536:	f7ff fa8f 	bl	8008a58 <__aeabi_d2f>
 800953a:	ee08 0a90 	vmov	s17, r0
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 800953e:	6968      	ldr	r0, [r5, #20]
 8009540:	f7fe ff3a 	bl	80083b8 <__aeabi_f2d>
 8009544:	a3a6      	add	r3, pc, #664	; (adr r3, 80097e0 <SlalomLeft+0x2e0>)
 8009546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954a:	f7fe ff8d 	bl	8008468 <__aeabi_dmul>
 800954e:	2200      	movs	r2, #0
 8009550:	4bad      	ldr	r3, [pc, #692]	; (8009808 <SlalomLeft+0x308>)
 8009552:	f7ff f8b3 	bl	80086bc <__aeabi_ddiv>
 8009556:	f7ff fa7f 	bl	8008a58 <__aeabi_d2f>
 800955a:	ee08 0a10 	vmov	s16, r0
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 800955e:	69a8      	ldr	r0, [r5, #24]
 8009560:	f7fe ff2a 	bl	80083b8 <__aeabi_f2d>
 8009564:	a39e      	add	r3, pc, #632	; (adr r3, 80097e0 <SlalomLeft+0x2e0>)
 8009566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956a:	f7fe ff7d 	bl	8008468 <__aeabi_dmul>
 800956e:	2200      	movs	r2, #0
 8009570:	4ba5      	ldr	r3, [pc, #660]	; (8009808 <SlalomLeft+0x308>)
 8009572:	f7ff f8a3 	bl	80086bc <__aeabi_ddiv>
 8009576:	f7ff fa6f 	bl	8008a58 <__aeabi_d2f>
 800957a:	ee0a 0a90 	vmov	s21, r0
	if (getFrontWall() == WALL/**/)
 800957e:	f7ff fdd3 	bl	8009128 <getFrontWall>
 8009582:	2801      	cmp	r0, #1
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009584:	f8d4 a000 	ldr.w	sl, [r4]
 8009588:	6867      	ldr	r7, [r4, #4]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 800958a:	eeb1 aa49 	vneg.f32	s20, s18
	if (getFrontWall() == WALL/**/)
 800958e:	f000 80f5 	beq.w	800977c <SlalomLeft+0x27c>


	}
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009592:	edd5 7a00 	vldr	s15, [r5]
 8009596:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800959a:	ee17 0a90 	vmov	r0, s15
 800959e:	f7fe ff0b 	bl	80083b8 <__aeabi_f2d>
 80095a2:	a391      	add	r3, pc, #580	; (adr r3, 80097e8 <SlalomLeft+0x2e8>)
 80095a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a8:	f7ff f888 	bl	80086bc <__aeabi_ddiv>
 80095ac:	4680      	mov	r8, r0
 80095ae:	eb0a 0007 	add.w	r0, sl, r7
 80095b2:	4689      	mov	r9, r1
 80095b4:	f7fe feee 	bl	8008394 <__aeabi_i2d>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	4640      	mov	r0, r8
 80095be:	4649      	mov	r1, r9
 80095c0:	f7fe fd9c 	bl	80080fc <__adddf3>
 80095c4:	4680      	mov	r8, r0
 80095c6:	6820      	ldr	r0, [r4, #0]
 80095c8:	6863      	ldr	r3, [r4, #4]
 80095ca:	4418      	add	r0, r3
 80095cc:	4689      	mov	r9, r1
 80095ce:	f7fe fee1 	bl	8008394 <__aeabi_i2d>
 80095d2:	4602      	mov	r2, r0
 80095d4:	460b      	mov	r3, r1
 80095d6:	4640      	mov	r0, r8
 80095d8:	4649      	mov	r1, r9
 80095da:	f7ff f9d5 	bl	8008988 <__aeabi_dcmpgt>
 80095de:	2800      	cmp	r0, #0
 80095e0:	f000 80f6 	beq.w	80097d0 <SlalomLeft+0x2d0>
 80095e4:	4d89      	ldr	r5, [pc, #548]	; (800980c <SlalomLeft+0x30c>)
 80095e6:	f8df a250 	ldr.w	sl, [pc, #592]	; 8009838 <SlalomLeft+0x338>
 80095ea:	4f89      	ldr	r7, [pc, #548]	; (8009810 <SlalomLeft+0x310>)
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 80095ec:	f04f 0b00 	mov.w	fp, #0
 80095f0:	f8c5 b000 	str.w	fp, [r5]
				AngularAcceleration = 0;
 80095f4:	f8ca b000 	str.w	fp, [sl]
				TargetVelocity[BODY] = v_turn;
 80095f8:	60be      	str	r6, [r7, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80095fa:	6820      	ldr	r0, [r4, #0]
 80095fc:	6863      	ldr	r3, [r4, #4]
 80095fe:	4418      	add	r0, r3
 8009600:	f7fe fec8 	bl	8008394 <__aeabi_i2d>
 8009604:	4642      	mov	r2, r8
 8009606:	464b      	mov	r3, r9
 8009608:	f7ff f9a0 	bl	800894c <__aeabi_dcmplt>
 800960c:	2800      	cmp	r0, #0
 800960e:	d1ef      	bne.n	80095f0 <SlalomLeft+0xf0>
 8009610:	f8df c228 	ldr.w	ip, [pc, #552]	; 800983c <SlalomLeft+0x33c>
				////printf("1\r\n");
		}
	}


	float start_angle = Angle;
 8009614:	4b7f      	ldr	r3, [pc, #508]	; (8009814 <SlalomLeft+0x314>)
 8009616:	edd3 7a00 	vldr	s15, [r3]
	while(start_angle - ang1 < Angle)
 800961a:	ed93 7a00 	vldr	s14, [r3]
 800961e:	ee77 6ae8 	vsub.f32	s13, s15, s17
 8009622:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800962a:	d50a      	bpl.n	8009642 <SlalomLeft+0x142>
 800962c:	4f78      	ldr	r7, [pc, #480]	; (8009810 <SlalomLeft+0x310>)

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 800962e:	ed8a aa00 	vstr	s20, [sl]
			TargetVelocity[BODY] = v_turn;
 8009632:	60be      	str	r6, [r7, #8]
	while(start_angle - ang1 < Angle)
 8009634:	ed93 7a00 	vldr	s14, [r3]
 8009638:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800963c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009640:	dcf5      	bgt.n	800962e <SlalomLeft+0x12e>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009642:	2200      	movs	r2, #0
 8009644:	f8ca 2000 	str.w	r2, [sl]
	AngularLeapsity = 0;
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009648:	ee77 6ac8 	vsub.f32	s13, s15, s16
 800964c:	ed93 7a00 	vldr	s14, [r3]
	AngularLeapsity = 0;
 8009650:	f8cc 2000 	str.w	r2, [ip]
	while(start_angle - ang2 < Angle)
 8009654:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800965c:	d50a      	bpl.n	8009674 <SlalomLeft+0x174>
 800965e:	4f6c      	ldr	r7, [pc, #432]	; (8009810 <SlalomLeft+0x310>)
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009660:	682a      	ldr	r2, [r5, #0]
 8009662:	602a      	str	r2, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009664:	60be      	str	r6, [r7, #8]
	while(start_angle - ang2 < Angle)
 8009666:	ed93 7a00 	vldr	s14, [r3]
 800966a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800966e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009672:	dcf5      	bgt.n	8009660 <SlalomLeft+0x160>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009674:	ee77 7aea 	vsub.f32	s15, s15, s21
 8009678:	ed93 7a00 	vldr	s14, [r3]
 800967c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009684:	d51b      	bpl.n	80096be <SlalomLeft+0x1be>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009686:	ed8a 9a00 	vstr	s18, [sl]
			if(TargetAngularV > 0)
 800968a:	ed95 7a00 	vldr	s14, [r5]
 800968e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009696:	dc6e      	bgt.n	8009776 <SlalomLeft+0x276>
 8009698:	4f5d      	ldr	r7, [pc, #372]	; (8009810 <SlalomLeft+0x310>)
 800969a:	e008      	b.n	80096ae <SlalomLeft+0x1ae>
			AngularAcceleration = -alpha_turn;
 800969c:	ed8a 9a00 	vstr	s18, [sl]
			if(TargetAngularV > 0)
 80096a0:	ed95 7a00 	vldr	s14, [r5]
 80096a4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80096a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ac:	dc63      	bgt.n	8009776 <SlalomLeft+0x276>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 80096ae:	60be      	str	r6, [r7, #8]
	while( start_angle - ang3 < Angle)
 80096b0:	ed93 7a00 	vldr	s14, [r3]
 80096b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096bc:	dcee      	bgt.n	800969c <SlalomLeft+0x19c>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80096be:	ed9f 8a56 	vldr	s16, [pc, #344]	; 8009818 <SlalomLeft+0x318>
	AngularLeapsity = 0;
	TargetAngularV = 0;
	Calc = SearchOrFast;
 80096c2:	4b56      	ldr	r3, [pc, #344]	; (800981c <SlalomLeft+0x31c>)
	AngularAcceleration = 0;
 80096c4:	ed8a 8a00 	vstr	s16, [sl]
 80096c8:	ee79 7aa9 	vadd.f32	s15, s19, s19
	TargetAngularV = 0;
 80096cc:	ed85 8a00 	vstr	s16, [r5]
	Calc = SearchOrFast;
 80096d0:	4f53      	ldr	r7, [pc, #332]	; (8009820 <SlalomLeft+0x320>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	603b      	str	r3, [r7, #0]
 80096d6:	ee17 0a90 	vmov	r0, s15
 80096da:	f7fe fe6d 	bl	80083b8 <__aeabi_f2d>
 80096de:	a342      	add	r3, pc, #264	; (adr r3, 80097e8 <SlalomLeft+0x2e8>)
 80096e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e4:	f7fe ffea 	bl	80086bc <__aeabi_ddiv>
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80096e8:	f8d4 b000 	ldr.w	fp, [r4]
 80096ec:	f8d4 a004 	ldr.w	sl, [r4, #4]
 80096f0:	4680      	mov	r8, r0
 80096f2:	eb0b 000a 	add.w	r0, fp, sl
 80096f6:	4689      	mov	r9, r1
 80096f8:	f7fe fe4c 	bl	8008394 <__aeabi_i2d>
 80096fc:	4602      	mov	r2, r0
 80096fe:	460b      	mov	r3, r1
 8009700:	4640      	mov	r0, r8
 8009702:	4649      	mov	r1, r9
 8009704:	f7fe fcfa 	bl	80080fc <__adddf3>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 8009708:	f8df a104 	ldr.w	sl, [pc, #260]	; 8009810 <SlalomLeft+0x310>
 800970c:	4680      	mov	r8, r0
 800970e:	4689      	mov	r9, r1
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009710:	e005      	b.n	800971e <SlalomLeft+0x21e>
			TargetAngularV = 0;
 8009712:	ed85 8a00 	vstr	s16, [r5]
			TargetVelocity[BODY] = v_turn;
 8009716:	f8ca 6008 	str.w	r6, [sl, #8]
			//printf("2\r\n");
			if(Calc == 0)
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	b30b      	cbz	r3, 8009762 <SlalomLeft+0x262>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800971e:	6820      	ldr	r0, [r4, #0]
 8009720:	6863      	ldr	r3, [r4, #4]
 8009722:	4418      	add	r0, r3
 8009724:	f7fe fe36 	bl	8008394 <__aeabi_i2d>
 8009728:	4642      	mov	r2, r8
 800972a:	464b      	mov	r3, r9
 800972c:	f7ff f90e 	bl	800894c <__aeabi_dcmplt>
 8009730:	2800      	cmp	r0, #0
 8009732:	d1ee      	bne.n	8009712 <SlalomLeft+0x212>
				//UpdateWalkMap();
				//
				Calc = 1;
			}
	}
	TargetAngle += -90*M_PI/180;
 8009734:	4d3b      	ldr	r5, [pc, #236]	; (8009824 <SlalomLeft+0x324>)
 8009736:	6828      	ldr	r0, [r5, #0]
 8009738:	f7fe fe3e 	bl	80083b8 <__aeabi_f2d>
 800973c:	a32c      	add	r3, pc, #176	; (adr r3, 80097f0 <SlalomLeft+0x2f0>)
 800973e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009742:	f7fe fcd9 	bl	80080f8 <__aeabi_dsub>
 8009746:	f7ff f987 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800974a:	4a37      	ldr	r2, [pc, #220]	; (8009828 <SlalomLeft+0x328>)
	TargetAngle += -90*M_PI/180;
 800974c:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800974e:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009752:	68a3      	ldr	r3, [r4, #8]
 8009754:	6890      	ldr	r0, [r2, #8]
 8009756:	6891      	ldr	r1, [r2, #8]
 8009758:	1a1b      	subs	r3, r3, r0
 800975a:	440b      	add	r3, r1
 800975c:	6093      	str	r3, [r2, #8]
}
 800975e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				wall_set();//
 8009762:	f000 fe59 	bl	800a418 <wall_set>
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009766:	2107      	movs	r1, #7
 8009768:	4608      	mov	r0, r1
 800976a:	2201      	movs	r2, #1
 800976c:	f000 ff00 	bl	800a570 <make_map>
				Calc = 1;
 8009770:	2301      	movs	r3, #1
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	e7d3      	b.n	800971e <SlalomLeft+0x21e>
				TargetAngularV = 0;
 8009776:	2300      	movs	r3, #0
 8009778:	602b      	str	r3, [r5, #0]
				break;
 800977a:	e7a0      	b.n	80096be <SlalomLeft+0x1be>
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 800977c:	4b2b      	ldr	r3, [pc, #172]	; (800982c <SlalomLeft+0x32c>)
 800977e:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 800983c <SlalomLeft+0x33c>
 8009782:	ed93 7a00 	vldr	s14, [r3]
 8009786:	ed93 6a03 	vldr	s12, [r3, #12]
 800978a:	f8dc 1000 	ldr.w	r1, [ip]
 800978e:	4d1f      	ldr	r5, [pc, #124]	; (800980c <SlalomLeft+0x30c>)
 8009790:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8009838 <SlalomLeft+0x338>
 8009794:	eddf 7a26 	vldr	s15, [pc, #152]	; 8009830 <SlalomLeft+0x330>
 8009798:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009834 <SlalomLeft+0x334>
			TargetVelocity[BODY] = v_turn;
 800979c:	481c      	ldr	r0, [pc, #112]	; (8009810 <SlalomLeft+0x310>)
			TargetAngularV = 0;
 800979e:	2300      	movs	r3, #0
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80097a0:	2200      	movs	r2, #0
 80097a2:	e005      	b.n	80097b0 <SlalomLeft+0x2b0>
			TargetAngularV = 0;
 80097a4:	602b      	str	r3, [r5, #0]
			AngularLeapsity = 0;
 80097a6:	4619      	mov	r1, r3
			AngularAcceleration = 0;
 80097a8:	f8ca 3000 	str.w	r3, [sl]
 80097ac:	2201      	movs	r2, #1
			TargetVelocity[BODY] = v_turn;
 80097ae:	6086      	str	r6, [r0, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80097b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b8:	d4f4      	bmi.n	80097a4 <SlalomLeft+0x2a4>
 80097ba:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80097be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097c2:	d4ef      	bmi.n	80097a4 <SlalomLeft+0x2a4>
 80097c4:	2a00      	cmp	r2, #0
 80097c6:	f43f af25 	beq.w	8009614 <SlalomLeft+0x114>
 80097ca:	f8cc 1000 	str.w	r1, [ip]
 80097ce:	e721      	b.n	8009614 <SlalomLeft+0x114>
 80097d0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800983c <SlalomLeft+0x33c>
 80097d4:	4d0d      	ldr	r5, [pc, #52]	; (800980c <SlalomLeft+0x30c>)
 80097d6:	f8df a060 	ldr.w	sl, [pc, #96]	; 8009838 <SlalomLeft+0x338>
 80097da:	e71b      	b.n	8009614 <SlalomLeft+0x114>
 80097dc:	f3af 8000 	nop.w
 80097e0:	54442d18 	.word	0x54442d18
 80097e4:	400921fb 	.word	0x400921fb
 80097e8:	23ca2666 	.word	0x23ca2666
 80097ec:	3f509268 	.word	0x3f509268
 80097f0:	54442d18 	.word	0x54442d18
 80097f4:	3ff921fb 	.word	0x3ff921fb
 80097f8:	200018c0 	.word	0x200018c0
 80097fc:	200017e4 	.word	0x200017e4
 8009800:	20000000 	.word	0x20000000
 8009804:	200017cc 	.word	0x200017cc
 8009808:	40668000 	.word	0x40668000
 800980c:	200017a8 	.word	0x200017a8
 8009810:	20001798 	.word	0x20001798
 8009814:	20000228 	.word	0x20000228
 8009818:	00000000 	.word	0x00000000
 800981c:	20001a38 	.word	0x20001a38
 8009820:	20001a3c 	.word	0x20001a3c
 8009824:	200017c4 	.word	0x200017c4
 8009828:	20001800 	.word	0x20001800
 800982c:	2000180c 	.word	0x2000180c
 8009830:	43480000 	.word	0x43480000
 8009834:	437a0000 	.word	0x437a0000
 8009838:	2000022c 	.word	0x2000022c
 800983c:	20000230 	.word	0x20000230

08009840 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
//	Pos.Act = accel;
//	ControlWall();
	TargetAngularV = 0;
 8009840:	4a39      	ldr	r2, [pc, #228]	; (8009928 <Accel+0xe8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
	//printf("%f,%f,%f\r\n",additional_speed,explore_speed,CurrentVelocity[BODY]);
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009842:	eddf 7a3a 	vldr	s15, [pc, #232]	; 800992c <Accel+0xec>
{
 8009846:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	TargetAngularV = 0;
 800984a:	2100      	movs	r1, #0
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800984c:	4b38      	ldr	r3, [pc, #224]	; (8009930 <Accel+0xf0>)
	TargetAngularV = 0;
 800984e:	6011      	str	r1, [r2, #0]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 8009850:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009854:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 8009940 <Accel+0x100>
 8009858:	4d36      	ldr	r5, [pc, #216]	; (8009934 <Accel+0xf4>)
 800985a:	4e37      	ldr	r6, [pc, #220]	; (8009938 <Accel+0xf8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800985c:	ee70 0ac7 	vsub.f32	s1, s1, s14
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009860:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009864:	ee60 7aa7 	vmul.f32	s15, s1, s15
//	WallWarn();
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009868:	ee10 0a10 	vmov	r0, s0
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800986c:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8009870:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8009874:	ed8b 7a00 	vstr	s14, [fp]
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009878:	f7fe fd9e 	bl	80083b8 <__aeabi_f2d>
 800987c:	a326      	add	r3, pc, #152	; (adr r3, 8009918 <Accel+0xd8>)
 800987e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009882:	f7fe ff1b 	bl	80086bc <__aeabi_ddiv>
 8009886:	f7ff f89f 	bl	80089c8 <__aeabi_d2iz>
 800988a:	4604      	mov	r4, r0
	//45mm90mm15000
	//90mm060000
	//printf("");
	_Bool wall_cut = false;
	//ChangeLED(1);
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800988c:	e020      	b.n	80098d0 <Accel+0x90>
	{
		//printf("%d, %d, %d, %f, %f, %d, %f, %f, %d, %f, %f\r\n", TotalPulse[BODY], target_pulse, KeepPulse[BODY], TargetVelocity[BODY], Acceleration, VelocityLeftOut ,TargetVelocity[LEFT], CurrentVelocity[LEFT], Pid[L_VELO_PID].out, Pid[L_VELO_PID].KP,Pid[L_VELO_PID].KI);
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800988e:	f7fe fd81 	bl	8008394 <__aeabi_i2d>
 8009892:	a323      	add	r3, pc, #140	; (adr r3, 8009920 <Accel+0xe0>)
 8009894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009898:	f7fe fde6 	bl	8008468 <__aeabi_dmul>
 800989c:	f8d5 a008 	ldr.w	sl, [r5, #8]
 80098a0:	68b7      	ldr	r7, [r6, #8]
 80098a2:	4680      	mov	r8, r0
 80098a4:	4650      	mov	r0, sl
 80098a6:	4689      	mov	r9, r1
 80098a8:	f7fe fd74 	bl	8008394 <__aeabi_i2d>
 80098ac:	4602      	mov	r2, r0
 80098ae:	460b      	mov	r3, r1
 80098b0:	4640      	mov	r0, r8
 80098b2:	4649      	mov	r1, r9
 80098b4:	f7fe fc22 	bl	80080fc <__adddf3>
 80098b8:	4680      	mov	r8, r0
 80098ba:	4638      	mov	r0, r7
 80098bc:	4689      	mov	r9, r1
 80098be:	f7fe fd69 	bl	8008394 <__aeabi_i2d>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	4640      	mov	r0, r8
 80098c8:	4649      	mov	r1, r9
 80098ca:	f7ff f83f 	bl	800894c <__aeabi_dcmplt>
 80098ce:	b9c8      	cbnz	r0, 8009904 <Accel+0xc4>
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 80098d0:	68ab      	ldr	r3, [r5, #8]
 80098d2:	68b2      	ldr	r2, [r6, #8]
 80098d4:	4423      	add	r3, r4
 80098d6:	4293      	cmp	r3, r2
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 80098d8:	4620      	mov	r0, r4
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 80098da:	dcd8      	bgt.n	800988e <Accel+0x4e>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 80098dc:	2300      	movs	r3, #0
	//
	wall_cut = false;
	ChangeLED(0);
 80098de:	2000      	movs	r0, #0
	Acceleration = 0;
 80098e0:	f8cb 3000 	str.w	r3, [fp]
	ChangeLED(0);
 80098e4:	f003 fe40 	bl	800d568 <ChangeLED>
	KeepPulse[BODY] += target_pulse;
 80098e8:	68ab      	ldr	r3, [r5, #8]
 80098ea:	4423      	add	r3, r4
 80098ec:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 80098ee:	682b      	ldr	r3, [r5, #0]
 80098f0:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80098f4:	1064      	asrs	r4, r4, #1
 80098f6:	4423      	add	r3, r4
 80098f8:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 80098fa:	686b      	ldr	r3, [r5, #4]
 80098fc:	441c      	add	r4, r3
 80098fe:	606c      	str	r4, [r5, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 8009900:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009904:	4b0d      	ldr	r3, [pc, #52]	; (800993c <Accel+0xfc>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d1e1      	bne.n	80098d0 <Accel+0x90>
			updateRealSearch();
 800990c:	f003 fa94 	bl	800ce38 <updateRealSearch>
			Calc = 1;
 8009910:	4a0a      	ldr	r2, [pc, #40]	; (800993c <Accel+0xfc>)
 8009912:	2301      	movs	r3, #1
 8009914:	6013      	str	r3, [r2, #0]
 8009916:	e7db      	b.n	80098d0 <Accel+0x90>
 8009918:	23ca2666 	.word	0x23ca2666
 800991c:	3f509268 	.word	0x3f509268
 8009920:	9999999a 	.word	0x9999999a
 8009924:	3fe99999 	.word	0x3fe99999
 8009928:	200017a8 	.word	0x200017a8
 800992c:	3a83126f 	.word	0x3a83126f
 8009930:	200017d8 	.word	0x200017d8
 8009934:	20001800 	.word	0x20001800
 8009938:	200017cc 	.word	0x200017cc
 800993c:	20001a3c 	.word	0x20001a3c
 8009940:	20000224 	.word	0x20000224
 8009944:	00000000 	.word	0x00000000

08009948 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 8009948:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
//	Pos.Act = decel;
	float down_speed=0;
	down_speed = CurrentVelocity[BODY] - end_speed;
 800994c:	4b4e      	ldr	r3, [pc, #312]	; (8009a88 <Decel+0x140>)
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800994e:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8009a8c <Decel+0x144>
	down_speed = CurrentVelocity[BODY] - end_speed;
 8009952:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009956:	4b4e      	ldr	r3, [pc, #312]	; (8009a90 <Decel+0x148>)
 8009958:	4d4e      	ldr	r5, [pc, #312]	; (8009a94 <Decel+0x14c>)
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800995a:	4e4f      	ldr	r6, [pc, #316]	; (8009a98 <Decel+0x150>)
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800995c:	f8df a150 	ldr.w	sl, [pc, #336]	; 8009ab0 <Decel+0x168>
	down_speed = CurrentVelocity[BODY] - end_speed;
 8009960:	ee77 0a60 	vsub.f32	s1, s14, s1
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009964:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009968:	ee60 7aa7 	vmul.f32	s15, s1, s15
{
 800996c:	ed2d 8b04 	vpush	{d8-d9}
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009970:	ee67 7aa0 	vmul.f32	s15, s15, s1
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009974:	ee10 0a10 	vmov	r0, s0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009978:	ee87 7a80 	vdiv.f32	s14, s15, s0
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800997c:	eddf 8a47 	vldr	s17, [pc, #284]	; 8009a9c <Decel+0x154>
		if(TargetVelocity[BODY] <= 0)
 8009980:	ed9f 9a47 	vldr	s18, [pc, #284]	; 8009aa0 <Decel+0x158>
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009984:	eef1 7a47 	vneg.f32	s15, s14
 8009988:	edc3 7a00 	vstr	s15, [r3]
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800998c:	f7fe fd14 	bl	80083b8 <__aeabi_f2d>
 8009990:	a339      	add	r3, pc, #228	; (adr r3, 8009a78 <Decel+0x130>)
 8009992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009996:	f7fe fe91 	bl	80086bc <__aeabi_ddiv>
 800999a:	f7ff f815 	bl	80089c8 <__aeabi_d2iz>
 800999e:	4607      	mov	r7, r0
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 80099a0:	4b40      	ldr	r3, [pc, #256]	; (8009aa4 <Decel+0x15c>)
 80099a2:	ed93 8a03 	vldr	s16, [r3, #12]
 80099a6:	edd3 7a00 	vldr	s15, [r3]
 80099aa:	ee38 8a27 	vadd.f32	s16, s16, s15
 80099ae:	e02c      	b.n	8009a0a <Decel+0xc2>
 80099b0:	68ab      	ldr	r3, [r5, #8]
 80099b2:	68b2      	ldr	r2, [r6, #8]
 80099b4:	443b      	add	r3, r7
 80099b6:	4293      	cmp	r3, r2
 80099b8:	dd2d      	ble.n	8009a16 <Decel+0xce>
		if(TargetVelocity[BODY] <= 0)
 80099ba:	edda 7a02 	vldr	s15, [sl, #8]
 80099be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80099c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c6:	d93f      	bls.n	8009a48 <Decel+0x100>
			Acceleration = 0;
			TargetAngularV = 0;
			AngularAcceleration = 0;
			break;
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 80099c8:	f7fe fce4 	bl	8008394 <__aeabi_i2d>
 80099cc:	a32c      	add	r3, pc, #176	; (adr r3, 8009a80 <Decel+0x138>)
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	f7fe fd49 	bl	8008468 <__aeabi_dmul>
 80099d6:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80099da:	68b4      	ldr	r4, [r6, #8]
 80099dc:	4680      	mov	r8, r0
 80099de:	4658      	mov	r0, fp
 80099e0:	4689      	mov	r9, r1
 80099e2:	f7fe fcd7 	bl	8008394 <__aeabi_i2d>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	4640      	mov	r0, r8
 80099ec:	4649      	mov	r1, r9
 80099ee:	f7fe fb85 	bl	80080fc <__adddf3>
 80099f2:	4680      	mov	r8, r0
 80099f4:	4620      	mov	r0, r4
 80099f6:	4689      	mov	r9, r1
 80099f8:	f7fe fccc 	bl	8008394 <__aeabi_i2d>
 80099fc:	4602      	mov	r2, r0
 80099fe:	460b      	mov	r3, r1
 8009a00:	4640      	mov	r0, r8
 8009a02:	4649      	mov	r1, r9
 8009a04:	f7fe ffa2 	bl	800894c <__aeabi_dcmplt>
 8009a08:	bb70      	cbnz	r0, 8009a68 <Decel+0x120>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009a0a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 8009a12:	4638      	mov	r0, r7
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009a14:	d4cc      	bmi.n	80099b0 <Decel+0x68>
 8009a16:	463c      	mov	r4, r7

		}


	}
	ChangeLED(6);
 8009a18:	2006      	movs	r0, #6
 8009a1a:	f003 fda5 	bl	800d568 <ChangeLED>
	WaitStopAndReset();
 8009a1e:	f7ff f9f7 	bl	8008e10 <WaitStopAndReset>
	ChangeLED(5);
 8009a22:	2005      	movs	r0, #5
 8009a24:	f003 fda0 	bl	800d568 <ChangeLED>
	KeepPulse[BODY] += target_pulse;
 8009a28:	68ab      	ldr	r3, [r5, #8]
 8009a2a:	4423      	add	r3, r4
 8009a2c:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009a2e:	682b      	ldr	r3, [r5, #0]
 8009a30:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8009a34:	1064      	asrs	r4, r4, #1
 8009a36:	4423      	add	r3, r4
	KeepPulse[RIGHT] += target_pulse/2;


}
 8009a38:	ecbd 8b04 	vpop	{d8-d9}
	KeepPulse[LEFT] += target_pulse/2;
 8009a3c:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009a3e:	686b      	ldr	r3, [r5, #4]
 8009a40:	441c      	add	r4, r3
 8009a42:	606c      	str	r4, [r5, #4]
}
 8009a44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ChangeLED(7);
 8009a48:	2007      	movs	r0, #7
 8009a4a:	f003 fd8d 	bl	800d568 <ChangeLED>
			TargetAngularV = 0;
 8009a4e:	4a16      	ldr	r2, [pc, #88]	; (8009aa8 <Decel+0x160>)
			AngularAcceleration = 0;
 8009a50:	4b16      	ldr	r3, [pc, #88]	; (8009aac <Decel+0x164>)
			Acceleration = 0;
 8009a52:	490f      	ldr	r1, [pc, #60]	; (8009a90 <Decel+0x148>)
			TargetVelocity[BODY] = 0;
 8009a54:	ed8a 9a02 	vstr	s18, [sl, #8]
 8009a58:	463c      	mov	r4, r7
			Acceleration = 0;
 8009a5a:	ed81 9a00 	vstr	s18, [r1]
			TargetAngularV = 0;
 8009a5e:	ed82 9a00 	vstr	s18, [r2]
			AngularAcceleration = 0;
 8009a62:	ed83 9a00 	vstr	s18, [r3]
			break;
 8009a66:	e7d7      	b.n	8009a18 <Decel+0xd0>
			PIDChangeFlag( A_VELO_PID , 1);
 8009a68:	2101      	movs	r1, #1
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	f004 f9a6 	bl	800ddbc <PIDChangeFlag>
 8009a70:	e796      	b.n	80099a0 <Decel+0x58>
 8009a72:	bf00      	nop
 8009a74:	f3af 8000 	nop.w
 8009a78:	23ca2666 	.word	0x23ca2666
 8009a7c:	3f509268 	.word	0x3f509268
 8009a80:	cccccccd 	.word	0xcccccccd
 8009a84:	3fe4cccc 	.word	0x3fe4cccc
 8009a88:	200017d8 	.word	0x200017d8
 8009a8c:	3a83126f 	.word	0x3a83126f
 8009a90:	20000224 	.word	0x20000224
 8009a94:	20001800 	.word	0x20001800
 8009a98:	200017cc 	.word	0x200017cc
 8009a9c:	456d8000 	.word	0x456d8000
 8009aa0:	00000000 	.word	0x00000000
 8009aa4:	2000180c 	.word	0x2000180c
 8009aa8:	200017a8 	.word	0x200017a8
 8009aac:	2000022c 	.word	0x2000022c
 8009ab0:	20001798 	.word	0x20001798
 8009ab4:	00000000 	.word	0x00000000

08009ab8 <GoStraight>:
	Pid[wall_ctrl].flag = 0;
	TargetAngularV = 0;
	return 45;
}
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 8009ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009abc:	ed2d 8b04 	vpush	{d8-d9}
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009ac0:	ee70 7a00 	vadd.f32	s15, s0, s0
{
 8009ac4:	b083      	sub	sp, #12
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009ac6:	ee17 0a90 	vmov	r0, s15
{
 8009aca:	eef0 8a41 	vmov.f32	s17, s2
 8009ace:	eeb0 8a40 	vmov.f32	s16, s0
 8009ad2:	eeb0 9a60 	vmov.f32	s18, s1
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009ad6:	f7fe fc6f 	bl	80083b8 <__aeabi_f2d>
 8009ada:	a358      	add	r3, pc, #352	; (adr r3, 8009c3c <GoStraight+0x184>)
 8009adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae0:	f7fe fdec 	bl	80086bc <__aeabi_ddiv>
 8009ae4:	f7fe ff70 	bl	80089c8 <__aeabi_d2iz>

	if(accel != 0) //
 8009ae8:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009aec:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8009af0:	105b      	asrs	r3, r3, #1
 8009af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009af6:	4683      	mov	fp, r0
 8009af8:	9301      	str	r3, [sp, #4]
	if(accel != 0) //
 8009afa:	d177      	bne.n	8009bec <GoStraight+0x134>
 8009afc:	4c4a      	ldr	r4, [pc, #296]	; (8009c28 <GoStraight+0x170>)
 8009afe:	4d4b      	ldr	r5, [pc, #300]	; (8009c2c <GoStraight+0x174>)
//		Pos.Act = straight;
//		WallSafe();
//		ControlWall();
//		Calc = SearchOrFast;
		_Bool wall_cut=false;
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009b00:	68a3      	ldr	r3, [r4, #8]
 8009b02:	68aa      	ldr	r2, [r5, #8]
 8009b04:	445b      	add	r3, fp
 8009b06:	4293      	cmp	r3, r2
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009b08:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009b0a:	dd55      	ble.n	8009bb8 <GoStraight+0x100>
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009b0c:	f7fe fc42 	bl	8008394 <__aeabi_i2d>
 8009b10:	68a6      	ldr	r6, [r4, #8]
 8009b12:	4681      	mov	r9, r0
 8009b14:	4630      	mov	r0, r6
 8009b16:	468a      	mov	sl, r1
 8009b18:	f7fe fc3c 	bl	8008394 <__aeabi_i2d>
 8009b1c:	a33e      	add	r3, pc, #248	; (adr r3, 8009c18 <GoStraight+0x160>)
 8009b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b22:	4606      	mov	r6, r0
 8009b24:	460f      	mov	r7, r1
 8009b26:	4648      	mov	r0, r9
 8009b28:	4651      	mov	r1, sl
 8009b2a:	f7fe fc9d 	bl	8008468 <__aeabi_dmul>
 8009b2e:	4602      	mov	r2, r0
 8009b30:	460b      	mov	r3, r1
 8009b32:	4630      	mov	r0, r6
 8009b34:	4639      	mov	r1, r7
 8009b36:	f7fe fae1 	bl	80080fc <__adddf3>
 8009b3a:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009b3e:	4606      	mov	r6, r0
 8009b40:	4640      	mov	r0, r8
 8009b42:	460f      	mov	r7, r1
 8009b44:	f7fe fc26 	bl	8008394 <__aeabi_i2d>
 8009b48:	4602      	mov	r2, r0
 8009b4a:	460b      	mov	r3, r1
 8009b4c:	4630      	mov	r0, r6
 8009b4e:	4639      	mov	r1, r7
 8009b50:	f7fe fefc 	bl	800894c <__aeabi_dcmplt>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d144      	bne.n	8009be2 <GoStraight+0x12a>
//				PIDChangeFlag(D_WALL_PID, 0);
				PIDChangeFlag( A_VELO_PID , 1);
				//TotalPulseKeepPulse
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009b58:	68a0      	ldr	r0, [r4, #8]
 8009b5a:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009b5e:	f7fe fc19 	bl	8008394 <__aeabi_i2d>
 8009b62:	a32f      	add	r3, pc, #188	; (adr r3, 8009c20 <GoStraight+0x168>)
 8009b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b68:	4606      	mov	r6, r0
 8009b6a:	460f      	mov	r7, r1
 8009b6c:	4648      	mov	r0, r9
 8009b6e:	4651      	mov	r1, sl
 8009b70:	f7fe fc7a 	bl	8008468 <__aeabi_dmul>
 8009b74:	4602      	mov	r2, r0
 8009b76:	460b      	mov	r3, r1
 8009b78:	4630      	mov	r0, r6
 8009b7a:	4639      	mov	r1, r7
 8009b7c:	f7fe fabe 	bl	80080fc <__adddf3>
 8009b80:	4606      	mov	r6, r0
 8009b82:	4640      	mov	r0, r8
 8009b84:	460f      	mov	r7, r1
 8009b86:	f7fe fc05 	bl	8008394 <__aeabi_i2d>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	460b      	mov	r3, r1
 8009b8e:	4630      	mov	r0, r6
 8009b90:	4639      	mov	r1, r7
 8009b92:	f7fe fedb 	bl	800894c <__aeabi_dcmplt>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d0b2      	beq.n	8009b00 <GoStraight+0x48>
 8009b9a:	4b25      	ldr	r3, [pc, #148]	; (8009c30 <GoStraight+0x178>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1ae      	bne.n	8009b00 <GoStraight+0x48>
			{
//				wall_set();//
//				//
//				make_map(Pos.TargetX, Pos.TargetY, 0x01);
				updateRealSearch();
 8009ba2:	f003 f949 	bl	800ce38 <updateRealSearch>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009ba6:	4a22      	ldr	r2, [pc, #136]	; (8009c30 <GoStraight+0x178>)
 8009ba8:	2301      	movs	r3, #1
 8009baa:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009bac:	68a3      	ldr	r3, [r4, #8]
 8009bae:	68aa      	ldr	r2, [r5, #8]
 8009bb0:	445b      	add	r3, fp
 8009bb2:	4293      	cmp	r3, r2
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009bb4:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009bb6:	dca9      	bgt.n	8009b0c <GoStraight+0x54>
	//		}
		}
		wall_cut = false;

	}
	ChangeLED(0);
 8009bb8:	2000      	movs	r0, #0
 8009bba:	f003 fcd5 	bl	800d568 <ChangeLED>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 8009bbe:	4b1d      	ldr	r3, [pc, #116]	; (8009c34 <GoStraight+0x17c>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 8009bc4:	68a3      	ldr	r3, [r4, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009bc6:	9a01      	ldr	r2, [sp, #4]
	KeepPulse[BODY] += target_pulse;
 8009bc8:	445b      	add	r3, fp
 8009bca:	60a3      	str	r3, [r4, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009bcc:	6823      	ldr	r3, [r4, #0]
 8009bce:	4413      	add	r3, r2
 8009bd0:	6023      	str	r3, [r4, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009bd2:	6863      	ldr	r3, [r4, #4]
 8009bd4:	4413      	add	r3, r2
 8009bd6:	6063      	str	r3, [r4, #4]

	//U

	//

}
 8009bd8:	b003      	add	sp, #12
 8009bda:	ecbd 8b04 	vpop	{d8-d9}
 8009bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				PIDChangeFlag( A_VELO_PID , 1);
 8009be2:	2101      	movs	r1, #1
 8009be4:	2000      	movs	r0, #0
 8009be6:	f004 f8e9 	bl	800ddbc <PIDChangeFlag>
 8009bea:	e7b5      	b.n	8009b58 <GoStraight+0xa0>
	Pos.WallSaf = wall_warn;
 8009bec:	4b12      	ldr	r3, [pc, #72]	; (8009c38 <GoStraight+0x180>)
 8009bee:	4c0e      	ldr	r4, [pc, #56]	; (8009c28 <GoStraight+0x170>)
 8009bf0:	4d0e      	ldr	r5, [pc, #56]	; (8009c2c <GoStraight+0x174>)
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 8009bf2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
	Pos.WallSaf = wall_warn;
 8009bf6:	2201      	movs	r2, #1
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 8009bf8:	ee78 0a89 	vadd.f32	s1, s17, s18
 8009bfc:	ee28 0a00 	vmul.f32	s0, s16, s0
	Pos.WallSaf = wall_warn;
 8009c00:	71da      	strb	r2, [r3, #7]
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 8009c02:	f7ff fe1d 	bl	8009840 <Accel>
 8009c06:	9901      	ldr	r1, [sp, #4]
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 8009c08:	68a3      	ldr	r3, [r4, #8]
 8009c0a:	68aa      	ldr	r2, [r5, #8]
 8009c0c:	440b      	add	r3, r1
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	dcfa      	bgt.n	8009c08 <GoStraight+0x150>
 8009c12:	e7d1      	b.n	8009bb8 <GoStraight+0x100>
 8009c14:	f3af 8000 	nop.w
 8009c18:	9999999a 	.word	0x9999999a
 8009c1c:	3fd99999 	.word	0x3fd99999
 8009c20:	9999999a 	.word	0x9999999a
 8009c24:	3fe99999 	.word	0x3fe99999
 8009c28:	20001800 	.word	0x20001800
 8009c2c:	200017cc 	.word	0x200017cc
 8009c30:	20001a3c 	.word	0x20001a3c
 8009c34:	20000224 	.word	0x20000224
 8009c38:	20000000 	.word	0x20000000
 8009c3c:	23ca2666 	.word	0x23ca2666
 8009c40:	3f509268 	.word	0x3f509268

08009c44 <TurnRight>:
void TurnRight(char mode)
{
	//

	switch( mode )
 8009c44:	2853      	cmp	r0, #83	; 0x53
 8009c46:	d027      	beq.n	8009c98 <TurnRight+0x54>
 8009c48:	2854      	cmp	r0, #84	; 0x54
 8009c4a:	d124      	bne.n	8009c96 <TurnRight+0x52>
{
 8009c4c:	b508      	push	{r3, lr}
	{
	case 'T' :

		Decel(45, 0);
 8009c4e:	eddf 0a13 	vldr	s1, [pc, #76]	; 8009c9c <TurnRight+0x58>
 8009c52:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8009ca0 <TurnRight+0x5c>
 8009c56:	f7ff fe77 	bl	8009948 <Decel>
		//AjustCenter();
		EmitterOFF();
 8009c5a:	f003 fc77 	bl	800d54c <EmitterOFF>
		PIDChangeFlag(A_VELO_PID, 0);
 8009c5e:	2100      	movs	r1, #0
 8009c60:	4608      	mov	r0, r1
 8009c62:	f004 f8ab 	bl	800ddbc <PIDChangeFlag>
		Rotate( 90 , 2*M_PI);//1.5
 8009c66:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8009ca4 <TurnRight+0x60>
 8009c6a:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8009ca8 <TurnRight+0x64>
 8009c6e:	f7ff f90f 	bl	8008e90 <Rotate>
		//RotateTest(90);

//		float acc = AjustCenter();
		EmitterON();
 8009c72:	f003 fc5d 	bl	800d530 <EmitterON>

//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		HAL_Delay(100);
 8009c76:	2064      	movs	r0, #100	; 0x64
 8009c78:	f004 fa56 	bl	800e128 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	2000      	movs	r0, #0
 8009c80:	f004 f89c 	bl	800ddbc <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 8009c84:	4b09      	ldr	r3, [pc, #36]	; (8009cac <TurnRight+0x68>)
 8009c86:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8009ca0 <TurnRight+0x5c>
 8009c8a:	edd3 0a00 	vldr	s1, [r3]
	default :
		break;
	}


}
 8009c8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Accel(45, ExploreVelocity);
 8009c92:	f7ff bdd5 	b.w	8009840 <Accel>
 8009c96:	4770      	bx	lr
		SlalomRight();
 8009c98:	f7ff ba82 	b.w	80091a0 <SlalomRight>
 8009c9c:	00000000 	.word	0x00000000
 8009ca0:	42340000 	.word	0x42340000
 8009ca4:	40c90fdb 	.word	0x40c90fdb
 8009ca8:	42b40000 	.word	0x42b40000
 8009cac:	200018c0 	.word	0x200018c0

08009cb0 <TurnLeft>:
	//
	//
	//
	//

	switch( mode )
 8009cb0:	2853      	cmp	r0, #83	; 0x53
 8009cb2:	d02a      	beq.n	8009d0a <TurnLeft+0x5a>
 8009cb4:	2854      	cmp	r0, #84	; 0x54
 8009cb6:	d127      	bne.n	8009d08 <TurnLeft+0x58>
{
 8009cb8:	b508      	push	{r3, lr}
	{
	case 'T' :
		//
		Decel(45, 0);
 8009cba:	eddf 0a15 	vldr	s1, [pc, #84]	; 8009d10 <TurnLeft+0x60>
 8009cbe:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8009d14 <TurnLeft+0x64>
 8009cc2:	f7ff fe41 	bl	8009948 <Decel>
		//AjustCenter();
		EmitterOFF();
 8009cc6:	f003 fc41 	bl	800d54c <EmitterOFF>
		PIDChangeFlag(A_VELO_PID, 0);
 8009cca:	2100      	movs	r1, #0
 8009ccc:	4608      	mov	r0, r1
 8009cce:	f004 f875 	bl	800ddbc <PIDChangeFlag>
		Rotate( 90 , -2*M_PI);//-1.5
 8009cd2:	eddf 0a11 	vldr	s1, [pc, #68]	; 8009d18 <TurnLeft+0x68>
 8009cd6:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8009d1c <TurnLeft+0x6c>
 8009cda:	f7ff f8d9 	bl	8008e90 <Rotate>
		//RotateTest(-90);
//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		EmitterON();
 8009cde:	f003 fc27 	bl	800d530 <EmitterON>
		HAL_Delay(100);
 8009ce2:	2064      	movs	r0, #100	; 0x64
 8009ce4:	f004 fa20 	bl	800e128 <HAL_Delay>
//		float acc = AjustCenter();
		HAL_Delay(100);
 8009ce8:	2064      	movs	r0, #100	; 0x64
 8009cea:	f004 fa1d 	bl	800e128 <HAL_Delay>

		PIDChangeFlag( A_VELO_PID , 1);
 8009cee:	2101      	movs	r1, #1
 8009cf0:	2000      	movs	r0, #0
 8009cf2:	f004 f863 	bl	800ddbc <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 8009cf6:	4b0a      	ldr	r3, [pc, #40]	; (8009d20 <TurnLeft+0x70>)
 8009cf8:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8009d14 <TurnLeft+0x64>
 8009cfc:	edd3 0a00 	vldr	s1, [r3]
		break;
	default :
		break;
	}

}
 8009d00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Accel(45, ExploreVelocity);
 8009d04:	f7ff bd9c 	b.w	8009840 <Accel>
 8009d08:	4770      	bx	lr
		SlalomLeft();
 8009d0a:	f7ff bbf9 	b.w	8009500 <SlalomLeft>
 8009d0e:	bf00      	nop
 8009d10:	00000000 	.word	0x00000000
 8009d14:	42340000 	.word	0x42340000
 8009d18:	c0c90fdb 	.word	0xc0c90fdb
 8009d1c:	42b40000 	.word	0x42b40000
 8009d20:	200018c0 	.word	0x200018c0

08009d24 <GoBack>:
void GoBack()
{
 8009d24:	b538      	push	{r3, r4, r5, lr}
 8009d26:	ed2d 8b04 	vpush	{d8-d9}
	//
	Decel(45, 0);
 8009d2a:	ed9f 8a1a 	vldr	s16, [pc, #104]	; 8009d94 <GoBack+0x70>
 8009d2e:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8009d98 <GoBack+0x74>

	Rotate(180, 2*M_PI);// //
	EmitterON();

#else
	Pos.Dir = right;
 8009d32:	4c1a      	ldr	r4, [pc, #104]	; (8009d9c <GoBack+0x78>)
	PIDChangeFlag(A_VELO_PID, 0);
	Rotate(90, 2*M_PI);// //
 8009d34:	ed9f 9a1a 	vldr	s18, [pc, #104]	; 8009da0 <GoBack+0x7c>
 8009d38:	eddf 8a1a 	vldr	s17, [pc, #104]	; 8009da4 <GoBack+0x80>
	Decel(45, 0);
 8009d3c:	eeb0 0a48 	vmov.f32	s0, s16
 8009d40:	f7ff fe02 	bl	8009948 <Decel>
	PIDChangeFlag(A_VELO_PID, 0);
 8009d44:	2100      	movs	r1, #0
 8009d46:	4608      	mov	r0, r1
	Pos.Dir = right;
 8009d48:	2501      	movs	r5, #1
 8009d4a:	7125      	strb	r5, [r4, #4]
	PIDChangeFlag(A_VELO_PID, 0);
 8009d4c:	f004 f836 	bl	800ddbc <PIDChangeFlag>
	Rotate(90, 2*M_PI);// //
 8009d50:	eef0 0a49 	vmov.f32	s1, s18
 8009d54:	eeb0 0a68 	vmov.f32	s0, s17
 8009d58:	f7ff f89a 	bl	8008e90 <Rotate>
	//acc = AjustCenter();
	Pos.Dir = right;
	Rotate(90, 2*M_PI);
 8009d5c:	eef0 0a49 	vmov.f32	s1, s18
 8009d60:	eeb0 0a68 	vmov.f32	s0, s17
	Pos.Dir = right;
 8009d64:	7125      	strb	r5, [r4, #4]
	Rotate(90, 2*M_PI);
 8009d66:	f7ff f893 	bl	8008e90 <Rotate>
	PIDChangeFlag(A_VELO_PID, 1);
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	f004 f825 	bl	800ddbc <PIDChangeFlag>
	Pos.Dir = back;
 8009d72:	2303      	movs	r3, #3
#endif

	//acc = AjustCenter();
//	/Angle = TargetAngle;

	HAL_Delay(200);
 8009d74:	20c8      	movs	r0, #200	; 0xc8
	Pos.Dir = back;
 8009d76:	7123      	strb	r3, [r4, #4]
	HAL_Delay(200);
 8009d78:	f004 f9d6 	bl	800e128 <HAL_Delay>

	Accel(45, ExploreVelocity);
 8009d7c:	eeb0 0a48 	vmov.f32	s0, s16
	//

}
 8009d80:	ecbd 8b04 	vpop	{d8-d9}
	Accel(45, ExploreVelocity);
 8009d84:	4b08      	ldr	r3, [pc, #32]	; (8009da8 <GoBack+0x84>)
 8009d86:	edd3 0a00 	vldr	s1, [r3]
}
 8009d8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Accel(45, ExploreVelocity);
 8009d8e:	f7ff bd57 	b.w	8009840 <Accel>
 8009d92:	bf00      	nop
 8009d94:	42340000 	.word	0x42340000
 8009d98:	00000000 	.word	0x00000000
 8009d9c:	20000000 	.word	0x20000000
 8009da0:	40c90fdb 	.word	0x40c90fdb
 8009da4:	42b40000 	.word	0x42b40000
 8009da8:	200018c0 	.word	0x200018c0

08009dac <SelectAction>:
//}
//
 void SelectAction(char turn_mode)	//
{
	//
	switch(Pos.Dir%4) //
 8009dac:	4b0c      	ldr	r3, [pc, #48]	; (8009de0 <SelectAction+0x34>)
 8009dae:	791b      	ldrb	r3, [r3, #4]
 8009db0:	f003 0303 	and.w	r3, r3, #3
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d011      	beq.n	8009ddc <SelectAction+0x30>
 8009db8:	d304      	bcc.n	8009dc4 <SelectAction+0x18>
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d101      	bne.n	8009dc2 <SelectAction+0x16>
	//
	case left:
		TurnLeft(turn_mode);
		break;
	case back:
		GoBack();	//U
 8009dbe:	f7ff bfb1 	b.w	8009d24 <GoBack>
 8009dc2:	4770      	bx	lr
		GoStraight(90, ExploreVelocity, AddVelocity);
 8009dc4:	4a07      	ldr	r2, [pc, #28]	; (8009de4 <SelectAction+0x38>)
		AddVelocity = 0;
 8009dc6:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8009de8 <SelectAction+0x3c>
 8009dca:	4b08      	ldr	r3, [pc, #32]	; (8009dec <SelectAction+0x40>)
		GoStraight(90, ExploreVelocity, AddVelocity);
 8009dcc:	edd2 0a00 	vldr	s1, [r2]
 8009dd0:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8009df0 <SelectAction+0x44>
		AddVelocity = 0;
 8009dd4:	ed83 1a00 	vstr	s2, [r3]
		GoStraight(90, ExploreVelocity, AddVelocity);
 8009dd8:	f7ff be6e 	b.w	8009ab8 <GoStraight>
		TurnRight(turn_mode);
 8009ddc:	f7ff bf32 	b.w	8009c44 <TurnRight>
 8009de0:	20000000 	.word	0x20000000
 8009de4:	200018c0 	.word	0x200018c0
 8009de8:	00000000 	.word	0x00000000
 8009dec:	200017a4 	.word	0x200017a4
 8009df0:	42b40000 	.word	0x42b40000
 8009df4:	00000000 	.word	0x00000000

08009df8 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 8009df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009dfc:	f8df c2f8 	ldr.w	ip, [pc, #760]	; 800a0f8 <Explore_IT+0x300>
 8009e00:	49a3      	ldr	r1, [pc, #652]	; (800a090 <Explore_IT+0x298>)
 8009e02:	f8dc 4024 	ldr.w	r4, [ip, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e06:	48a3      	ldr	r0, [pc, #652]	; (800a094 <Explore_IT+0x29c>)
	TIM4->CNT = INITIAL_PULSE;

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e08:	eddf 7aa3 	vldr	s15, [pc, #652]	; 800a098 <Explore_IT+0x2a0>
 8009e0c:	4da3      	ldr	r5, [pc, #652]	; (800a09c <Explore_IT+0x2a4>)
//	}


	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009e0e:	4aa4      	ldr	r2, [pc, #656]	; (800a0a0 <Explore_IT+0x2a8>)
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009e10:	4fa4      	ldr	r7, [pc, #656]	; (800a0a4 <Explore_IT+0x2ac>)
    zg_last = zg_law;
	Angle += AngularV * T1;
 8009e12:	4ea5      	ldr	r6, [pc, #660]	; (800a0a8 <Explore_IT+0x2b0>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e14:	f247 532f 	movw	r3, #29999	; 0x752f
 8009e18:	1b1c      	subs	r4, r3, r4
{
 8009e1a:	ed2d 8b02 	vpush	{d8}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e1e:	600c      	str	r4, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 8009e20:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e24:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 8009e28:	6243      	str	r3, [r0, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e2a:	eba3 030c 	sub.w	r3, r3, ip
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e2e:	ee07 3a10 	vmov	s14, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e32:	ee06 4a90 	vmov	s13, r4
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e36:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e3a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e42:	ee66 6aa7 	vmul.f32	s13, s13, s15
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e46:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e4a:	edc5 6a00 	vstr	s13, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e4e:	ed85 7a01 	vstr	s14, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e52:	edd5 7a00 	vldr	s15, [r5]
 8009e56:	ed95 7a01 	vldr	s14, [r5, #4]
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e5a:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e5c:	ee77 7a87 	vadd.f32	s15, s15, s14
	ZGyro = ReadIMU(0x37, 0x38);
 8009e60:	2138      	movs	r1, #56	; 0x38
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e62:	ee67 7a86 	vmul.f32	s15, s15, s12
	ZGyro = ReadIMU(0x37, 0x38);
 8009e66:	2037      	movs	r0, #55	; 0x37
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e68:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009e6c:	f8d2 c000 	ldr.w	ip, [r2]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009e70:	ed9f 8a8e 	vldr	s16, [pc, #568]	; 800a0ac <Explore_IT+0x2b4>
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009e74:	4464      	add	r4, ip
 8009e76:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009e78:	6854      	ldr	r4, [r2, #4]
 8009e7a:	4423      	add	r3, r4
 8009e7c:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009e7e:	6813      	ldr	r3, [r2, #0]
 8009e80:	6854      	ldr	r4, [r2, #4]
 8009e82:	4423      	add	r3, r4
 8009e84:	6093      	str	r3, [r2, #8]
	ZGyro = ReadIMU(0x37, 0x38);
 8009e86:	f003 fa65 	bl	800d354 <ReadIMU>
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009e8a:	4a89      	ldr	r2, [pc, #548]	; (800a0b0 <Explore_IT+0x2b8>)
	ZGyro = ReadIMU(0x37, 0x38);
 8009e8c:	4b89      	ldr	r3, [pc, #548]	; (800a0b4 <Explore_IT+0x2bc>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009e8e:	edd2 7a00 	vldr	s15, [r2]
	ZGyro = ReadIMU(0x37, 0x38);
 8009e92:	ed83 0a00 	vstr	s0, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009e96:	ee30 0a67 	vsub.f32	s0, s0, s15
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009e9a:	6838      	ldr	r0, [r7, #0]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009e9c:	ee20 8a08 	vmul.f32	s16, s0, s16
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009ea0:	f7fe fa8a 	bl	80083b8 <__aeabi_f2d>
 8009ea4:	a374      	add	r3, pc, #464	; (adr r3, 800a078 <Explore_IT+0x280>)
 8009ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eaa:	f7fe fadd 	bl	8008468 <__aeabi_dmul>
 8009eae:	4680      	mov	r8, r0
 8009eb0:	ee18 0a10 	vmov	r0, s16
 8009eb4:	4689      	mov	r9, r1
 8009eb6:	f7fe fa7f 	bl	80083b8 <__aeabi_f2d>
 8009eba:	a371      	add	r3, pc, #452	; (adr r3, 800a080 <Explore_IT+0x288>)
 8009ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec0:	f7fe fad2 	bl	8008468 <__aeabi_dmul>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	460b      	mov	r3, r1
 8009ec8:	4640      	mov	r0, r8
 8009eca:	4649      	mov	r1, r9
 8009ecc:	f7fe f916 	bl	80080fc <__adddf3>
 8009ed0:	f7fe fdc2 	bl	8008a58 <__aeabi_d2f>
 8009ed4:	4b78      	ldr	r3, [pc, #480]	; (800a0b8 <Explore_IT+0x2c0>)
	Angle += AngularV * T1;
 8009ed6:	ed9f 7a79 	vldr	s14, [pc, #484]	; 800a0bc <Explore_IT+0x2c4>
#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
		int ang_out=0;

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009eda:	4a79      	ldr	r2, [pc, #484]	; (800a0c0 <Explore_IT+0x2c8>)
    zg_last = zg_law;
 8009edc:	ed87 8a00 	vstr	s16, [r7]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009ee0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8009ee4:	6018      	str	r0, [r3, #0]
	Angle += AngularV * T1;
 8009ee6:	edd3 6a00 	vldr	s13, [r3]
 8009eea:	edd6 7a00 	vldr	s15, [r6]
		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009eee:	7913      	ldrb	r3, [r2, #4]
	Angle += AngularV * T1;
 8009ef0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009ef4:	edc6 7a00 	vstr	s15, [r6]
		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009ef8:	b123      	cbz	r3, 8009f04 <Explore_IT+0x10c>
 8009efa:	7993      	ldrb	r3, [r2, #6]
 8009efc:	2b06      	cmp	r3, #6
 8009efe:	d001      	beq.n	8009f04 <Explore_IT+0x10c>
 8009f00:	2b03      	cmp	r3, #3
 8009f02:	d113      	bne.n	8009f2c <Explore_IT+0x134>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 8009f04:	4b6f      	ldr	r3, [pc, #444]	; (800a0c4 <Explore_IT+0x2cc>)
 8009f06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f08:	2a01      	cmp	r2, #1
 8009f0a:	d06f      	beq.n	8009fec <Explore_IT+0x1f4>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
				TargetAngularV = (float)ang_out;	//
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 8009f0c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009f0e:	2801      	cmp	r0, #1
 8009f10:	d07d      	beq.n	800a00e <Explore_IT+0x216>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
				TargetAngularV = (float)wall_d*0.001;//0.002 
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 8009f12:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8009f16:	2a01      	cmp	r2, #1
 8009f18:	d04c      	beq.n	8009fb4 <Explore_IT+0x1bc>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
				TargetAngularV = (float)wall_l*0.001;//0.002 

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 8009f1a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8009f1e:	2a01      	cmp	r2, #1
 8009f20:	f000 80a0 	beq.w	800a064 <Explore_IT+0x26c>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
			else if( Pid[F_WALL_PID].flag == 1)
 8009f24:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d07c      	beq.n	800a026 <Explore_IT+0x22e>
 8009f2c:	4b66      	ldr	r3, [pc, #408]	; (800a0c8 <Explore_IT+0x2d0>)
 8009f2e:	4c67      	ldr	r4, [pc, #412]	; (800a0cc <Explore_IT+0x2d4>)

				//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
			}
		}

	TargetVelocity[BODY] += Acceleration;
 8009f30:	4967      	ldr	r1, [pc, #412]	; (800a0d0 <Explore_IT+0x2d8>)
	//AngularAcceleration += AngularLeapsity;
	TargetAngularV += AngularAcceleration;
 8009f32:	4a68      	ldr	r2, [pc, #416]	; (800a0d4 <Explore_IT+0x2dc>)
	TargetVelocity[BODY] += Acceleration;
 8009f34:	ed91 7a00 	vldr	s14, [r1]
 8009f38:	edd4 7a02 	vldr	s15, [r4, #8]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f3c:	eddf 6a66 	vldr	s13, [pc, #408]	; 800a0d8 <Explore_IT+0x2e0>
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f40:	4e66      	ldr	r6, [pc, #408]	; (800a0dc <Explore_IT+0x2e4>)
	TargetVelocity[BODY] += Acceleration;
 8009f42:	ee77 7a87 	vadd.f32	s15, s15, s14
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f46:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	TargetVelocity[BODY] += Acceleration;
 8009f4a:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 8009f4e:	ed92 7a00 	vldr	s14, [r2]
 8009f52:	edd3 7a00 	vldr	s15, [r3]
 8009f56:	ee77 7a87 	vadd.f32	s15, s15, s14
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f5a:	2004      	movs	r0, #4
	TargetAngularV += AngularAcceleration;
 8009f5c:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f60:	edd4 7a02 	vldr	s15, [r4, #8]
 8009f64:	ed93 7a00 	vldr	s14, [r3]
 8009f68:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 8009f6c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8009f70:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 8009f74:	ed93 7a00 	vldr	s14, [r3]
 8009f78:	edd4 7a01 	vldr	s15, [r4, #4]
 8009f7c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009f80:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f84:	ed94 0a00 	vldr	s0, [r4]
 8009f88:	edd5 0a00 	vldr	s1, [r5]
 8009f8c:	f003 ff2c 	bl	800dde8 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009f90:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f94:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009f96:	edd5 0a01 	vldr	s1, [r5, #4]
 8009f9a:	2005      	movs	r0, #5
 8009f9c:	f003 ff24 	bl	800dde8 <PIDControl>

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );

}
 8009fa0:	ecbd 8b02 	vpop	{d8}
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009fa4:	4b4e      	ldr	r3, [pc, #312]	; (800a0e0 <Explore_IT+0x2e8>)
 8009fa6:	4601      	mov	r1, r0
 8009fa8:	6019      	str	r1, [r3, #0]
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009faa:	6830      	ldr	r0, [r6, #0]
}
 8009fac:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009fb0:	f003 bb66 	b.w	800d680 <Motor_Switch>
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 8009fb4:	4a4b      	ldr	r2, [pc, #300]	; (800a0e4 <Explore_IT+0x2ec>)
 8009fb6:	4b4c      	ldr	r3, [pc, #304]	; (800a0e8 <Explore_IT+0x2f0>)
 8009fb8:	edd2 0a02 	vldr	s1, [r2, #8]
 8009fbc:	ed93 0a02 	vldr	s0, [r3, #8]
 8009fc0:	4c42      	ldr	r4, [pc, #264]	; (800a0cc <Explore_IT+0x2d4>)
 8009fc2:	2002      	movs	r0, #2
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 8009fc4:	f003 ff10 	bl	800dde8 <PIDControl>
				TargetAngularV = (float)wall_r*0.001;//0.002 
 8009fc8:	ee07 0a90 	vmov	s15, r0
 8009fcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009fd0:	ee17 0a90 	vmov	r0, s15
 8009fd4:	f7fe f9f0 	bl	80083b8 <__aeabi_f2d>
 8009fd8:	a32b      	add	r3, pc, #172	; (adr r3, 800a088 <Explore_IT+0x290>)
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f7fe fa43 	bl	8008468 <__aeabi_dmul>
 8009fe2:	f7fe fd39 	bl	8008a58 <__aeabi_d2f>
 8009fe6:	4b38      	ldr	r3, [pc, #224]	; (800a0c8 <Explore_IT+0x2d0>)
 8009fe8:	6018      	str	r0, [r3, #0]
 8009fea:	e7a1      	b.n	8009f30 <Explore_IT+0x138>
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 8009fec:	4b3f      	ldr	r3, [pc, #252]	; (800a0ec <Explore_IT+0x2f4>)
 8009fee:	4c37      	ldr	r4, [pc, #220]	; (800a0cc <Explore_IT+0x2d4>)
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 8009ff0:	ed93 0a00 	vldr	s0, [r3]
 8009ff4:	edd6 0a00 	vldr	s1, [r6]
 8009ff8:	2000      	movs	r0, #0
 8009ffa:	f003 fef5 	bl	800dde8 <PIDControl>
				TargetAngularV = (float)ang_out;
 8009ffe:	ee07 0a90 	vmov	s15, r0
 800a002:	4b31      	ldr	r3, [pc, #196]	; (800a0c8 <Explore_IT+0x2d0>)
 800a004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a008:	edc3 7a00 	vstr	s15, [r3]
 800a00c:	e790      	b.n	8009f30 <Explore_IT+0x138>
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800a00e:	4b36      	ldr	r3, [pc, #216]	; (800a0e8 <Explore_IT+0x2f0>)
 800a010:	4a37      	ldr	r2, [pc, #220]	; (800a0f0 <Explore_IT+0x2f8>)
 800a012:	edd3 0a01 	vldr	s1, [r3, #4]
 800a016:	edd2 7a00 	vldr	s15, [r2]
 800a01a:	ed93 0a02 	vldr	s0, [r3, #8]
 800a01e:	4c2b      	ldr	r4, [pc, #172]	; (800a0cc <Explore_IT+0x2d4>)
 800a020:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800a024:	e7ce      	b.n	8009fc4 <Explore_IT+0x1cc>
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800a026:	4b30      	ldr	r3, [pc, #192]	; (800a0e8 <Explore_IT+0x2f0>)
 800a028:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800a0f4 <Explore_IT+0x2fc>
 800a02c:	edd3 7a00 	vldr	s15, [r3]
 800a030:	edd3 0a03 	vldr	s1, [r3, #12]
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a034:	4c25      	ldr	r4, [pc, #148]	; (800a0cc <Explore_IT+0x2d4>)
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800a036:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800a03a:	2008      	movs	r0, #8
 800a03c:	f003 fed4 	bl	800dde8 <PIDControl>
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a040:	ee07 0a90 	vmov	s15, r0
 800a044:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a048:	ee17 0a90 	vmov	r0, s15
 800a04c:	f7fe f9b4 	bl	80083b8 <__aeabi_f2d>
 800a050:	a30d      	add	r3, pc, #52	; (adr r3, 800a088 <Explore_IT+0x290>)
 800a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a056:	f7fe fa07 	bl	8008468 <__aeabi_dmul>
 800a05a:	f7fe fcfd 	bl	8008a58 <__aeabi_d2f>
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800a05e:	4b23      	ldr	r3, [pc, #140]	; (800a0ec <Explore_IT+0x2f4>)
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a060:	60a0      	str	r0, [r4, #8]
 800a062:	e7c5      	b.n	8009ff0 <Explore_IT+0x1f8>
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800a064:	4a20      	ldr	r2, [pc, #128]	; (800a0e8 <Explore_IT+0x2f0>)
 800a066:	4b1f      	ldr	r3, [pc, #124]	; (800a0e4 <Explore_IT+0x2ec>)
 800a068:	edd2 0a01 	vldr	s1, [r2, #4]
 800a06c:	ed93 0a01 	vldr	s0, [r3, #4]
 800a070:	4c16      	ldr	r4, [pc, #88]	; (800a0cc <Explore_IT+0x2d4>)
 800a072:	2003      	movs	r0, #3
 800a074:	e7a6      	b.n	8009fc4 <Explore_IT+0x1cc>
 800a076:	bf00      	nop
 800a078:	7ae147ae 	.word	0x7ae147ae
 800a07c:	3fefae14 	.word	0x3fefae14
 800a080:	47ae147b 	.word	0x47ae147b
 800a084:	3f847ae1 	.word	0x3f847ae1
 800a088:	d2f1a9fc 	.word	0xd2f1a9fc
 800a08c:	3f50624d 	.word	0x3f50624d
 800a090:	20001988 	.word	0x20001988
 800a094:	40000800 	.word	0x40000800
 800a098:	3f8177cd 	.word	0x3f8177cd
 800a09c:	200017d8 	.word	0x200017d8
 800a0a0:	200017cc 	.word	0x200017cc
 800a0a4:	2000021c 	.word	0x2000021c
 800a0a8:	20000228 	.word	0x20000228
 800a0ac:	3a8b7d78 	.word	0x3a8b7d78
 800a0b0:	200002d4 	.word	0x200002d4
 800a0b4:	200002d0 	.word	0x200002d0
 800a0b8:	20000234 	.word	0x20000234
 800a0bc:	3a83126f 	.word	0x3a83126f
 800a0c0:	20000000 	.word	0x20000000
 800a0c4:	20000318 	.word	0x20000318
 800a0c8:	200017a8 	.word	0x200017a8
 800a0cc:	20001798 	.word	0x20001798
 800a0d0:	20000224 	.word	0x20000224
 800a0d4:	2000022c 	.word	0x2000022c
 800a0d8:	4209999a 	.word	0x4209999a
 800a0dc:	200018c4 	.word	0x200018c4
 800a0e0:	200018e0 	.word	0x200018e0
 800a0e4:	200018cc 	.word	0x200018cc
 800a0e8:	2000180c 	.word	0x2000180c
 800a0ec:	200017c4 	.word	0x200017c4
 800a0f0:	200017bc 	.word	0x200017bc
 800a0f4:	457a0000 	.word	0x457a0000
 800a0f8:	40000400 	.word	0x40000400
 800a0fc:	00000000 	.word	0x00000000

0800a100 <WritingFree_IT>:
void WritingFree_IT()
{
 800a100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a104:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 800a2f4 <WritingFree_IT+0x1f4>
 800a108:	4967      	ldr	r1, [pc, #412]	; (800a2a8 <WritingFree_IT+0x1a8>)
 800a10a:	f8dc 6024 	ldr.w	r6, [ip, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a10e:	4867      	ldr	r0, [pc, #412]	; (800a2ac <WritingFree_IT+0x1ac>)
	TIM4->CNT = INITIAL_PULSE;

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a110:	eddf 6a67 	vldr	s13, [pc, #412]	; 800a2b0 <WritingFree_IT+0x1b0>
 800a114:	4d67      	ldr	r5, [pc, #412]	; (800a2b4 <WritingFree_IT+0x1b4>)
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a116:	4a68      	ldr	r2, [pc, #416]	; (800a2b8 <WritingFree_IT+0x1b8>)
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a118:	4f68      	ldr	r7, [pc, #416]	; (800a2bc <WritingFree_IT+0x1bc>)
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
	TargetVelocity[BODY] += Acceleration;
 800a11a:	4c69      	ldr	r4, [pc, #420]	; (800a2c0 <WritingFree_IT+0x1c0>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a11c:	f247 532f 	movw	r3, #29999	; 0x752f
 800a120:	1b9e      	subs	r6, r3, r6
{
 800a122:	ed2d 8b02 	vpush	{d8}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a126:	600e      	str	r6, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 800a128:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a12c:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 800a130:	6243      	str	r3, [r0, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a132:	eba3 030c 	sub.w	r3, r3, ip
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a136:	ee07 3a90 	vmov	s15, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a13a:	ee07 6a10 	vmov	s14, r6
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a13e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a142:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a146:	ee67 7aa6 	vmul.f32	s15, s15, s13
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a14a:	ee27 7a26 	vmul.f32	s14, s14, s13
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a14e:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a152:	ed85 7a00 	vstr	s14, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a156:	edc5 7a01 	vstr	s15, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a15a:	edd5 7a00 	vldr	s15, [r5]
 800a15e:	ed95 7a01 	vldr	s14, [r5, #4]
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a162:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a164:	ee77 7a87 	vadd.f32	s15, s15, s14
	ZGyro = ReadIMU(0x37, 0x38);
 800a168:	2138      	movs	r1, #56	; 0x38
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a16a:	ee67 7aa8 	vmul.f32	s15, s15, s17
	ZGyro = ReadIMU(0x37, 0x38);
 800a16e:	2037      	movs	r0, #55	; 0x37
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a170:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a174:	f8d2 c000 	ldr.w	ip, [r2]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a178:	ed9f 8a52 	vldr	s16, [pc, #328]	; 800a2c4 <WritingFree_IT+0x1c4>
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a17c:	4466      	add	r6, ip
 800a17e:	6016      	str	r6, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800a180:	6856      	ldr	r6, [r2, #4]
 800a182:	4433      	add	r3, r6
 800a184:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800a186:	6813      	ldr	r3, [r2, #0]
 800a188:	6856      	ldr	r6, [r2, #4]
 800a18a:	4433      	add	r3, r6
 800a18c:	6093      	str	r3, [r2, #8]
	ZGyro = ReadIMU(0x37, 0x38);
 800a18e:	f003 f8e1 	bl	800d354 <ReadIMU>
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a192:	4a4d      	ldr	r2, [pc, #308]	; (800a2c8 <WritingFree_IT+0x1c8>)
	ZGyro = ReadIMU(0x37, 0x38);
 800a194:	4b4d      	ldr	r3, [pc, #308]	; (800a2cc <WritingFree_IT+0x1cc>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a196:	edd2 7a00 	vldr	s15, [r2]
	ZGyro = ReadIMU(0x37, 0x38);
 800a19a:	ed83 0a00 	vstr	s0, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a19e:	ee30 0a67 	vsub.f32	s0, s0, s15
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a1a2:	6838      	ldr	r0, [r7, #0]
	AngularAcceleration += AngularLeapsity;
 800a1a4:	4e4a      	ldr	r6, [pc, #296]	; (800a2d0 <WritingFree_IT+0x1d0>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a1a6:	ee20 8a08 	vmul.f32	s16, s0, s16
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a1aa:	f7fe f905 	bl	80083b8 <__aeabi_f2d>
 800a1ae:	a33a      	add	r3, pc, #232	; (adr r3, 800a298 <WritingFree_IT+0x198>)
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f7fe f958 	bl	8008468 <__aeabi_dmul>
 800a1b8:	4680      	mov	r8, r0
 800a1ba:	ee18 0a10 	vmov	r0, s16
 800a1be:	4689      	mov	r9, r1
 800a1c0:	f7fe f8fa 	bl	80083b8 <__aeabi_f2d>
 800a1c4:	a336      	add	r3, pc, #216	; (adr r3, 800a2a0 <WritingFree_IT+0x1a0>)
 800a1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ca:	f7fe f94d 	bl	8008468 <__aeabi_dmul>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4640      	mov	r0, r8
 800a1d4:	4649      	mov	r1, r9
 800a1d6:	f7fd ff91 	bl	80080fc <__adddf3>
 800a1da:	f7fe fc3d 	bl	8008a58 <__aeabi_d2f>
 800a1de:	4b3d      	ldr	r3, [pc, #244]	; (800a2d4 <WritingFree_IT+0x1d4>)
	Angle += AngularV * T1;
 800a1e0:	493d      	ldr	r1, [pc, #244]	; (800a2d8 <WritingFree_IT+0x1d8>)
 800a1e2:	eddf 7a3e 	vldr	s15, [pc, #248]	; 800a2dc <WritingFree_IT+0x1dc>
	AngularAcceleration += AngularLeapsity;
 800a1e6:	4a3e      	ldr	r2, [pc, #248]	; (800a2e0 <WritingFree_IT+0x1e0>)
 800a1e8:	ed96 6a00 	vldr	s12, [r6]
	TargetVelocity[BODY] += Acceleration;
 800a1ec:	f8df c108 	ldr.w	ip, [pc, #264]	; 800a2f8 <WritingFree_IT+0x1f8>
	TargetAngularV += AngularAcceleration;

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a1f0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 800a2e4 <WritingFree_IT+0x1e4>
    zg_last = zg_law;
 800a1f4:	ed87 8a00 	vstr	s16, [r7]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a1f8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800a1fc:	6018      	str	r0, [r3, #0]
	Angle += AngularV * T1;
 800a1fe:	edd3 5a00 	vldr	s11, [r3]
 800a202:	ed91 7a00 	vldr	s14, [r1]
	TargetAngularV += AngularAcceleration;
 800a206:	4b38      	ldr	r3, [pc, #224]	; (800a2e8 <WritingFree_IT+0x1e8>)
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a208:	4e38      	ldr	r6, [pc, #224]	; (800a2ec <WritingFree_IT+0x1ec>)
	Angle += AngularV * T1;
 800a20a:	eea5 7aa7 	vfma.f32	s14, s11, s15
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a20e:	2004      	movs	r0, #4
	Angle += AngularV * T1;
 800a210:	ed81 7a00 	vstr	s14, [r1]
	AngularAcceleration += AngularLeapsity;
 800a214:	edd2 7a00 	vldr	s15, [r2]
 800a218:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a21c:	edc2 7a00 	vstr	s15, [r2]
	TargetVelocity[BODY] += Acceleration;
 800a220:	ed9c 7a00 	vldr	s14, [ip]
 800a224:	edd4 7a02 	vldr	s15, [r4, #8]
 800a228:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a22c:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 800a230:	ed92 7a00 	vldr	s14, [r2]
 800a234:	edd3 7a00 	vldr	s15, [r3]
 800a238:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a23c:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a240:	edd4 7a02 	vldr	s15, [r4, #8]
 800a244:	ed93 7a00 	vldr	s14, [r3]
 800a248:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 800a24c:	eee7 7a28 	vfma.f32	s15, s14, s17
 800a250:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800a254:	ed93 7a00 	vldr	s14, [r3]
 800a258:	edd4 7a01 	vldr	s15, [r4, #4]
 800a25c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800a260:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a264:	ed94 0a00 	vldr	s0, [r4]
 800a268:	edd5 0a00 	vldr	s1, [r5]
 800a26c:	f003 fdbc 	bl	800dde8 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a270:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a274:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a276:	edd5 0a01 	vldr	s1, [r5, #4]
 800a27a:	2005      	movs	r0, #5
 800a27c:	f003 fdb4 	bl	800dde8 <PIDControl>

	Motor_Switch( VelocityLeftOut, VelocityRightOut );


}
 800a280:	ecbd 8b02 	vpop	{d8}
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a284:	4b1a      	ldr	r3, [pc, #104]	; (800a2f0 <WritingFree_IT+0x1f0>)
 800a286:	4601      	mov	r1, r0
 800a288:	6019      	str	r1, [r3, #0]
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a28a:	6830      	ldr	r0, [r6, #0]
}
 800a28c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a290:	f003 b9f6 	b.w	800d680 <Motor_Switch>
 800a294:	f3af 8000 	nop.w
 800a298:	7ae147ae 	.word	0x7ae147ae
 800a29c:	3fefae14 	.word	0x3fefae14
 800a2a0:	47ae147b 	.word	0x47ae147b
 800a2a4:	3f847ae1 	.word	0x3f847ae1
 800a2a8:	20001988 	.word	0x20001988
 800a2ac:	40000800 	.word	0x40000800
 800a2b0:	3f8177cd 	.word	0x3f8177cd
 800a2b4:	200017d8 	.word	0x200017d8
 800a2b8:	200017cc 	.word	0x200017cc
 800a2bc:	20000220 	.word	0x20000220
 800a2c0:	20001798 	.word	0x20001798
 800a2c4:	3a8b7d78 	.word	0x3a8b7d78
 800a2c8:	200002d4 	.word	0x200002d4
 800a2cc:	200002d0 	.word	0x200002d0
 800a2d0:	20000230 	.word	0x20000230
 800a2d4:	20000234 	.word	0x20000234
 800a2d8:	20000228 	.word	0x20000228
 800a2dc:	3a83126f 	.word	0x3a83126f
 800a2e0:	2000022c 	.word	0x2000022c
 800a2e4:	4209999a 	.word	0x4209999a
 800a2e8:	200017a8 	.word	0x200017a8
 800a2ec:	200018c4 	.word	0x200018c4
 800a2f0:	200018e0 	.word	0x200018e0
 800a2f4:	40000400 	.word	0x40000400
 800a2f8:	20000224 	.word	0x20000224

0800a2fc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2fc:	b570      	push	{r4, r5, r6, lr}
	if( htim == &htim1)
 800a2fe:	4b1e      	ldr	r3, [pc, #120]	; (800a378 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800a300:	4298      	cmp	r0, r3
{
 800a302:	b082      	sub	sp, #8
	if( htim == &htim1)
 800a304:	d004      	beq.n	800a310 <HAL_TIM_PeriodElapsedCallback+0x14>
		default :
			break;
		}
	}

	if( htim == &htim8)
 800a306:	4b1d      	ldr	r3, [pc, #116]	; (800a37c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800a308:	4298      	cmp	r0, r3
 800a30a:	d00e      	beq.n	800a32a <HAL_TIM_PeriodElapsedCallback+0x2e>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
	}
}
 800a30c:	b002      	add	sp, #8
 800a30e:	bd70      	pop	{r4, r5, r6, pc}
		switch(IT_mode){
 800a310:	4b1b      	ldr	r3, [pc, #108]	; (800a380 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	2b06      	cmp	r3, #6
 800a316:	d029      	beq.n	800a36c <HAL_TIM_PeriodElapsedCallback+0x70>
 800a318:	2b07      	cmp	r3, #7
 800a31a:	d1f4      	bne.n	800a306 <HAL_TIM_PeriodElapsedCallback+0xa>
 800a31c:	9001      	str	r0, [sp, #4]
			WritingFree_IT();
 800a31e:	f7ff feef 	bl	800a100 <WritingFree_IT>
 800a322:	9801      	ldr	r0, [sp, #4]
	if( htim == &htim8)
 800a324:	4b15      	ldr	r3, [pc, #84]	; (800a37c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800a326:	4298      	cmp	r0, r3
 800a328:	d1f0      	bne.n	800a30c <HAL_TIM_PeriodElapsedCallback+0x10>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a32a:	4e16      	ldr	r6, [pc, #88]	; (800a384 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800a32c:	4c16      	ldr	r4, [pc, #88]	; (800a388 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800a32e:	6831      	ldr	r1, [r6, #0]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a330:	4d16      	ldr	r5, [pc, #88]	; (800a38c <HAL_TIM_PeriodElapsedCallback+0x90>)
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a332:	2200      	movs	r2, #0
 800a334:	200a      	movs	r0, #10
 800a336:	f003 f9ff 	bl	800d738 <GetWallDataAverage>
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a33a:	6871      	ldr	r1, [r6, #4]
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a33c:	ed84 0a00 	vstr	s0, [r4]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a340:	2201      	movs	r2, #1
 800a342:	200a      	movs	r0, #10
 800a344:	f003 f9f8 	bl	800d738 <GetWallDataAverage>
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a348:	6829      	ldr	r1, [r5, #0]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a34a:	ed84 0a01 	vstr	s0, [r4, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a34e:	2202      	movs	r2, #2
 800a350:	200a      	movs	r0, #10
 800a352:	f003 f9f1 	bl	800d738 <GetWallDataAverage>
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a356:	6869      	ldr	r1, [r5, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a358:	ed84 0a02 	vstr	s0, [r4, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a35c:	2203      	movs	r2, #3
 800a35e:	200a      	movs	r0, #10
 800a360:	f003 f9ea 	bl	800d738 <GetWallDataAverage>
 800a364:	ed84 0a03 	vstr	s0, [r4, #12]
}
 800a368:	b002      	add	sp, #8
 800a36a:	bd70      	pop	{r4, r5, r6, pc}
 800a36c:	9001      	str	r0, [sp, #4]
			Explore_IT();
 800a36e:	f7ff fd43 	bl	8009df8 <Explore_IT>
			break;
 800a372:	9801      	ldr	r0, [sp, #4]
 800a374:	e7c7      	b.n	800a306 <HAL_TIM_PeriodElapsedCallback+0xa>
 800a376:	bf00      	nop
 800a378:	20001c88 	.word	0x20001c88
 800a37c:	20001a40 	.word	0x20001a40
 800a380:	2000178c 	.word	0x2000178c
 800a384:	200002bc 	.word	0x200002bc
 800a388:	2000180c 	.word	0x2000180c
 800a38c:	200002c8 	.word	0x200002c8

0800a390 <wall_init>:
				FLASH_Write_Word(address+12, Wall[i][j].west);
				address += 16;
			}
	}
}
void wall_init(){
 800a390:	4920      	ldr	r1, [pc, #128]	; (800a414 <wall_init+0x84>)
 800a392:	b470      	push	{r4, r5, r6}

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a394:	2500      	movs	r5, #0
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
				Wall[i][j].north = UNKNOWN;
 800a396:	24aa      	movs	r4, #170	; 0xaa
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a398:	2300      	movs	r3, #0
				Wall[i][j].north = UNKNOWN;
 800a39a:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800a39e:	18c2      	adds	r2, r0, r3
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	2b09      	cmp	r3, #9
				Wall[i][j].north = UNKNOWN;
 800a3a4:	f801 4012 	strb.w	r4, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a3a8:	d1f9      	bne.n	800a39e <wall_init+0xe>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a3aa:	3501      	adds	r5, #1
 800a3ac:	2d09      	cmp	r5, #9
 800a3ae:	d1f3      	bne.n	800a398 <wall_init+0x8>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a3b0:	2300      	movs	r3, #0
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	eb03 00c3 	add.w	r0, r3, r3, lsl #3
 800a3b8:	eb01 0540 	add.w	r5, r1, r0, lsl #1
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a3bc:	f103 0448 	add.w	r4, r3, #72	; 0x48
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a3c0:	7c2e      	ldrb	r6, [r5, #16]
 800a3c2:	f362 0601 	bfi	r6, r2, #0, #2
 800a3c6:	742e      	strb	r6, [r5, #16]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a3c8:	f811 5014 	ldrb.w	r5, [r1, r4, lsl #1]
 800a3cc:	f362 0583 	bfi	r5, r2, #2, #2
 800a3d0:	f801 5014 	strb.w	r5, [r1, r4, lsl #1]
		Wall[n][0].south = WALL;
 800a3d4:	f811 4010 	ldrb.w	r4, [r1, r0, lsl #1]
 800a3d8:	f362 1405 	bfi	r4, r2, #4, #2
 800a3dc:	f801 4010 	strb.w	r4, [r1, r0, lsl #1]
		Wall[0][n].west = WALL;
 800a3e0:	f811 0013 	ldrb.w	r0, [r1, r3, lsl #1]
 800a3e4:	f362 1087 	bfi	r0, r2, #6, #2
 800a3e8:	f801 0013 	strb.w	r0, [r1, r3, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	2b09      	cmp	r3, #9
 800a3f0:	d1e0      	bne.n	800a3b4 <wall_init+0x24>
	}

	//
	Wall[0][0].east = WALL;
 800a3f2:	780b      	ldrb	r3, [r1, #0]
	Wall[0][0].north = NOWALL;
	Wall[1][0].west = WALL;
 800a3f4:	7c8c      	ldrb	r4, [r1, #18]
	Wall[0][1].south = NOWALL;
 800a3f6:	7888      	ldrb	r0, [r1, #2]
	Wall[0][0].east = WALL;
 800a3f8:	f362 0383 	bfi	r3, r2, #2, #2
	Wall[1][0].west = WALL;
 800a3fc:	f362 1487 	bfi	r4, r2, #6, #2
	Wall[0][0].north = NOWALL;
 800a400:	f36f 0301 	bfc	r3, #0, #2
	Wall[0][1].south = NOWALL;
 800a404:	f36f 1005 	bfc	r0, #4, #2
	Wall[1][0].west = WALL;
 800a408:	748c      	strb	r4, [r1, #18]
	Wall[0][0].north = NOWALL;
 800a40a:	700b      	strb	r3, [r1, #0]
	Wall[0][1].south = NOWALL;
 800a40c:	7088      	strb	r0, [r1, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800a40e:	bc70      	pop	{r4, r5, r6}
 800a410:	4770      	bx	lr
 800a412:	bf00      	nop
 800a414:	20001994 	.word	0x20001994

0800a418 <wall_set>:
}
//xy
void wall_set(){
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a418:	4b4f      	ldr	r3, [pc, #316]	; (800a558 <wall_set+0x140>)
 800a41a:	4950      	ldr	r1, [pc, #320]	; (800a55c <wall_set+0x144>)
 800a41c:	edd3 4a03 	vldr	s9, [r3, #12]
 800a420:	edd3 7a00 	vldr	s15, [r3]
 800a424:	ed9f 5a4e 	vldr	s10, [pc, #312]	; 800a560 <wall_set+0x148>
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a428:	edd3 5a01 	vldr	s11, [r3, #4]
 800a42c:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 800a564 <wall_set+0x14c>
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a430:	edd3 6a02 	vldr	s13, [r3, #8]
 800a434:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800a568 <wall_set+0x150>
void wall_set(){
 800a438:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a43c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800a440:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800a444:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800a448:	7acd      	ldrb	r5, [r1, #11]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a44a:	7a0a      	ldrb	r2, [r1, #8]
 800a44c:	7a48      	ldrb	r0, [r1, #9]
 800a44e:	4947      	ldr	r1, [pc, #284]	; (800a56c <wall_set+0x154>)
void wall_set(){
 800a450:	b083      	sub	sp, #12
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a452:	eef4 7ac5 	vcmpe.f32	s15, s10
 800a456:	ae02      	add	r6, sp, #8
 800a458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a45c:	f105 0c01 	add.w	ip, r5, #1
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a460:	f105 0402 	add.w	r4, r5, #2
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a464:	eef4 5ac6 	vcmpe.f32	s11, s12
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a468:	f105 0303 	add.w	r3, r5, #3
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a46c:	bfcc      	ite	gt
 800a46e:	2701      	movgt	r7, #1
 800a470:	2700      	movle	r7, #0
 800a472:	4435      	add	r5, r6
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a478:	f00c 0c03 	and.w	ip, ip, #3
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a47c:	f004 0403 	and.w	r4, r4, #3
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a480:	f003 0303 	and.w	r3, r3, #3
 800a484:	eef4 6ac7 	vcmpe.f32	s13, s14
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a488:	44b4      	add	ip, r6
 800a48a:	bfcc      	ite	gt
 800a48c:	f04f 0801 	movgt.w	r8, #1
 800a490:	f04f 0800 	movle.w	r8, #0
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a494:	4434      	add	r4, r6
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a496:	4433      	add	r3, r6
 800a498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a49c:	f04f 0900 	mov.w	r9, #0
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a4a0:	ea4f 06c2 	mov.w	r6, r2, lsl #3
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a4a4:	f805 7c04 	strb.w	r7, [r5, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a4a8:	bfcc      	ite	gt
 800a4aa:	f04f 0e01 	movgt.w	lr, #1
 800a4ae:	46ce      	movle	lr, r9
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a4b0:	18b7      	adds	r7, r6, r2
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a4b2:	f80c 8c04 	strb.w	r8, [ip, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a4b6:	f804 9c04 	strb.w	r9, [r4, #-4]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a4ba:	eb07 0c00 	add.w	ip, r7, r0
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a4be:	f803 ec04 	strb.w	lr, [r3, #-4]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a4c2:	f89d 8004 	ldrb.w	r8, [sp, #4]
 800a4c6:	f811 301c 	ldrb.w	r3, [r1, ip, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800a4ca:	f89d e005 	ldrb.w	lr, [sp, #5]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800a4ce:	f89d 5006 	ldrb.w	r5, [sp, #6]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a4d2:	f89d 4007 	ldrb.w	r4, [sp, #7]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a4d6:	f008 0803 	and.w	r8, r8, #3
 800a4da:	f368 0301 	bfi	r3, r8, #0, #2
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800a4de:	f00e 0e03 	and.w	lr, lr, #3
 800a4e2:	f36e 0383 	bfi	r3, lr, #2, #2
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800a4e6:	f005 0503 	and.w	r5, r5, #3
 800a4ea:	f365 1305 	bfi	r3, r5, #4, #2
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a4ee:	f004 0403 	and.w	r4, r4, #3
 800a4f2:	f364 1387 	bfi	r3, r4, #6, #2

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800a4f6:	2807      	cmp	r0, #7
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a4f8:	f801 301c 	strb.w	r3, [r1, ip, lsl #1]
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800a4fc:	d807      	bhi.n	800a50e <wall_set+0xf6>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800a4fe:	1c43      	adds	r3, r0, #1
 800a500:	441f      	add	r7, r3
 800a502:	f811 3017 	ldrb.w	r3, [r1, r7, lsl #1]
 800a506:	f368 1305 	bfi	r3, r8, #4, #2
 800a50a:	f801 3017 	strb.w	r3, [r1, r7, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800a50e:	2a07      	cmp	r2, #7
 800a510:	d809      	bhi.n	800a526 <wall_set+0x10e>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800a512:	1c53      	adds	r3, r2, #1
 800a514:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800a518:	4403      	add	r3, r0
 800a51a:	f811 7013 	ldrb.w	r7, [r1, r3, lsl #1]
 800a51e:	f36e 1787 	bfi	r7, lr, #6, #2
 800a522:	f801 7013 	strb.w	r7, [r1, r3, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800a526:	b140      	cbz	r0, 800a53a <wall_set+0x122>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800a528:	18b3      	adds	r3, r6, r2
 800a52a:	1e46      	subs	r6, r0, #1
 800a52c:	4433      	add	r3, r6
 800a52e:	f811 6013 	ldrb.w	r6, [r1, r3, lsl #1]
 800a532:	f365 0601 	bfi	r6, r5, #0, #2
 800a536:	f801 6013 	strb.w	r6, [r1, r3, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800a53a:	b14a      	cbz	r2, 800a550 <wall_set+0x138>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800a53c:	3a01      	subs	r2, #1
 800a53e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800a542:	4402      	add	r2, r0
 800a544:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800a548:	f364 0383 	bfi	r3, r4, #2, #2
 800a54c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800a550:	b003      	add	sp, #12
 800a552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a556:	bf00      	nop
 800a558:	2000180c 	.word	0x2000180c
 800a55c:	20000000 	.word	0x20000000
 800a560:	42340000 	.word	0x42340000
 800a564:	42b40000 	.word	0x42b40000
 800a568:	42c80000 	.word	0x42c80000
 800a56c:	20001994 	.word	0x20001994

0800a570 <make_map>:
	//set_walk_val_goal(x, y,2);			//
}


void make_map(uint8_t x, uint8_t y, int mask)	//
{
 800a570:	4b55      	ldr	r3, [pc, #340]	; (800a6c8 <make_map+0x158>)
 800a572:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a576:	f103 0902 	add.w	r9, r3, #2
 800a57a:	f109 06a0 	add.w	r6, r9, #160	; 0xa0
			walk_map[i][j] = 255;	//255
 800a57e:	25ff      	movs	r5, #255	; 0xff
 800a580:	f103 0412 	add.w	r4, r3, #18
 800a584:	f823 5f02 	strh.w	r5, [r3, #2]!
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800a588:	42a3      	cmp	r3, r4
 800a58a:	d1fb      	bne.n	800a584 <make_map+0x14>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800a58c:	42b3      	cmp	r3, r6
 800a58e:	d1f7      	bne.n	800a580 <make_map+0x10>
			goal_x + goal_edge_num,
 800a590:	4b4e      	ldr	r3, [pc, #312]	; (800a6cc <make_map+0x15c>)
 800a592:	781b      	ldrb	r3, [r3, #0]
 800a594:	18c4      	adds	r4, r0, r3
	for(; goal_x < n[0]; goal_x++)
 800a596:	b2e4      	uxtb	r4, r4
			goal_y + goal_edge_num
 800a598:	18cd      	adds	r5, r1, r3
	for(; goal_x < n[0]; goal_x++)
 800a59a:	42a0      	cmp	r0, r4
			goal_y + goal_edge_num
 800a59c:	b2ed      	uxtb	r5, r5
	for(; goal_x < n[0]; goal_x++)
 800a59e:	d21c      	bcs.n	800a5da <make_map+0x6a>
 800a5a0:	1e5e      	subs	r6, r3, #1
 800a5a2:	1c43      	adds	r3, r0, #1
 800a5a4:	fa53 f686 	uxtab	r6, r3, r6
 800a5a8:	eb00 04c0 	add.w	r4, r0, r0, lsl #3
 800a5ac:	eb06 06c6 	add.w	r6, r6, r6, lsl #3
 800a5b0:	1e6f      	subs	r7, r5, #1
			walk_map[goal_x][goal_y] = 0;
 800a5b2:	2000      	movs	r0, #0
		for(; goal_y < n[1]; goal_y++)
 800a5b4:	42a9      	cmp	r1, r5
 800a5b6:	d20d      	bcs.n	800a5d4 <make_map+0x64>
 800a5b8:	190b      	adds	r3, r1, r4
 800a5ba:	1a79      	subs	r1, r7, r1
 800a5bc:	fa53 f181 	uxtab	r1, r3, r1
 800a5c0:	eb09 0343 	add.w	r3, r9, r3, lsl #1
 800a5c4:	eb09 0141 	add.w	r1, r9, r1, lsl #1
 800a5c8:	3b02      	subs	r3, #2
			walk_map[goal_x][goal_y] = 0;
 800a5ca:	f823 0f02 	strh.w	r0, [r3, #2]!
		for(; goal_y < n[1]; goal_y++)
 800a5ce:	428b      	cmp	r3, r1
 800a5d0:	d1fb      	bne.n	800a5ca <make_map+0x5a>
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	3409      	adds	r4, #9
	for(; goal_x < n[0]; goal_x++)
 800a5d6:	42b4      	cmp	r4, r6
 800a5d8:	d1ec      	bne.n	800a5b4 <make_map+0x44>
				}
				//
				//
				if(j < NUMBER_OF_SQUARES-1)					//
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800a5da:	4c3d      	ldr	r4, [pc, #244]	; (800a6d0 <make_map+0x160>)
 800a5dc:	f1a9 0902 	sub.w	r9, r9, #2
					if( (Wall[i][j].west & mask) == NOWALL)		//
					{
						if(walk_map[i-1][j] == 255)			//
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
							change_flag = true;		//
 800a5e0:	f04f 0c00 	mov.w	ip, #0
 800a5e4:	4667      	mov	r7, ip
		change_flag = false;				//
 800a5e6:	46e0      	mov	r8, ip
							change_flag = true;		//
 800a5e8:	f04f 0e12 	mov.w	lr, #18
 800a5ec:	eba9 010c 	sub.w	r1, r9, ip
		for(; goal_y < n[1]; goal_y++)
 800a5f0:	2300      	movs	r3, #0
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800a5f2:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
				if(walk_map[i][j] == 255)		//255
 800a5f6:	f831 6f02 	ldrh.w	r6, [r1, #2]!
 800a5fa:	2eff      	cmp	r6, #255	; 0xff
 800a5fc:	d03c      	beq.n	800a678 <make_map+0x108>
				if(j < NUMBER_OF_SQUARES-1)					//
 800a5fe:	2b08      	cmp	r3, #8
 800a600:	d00d      	beq.n	800a61e <make_map+0xae>
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800a602:	18c5      	adds	r5, r0, r3
 800a604:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a608:	f005 0503 	and.w	r5, r5, #3
 800a60c:	4215      	tst	r5, r2
 800a60e:	d106      	bne.n	800a61e <make_map+0xae>
						if(walk_map[i][j+1] == 255)			//
 800a610:	884d      	ldrh	r5, [r1, #2]
 800a612:	2dff      	cmp	r5, #255	; 0xff
 800a614:	d103      	bne.n	800a61e <make_map+0xae>
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800a616:	1c75      	adds	r5, r6, #1
 800a618:	804d      	strh	r5, [r1, #2]
							change_flag = true;		//
 800a61a:	f04f 0801 	mov.w	r8, #1
				if(i < NUMBER_OF_SQUARES-1)					//
 800a61e:	2f08      	cmp	r7, #8
 800a620:	d046      	beq.n	800a6b0 <make_map+0x140>
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800a622:	18c5      	adds	r5, r0, r3
 800a624:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a628:	f3c5 0581 	ubfx	r5, r5, #2, #2
 800a62c:	4215      	tst	r5, r2
 800a62e:	d106      	bne.n	800a63e <make_map+0xce>
 800a630:	eb01 050c 	add.w	r5, r1, ip
						if(walk_map[i+1][j] == 255)			//
 800a634:	f835 a00e 	ldrh.w	sl, [r5, lr]
 800a638:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800a63c:	d02b      	beq.n	800a696 <make_map+0x126>
				if(j > 0)						//
 800a63e:	b153      	cbz	r3, 800a656 <make_map+0xe6>
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800a640:	18c5      	adds	r5, r0, r3
 800a642:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a646:	f3c5 1501 	ubfx	r5, r5, #4, #2
 800a64a:	4215      	tst	r5, r2
 800a64c:	d103      	bne.n	800a656 <make_map+0xe6>
						if(walk_map[i][j-1] == 255)			//
 800a64e:	f831 5c02 	ldrh.w	r5, [r1, #-2]
 800a652:	2dff      	cmp	r5, #255	; 0xff
 800a654:	d025      	beq.n	800a6a2 <make_map+0x132>
				if(i > 0)						//
 800a656:	b17f      	cbz	r7, 800a678 <make_map+0x108>
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800a658:	18c5      	adds	r5, r0, r3
 800a65a:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a65e:	ea12 1595 	ands.w	r5, r2, r5, lsr #6
 800a662:	d109      	bne.n	800a678 <make_map+0x108>
						if(walk_map[i-1][j] == 255)			//
 800a664:	f831 5c12 	ldrh.w	r5, [r1, #-18]
 800a668:	2dff      	cmp	r5, #255	; 0xff
 800a66a:	d105      	bne.n	800a678 <make_map+0x108>
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800a66c:	880d      	ldrh	r5, [r1, #0]
 800a66e:	3501      	adds	r5, #1
 800a670:	f821 5c12 	strh.w	r5, [r1, #-18]
							change_flag = true;		//
 800a674:	f04f 0801 	mov.w	r8, #1
 800a678:	3301      	adds	r3, #1
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800a67a:	2b09      	cmp	r3, #9
 800a67c:	d1bb      	bne.n	800a5f6 <make_map+0x86>
 800a67e:	3701      	adds	r7, #1
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800a680:	2f09      	cmp	r7, #9
 800a682:	f1ac 0c12 	sub.w	ip, ip, #18
 800a686:	f10e 0e12 	add.w	lr, lr, #18
 800a68a:	d1af      	bne.n	800a5ec <make_map+0x7c>

			}

		}

	}while(change_flag == true);	//
 800a68c:	f1b8 0f00 	cmp.w	r8, #0
 800a690:	d1a6      	bne.n	800a5e0 <make_map+0x70>

}
 800a692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800a696:	3601      	adds	r6, #1
 800a698:	f825 600e 	strh.w	r6, [r5, lr]
							change_flag = true;		//
 800a69c:	f04f 0801 	mov.w	r8, #1
 800a6a0:	e7cd      	b.n	800a63e <make_map+0xce>
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800a6a2:	880d      	ldrh	r5, [r1, #0]
 800a6a4:	3501      	adds	r5, #1
 800a6a6:	f821 5c02 	strh.w	r5, [r1, #-2]
							change_flag = true;		//
 800a6aa:	f04f 0801 	mov.w	r8, #1
 800a6ae:	e7d2      	b.n	800a656 <make_map+0xe6>
				if(j > 0)						//
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d0d1      	beq.n	800a658 <make_map+0xe8>
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800a6b4:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800a6b8:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a6bc:	f3c5 1501 	ubfx	r5, r5, #4, #2
 800a6c0:	4215      	tst	r5, r2
 800a6c2:	d1c9      	bne.n	800a658 <make_map+0xe8>
 800a6c4:	e7c3      	b.n	800a64e <make_map+0xde>
 800a6c6:	bf00      	nop
 800a6c8:	2000181a 	.word	0x2000181a
 800a6cc:	200017c8 	.word	0x200017c8
 800a6d0:	20001994 	.word	0x20001994

0800a6d4 <flash_copy_to_ram>:
//	    }//
//	    //
//}
//
void flash_copy_to_ram()
{
 800a6d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t address=start_adress_sector1;
 800a6d8:	4b1f      	ldr	r3, [pc, #124]	; (800a758 <flash_copy_to_ram+0x84>)
 800a6da:	f8df 9080 	ldr.w	r9, [pc, #128]	; 800a75c <flash_copy_to_ram+0x88>
 800a6de:	f8d3 8000 	ldr.w	r8, [r3]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800a6e2:	2700      	movs	r7, #0
{
 800a6e4:	b085      	sub	sp, #20
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
			{
				uint32_t wall_data[4]={0};
 800a6e6:	463e      	mov	r6, r7
{
 800a6e8:	4644      	mov	r4, r8
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800a6ea:	2500      	movs	r5, #0
				FLASH_Read_Word(address+0, &wall_data[0]);
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	4669      	mov	r1, sp
				uint32_t wall_data[4]={0};
 800a6f0:	e9cd 6600 	strd	r6, r6, [sp]
 800a6f4:	e9cd 6602 	strd	r6, r6, [sp, #8]
				FLASH_Read_Word(address+0, &wall_data[0]);
 800a6f8:	f002 fd96 	bl	800d228 <FLASH_Read_Word>
				FLASH_Read_Word(address+4, &wall_data[1]);
 800a6fc:	1d20      	adds	r0, r4, #4
 800a6fe:	a901      	add	r1, sp, #4
 800a700:	f002 fd92 	bl	800d228 <FLASH_Read_Word>
				FLASH_Read_Word(address+8, &wall_data[2]);
 800a704:	f104 0008 	add.w	r0, r4, #8
 800a708:	a902      	add	r1, sp, #8
 800a70a:	f002 fd8d 	bl	800d228 <FLASH_Read_Word>
				FLASH_Read_Word(address+12, &wall_data[3]);
 800a70e:	f104 000c 	add.w	r0, r4, #12
 800a712:	a903      	add	r1, sp, #12
 800a714:	f002 fd88 	bl	800d228 <FLASH_Read_Word>
				Wall[i][j].north = wall_data[0];
 800a718:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800a71c:	4438      	add	r0, r7
 800a71e:	9900      	ldr	r1, [sp, #0]
 800a720:	f819 3010 	ldrb.w	r3, [r9, r0, lsl #1]
				Wall[i][j].east = wall_data[1];
 800a724:	9a01      	ldr	r2, [sp, #4]
				Wall[i][j].north = wall_data[0];
 800a726:	f361 0301 	bfi	r3, r1, #0, #2
				Wall[i][j].east = wall_data[1];
 800a72a:	f362 0383 	bfi	r3, r2, #2, #2
				Wall[i][j].south = wall_data[2];
				Wall[i][j].west = wall_data[3];
 800a72e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800a732:	3501      	adds	r5, #1
				Wall[i][j].south = wall_data[2];
 800a734:	f361 1305 	bfi	r3, r1, #4, #2
				Wall[i][j].west = wall_data[3];
 800a738:	f362 1387 	bfi	r3, r2, #6, #2
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800a73c:	2d09      	cmp	r5, #9
				address += 16;
 800a73e:	f104 0410 	add.w	r4, r4, #16
				Wall[i][j].west = wall_data[3];
 800a742:	f809 3010 	strb.w	r3, [r9, r0, lsl #1]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800a746:	d1d1      	bne.n	800a6ec <flash_copy_to_ram+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800a748:	3701      	adds	r7, #1
 800a74a:	2f09      	cmp	r7, #9
 800a74c:	f108 0890 	add.w	r8, r8, #144	; 0x90
 800a750:	d1ca      	bne.n	800a6e8 <flash_copy_to_ram+0x14>
			}
	}

}
 800a752:	b005      	add	sp, #20
 800a754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a758:	08015f8c 	.word	0x08015f8c
 800a75c:	20001994 	.word	0x20001994

0800a760 <printAllWeight>:
        printf("[   ] = [%u %u %u %u]\r\n", route[k].wall.north, route[k].wall.east, route[k].wall.south, route[k].wall.west);
        printf("\r\n");
    }
}
void printAllWeight(maze_node *maze, position *pos)
{
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	b087      	sub	sp, #28
 800a766:	4606      	mov	r6, r0
 800a768:	9005      	str	r0, [sp, #20]
    //3
    //0 31;1m
    //
    //
    //
    printf("\r\n");
 800a76a:	4858      	ldr	r0, [pc, #352]	; (800a8cc <printAllWeight+0x16c>)

    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
    {
        //
        printf("  +  ");
 800a76c:	4f58      	ldr	r7, [pc, #352]	; (800a8d0 <printAllWeight+0x170>)
            {
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
            }
            else
            {
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a76e:	4d59      	ldr	r5, [pc, #356]	; (800a8d4 <printAllWeight+0x174>)
            else
            {
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
            }
            if(x < NUMBER_OF_SQUARES_X)
                printf("     ");
 800a770:	f8df 816c 	ldr.w	r8, [pc, #364]	; 800a8e0 <printAllWeight+0x180>
{
 800a774:	460c      	mov	r4, r1
    printf("\r\n");
 800a776:	f008 f817 	bl	80127a8 <puts>
 800a77a:	4633      	mov	r3, r6
 800a77c:	3378      	adds	r3, #120	; 0x78
 800a77e:	9302      	str	r3, [sp, #8]
 800a780:	2309      	movs	r3, #9
 800a782:	9303      	str	r3, [sp, #12]
 800a784:	2308      	movs	r3, #8
 800a786:	9301      	str	r3, [sp, #4]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a788:	f04f 0910 	mov.w	r9, #16
        printf("  +  ");
 800a78c:	4638      	mov	r0, r7
 800a78e:	f007 ff83 	bl	8012698 <iprintf>
 800a792:	9b02      	ldr	r3, [sp, #8]
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a794:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800a798:	f103 0608 	add.w	r6, r3, #8
 800a79c:	f04f 0b00 	mov.w	fp, #0
 800a7a0:	e010      	b.n	800a7c4 <printAllWeight+0x64>
            if(judgeRawNodeGoal(maze, x,y) == true || ((pos->x == x) && (pos->y == y)))//
 800a7a2:	7823      	ldrb	r3, [r4, #0]
 800a7a4:	455b      	cmp	r3, fp
 800a7a6:	d102      	bne.n	800a7ae <printAllWeight+0x4e>
 800a7a8:	7863      	ldrb	r3, [r4, #1]
 800a7aa:	454b      	cmp	r3, r9
 800a7ac:	d017      	beq.n	800a7de <printAllWeight+0x7e>
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a7ae:	f007 ff73 	bl	8012698 <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a7b2:	f1bb 0f0f 	cmp.w	fp, #15
                 printf("  +  ");
 800a7b6:	4638      	mov	r0, r7
            if(x < NUMBER_OF_SQUARES_X-1)
 800a7b8:	d019      	beq.n	800a7ee <printAllWeight+0x8e>
                 printf("  +  ");
 800a7ba:	f007 ff6d 	bl	8012698 <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a7be:	f10b 0b01 	add.w	fp, fp, #1
 800a7c2:	3688      	adds	r6, #136	; 0x88
    if(maze->RawNode[x][y].weight == 0)
 800a7c4:	8872      	ldrh	r2, [r6, #2]
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a7c6:	f1ab 0307 	sub.w	r3, fp, #7
 800a7ca:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a7cc:	4611      	mov	r1, r2
 800a7ce:	4628      	mov	r0, r5
    if(maze->RawNode[x][y].weight == 0)
 800a7d0:	2a00      	cmp	r2, #0
 800a7d2:	d1e6      	bne.n	800a7a2 <printAllWeight+0x42>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d8e4      	bhi.n	800a7a2 <printAllWeight+0x42>
 800a7d8:	f1ba 0f02 	cmp.w	sl, #2
 800a7dc:	d8e1      	bhi.n	800a7a2 <printAllWeight+0x42>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
 800a7de:	4611      	mov	r1, r2
 800a7e0:	483d      	ldr	r0, [pc, #244]	; (800a8d8 <printAllWeight+0x178>)
 800a7e2:	f007 ff59 	bl	8012698 <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a7e6:	f1bb 0f0f 	cmp.w	fp, #15
                 printf("  +  ");
 800a7ea:	4638      	mov	r0, r7
            if(x < NUMBER_OF_SQUARES_X-1)
 800a7ec:	d1e5      	bne.n	800a7ba <printAllWeight+0x5a>
 800a7ee:	f109 33ff 	add.w	r3, r9, #4294967295
 800a7f2:	461e      	mov	r6, r3
        printf("\r\n");
 800a7f4:	4839      	ldr	r0, [pc, #228]	; (800a8dc <printAllWeight+0x17c>)
 800a7f6:	9304      	str	r3, [sp, #16]
 800a7f8:	f007 ffd6 	bl	80127a8 <puts>
 800a7fc:	4633      	mov	r3, r6
 800a7fe:	b2f6      	uxtb	r6, r6
 800a800:	1af6      	subs	r6, r6, r3
 800a802:	00f6      	lsls	r6, r6, #3
 800a804:	f8dd a008 	ldr.w	sl, [sp, #8]
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a808:	f04f 0b00 	mov.w	fp, #0
 800a80c:	e00d      	b.n	800a82a <printAllWeight+0xca>
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a80e:	f8ba 1882 	ldrh.w	r1, [sl, #2178]	; 0x882
 800a812:	f007 ff41 	bl	8012698 <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a816:	f1bb 0f10 	cmp.w	fp, #16
                printf("     ");
 800a81a:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a81c:	d022      	beq.n	800a864 <printAllWeight+0x104>
                printf("     ");
 800a81e:	f007 ff3b 	bl	8012698 <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a822:	f10b 0b01 	add.w	fp, fp, #1
 800a826:	f10a 0a80 	add.w	sl, sl, #128	; 0x80
    if(maze->ColumnNode[x][y].weight == 0)
 800a82a:	eb0a 0106 	add.w	r1, sl, r6
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a82e:	f1ab 0307 	sub.w	r3, fp, #7
    if(maze->ColumnNode[x][y].weight == 0)
 800a832:	f8b1 1882 	ldrh.w	r1, [r1, #2178]	; 0x882
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a836:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a838:	4628      	mov	r0, r5
    if(maze->ColumnNode[x][y].weight == 0)
 800a83a:	b921      	cbnz	r1, 800a846 <printAllWeight+0xe6>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a83c:	2b02      	cmp	r3, #2
 800a83e:	d802      	bhi.n	800a846 <printAllWeight+0xe6>
 800a840:	9b01      	ldr	r3, [sp, #4]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d905      	bls.n	800a852 <printAllWeight+0xf2>
            if(judgeColumnNodeGoal(maze, x,y-1) == true || ((pos->x == x) && (pos->y == y)))
 800a846:	7823      	ldrb	r3, [r4, #0]
 800a848:	455b      	cmp	r3, fp
 800a84a:	d1e0      	bne.n	800a80e <printAllWeight+0xae>
 800a84c:	7863      	ldrb	r3, [r4, #1]
 800a84e:	454b      	cmp	r3, r9
 800a850:	d1dd      	bne.n	800a80e <printAllWeight+0xae>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->ColumnNode[x][y-1].weight);
 800a852:	f8ba 1882 	ldrh.w	r1, [sl, #2178]	; 0x882
 800a856:	4820      	ldr	r0, [pc, #128]	; (800a8d8 <printAllWeight+0x178>)
 800a858:	f007 ff1e 	bl	8012698 <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a85c:	f1bb 0f10 	cmp.w	fp, #16
                printf("     ");
 800a860:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a862:	d1dc      	bne.n	800a81e <printAllWeight+0xbe>
        }
        printf("\r\n");
 800a864:	481d      	ldr	r0, [pc, #116]	; (800a8dc <printAllWeight+0x17c>)
 800a866:	f007 ff9f 	bl	80127a8 <puts>
 800a86a:	9b01      	ldr	r3, [sp, #4]
 800a86c:	9a02      	ldr	r2, [sp, #8]
 800a86e:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800a872:	f103 3aff 	add.w	sl, r3, #4294967295
 800a876:	9b03      	ldr	r3, [sp, #12]
 800a878:	3a08      	subs	r2, #8
 800a87a:	3b01      	subs	r3, #1
 800a87c:	9202      	str	r2, [sp, #8]
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	fa5f f28a 	uxtb.w	r2, sl
 800a884:	9201      	str	r2, [sp, #4]
 800a886:	9303      	str	r3, [sp, #12]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a888:	f1b9 0f00 	cmp.w	r9, #0
 800a88c:	f47f af7e 	bne.w	800a78c <printAllWeight+0x2c>
    }
    //y 0
    printf("  +  ");
 800a890:	480f      	ldr	r0, [pc, #60]	; (800a8d0 <printAllWeight+0x170>)
    for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
    {
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a892:	4e10      	ldr	r6, [pc, #64]	; (800a8d4 <printAllWeight+0x174>)
        if(x < NUMBER_OF_SQUARES_X-1)
                printf("  +  ");
 800a894:	4607      	mov	r7, r0
    printf("  +  ");
 800a896:	f007 feff 	bl	8012698 <iprintf>
 800a89a:	9b05      	ldr	r3, [sp, #20]
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a89c:	4630      	mov	r0, r6
 800a89e:	8859      	ldrh	r1, [r3, #2]
 800a8a0:	461c      	mov	r4, r3
 800a8a2:	f007 fef9 	bl	8012698 <iprintf>
 800a8a6:	f504 65ff 	add.w	r5, r4, #2040	; 0x7f8
                printf("  +  ");
 800a8aa:	4638      	mov	r0, r7
 800a8ac:	f007 fef4 	bl	8012698 <iprintf>
 800a8b0:	3488      	adds	r4, #136	; 0x88
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a8b2:	8861      	ldrh	r1, [r4, #2]
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f007 feef 	bl	8012698 <iprintf>
        if(x < NUMBER_OF_SQUARES_X-1)
 800a8ba:	42ac      	cmp	r4, r5
 800a8bc:	d1f5      	bne.n	800a8aa <printAllWeight+0x14a>
    }
    printf("\r\n");
 800a8be:	4807      	ldr	r0, [pc, #28]	; (800a8dc <printAllWeight+0x17c>)
    
    
}
 800a8c0:	b007      	add	sp, #28
 800a8c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800a8c6:	f007 bf6f 	b.w	80127a8 <puts>
 800a8ca:	bf00      	nop
 800a8cc:	08015d7c 	.word	0x08015d7c
 800a8d0:	08015d94 	.word	0x08015d94
 800a8d4:	08015db0 	.word	0x08015db0
 800a8d8:	08015d9c 	.word	0x08015d9c
 800a8dc:	080160c4 	.word	0x080160c4
 800a8e0:	08015db8 	.word	0x08015db8

0800a8e4 <initWeight>:
            maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].draw == true) ? MAX_WEIGHT : 0;     //
        }
    }
}
void initWeight(maze_node *maze)
{
 800a8e4:	b410      	push	{r4}
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	f500 6408 	add.w	r4, r0, #2176	; 0x880
    // }
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800a8ec:	f640 71ff 	movw	r1, #4095	; 0xfff
 800a8f0:	f103 0288 	add.w	r2, r3, #136	; 0x88
 800a8f4:	8059      	strh	r1, [r3, #2]
 800a8f6:	3308      	adds	r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d1fb      	bne.n	800a8f4 <initWeight+0x10>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a8fc:	42a3      	cmp	r3, r4
 800a8fe:	d1f7      	bne.n	800a8f0 <initWeight+0xc>
    }
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800a900:	f640 71ff 	movw	r1, #4095	; 0xfff
 800a904:	f100 0280 	add.w	r2, r0, #128	; 0x80
 800a908:	f8a0 1882 	strh.w	r1, [r0, #2178]	; 0x882
 800a90c:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a90e:	4282      	cmp	r2, r0
 800a910:	d1fa      	bne.n	800a908 <initWeight+0x24>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a912:	429a      	cmp	r2, r3
 800a914:	d1f6      	bne.n	800a904 <initWeight+0x20>
        }
    }
}
 800a916:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <initMaze>:
void initMaze(maze_node *maze) //
{
 800a91c:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a91e:	2600      	movs	r6, #0
 800a920:	4607      	mov	r7, r0
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a922:	4684      	mov	ip, r0
        {
            maze->RawNode[i][j].existence = UNKNOWN;
            maze->RawNode[i][j].draw = false;//
 800a924:	4631      	mov	r1, r6
            maze->RawNode[i][j].existence = UNKNOWN;
 800a926:	2502      	movs	r5, #2
 800a928:	b2f4      	uxtb	r4, r6
{
 800a92a:	4663      	mov	r3, ip
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a92c:	2201      	movs	r2, #1
            maze->RawNode[i][j].rc = 0;
            maze->RawNode[i][j].pos.x = i;
            maze->RawNode[i][j].pos.y = j;
 800a92e:	73da      	strb	r2, [r3, #15]
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a930:	3201      	adds	r2, #1
 800a932:	2a10      	cmp	r2, #16
            maze->RawNode[i][j].existence = UNKNOWN;
 800a934:	721d      	strb	r5, [r3, #8]
            maze->RawNode[i][j].draw = false;//
 800a936:	7319      	strb	r1, [r3, #12]
            maze->RawNode[i][j].rc = 0;
 800a938:	7359      	strb	r1, [r3, #13]
            maze->RawNode[i][j].pos.x = i;
 800a93a:	739c      	strb	r4, [r3, #14]
 800a93c:	f103 0308 	add.w	r3, r3, #8
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a940:	d1f5      	bne.n	800a92e <initMaze+0x12>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a942:	3601      	adds	r6, #1
 800a944:	2e10      	cmp	r6, #16
 800a946:	f10c 0c88 	add.w	ip, ip, #136	; 0x88
 800a94a:	d1ed      	bne.n	800a928 <initMaze+0xc>
        }
    }
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800a94c:	f04f 0c01 	mov.w	ip, #1
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].existence = UNKNOWN;
            maze->ColumnNode[i][j].draw = false;
            maze->ColumnNode[i][j].rc = 1;
 800a950:	4666      	mov	r6, ip
 800a952:	f100 0e80 	add.w	lr, r0, #128	; 0x80
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800a956:	2502      	movs	r5, #2
            maze->ColumnNode[i][j].draw = false;
 800a958:	2400      	movs	r4, #0
 800a95a:	fa5f f18c 	uxtb.w	r1, ip
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a95e:	4673      	mov	r3, lr
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a960:	2200      	movs	r2, #0
            maze->ColumnNode[i][j].pos.x = i;
            maze->ColumnNode[i][j].pos.y = j;
 800a962:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a966:	3201      	adds	r2, #1
 800a968:	2a10      	cmp	r2, #16
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800a96a:	f883 5880 	strb.w	r5, [r3, #2176]	; 0x880
            maze->ColumnNode[i][j].draw = false;
 800a96e:	f883 4884 	strb.w	r4, [r3, #2180]	; 0x884
            maze->ColumnNode[i][j].rc = 1;
 800a972:	f883 6885 	strb.w	r6, [r3, #2181]	; 0x885
            maze->ColumnNode[i][j].pos.x = i;
 800a976:	f883 1886 	strb.w	r1, [r3, #2182]	; 0x886
 800a97a:	f103 0308 	add.w	r3, r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a97e:	d1f0      	bne.n	800a962 <initMaze+0x46>
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800a980:	f10c 0c01 	add.w	ip, ip, #1
 800a984:	f1bc 0f10 	cmp.w	ip, #16
 800a988:	f10e 0e80 	add.w	lr, lr, #128	; 0x80
 800a98c:	d1e5      	bne.n	800a95a <initMaze+0x3e>
        }
    }
    
    // 
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a98e:	2300      	movs	r3, #0
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1

        maze->RawNode[i][0].draw = true;                        
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;

        maze->RawNode[i][0].rc = 0;
 800a990:	461c      	mov	r4, r3
        maze->RawNode[i][0].existence = WALL;                       //1
 800a992:	2201      	movs	r2, #1
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;

        maze->RawNode[i][0].pos.x = i;
 800a994:	b2d9      	uxtb	r1, r3
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a996:	3301      	adds	r3, #1
 800a998:	2b10      	cmp	r3, #16
        maze->RawNode[i][0].existence = WALL;                       //1
 800a99a:	703a      	strb	r2, [r7, #0]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1
 800a99c:	f887 2080 	strb.w	r2, [r7, #128]	; 0x80
        maze->RawNode[i][0].draw = true;                        
 800a9a0:	713a      	strb	r2, [r7, #4]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;
 800a9a2:	f887 2084 	strb.w	r2, [r7, #132]	; 0x84
        maze->RawNode[i][0].rc = 0;
 800a9a6:	717c      	strb	r4, [r7, #5]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;
 800a9a8:	f887 4085 	strb.w	r4, [r7, #133]	; 0x85
        maze->RawNode[i][0].pos.y = NUMBER_OF_SQUARES_Y;
 800a9ac:	f887 c007 	strb.w	ip, [r7, #7]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.y = NUMBER_OF_SQUARES_Y;
 800a9b0:	f887 c087 	strb.w	ip, [r7, #135]	; 0x87
        maze->RawNode[i][0].pos.x = i;
 800a9b4:	71b9      	strb	r1, [r7, #6]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
 800a9b6:	f887 1086 	strb.w	r1, [r7, #134]	; 0x86
 800a9ba:	f107 0788 	add.w	r7, r7, #136	; 0x88
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a9be:	d1e9      	bne.n	800a994 <initMaze+0x78>
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].draw = true;

        maze->ColumnNode[0][j].rc = 1;
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;

        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
 800a9c0:	461a      	mov	r2, r3
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a9c2:	2400      	movs	r4, #0
 800a9c4:	f500 6308 	add.w	r3, r0, #2176	; 0x880
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800a9c8:	2101      	movs	r1, #1
        maze->ColumnNode[0][j].pos.y = j;
 800a9ca:	b2e5      	uxtb	r5, r4
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a9cc:	3401      	adds	r4, #1
 800a9ce:	2c10      	cmp	r4, #16
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800a9d0:	7019      	strb	r1, [r3, #0]
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].existence = WALL;  //1
 800a9d2:	f883 1800 	strb.w	r1, [r3, #2048]	; 0x800
        maze->ColumnNode[0][j].draw = true;                    
 800a9d6:	7119      	strb	r1, [r3, #4]
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].draw = true;
 800a9d8:	f883 1804 	strb.w	r1, [r3, #2052]	; 0x804
        maze->ColumnNode[0][j].rc = 1;
 800a9dc:	7159      	strb	r1, [r3, #5]
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;
 800a9de:	f883 1805 	strb.w	r1, [r3, #2053]	; 0x805
        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
 800a9e2:	719a      	strb	r2, [r3, #6]
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.x = NUMBER_OF_SQUARES_X;
 800a9e4:	f883 2806 	strb.w	r2, [r3, #2054]	; 0x806
        maze->ColumnNode[0][j].pos.y = j;
 800a9e8:	71dd      	strb	r5, [r3, #7]
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.y = j;
 800a9ea:	f883 5807 	strb.w	r5, [r3, #2055]	; 0x807
 800a9ee:	f103 0308 	add.w	r3, r3, #8
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a9f2:	d1ea      	bne.n	800a9ca <initMaze+0xae>
    }
    maze->ColumnNode[1][0].existence = WALL;    //1
    maze->RawNode[0][1].existence = NOWALL;     //0
 800a9f4:	2300      	movs	r3, #0
    maze->ColumnNode[1][0].existence = WALL;    //1
 800a9f6:	f880 1900 	strb.w	r1, [r0, #2304]	; 0x900

    maze->ColumnNode[1][0].draw = true;    //1
 800a9fa:	f880 1904 	strb.w	r1, [r0, #2308]	; 0x904
    maze->RawNode[0][1].existence = NOWALL;     //0
 800a9fe:	7203      	strb	r3, [r0, #8]
    maze->RawNode[0][1].draw = false;     //0
 800aa00:	7303      	strb	r3, [r0, #12]
}
 800aa02:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aa04 <printAllNode>:
    printf(" %d, %d :  %u,  %u, draw %u\r\n", x,y, mn->RawNode[x][y].existence,mn->RawNode[x][y].weight,mn->RawNode[x][y].draw);
    printf(" %d, %d :  %u,  %u, draw %u\r\n", x,y, mn->ColumnNode[x][y].existence,mn->ColumnNode[x][y].weight,mn->ColumnNode[x][y].draw);
}
//printf
void printAllNode(maze_node *mn)
{
 800aa04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa08:	4607      	mov	r7, r0
 800aa0a:	4680      	mov	r8, r0
    printf("\r\n");
 800aa0c:	4819      	ldr	r0, [pc, #100]	; (800aa74 <printAllNode+0x70>)
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            printf("%u,",mn->RawNode[i][j].draw);
 800aa0e:	4d1a      	ldr	r5, [pc, #104]	; (800aa78 <printAllNode+0x74>)
        }
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            printf("%u",mn->ColumnNode[i+1][j].draw);
 800aa10:	4e1a      	ldr	r6, [pc, #104]	; (800aa7c <printAllNode+0x78>)
            if(j < NUMBER_OF_SQUARES_Y-1)
                printf(",");
        }
        printf("\r\n");
 800aa12:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800aa80 <printAllNode+0x7c>
 800aa16:	3780      	adds	r7, #128	; 0x80
 800aa18:	f508 6908 	add.w	r9, r8, #2176	; 0x880
    printf("\r\n");
 800aa1c:	f007 fec4 	bl	80127a8 <puts>
 800aa20:	f108 0b80 	add.w	fp, r8, #128	; 0x80
{
 800aa24:	4644      	mov	r4, r8
            printf("%u,",mn->RawNode[i][j].draw);
 800aa26:	7b21      	ldrb	r1, [r4, #12]
 800aa28:	4628      	mov	r0, r5
 800aa2a:	3408      	adds	r4, #8
 800aa2c:	f007 fe34 	bl	8012698 <iprintf>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800aa30:	455c      	cmp	r4, fp
 800aa32:	d1f8      	bne.n	800aa26 <printAllNode+0x22>
            printf("%u",mn->ColumnNode[i+1][j].draw);
 800aa34:	f897 1884 	ldrb.w	r1, [r7, #2180]	; 0x884
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f007 fe2d 	bl	8012698 <iprintf>
 800aa3e:	f107 0b78 	add.w	fp, r7, #120	; 0x78
 800aa42:	463c      	mov	r4, r7
                printf(",");
 800aa44:	202c      	movs	r0, #44	; 0x2c
 800aa46:	f007 fe3f 	bl	80126c8 <putchar>
 800aa4a:	3408      	adds	r4, #8
            printf("%u",mn->ColumnNode[i+1][j].draw);
 800aa4c:	f894 1884 	ldrb.w	r1, [r4, #2180]	; 0x884
 800aa50:	4630      	mov	r0, r6
 800aa52:	f007 fe21 	bl	8012698 <iprintf>
            if(j < NUMBER_OF_SQUARES_Y-1)
 800aa56:	455c      	cmp	r4, fp
 800aa58:	d1f4      	bne.n	800aa44 <printAllNode+0x40>
 800aa5a:	3780      	adds	r7, #128	; 0x80
        printf("\r\n");
 800aa5c:	4650      	mov	r0, sl
 800aa5e:	f007 fea3 	bl	80127a8 <puts>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa62:	454f      	cmp	r7, r9
 800aa64:	f108 0888 	add.w	r8, r8, #136	; 0x88
 800aa68:	d1da      	bne.n	800aa20 <printAllNode+0x1c>
    }
    printf("\r\n");
 800aa6a:	4805      	ldr	r0, [pc, #20]	; (800aa80 <printAllNode+0x7c>)
}
 800aa6c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800aa70:	f007 be9a 	b.w	80127a8 <puts>
 800aa74:	08015d64 	.word	0x08015d64
 800aa78:	08015d74 	.word	0x08015d74
 800aa7c:	08015d78 	.word	0x08015d78
 800aa80:	080160c4 	.word	0x080160c4

0800aa84 <printMatrix16ValueFromNode>:
    return val;
}

//TeraTerm
void printMatrix16ValueFromNode(maze_node *maze)
{
 800aa84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa88:	4604      	mov	r4, r0
 800aa8a:	b083      	sub	sp, #12
    printf("TeraTerm\r\n");
 800aa8c:	4822      	ldr	r0, [pc, #136]	; (800ab18 <printMatrix16ValueFromNode+0x94>)
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
    {
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
        {
            printf("%u",convertNodeTo16Value(maze, i,j));
 800aa8e:	4e23      	ldr	r6, [pc, #140]	; (800ab1c <printMatrix16ValueFromNode+0x98>)
    printf("TeraTerm\r\n");
 800aa90:	f007 fe8a 	bl	80127a8 <puts>
 800aa94:	f04f 0810 	mov.w	r8, #16
 800aa98:	f104 0280 	add.w	r2, r4, #128	; 0x80
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800aa9c:	f04f 090f 	mov.w	r9, #15
 800aaa0:	f1a2 0308 	sub.w	r3, r2, #8
 800aaa4:	eba9 0408 	sub.w	r4, r9, r8
 800aaa8:	9301      	str	r3, [sp, #4]
 800aaaa:	469a      	mov	sl, r3
 800aaac:	00e4      	lsls	r4, r4, #3
 800aaae:	f502 65ef 	add.w	r5, r2, #1912	; 0x778
 800aab2:	f502 67ff 	add.w	r7, r2, #2040	; 0x7f8
{
 800aab6:	4693      	mov	fp, r2
 800aab8:	e003      	b.n	800aac2 <printMatrix16ValueFromNode+0x3e>
            if(i < NUMBER_OF_SQUARES_X-1)
                printf(",");
 800aaba:	f007 fe05 	bl	80126c8 <putchar>
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aabe:	4557      	cmp	r7, sl
 800aac0:	d01b      	beq.n	800aafa <printMatrix16ValueFromNode+0x76>
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800aac2:	f89a 1884 	ldrb.w	r1, [sl, #2180]	; 0x884
    val += 2 * maze->ColumnNode[x+1][y].draw;   //
 800aac6:	f89a e904 	ldrb.w	lr, [sl, #2308]	; 0x904
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800aaca:	f89b 0004 	ldrb.w	r0, [fp, #4]
    val += 4 * maze->RawNode[x][y].draw;        //
 800aace:	eb0b 0c04 	add.w	ip, fp, r4
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800aad2:	00c9      	lsls	r1, r1, #3
 800aad4:	eb01 014e 	add.w	r1, r1, lr, lsl #1
    val += 4 * maze->RawNode[x][y].draw;        //
 800aad8:	f89c c004 	ldrb.w	ip, [ip, #4]
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800aadc:	4401      	add	r1, r0
 800aade:	eb01 018c 	add.w	r1, r1, ip, lsl #2
            printf("%u",convertNodeTo16Value(maze, i,j));
 800aae2:	b2c9      	uxtb	r1, r1
 800aae4:	4630      	mov	r0, r6
 800aae6:	f007 fdd7 	bl	8012698 <iprintf>
            if(i < NUMBER_OF_SQUARES_X-1)
 800aaea:	4555      	cmp	r5, sl
                printf(",");
 800aaec:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800aaf0:	f10a 0a80 	add.w	sl, sl, #128	; 0x80
 800aaf4:	f10b 0b88 	add.w	fp, fp, #136	; 0x88
            if(i < NUMBER_OF_SQUARES_X-1)
 800aaf8:	d1df      	bne.n	800aaba <printMatrix16ValueFromNode+0x36>
        }
        printf("\r\n");
 800aafa:	4809      	ldr	r0, [pc, #36]	; (800ab20 <printMatrix16ValueFromNode+0x9c>)
 800aafc:	f007 fe54 	bl	80127a8 <puts>
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800ab00:	f1b8 0801 	subs.w	r8, r8, #1
 800ab04:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab08:	9a01      	ldr	r2, [sp, #4]
 800ab0a:	d1c9      	bne.n	800aaa0 <printMatrix16ValueFromNode+0x1c>
    }
    printf("\r\n");
 800ab0c:	4804      	ldr	r0, [pc, #16]	; (800ab20 <printMatrix16ValueFromNode+0x9c>)

}
 800ab0e:	b003      	add	sp, #12
 800ab10:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800ab14:	f007 be48 	b.w	80127a8 <puts>
 800ab18:	08015dc0 	.word	0x08015dc0
 800ab1c:	08015d78 	.word	0x08015d78
 800ab20:	080160c4 	.word	0x080160c4

0800ab24 <updateNodeThree>:


//
// 
void updateNodeThree(maze_node *maze, state *st, uint8_t x, uint8_t y)
{
 800ab24:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
        //MAX   
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800ab26:	0114      	lsls	r4, r2, #4
 800ab28:	1c5f      	adds	r7, r3, #1
 800ab2a:	18a5      	adds	r5, r4, r2
 800ab2c:	443d      	add	r5, r7
 800ab2e:	eb04 0c02 	add.w	ip, r4, r2
 800ab32:	f810 5035 	ldrb.w	r5, [r0, r5, lsl #3]
 800ab36:	2d02      	cmp	r5, #2
 800ab38:	bf08      	it	eq
 800ab3a:	790d      	ldrbeq	r5, [r1, #4]
 800ab3c:	44bc      	add	ip, r7
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800ab3e:	f102 0601 	add.w	r6, r2, #1
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800ab42:	bf08      	it	eq
 800ab44:	f005 0503 	andeq.w	r5, r5, #3
 800ab48:	eb03 1606 	add.w	r6, r3, r6, lsl #4
 800ab4c:	f800 503c 	strb.w	r5, [r0, ip, lsl #3]
 800ab50:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ab54:	eb04 0c02 	add.w	ip, r4, r2
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800ab58:	f896 5880 	ldrb.w	r5, [r6, #2176]	; 0x880
 800ab5c:	2d02      	cmp	r5, #2
 800ab5e:	bf08      	it	eq
 800ab60:	790d      	ldrbeq	r5, [r1, #4]
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ab62:	449c      	add	ip, r3
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800ab64:	bf08      	it	eq
 800ab66:	f3c5 0581 	ubfxeq	r5, r5, #2, #2
 800ab6a:	f886 5880 	strb.w	r5, [r6, #2176]	; 0x880
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ab6e:	f810 c03c 	ldrb.w	ip, [r0, ip, lsl #3]
 800ab72:	f1bc 0f02 	cmp.w	ip, #2
 800ab76:	bf08      	it	eq
 800ab78:	f891 c004 	ldrbeq.w	ip, [r1, #4]
 800ab7c:	eb04 0e02 	add.w	lr, r4, r2
 800ab80:	449e      	add	lr, r3
 800ab82:	bf08      	it	eq
 800ab84:	f3cc 1c01 	ubfxeq	ip, ip, #4, #2
 800ab88:	eb03 1502 	add.w	r5, r3, r2, lsl #4
 800ab8c:	f800 c03e 	strb.w	ip, [r0, lr, lsl #3]
 800ab90:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
    // maze->RawNode[x][y+1].flag = true;      //
    // maze->ColumnNode[x+1][y].flag = true;   //
    // maze->RawNode[x][y].flag = true;        //
    // maze->ColumnNode[x][y].flag = true;     //

    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800ab94:	4414      	add	r4, r2
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800ab96:	f895 c880 	ldrb.w	ip, [r5, #2176]	; 0x880
 800ab9a:	f1bc 0f02 	cmp.w	ip, #2
 800ab9e:	bf08      	it	eq
 800aba0:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800aba4:	4427      	add	r7, r4
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800aba6:	bf08      	it	eq
 800aba8:	ea4f 1c9c 	moveq.w	ip, ip, lsr #6
 800abac:	f885 c880 	strb.w	ip, [r5, #2176]	; 0x880
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800abb0:	f810 2037 	ldrb.w	r2, [r0, r7, lsl #3]
 800abb4:	f1a2 0201 	sub.w	r2, r2, #1
 800abb8:	eb00 07c7 	add.w	r7, r0, r7, lsl #3
 800abbc:	fab2 f282 	clz	r2, r2
 800abc0:	0952      	lsrs	r2, r2, #5
 800abc2:	713a      	strb	r2, [r7, #4]
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800abc4:	f896 2880 	ldrb.w	r2, [r6, #2176]	; 0x880
 800abc8:	f1a2 0201 	sub.w	r2, r2, #1
 800abcc:	fab2 f282 	clz	r2, r2
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800abd0:	4423      	add	r3, r4
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800abd2:	0952      	lsrs	r2, r2, #5
 800abd4:	f886 2884 	strb.w	r2, [r6, #2180]	; 0x884
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800abd8:	f810 2033 	ldrb.w	r2, [r0, r3, lsl #3]
 800abdc:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800abe0:	f1a2 0301 	sub.w	r3, r2, #1
 800abe4:	fab3 f383 	clz	r3, r3
 800abe8:	095b      	lsrs	r3, r3, #5
 800abea:	7103      	strb	r3, [r0, #4]
    maze->ColumnNode[x][y].draw = (maze->ColumnNode[x][y].existence == WALL) ? true : false;        //
 800abec:	f895 3880 	ldrb.w	r3, [r5, #2176]	; 0x880
 800abf0:	f1a3 0301 	sub.w	r3, r3, #1
 800abf4:	fab3 f383 	clz	r3, r3
 800abf8:	095b      	lsrs	r3, r3, #5
 800abfa:	f885 3884 	strb.w	r3, [r5, #2180]	; 0x884
    //
    // maze->RawNode[x][y+1].weight = (maze->RawNode[x][y+1].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y+1].weight;             //
    // maze->ColumnNode[x+1][y].weight = (maze->ColumnNode[x+1][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x+1][y].weight;    //
    // maze->RawNode[x][y].weight = (maze->RawNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y].weight;                   //
    // maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x][y].weight;          //
}
 800abfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ac00 <initTargetAreaWeight>:
//             maze->ColumnNode[x+i][y+j].weight = 0;      //
//         }
//     }
// }
void initTargetAreaWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size_x, uint8_t target_size_y)
{
 800ac00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac04:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
    //0MAX
    for(int i=0; i < target_size_x; i++)
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d044      	beq.n	800ac96 <initTargetAreaWeight+0x96>
 800ac0c:	2711      	movs	r7, #17
 800ac0e:	fb17 2701 	smlabb	r7, r7, r1, r2
 800ac12:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800ac16:	eb00 07c7 	add.w	r7, r0, r7, lsl #3
 800ac1a:	f04f 0908 	mov.w	r9, #8
 800ac1e:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 800ac22:	f04f 0c00 	mov.w	ip, #0
            // maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;       //
            // maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0; //
            // maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;           //
            // maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;     //

            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].draw == true) ? MAX_WEIGHT : 0;       //
 800ac26:	f640 74ff 	movw	r4, #4095	; 0xfff
 800ac2a:	f100 0e80 	add.w	lr, r0, #128	; 0x80
        for(int j=0; j < target_size_y; j++)
 800ac2e:	f1b8 0f00 	cmp.w	r8, #0
 800ac32:	d029      	beq.n	800ac88 <initTargetAreaWeight+0x88>
 800ac34:	4671      	mov	r1, lr
 800ac36:	fb19 7a08 	smlabb	sl, r9, r8, r7
 800ac3a:	463a      	mov	r2, r7
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].draw == true) ? MAX_WEIGHT : 0;       //
 800ac3c:	7b15      	ldrb	r5, [r2, #12]
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].draw == true) ? MAX_WEIGHT : 0; //
 800ac3e:	f891 b884 	ldrb.w	fp, [r1, #2180]	; 0x884
            maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;           //
 800ac42:	7916      	ldrb	r6, [r2, #4]
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].draw == true) ? MAX_WEIGHT : 0;       //
 800ac44:	2d00      	cmp	r5, #0
 800ac46:	bf0c      	ite	eq
 800ac48:	2500      	moveq	r5, #0
 800ac4a:	4625      	movne	r5, r4
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].draw == true) ? MAX_WEIGHT : 0; //
 800ac4c:	f1bb 0f00 	cmp.w	fp, #0
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;     //
 800ac50:	f890 b884 	ldrb.w	fp, [r0, #2180]	; 0x884
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].draw == true) ? MAX_WEIGHT : 0;       //
 800ac54:	8155      	strh	r5, [r2, #10]
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].draw == true) ? MAX_WEIGHT : 0; //
 800ac56:	bf0c      	ite	eq
 800ac58:	2500      	moveq	r5, #0
 800ac5a:	4625      	movne	r5, r4
            maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;           //
 800ac5c:	2e00      	cmp	r6, #0
 800ac5e:	bf0c      	ite	eq
 800ac60:	2600      	moveq	r6, #0
 800ac62:	4626      	movne	r6, r4
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].draw == true) ? MAX_WEIGHT : 0; //
 800ac64:	f8a1 5882 	strh.w	r5, [r1, #2178]	; 0x882
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;     //
 800ac68:	f1bb 0f00 	cmp.w	fp, #0
            maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;           //
 800ac6c:	8056      	strh	r6, [r2, #2]
 800ac6e:	f102 0208 	add.w	r2, r2, #8
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;     //
 800ac72:	bf0c      	ite	eq
 800ac74:	2500      	moveq	r5, #0
 800ac76:	4625      	movne	r5, r4
        for(int j=0; j < target_size_y; j++)
 800ac78:	4552      	cmp	r2, sl
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].draw == true) ? MAX_WEIGHT : 0;     //
 800ac7a:	f8a0 5882 	strh.w	r5, [r0, #2178]	; 0x882
 800ac7e:	f101 0108 	add.w	r1, r1, #8
 800ac82:	f100 0008 	add.w	r0, r0, #8
        for(int j=0; j < target_size_y; j++)
 800ac86:	d1d9      	bne.n	800ac3c <initTargetAreaWeight+0x3c>
    for(int i=0; i < target_size_x; i++)
 800ac88:	f10c 0c01 	add.w	ip, ip, #1
 800ac8c:	459c      	cmp	ip, r3
 800ac8e:	f107 0788 	add.w	r7, r7, #136	; 0x88
 800ac92:	4670      	mov	r0, lr
 800ac94:	d1c9      	bne.n	800ac2a <initTargetAreaWeight+0x2a>
        }
    }
}
 800ac96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac9a:	bf00      	nop

0800ac9c <updateAllNodeWeight>:
    // setTargetWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size);
//0
    // setGoalWeight(maze);
    
void updateAllNodeWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t area_size_x, uint8_t area_size_y, int mask)
{
 800ac9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca0:	b085      	sub	sp, #20
 800aca2:	f500 6c08 	add.w	ip, r0, #2176	; 0x880
 800aca6:	f89d e038 	ldrb.w	lr, [sp, #56]	; 0x38
 800acaa:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800acac:	9003      	str	r0, [sp, #12]
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800acae:	f640 77ff 	movw	r7, #4095	; 0xfff
 800acb2:	f100 0688 	add.w	r6, r0, #136	; 0x88
 800acb6:	8047      	strh	r7, [r0, #2]
 800acb8:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800acba:	42b0      	cmp	r0, r6
 800acbc:	d1fb      	bne.n	800acb6 <updateAllNodeWeight+0x1a>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800acbe:	4560      	cmp	r0, ip
 800acc0:	d1f7      	bne.n	800acb2 <updateAllNodeWeight+0x16>
 800acc2:	9e03      	ldr	r6, [sp, #12]
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800acc4:	f640 7cff 	movw	ip, #4095	; 0xfff
 800acc8:	f106 0780 	add.w	r7, r6, #128	; 0x80
 800accc:	f8a6 c882 	strh.w	ip, [r6, #2178]	; 0x882
 800acd0:	3608      	adds	r6, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800acd2:	42be      	cmp	r6, r7
 800acd4:	d1fa      	bne.n	800accc <updateAllNodeWeight+0x30>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800acd6:	4286      	cmp	r6, r0
 800acd8:	d1f6      	bne.n	800acc8 <updateAllNodeWeight+0x2c>
	//154/20ms = 7.7ms
    //

    initWeight(maze); //3/20ms
    
    initTargetAreaWeight(maze, x,y, area_size_x,area_size_y);
 800acda:	9d03      	ldr	r5, [sp, #12]
 800acdc:	f8cd e000 	str.w	lr, [sp]
 800ace0:	4628      	mov	r0, r5
 800ace2:	f7ff ff8d 	bl	800ac00 <initTargetAreaWeight>
 800ace6:	f105 0c80 	add.w	ip, r5, #128	; 0x80
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
			{
                //1.6
                // j=N; j >= 0, x1N-1
                // j=N-11 x0N-1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800acea:	f640 72ff 	movw	r2, #4095	; 0xfff
					}
                    //
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
					{
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
						change_flag = true;		//
 800acee:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800acf2:	2500      	movs	r5, #0
		change_flag = false;				//
 800acf4:	46ae      	mov	lr, r5
						change_flag = true;		//
 800acf6:	4649      	mov	r1, r9
 800acf8:	f101 0a80 	add.w	sl, r1, #128	; 0x80
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800acfc:	4656      	mov	r6, sl
 800acfe:	464b      	mov	r3, r9
 800ad00:	2001      	movs	r0, #1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800ad02:	895f      	ldrh	r7, [r3, #10]
 800ad04:	4297      	cmp	r7, r2
 800ad06:	d055      	beq.n	800adb4 <updateAllNodeWeight+0x118>
				if(j < NUMBER_OF_SQUARES_Y-1)   //. xyxy
 800ad08:	280f      	cmp	r0, #15
 800ad0a:	d010      	beq.n	800ad2e <updateAllNodeWeight+0x92>
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT) )	//(maskstatic_parameters)
 800ad0c:	f893 b010 	ldrb.w	fp, [r3, #16]
 800ad10:	ea1b 0f04 	tst.w	fp, r4
 800ad14:	d109      	bne.n	800ad2a <updateAllNodeWeight+0x8e>
 800ad16:	f8b3 b012 	ldrh.w	fp, [r3, #18]
 800ad1a:	4593      	cmp	fp, r2
 800ad1c:	d105      	bne.n	800ad2a <updateAllNodeWeight+0x8e>
						maze->RawNode[i][j+1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800ad1e:	f107 0e07 	add.w	lr, r7, #7
 800ad22:	f8a3 e012 	strh.w	lr, [r3, #18]
						change_flag = true;		//
 800ad26:	f04f 0e01 	mov.w	lr, #1
				if(j > 1)						//.
 800ad2a:	2801      	cmp	r0, #1
 800ad2c:	d00c      	beq.n	800ad48 <updateAllNodeWeight+0xac>
					if( ((maze->RawNode[i][j-1].existence & mask) == NOWALL) && (maze->RawNode[i][j-1].weight == MAX_WEIGHT) )	//
 800ad2e:	f893 b000 	ldrb.w	fp, [r3]
 800ad32:	ea1b 0f04 	tst.w	fp, r4
 800ad36:	d107      	bne.n	800ad48 <updateAllNodeWeight+0xac>
 800ad38:	f8b3 b002 	ldrh.w	fp, [r3, #2]
 800ad3c:	4593      	cmp	fp, r2
 800ad3e:	d103      	bne.n	800ad48 <updateAllNodeWeight+0xac>
						maze->RawNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800ad40:	3707      	adds	r7, #7
 800ad42:	805f      	strh	r7, [r3, #2]
						change_flag = true;		//
 800ad44:	f04f 0e01 	mov.w	lr, #1
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800ad48:	2d0f      	cmp	r5, #15
 800ad4a:	d017      	beq.n	800ad7c <updateAllNodeWeight+0xe0>
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))		//
 800ad4c:	f896 7888 	ldrb.w	r7, [r6, #2184]	; 0x888
 800ad50:	4227      	tst	r7, r4
 800ad52:	d109      	bne.n	800ad68 <updateAllNodeWeight+0xcc>
 800ad54:	f8b6 788a 	ldrh.w	r7, [r6, #2186]	; 0x88a
 800ad58:	4297      	cmp	r7, r2
 800ad5a:	d105      	bne.n	800ad68 <updateAllNodeWeight+0xcc>
						maze->ColumnNode[i+1][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ad5c:	895f      	ldrh	r7, [r3, #10]
 800ad5e:	3705      	adds	r7, #5
 800ad60:	f8a6 788a 	strh.w	r7, [r6, #2186]	; 0x88a
						change_flag = true;		//
 800ad64:	f04f 0e01 	mov.w	lr, #1
                    if( ((maze->ColumnNode[i+1][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j-1].weight == MAX_WEIGHT)	)		//
 800ad68:	f896 7880 	ldrb.w	r7, [r6, #2176]	; 0x880
 800ad6c:	4227      	tst	r7, r4
 800ad6e:	d104      	bne.n	800ad7a <updateAllNodeWeight+0xde>
 800ad70:	f8b6 7882 	ldrh.w	r7, [r6, #2178]	; 0x882
 800ad74:	4297      	cmp	r7, r2
 800ad76:	f000 8097 	beq.w	800aea8 <updateAllNodeWeight+0x20c>
				if(i > 0)						//
 800ad7a:	b1dd      	cbz	r5, 800adb4 <updateAllNodeWeight+0x118>
					if( ((maze->ColumnNode[i][j].existence & mask) == NOWALL)  && (maze->ColumnNode[i][j].weight == MAX_WEIGHT) )		//
 800ad7c:	f891 7888 	ldrb.w	r7, [r1, #2184]	; 0x888
 800ad80:	4227      	tst	r7, r4
 800ad82:	d109      	bne.n	800ad98 <updateAllNodeWeight+0xfc>
 800ad84:	f8b1 788a 	ldrh.w	r7, [r1, #2186]	; 0x88a
 800ad88:	4297      	cmp	r7, r2
 800ad8a:	d105      	bne.n	800ad98 <updateAllNodeWeight+0xfc>
							maze->ColumnNode[i][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ad8c:	895f      	ldrh	r7, [r3, #10]
 800ad8e:	3705      	adds	r7, #5
 800ad90:	f8a1 788a 	strh.w	r7, [r1, #2186]	; 0x88a
							change_flag = true;		//
 800ad94:	f04f 0e01 	mov.w	lr, #1
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
 800ad98:	f891 7880 	ldrb.w	r7, [r1, #2176]	; 0x880
 800ad9c:	4227      	tst	r7, r4
 800ad9e:	d109      	bne.n	800adb4 <updateAllNodeWeight+0x118>
 800ada0:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800ada4:	4297      	cmp	r7, r2
 800ada6:	d105      	bne.n	800adb4 <updateAllNodeWeight+0x118>
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ada8:	895f      	ldrh	r7, [r3, #10]
 800adaa:	3705      	adds	r7, #5
 800adac:	f8a1 7882 	strh.w	r7, [r1, #2178]	; 0x882
						change_flag = true;		//
 800adb0:	f04f 0e01 	mov.w	lr, #1
 800adb4:	3001      	adds	r0, #1
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
 800adb6:	2810      	cmp	r0, #16
 800adb8:	f103 0308 	add.w	r3, r3, #8
 800adbc:	f101 0108 	add.w	r1, r1, #8
 800adc0:	f106 0608 	add.w	r6, r6, #8
 800adc4:	d19d      	bne.n	800ad02 <updateAllNodeWeight+0x66>
 800adc6:	3501      	adds	r5, #1
		for( i = 0; i < NUMBER_OF_SQUARES_X; i++)			//(x)
 800adc8:	2d10      	cmp	r5, #16
 800adca:	f109 0988 	add.w	r9, r9, #136	; 0x88
 800adce:	4651      	mov	r1, sl
 800add0:	d192      	bne.n	800acf8 <updateAllNodeWeight+0x5c>
 800add2:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800add6:	4661      	mov	r1, ip
 800add8:	f04f 0801 	mov.w	r8, #1
 800addc:	f101 0a80 	add.w	sl, r1, #128	; 0x80
		change_flag = false;				//
 800ade0:	4656      	mov	r6, sl
 800ade2:	464b      	mov	r3, r9
 800ade4:	2000      	movs	r0, #0
        //
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
		{
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
			{
                if(maze->ColumnNode[i][j].weight == MAX_WEIGHT)		//MAX
 800ade6:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800adea:	4297      	cmp	r7, r2
 800adec:	d055      	beq.n	800ae9a <updateAllNodeWeight+0x1fe>
					continue;
				}
                // printf("continue. Column[%d][%d]\r\n",i,j);
				
                //
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800adee:	f1b8 0f0f 	cmp.w	r8, #15
 800adf2:	d010      	beq.n	800ae16 <updateAllNodeWeight+0x17a>
				{
                    // printf("%d,mask: %d, result: %d\r\n",maze->ColumnNode[i+1][j].existence, mask,((maze->ColumnNode[i+1][j].existence) & mask));
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))	//(maskstatic_parameters)
 800adf4:	f896 b880 	ldrb.w	fp, [r6, #2176]	; 0x880
 800adf8:	ea1b 0f04 	tst.w	fp, r4
 800adfc:	d108      	bne.n	800ae10 <updateAllNodeWeight+0x174>
 800adfe:	f8b6 b882 	ldrh.w	fp, [r6, #2178]	; 0x882
 800ae02:	4593      	cmp	fp, r2
 800ae04:	d104      	bne.n	800ae10 <updateAllNodeWeight+0x174>
					{
						maze->ColumnNode[i+1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800ae06:	3707      	adds	r7, #7
 800ae08:	f8a6 7882 	strh.w	r7, [r6, #2178]	; 0x882
						change_flag = true;		//
 800ae0c:	f04f 0e01 	mov.w	lr, #1
					}
                }
                //
				if(i > 1)						//
 800ae10:	f1b8 0f01 	cmp.w	r8, #1
 800ae14:	d00e      	beq.n	800ae34 <updateAllNodeWeight+0x198>
				{
					if( ((maze->ColumnNode[i-1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i-1][j].weight == MAX_WEIGHT))	//
 800ae16:	f891 7800 	ldrb.w	r7, [r1, #2048]	; 0x800
 800ae1a:	4227      	tst	r7, r4
 800ae1c:	d10a      	bne.n	800ae34 <updateAllNodeWeight+0x198>
 800ae1e:	f8b1 7802 	ldrh.w	r7, [r1, #2050]	; 0x802
 800ae22:	4297      	cmp	r7, r2
 800ae24:	d106      	bne.n	800ae34 <updateAllNodeWeight+0x198>
					{
						maze->ColumnNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800ae26:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800ae2a:	3707      	adds	r7, #7
 800ae2c:	f8a1 7802 	strh.w	r7, [r1, #2050]	; 0x802
						change_flag = true;		//
 800ae30:	f04f 0e01 	mov.w	lr, #1
					}
				}
                //2
				if(j < NUMBER_OF_SQUARES_Y-1)					//
 800ae34:	280f      	cmp	r0, #15
 800ae36:	d015      	beq.n	800ae64 <updateAllNodeWeight+0x1c8>
				{
                    //
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT))		//
 800ae38:	f893 7090 	ldrb.w	r7, [r3, #144]	; 0x90
 800ae3c:	4227      	tst	r7, r4
 800ae3e:	d10a      	bne.n	800ae56 <updateAllNodeWeight+0x1ba>
 800ae40:	f8b3 7092 	ldrh.w	r7, [r3, #146]	; 0x92
 800ae44:	4297      	cmp	r7, r2
 800ae46:	d106      	bne.n	800ae56 <updateAllNodeWeight+0x1ba>
					{
						maze->RawNode[i][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800ae48:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800ae4c:	3705      	adds	r7, #5
 800ae4e:	f8a3 7092 	strh.w	r7, [r3, #146]	; 0x92
						change_flag = true;		//
 800ae52:	f04f 0e01 	mov.w	lr, #1
					}
                	
                    //
                    if( ((maze->RawNode[i-1][j+1].existence & mask) == NOWALL) && (maze->RawNode[i-1][j+1].weight == MAX_WEIGHT))		//
 800ae56:	7a1f      	ldrb	r7, [r3, #8]
 800ae58:	4227      	tst	r7, r4
 800ae5a:	d102      	bne.n	800ae62 <updateAllNodeWeight+0x1c6>
 800ae5c:	895f      	ldrh	r7, [r3, #10]
 800ae5e:	4297      	cmp	r7, r2
 800ae60:	d029      	beq.n	800aeb6 <updateAllNodeWeight+0x21a>
						change_flag = true;		//
					}
				}

                //2
				if(j > 0)						//
 800ae62:	b1e0      	cbz	r0, 800ae9e <updateAllNodeWeight+0x202>
				{
                    //
					if( ((maze->RawNode[i][j].existence & mask) == NOWALL) && (maze->RawNode[i][j].weight == MAX_WEIGHT)	)		//
 800ae64:	f893 7088 	ldrb.w	r7, [r3, #136]	; 0x88
 800ae68:	4227      	tst	r7, r4
 800ae6a:	d10a      	bne.n	800ae82 <updateAllNodeWeight+0x1e6>
 800ae6c:	f8b3 708a 	ldrh.w	r7, [r3, #138]	; 0x8a
 800ae70:	4297      	cmp	r7, r2
 800ae72:	d106      	bne.n	800ae82 <updateAllNodeWeight+0x1e6>
					{
						maze->RawNode[i][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800ae74:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800ae78:	3705      	adds	r7, #5
 800ae7a:	f8a3 708a 	strh.w	r7, [r3, #138]	; 0x8a
						change_flag = true;		//
 800ae7e:	f04f 0e01 	mov.w	lr, #1
					}
                    //
    				if( ((maze->RawNode[i-1][j].existence & mask) == NOWALL) && (maze->RawNode[i-1][j].weight == MAX_WEIGHT))		//
 800ae82:	781f      	ldrb	r7, [r3, #0]
 800ae84:	4227      	tst	r7, r4
 800ae86:	d108      	bne.n	800ae9a <updateAllNodeWeight+0x1fe>
 800ae88:	885f      	ldrh	r7, [r3, #2]
 800ae8a:	4297      	cmp	r7, r2
 800ae8c:	d105      	bne.n	800ae9a <updateAllNodeWeight+0x1fe>
					{
							maze->RawNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800ae8e:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800ae92:	3705      	adds	r7, #5
 800ae94:	805f      	strh	r7, [r3, #2]
							change_flag = true;		//
 800ae96:	f04f 0e01 	mov.w	lr, #1
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
 800ae9a:	280f      	cmp	r0, #15
 800ae9c:	d012      	beq.n	800aec4 <updateAllNodeWeight+0x228>
 800ae9e:	3001      	adds	r0, #1
 800aea0:	3108      	adds	r1, #8
 800aea2:	3608      	adds	r6, #8
 800aea4:	3308      	adds	r3, #8
 800aea6:	e79e      	b.n	800ade6 <updateAllNodeWeight+0x14a>
						maze->ColumnNode[i+1][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800aea8:	895f      	ldrh	r7, [r3, #10]
 800aeaa:	3705      	adds	r7, #5
 800aeac:	f8a6 7882 	strh.w	r7, [r6, #2178]	; 0x882
						change_flag = true;		//
 800aeb0:	f04f 0e01 	mov.w	lr, #1
 800aeb4:	e761      	b.n	800ad7a <updateAllNodeWeight+0xde>
						maze->RawNode[i-1][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800aeb6:	f8b1 7882 	ldrh.w	r7, [r1, #2178]	; 0x882
 800aeba:	3705      	adds	r7, #5
 800aebc:	815f      	strh	r7, [r3, #10]
						change_flag = true;		//
 800aebe:	f04f 0e01 	mov.w	lr, #1
 800aec2:	e7ce      	b.n	800ae62 <updateAllNodeWeight+0x1c6>
 800aec4:	f108 0801 	add.w	r8, r8, #1
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
 800aec8:	f1b8 0f10 	cmp.w	r8, #16
 800aecc:	f109 0988 	add.w	r9, r9, #136	; 0x88
 800aed0:	4651      	mov	r1, sl
 800aed2:	d183      	bne.n	800addc <updateAllNodeWeight+0x140>
				}
            }
        }
        //printf("\r\n");//
        //cnt++;
	}while(change_flag == true);	//
 800aed4:	f1be 0f00 	cmp.w	lr, #0
 800aed8:	f47f af09 	bne.w	800acee <updateAllNodeWeight+0x52>
//    t = 0;
//	HAL_TIM_Base_Stop_IT(&htim8);
//	printf("%d/20ms, %d, %d\r\n\r\n",timer8, skip_raw, skip_column);
}
 800aedc:	b005      	add	sp, #20
 800aede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee2:	bf00      	nop

0800aee4 <getNextNode>:
}

//
// :
node *getNextNode(maze_node *maze, cardinal car, node *now_node, int mask)
{
 800aee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t compare_weight=0;
    compare_weight = now_node->weight;

    _Bool flag=false;
    //printf("01:%d\r\n",now_node->rc);
    if(now_node->rc == 0)
 800aee8:	7957      	ldrb	r7, [r2, #5]
    compare_weight = now_node->weight;
 800aeea:	f8b2 c002 	ldrh.w	ip, [r2, #2]
 800aeee:	7991      	ldrb	r1, [r2, #6]
 800aef0:	79d4      	ldrb	r4, [r2, #7]
{
 800aef2:	b083      	sub	sp, #12
    if(now_node->rc == 0)
 800aef4:	2f00      	cmp	r7, #0
 800aef6:	d170      	bne.n	800afda <getNextNode+0xf6>
        //
        //
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
        {
            //printf("%u\r\n",now_node->pos.y);
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800aef8:	010e      	lsls	r6, r1, #4
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800aefa:	2c0e      	cmp	r4, #14
 800aefc:	f104 3eff 	add.w	lr, r4, #4294967295
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800af00:	9601      	str	r6, [sp, #4]
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800af02:	f200 80da 	bhi.w	800b0ba <getNextNode+0x1d6>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800af06:	eb06 0801 	add.w	r8, r6, r1
 800af0a:	f104 0901 	add.w	r9, r4, #1
 800af0e:	44c8      	add	r8, r9
 800af10:	f810 a038 	ldrb.w	sl, [r0, r8, lsl #3]
 800af14:	ea1a 0f03 	tst.w	sl, r3
 800af18:	d10c      	bne.n	800af34 <getNextNode+0x50>
            {
                // printf("%d\r\n", maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence);//..
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800af1a:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
 800af1e:	f8b8 8002 	ldrh.w	r8, [r8, #2]
 800af22:	45e0      	cmp	r8, ip
 800af24:	d206      	bcs.n	800af34 <getNextNode+0x50>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight;
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800af26:	2511      	movs	r5, #17
 800af28:	fb15 9501 	smlabb	r5, r5, r1, r9
 800af2c:	46c4      	mov	ip, r8
 800af2e:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800af32:	2701      	movs	r7, #1
                }
            }
        }
        //
        if(now_node->pos.y > 1)						//
 800af34:	2c01      	cmp	r4, #1
 800af36:	f200 80c0 	bhi.w	800b0ba <getNextNode+0x1d6>
                    flag = true;
                }
            }
        }
        //2
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800af3a:	290e      	cmp	r1, #14
 800af3c:	d82c      	bhi.n	800af98 <getNextNode+0xb4>
        {
            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)		//
 800af3e:	1c4e      	adds	r6, r1, #1
 800af40:	0136      	lsls	r6, r6, #4
 800af42:	eb06 0804 	add.w	r8, r6, r4
 800af46:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
 800af4a:	f898 9880 	ldrb.w	r9, [r8, #2176]	; 0x880
 800af4e:	ea19 0f03 	tst.w	r9, r3
 800af52:	d10a      	bne.n	800af6a <getNextNode+0x86>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800af54:	f8b8 8882 	ldrh.w	r8, [r8, #2178]	; 0x882
 800af58:	45e0      	cmp	r8, ip
 800af5a:	d206      	bcs.n	800af6a <getNextNode+0x86>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800af5c:	f504 7588 	add.w	r5, r4, #272	; 0x110
 800af60:	4435      	add	r5, r6
 800af62:	46c4      	mov	ip, r8
 800af64:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800af68:	2701      	movs	r7, #1
 800af6a:	eb0e 0806 	add.w	r8, lr, r6
 800af6e:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
                }
            }
            
            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800af72:	f898 9880 	ldrb.w	r9, [r8, #2176]	; 0x880
 800af76:	ea19 0f03 	tst.w	r9, r3
 800af7a:	f040 80d7 	bne.w	800b12c <getNextNode+0x248>
            {  
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800af7e:	f8b8 8882 	ldrh.w	r8, [r8, #2178]	; 0x882
 800af82:	45e0      	cmp	r8, ip
 800af84:	f080 80d2 	bcs.w	800b12c <getNextNode+0x248>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
 800af88:	f50e 7588 	add.w	r5, lr, #272	; 0x110
 800af8c:	4435      	add	r5, r6
 800af8e:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                }
            }
        }

        //2
        if(now_node->pos.x > 0)						//
 800af92:	b1f1      	cbz	r1, 800afd2 <getNextNode+0xee>
 800af94:	46c4      	mov	ip, r8
                    flag = true;
 800af96:	2701      	movs	r7, #1
 800af98:	0109      	lsls	r1, r1, #4
 800af9a:	1866      	adds	r6, r4, r1
 800af9c:	eb01 080e 	add.w	r8, r1, lr
 800afa0:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800afa4:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
        {
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800afa8:	f896 9880 	ldrb.w	r9, [r6, #2176]	; 0x880
 800afac:	f898 a880 	ldrb.w	sl, [r8, #2176]	; 0x880
 800afb0:	ea19 0f03 	tst.w	r9, r3
 800afb4:	ea0a 0a03 	and.w	sl, sl, r3
 800afb8:	f000 80c0 	beq.w	800b13c <getNextNode+0x258>
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y]);
                    flag = true;
                }
            }
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800afbc:	f1ba 0f00 	cmp.w	sl, #0
 800afc0:	d104      	bne.n	800afcc <getNextNode+0xe8>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800afc2:	f8b8 3882 	ldrh.w	r3, [r8, #2178]	; 0x882
 800afc6:	4563      	cmp	r3, ip
 800afc8:	f0c0 80cb 	bcc.w	800b162 <getNextNode+0x27e>
 800afcc:	2f00      	cmp	r7, #0
 800afce:	bf08      	it	eq
 800afd0:	4615      	moveq	r5, r2

        return now_node;//
    }
    return now_node; //
        
}
 800afd2:	4628      	mov	r0, r5
 800afd4:	b003      	add	sp, #12
 800afd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800afda:	290e      	cmp	r1, #14
 800afdc:	f101 39ff 	add.w	r9, r1, #4294967295
 800afe0:	f240 8082 	bls.w	800b0e8 <getNextNode+0x204>
    _Bool flag=false;
 800afe4:	f04f 0e00 	mov.w	lr, #0
 800afe8:	ea4f 1809 	mov.w	r8, r9, lsl #4
 800afec:	eb08 0604 	add.w	r6, r8, r4
 800aff0:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
            if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)	//
 800aff4:	f896 a880 	ldrb.w	sl, [r6, #2176]	; 0x880
 800aff8:	ea1a 0f03 	tst.w	sl, r3
 800affc:	d10a      	bne.n	800b014 <getNextNode+0x130>
                if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800affe:	f8b6 6882 	ldrh.w	r6, [r6, #2178]	; 0x882
 800b002:	4566      	cmp	r6, ip
 800b004:	d206      	bcs.n	800b014 <getNextNode+0x130>
                    next_node = &(maze->ColumnNode[now_node->pos.x-1][now_node->pos.y]);
 800b006:	f504 7588 	add.w	r5, r4, #272	; 0x110
 800b00a:	4445      	add	r5, r8
 800b00c:	46b4      	mov	ip, r6
 800b00e:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800b012:	46be      	mov	lr, r7
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b014:	010e      	lsls	r6, r1, #4
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b016:	2c0e      	cmp	r4, #14
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b018:	9601      	str	r6, [sp, #4]
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b01a:	d828      	bhi.n	800b06e <getNextNode+0x18a>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b01c:	eb06 0a01 	add.w	sl, r6, r1
 800b020:	f104 0b01 	add.w	fp, r4, #1
 800b024:	44da      	add	sl, fp
 800b026:	f810 603a 	ldrb.w	r6, [r0, sl, lsl #3]
 800b02a:	421e      	tst	r6, r3
 800b02c:	d10c      	bne.n	800b048 <getNextNode+0x164>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b02e:	eb00 0aca 	add.w	sl, r0, sl, lsl #3
 800b032:	f8ba a002 	ldrh.w	sl, [sl, #2]
 800b036:	45e2      	cmp	sl, ip
 800b038:	d206      	bcs.n	800b048 <getNextNode+0x164>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800b03a:	2511      	movs	r5, #17
 800b03c:	fb15 b501 	smlabb	r5, r5, r1, fp
 800b040:	46d4      	mov	ip, sl
 800b042:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800b046:	46be      	mov	lr, r7
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b048:	eb08 0a09 	add.w	sl, r8, r9
 800b04c:	44da      	add	sl, fp
 800b04e:	f810 b03a 	ldrb.w	fp, [r0, sl, lsl #3]
 800b052:	ea1b 0f03 	tst.w	fp, r3
 800b056:	d16d      	bne.n	800b134 <getNextNode+0x250>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800b058:	eb00 0aca 	add.w	sl, r0, sl, lsl #3
 800b05c:	f8ba b002 	ldrh.w	fp, [sl, #2]
 800b060:	45e3      	cmp	fp, ip
 800b062:	d267      	bcs.n	800b134 <getNextNode+0x250>
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y+1]);
 800b064:	4655      	mov	r5, sl
        if(now_node->pos.y > 0)						//
 800b066:	2c00      	cmp	r4, #0
 800b068:	d0b3      	beq.n	800afd2 <getNextNode+0xee>
                    flag = true;
 800b06a:	46be      	mov	lr, r7
        if(now_node->pos.y > 0)						//
 800b06c:	46dc      	mov	ip, fp
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800b06e:	9e01      	ldr	r6, [sp, #4]
 800b070:	440e      	add	r6, r1
 800b072:	eb08 0709 	add.w	r7, r8, r9
 800b076:	4426      	add	r6, r4
 800b078:	4427      	add	r7, r4
 800b07a:	f810 b036 	ldrb.w	fp, [r0, r6, lsl #3]
 800b07e:	f810 a037 	ldrb.w	sl, [r0, r7, lsl #3]
 800b082:	ea1b 0f03 	tst.w	fp, r3
 800b086:	ea0a 0a03 	and.w	sl, sl, r3
 800b08a:	d142      	bne.n	800b112 <getNextNode+0x22e>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800b08c:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b090:	8873      	ldrh	r3, [r6, #2]
 800b092:	4563      	cmp	r3, ip
 800b094:	d23d      	bcs.n	800b112 <getNextNode+0x22e>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y]);
 800b096:	2511      	movs	r5, #17
 800b098:	fb15 4101 	smlabb	r1, r5, r1, r4
 800b09c:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b0a0:	f1ba 0f00 	cmp.w	sl, #0
 800b0a4:	d195      	bne.n	800afd2 <getNextNode+0xee>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b0a6:	eb00 07c7 	add.w	r7, r0, r7, lsl #3
 800b0aa:	887a      	ldrh	r2, [r7, #2]
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d290      	bcs.n	800afd2 <getNextNode+0xee>
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y]);
 800b0b0:	44c8      	add	r8, r9
 800b0b2:	4444      	add	r4, r8
 800b0b4:	eb00 05c4 	add.w	r5, r0, r4, lsl #3
 800b0b8:	e78b      	b.n	800afd2 <getNextNode+0xee>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)	//
 800b0ba:	9e01      	ldr	r6, [sp, #4]
 800b0bc:	440e      	add	r6, r1
 800b0be:	4476      	add	r6, lr
 800b0c0:	f810 8036 	ldrb.w	r8, [r0, r6, lsl #3]
 800b0c4:	ea18 0f03 	tst.w	r8, r3
 800b0c8:	f47f af37 	bne.w	800af3a <getNextNode+0x56>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b0cc:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b0d0:	8876      	ldrh	r6, [r6, #2]
 800b0d2:	4566      	cmp	r6, ip
 800b0d4:	f4bf af31 	bcs.w	800af3a <getNextNode+0x56>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
 800b0d8:	2511      	movs	r5, #17
 800b0da:	fb15 e501 	smlabb	r5, r5, r1, lr
 800b0de:	46b4      	mov	ip, r6
 800b0e0:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800b0e4:	2701      	movs	r7, #1
 800b0e6:	e728      	b.n	800af3a <getNextNode+0x56>
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800b0e8:	f101 0801 	add.w	r8, r1, #1
 800b0ec:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800b0f0:	eb04 0608 	add.w	r6, r4, r8
 800b0f4:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b0f8:	f896 e880 	ldrb.w	lr, [r6, #2176]	; 0x880
 800b0fc:	ea1e 0e03 	ands.w	lr, lr, r3
 800b100:	d035      	beq.n	800b16e <getNextNode+0x28a>
    _Bool flag=false;
 800b102:	f04f 0e00 	mov.w	lr, #0
        if(now_node->pos.x > 1)						//
 800b106:	2901      	cmp	r1, #1
 800b108:	f63f af6e 	bhi.w	800afe8 <getNextNode+0x104>
 800b10c:	ea4f 1809 	mov.w	r8, r9, lsl #4
 800b110:	e780      	b.n	800b014 <getNextNode+0x130>
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b112:	f1ba 0f00 	cmp.w	sl, #0
 800b116:	d107      	bne.n	800b128 <getNextNode+0x244>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b118:	eb08 0309 	add.w	r3, r8, r9
 800b11c:	4423      	add	r3, r4
 800b11e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b122:	885b      	ldrh	r3, [r3, #2]
 800b124:	4563      	cmp	r3, ip
 800b126:	d3c3      	bcc.n	800b0b0 <getNextNode+0x1cc>
 800b128:	4677      	mov	r7, lr
 800b12a:	e74f      	b.n	800afcc <getNextNode+0xe8>
        if(now_node->pos.x > 0)						//
 800b12c:	2900      	cmp	r1, #0
 800b12e:	f43f af4d 	beq.w	800afcc <getNextNode+0xe8>
 800b132:	e731      	b.n	800af98 <getNextNode+0xb4>
        if(now_node->pos.y > 0)						//
 800b134:	2c00      	cmp	r4, #0
 800b136:	d19a      	bne.n	800b06e <getNextNode+0x18a>
 800b138:	4677      	mov	r7, lr
 800b13a:	e747      	b.n	800afcc <getNextNode+0xe8>
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y].weight)
 800b13c:	f8b6 3882 	ldrh.w	r3, [r6, #2178]	; 0x882
 800b140:	4563      	cmp	r3, ip
 800b142:	f4bf af3b 	bcs.w	800afbc <getNextNode+0xd8>
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y]);
 800b146:	f504 7588 	add.w	r5, r4, #272	; 0x110
 800b14a:	440d      	add	r5, r1
 800b14c:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b150:	f1ba 0f00 	cmp.w	sl, #0
 800b154:	f47f af3d 	bne.w	800afd2 <getNextNode+0xee>
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b158:	f8b8 2882 	ldrh.w	r2, [r8, #2178]	; 0x882
 800b15c:	429a      	cmp	r2, r3
 800b15e:	f4bf af38 	bcs.w	800afd2 <getNextNode+0xee>
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y-1]);
 800b162:	f50e 7588 	add.w	r5, lr, #272	; 0x110
 800b166:	440d      	add	r5, r1
 800b168:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
 800b16c:	e731      	b.n	800afd2 <getNextNode+0xee>
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800b16e:	f8b6 6882 	ldrh.w	r6, [r6, #2178]	; 0x882
 800b172:	4566      	cmp	r6, ip
 800b174:	d2c7      	bcs.n	800b106 <getNextNode+0x222>
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800b176:	f504 7588 	add.w	r5, r4, #272	; 0x110
 800b17a:	4445      	add	r5, r8
 800b17c:	46b4      	mov	ip, r6
 800b17e:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800b182:	46be      	mov	lr, r7
 800b184:	e7bf      	b.n	800b106 <getNextNode+0x222>
 800b186:	bf00      	nop

0800b188 <getNextState>:
//
state *getNextState(state *now_state, state *next_state, node *next_node)
{
 800b188:	b4f0      	push	{r4, r5, r6, r7}
 800b18a:	4603      	mov	r3, r0
    //state *next_state;
    //
    //:
    //
    
    uint8_t now_x = now_state->node->pos.x;
 800b18c:	6880      	ldr	r0, [r0, #8]
    uint8_t now_y = now_state->node->pos.y;
    uint8_t next_x = next_node->pos.x; 
    uint8_t next_y = next_node->pos.y;
    
    switch(now_state->car)
 800b18e:	789c      	ldrb	r4, [r3, #2]
    uint8_t now_x = now_state->node->pos.x;
 800b190:	7985      	ldrb	r5, [r0, #6]
    uint8_t now_y = now_state->node->pos.y;
 800b192:	79c6      	ldrb	r6, [r0, #7]
    uint8_t next_y = next_node->pos.y;
 800b194:	79d7      	ldrb	r7, [r2, #7]
    uint8_t next_x = next_node->pos.x; 
 800b196:	7990      	ldrb	r0, [r2, #6]
    switch(now_state->car)
 800b198:	2c06      	cmp	r4, #6
 800b19a:	d81e      	bhi.n	800b1da <getNextState+0x52>
 800b19c:	e8df f004 	tbb	[pc, r4]
 800b1a0:	1d4d1d04 	.word	0x1d4d1d04
 800b1a4:	1d34      	.short	0x1d34
 800b1a6:	20          	.byte	0x20
 800b1a7:	00          	.byte	0x00
    {
        case north://
            if(next_node->rc == 0)
 800b1a8:	7952      	ldrb	r2, [r2, #5]
 800b1aa:	2a00      	cmp	r2, #0
 800b1ac:	d058      	beq.n	800b260 <getNextState+0xd8>
            if(next_node->rc == 1)
            {
                //..
                //
                //
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b1ae:	1c6a      	adds	r2, r5, #1
 800b1b0:	4282      	cmp	r2, r0
 800b1b2:	f000 80c3 	beq.w	800b33c <getNextState+0x1b4>
                    return next_state;
                }

                //
                //
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b1b6:	4285      	cmp	r5, r0
 800b1b8:	d10f      	bne.n	800b1da <getNextState+0x52>
 800b1ba:	42be      	cmp	r6, r7
 800b1bc:	f000 8120 	beq.w	800b400 <getNextState+0x278>
 800b1c0:	3e01      	subs	r6, #1
                    return next_state;
                }

                //U
                //
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b1c2:	42be      	cmp	r6, r7
 800b1c4:	d109      	bne.n	800b1da <getNextState+0x52>
                {
                    next_state->car = west;
 800b1c6:	2206      	movs	r2, #6
 800b1c8:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b1ca:	781a      	ldrb	r2, [r3, #0]
 800b1cc:	3a01      	subs	r2, #1
                //U
                //
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
                {
                    next_state->car = south;
                    next_state->pos.x = now_state->pos.x + 1;
 800b1ce:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b1d0:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b1d2:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y - 1;
 800b1d4:	3b01      	subs	r3, #1
 800b1d6:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800b1d8:	70ca      	strb	r2, [r1, #3]
    }
#if DEBUG_ON
    printf(" in function 'getNextState'.\r\n");
#endif
    return next_state; //
}
 800b1da:	4608      	mov	r0, r1
 800b1dc:	bcf0      	pop	{r4, r5, r6, r7}
 800b1de:	4770      	bx	lr
            if(next_node->rc == 1)
 800b1e0:	7952      	ldrb	r2, [r2, #5]
 800b1e2:	1e6c      	subs	r4, r5, #1
 800b1e4:	2a00      	cmp	r2, #0
 800b1e6:	d05c      	beq.n	800b2a2 <getNextState+0x11a>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b1e8:	4284      	cmp	r4, r0
 800b1ea:	f000 808f 	beq.w	800b30c <getNextState+0x184>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b1ee:	3501      	adds	r5, #1
 800b1f0:	42a8      	cmp	r0, r5
 800b1f2:	d1f2      	bne.n	800b1da <getNextState+0x52>
 800b1f4:	42be      	cmp	r6, r7
 800b1f6:	d1f0      	bne.n	800b1da <getNextState+0x52>
                    next_state->car = east;
 800b1f8:	2202      	movs	r2, #2
 800b1fa:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 2;
 800b1fc:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = back;
 800b1fe:	2203      	movs	r2, #3
                    next_state->pos.x = now_state->pos.x + 2;
 800b200:	3302      	adds	r3, #2
 800b202:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800b204:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b206:	e7e8      	b.n	800b1da <getNextState+0x52>
            if(next_node->rc == 0)
 800b208:	7952      	ldrb	r2, [r2, #5]
 800b20a:	2a00      	cmp	r2, #0
 800b20c:	d039      	beq.n	800b282 <getNextState+0xfa>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b20e:	4285      	cmp	r5, r0
 800b210:	f000 80a9 	beq.w	800b366 <getNextState+0x1de>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b214:	3501      	adds	r5, #1
 800b216:	42a8      	cmp	r0, r5
 800b218:	d1df      	bne.n	800b1da <getNextState+0x52>
 800b21a:	1e72      	subs	r2, r6, #1
 800b21c:	42ba      	cmp	r2, r7
 800b21e:	f000 80e7 	beq.w	800b3f0 <getNextState+0x268>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b222:	42be      	cmp	r6, r7
 800b224:	d1d9      	bne.n	800b1da <getNextState+0x52>
                    next_state->car = east;
 800b226:	2002      	movs	r0, #2
 800b228:	7088      	strb	r0, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b22a:	781a      	ldrb	r2, [r3, #0]
 800b22c:	3201      	adds	r2, #1
 800b22e:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b230:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b232:	70c8      	strb	r0, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b234:	3301      	adds	r3, #1
 800b236:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b238:	e7cf      	b.n	800b1da <getNextState+0x52>
            if(next_node->rc == 1)
 800b23a:	7952      	ldrb	r2, [r2, #5]
 800b23c:	2a00      	cmp	r2, #0
 800b23e:	d044      	beq.n	800b2ca <getNextState+0x142>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b240:	1c6a      	adds	r2, r5, #1
 800b242:	4282      	cmp	r2, r0
 800b244:	d057      	beq.n	800b2f6 <getNextState+0x16e>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b246:	3d01      	subs	r5, #1
 800b248:	42a8      	cmp	r0, r5
 800b24a:	d1c6      	bne.n	800b1da <getNextState+0x52>
 800b24c:	42be      	cmp	r6, r7
 800b24e:	d1c4      	bne.n	800b1da <getNextState+0x52>
                    next_state->car = west;
 800b250:	2206      	movs	r2, #6
 800b252:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800b254:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = back;
 800b256:	2203      	movs	r2, #3
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800b258:	3b02      	subs	r3, #2
 800b25a:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800b25c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b25e:	e7bc      	b.n	800b1da <getNextState+0x52>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b260:	4285      	cmp	r5, r0
 800b262:	d1ba      	bne.n	800b1da <getNextState+0x52>
 800b264:	1c70      	adds	r0, r6, #1
 800b266:	42b8      	cmp	r0, r7
 800b268:	f000 809d 	beq.w	800b3a6 <getNextState+0x21e>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b26c:	3e01      	subs	r6, #1
 800b26e:	42b7      	cmp	r7, r6
 800b270:	d1b3      	bne.n	800b1da <getNextState+0x52>
                    next_state->car = south;
 800b272:	2204      	movs	r2, #4
 800b274:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b276:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = back;
 800b278:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b27a:	3b02      	subs	r3, #2
 800b27c:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b27e:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b280:	e7ab      	b.n	800b1da <getNextState+0x52>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b282:	4285      	cmp	r5, r0
 800b284:	d1a9      	bne.n	800b1da <getNextState+0x52>
 800b286:	1e70      	subs	r0, r6, #1
 800b288:	42b8      	cmp	r0, r7
 800b28a:	f000 8085 	beq.w	800b398 <getNextState+0x210>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b28e:	3601      	adds	r6, #1
 800b290:	42b7      	cmp	r7, r6
 800b292:	d1a2      	bne.n	800b1da <getNextState+0x52>
                    next_state->car = north;
 800b294:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 2;
 800b296:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = back;
 800b298:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y + 2;
 800b29a:	3302      	adds	r3, #2
 800b29c:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b29e:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b2a0:	e79b      	b.n	800b1da <getNextState+0x52>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b2a2:	4284      	cmp	r4, r0
 800b2a4:	d06a      	beq.n	800b37c <getNextState+0x1f4>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b2a6:	4285      	cmp	r5, r0
 800b2a8:	d197      	bne.n	800b1da <getNextState+0x52>
 800b2aa:	42be      	cmp	r6, r7
 800b2ac:	f000 80ba 	beq.w	800b424 <getNextState+0x29c>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b2b0:	3601      	adds	r6, #1
 800b2b2:	42be      	cmp	r6, r7
 800b2b4:	d191      	bne.n	800b1da <getNextState+0x52>
                    next_state->car = north;
 800b2b6:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b2b8:	781a      	ldrb	r2, [r3, #0]
 800b2ba:	3201      	adds	r2, #1
 800b2bc:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b2be:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b2c0:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y + 1;
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b2c6:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b2c8:	e787      	b.n	800b1da <getNextState+0x52>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b2ca:	4285      	cmp	r5, r0
 800b2cc:	d029      	beq.n	800b322 <getNextState+0x19a>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b2ce:	3d01      	subs	r5, #1
 800b2d0:	4285      	cmp	r5, r0
 800b2d2:	d182      	bne.n	800b1da <getNextState+0x52>
 800b2d4:	1c70      	adds	r0, r6, #1
 800b2d6:	42b8      	cmp	r0, r7
 800b2d8:	f000 809a 	beq.w	800b410 <getNextState+0x288>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b2dc:	42be      	cmp	r6, r7
 800b2de:	f47f af7c 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = south;
 800b2e2:	2004      	movs	r0, #4
 800b2e4:	7088      	strb	r0, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b2e6:	781a      	ldrb	r2, [r3, #0]
 800b2e8:	3a01      	subs	r2, #1
 800b2ea:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b2ec:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b2ee:	70c8      	strb	r0, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1;
 800b2f0:	3b01      	subs	r3, #1
 800b2f2:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b2f4:	e771      	b.n	800b1da <getNextState+0x52>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b2f6:	42be      	cmp	r6, r7
 800b2f8:	f47f af6f 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = east;
 800b2fc:	2202      	movs	r2, #2
 800b2fe:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b300:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = front;
 800b302:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x + 1;
 800b304:	3301      	adds	r3, #1
 800b306:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b308:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b30a:	e766      	b.n	800b1da <getNextState+0x52>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b30c:	42be      	cmp	r6, r7
 800b30e:	f47f af64 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = west;
 800b312:	2206      	movs	r2, #6
 800b314:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b316:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = front;
 800b318:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b31a:	3b01      	subs	r3, #1
 800b31c:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b31e:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b320:	e75b      	b.n	800b1da <getNextState+0x52>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b322:	42be      	cmp	r6, r7
 800b324:	d054      	beq.n	800b3d0 <getNextState+0x248>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b326:	3601      	adds	r6, #1
 800b328:	42be      	cmp	r6, r7
 800b32a:	f47f af56 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = north;
 800b32e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b330:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = left;
 800b332:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y + 1;
 800b334:	3301      	adds	r3, #1
 800b336:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b338:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b33a:	e74e      	b.n	800b1da <getNextState+0x52>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b33c:	42be      	cmp	r6, r7
 800b33e:	d038      	beq.n	800b3b2 <getNextState+0x22a>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b340:	4285      	cmp	r5, r0
 800b342:	f106 36ff 	add.w	r6, r6, #4294967295
 800b346:	f43f af3c 	beq.w	800b1c2 <getNextState+0x3a>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b34a:	42be      	cmp	r6, r7
 800b34c:	f47f af45 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = east;
 800b350:	2202      	movs	r2, #2
 800b352:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b354:	781a      	ldrb	r2, [r3, #0]
 800b356:	3201      	adds	r2, #1
 800b358:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b35a:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b35c:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y - 1;
 800b35e:	3b01      	subs	r3, #1
 800b360:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b362:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b364:	e739      	b.n	800b1da <getNextState+0x52>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b366:	1e72      	subs	r2, r6, #1
 800b368:	42ba      	cmp	r2, r7
 800b36a:	d039      	beq.n	800b3e0 <getNextState+0x258>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b36c:	42be      	cmp	r6, r7
 800b36e:	f47f af34 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = west;
 800b372:	2206      	movs	r2, #6
 800b374:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b376:	781a      	ldrb	r2, [r3, #0]
 800b378:	3a01      	subs	r2, #1
 800b37a:	e79f      	b.n	800b2bc <getNextState+0x134>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b37c:	1c70      	adds	r0, r6, #1
 800b37e:	42b8      	cmp	r0, r7
 800b380:	d01f      	beq.n	800b3c2 <getNextState+0x23a>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b382:	42be      	cmp	r6, r7
 800b384:	f47f af29 	bne.w	800b1da <getNextState+0x52>
                    next_state->car = south;
 800b388:	2204      	movs	r2, #4
 800b38a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b38c:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = left;
 800b38e:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y - 1;
 800b390:	3b01      	subs	r3, #1
 800b392:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b394:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b396:	e720      	b.n	800b1da <getNextState+0x52>
                    next_state->car = south;
 800b398:	2004      	movs	r0, #4
 800b39a:	7088      	strb	r0, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b39c:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = front;
 800b39e:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b3a0:	3b01      	subs	r3, #1
 800b3a2:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b3a4:	e719      	b.n	800b1da <getNextState+0x52>
                    next_state->car = north;
 800b3a6:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b3a8:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = front;
 800b3aa:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b3ac:	3301      	adds	r3, #1
 800b3ae:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b3b0:	e713      	b.n	800b1da <getNextState+0x52>
                    next_state->car = east;
 800b3b2:	2202      	movs	r2, #2
 800b3b4:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b3b6:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = right;
 800b3b8:	2201      	movs	r2, #1
                    next_state->pos.x = now_state->pos.x + 1;
 800b3ba:	4413      	add	r3, r2
 800b3bc:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b3be:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b3c0:	e70b      	b.n	800b1da <getNextState+0x52>
                    next_state->car = north;
 800b3c2:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b3c4:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = right;
 800b3c6:	2201      	movs	r2, #1
                    next_state->pos.y = now_state->pos.y + 1;
 800b3c8:	4413      	add	r3, r2
 800b3ca:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b3cc:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b3ce:	e704      	b.n	800b1da <getNextState+0x52>
                    next_state->car = south;
 800b3d0:	2204      	movs	r2, #4
 800b3d2:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b3d4:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = right;
 800b3d6:	2201      	movs	r2, #1
                    next_state->pos.y = now_state->pos.y - 1;
 800b3d8:	3b01      	subs	r3, #1
 800b3da:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b3dc:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b3de:	e6fc      	b.n	800b1da <getNextState+0x52>
                    next_state->car = west;
 800b3e0:	2206      	movs	r2, #6
 800b3e2:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b3e4:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = right;
 800b3e6:	2201      	movs	r2, #1
                    next_state->pos.x = now_state->pos.x - 1;
 800b3e8:	3b01      	subs	r3, #1
 800b3ea:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b3ec:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b3ee:	e6f4      	b.n	800b1da <getNextState+0x52>
                    next_state->car = east;
 800b3f0:	2202      	movs	r2, #2
 800b3f2:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b3f4:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = left;
 800b3f6:	2205      	movs	r2, #5
                    next_state->pos.x = now_state->pos.x + 1;
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b3fc:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b3fe:	e6ec      	b.n	800b1da <getNextState+0x52>
                    next_state->car = west;
 800b400:	2206      	movs	r2, #6
 800b402:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b404:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = left;
 800b406:	2205      	movs	r2, #5
                    next_state->pos.x = now_state->pos.x - 1;
 800b408:	3b01      	subs	r3, #1
 800b40a:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b40c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b40e:	e6e4      	b.n	800b1da <getNextState+0x52>
                    next_state->car = north;
 800b410:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b412:	781a      	ldrb	r2, [r3, #0]
 800b414:	3a01      	subs	r2, #1
 800b416:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b418:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b41a:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y + 1;
 800b41c:	3301      	adds	r3, #1
 800b41e:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800b420:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b422:	e6da      	b.n	800b1da <getNextState+0x52>
                    next_state->car = south;
 800b424:	2204      	movs	r2, #4
 800b426:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b428:	781a      	ldrb	r2, [r3, #0]
 800b42a:	3201      	adds	r2, #1
 800b42c:	e6cf      	b.n	800b1ce <getNextState+0x46>
 800b42e:	bf00      	nop

0800b430 <initProfile>:
        // log_st[n].wall.west = WALL;
    }
    printf("\r\n");
}
void initProfile(profile *prof, maze_node *maze)
{
 800b430:	b430      	push	{r4, r5}
    };
    setWallExistence(&(prof->now.wall), &w_st[0]);
    setWallExistence(&(prof->next.wall), &next[0]);

    prof->now.node = &(maze->RawNode[0][0]);
    prof->next.node = &(maze->RawNode[0][1]);
 800b432:	f101 0208 	add.w	r2, r1, #8
    pos->y = y;
 800b436:	2301      	movs	r3, #1
    existence->north = state[0];
 800b438:	2554      	movs	r5, #84	; 0x54
 800b43a:	244a      	movs	r4, #74	; 0x4a
    prof->now.node = &(maze->RawNode[0][0]);
 800b43c:	6101      	str	r1, [r0, #16]
    prof->next.node = &(maze->RawNode[0][1]);
 800b43e:	61c2      	str	r2, [r0, #28]
    pos->x = x;
 800b440:	2107      	movs	r1, #7
 800b442:	2208      	movs	r2, #8
    pos->y = y;
 800b444:	7543      	strb	r3, [r0, #21]
    pos->x = x;
 800b446:	2300      	movs	r3, #0
    existence->north = state[0];
 800b448:	7305      	strb	r5, [r0, #12]
 800b44a:	7604      	strb	r4, [r0, #24]
    pos->x = x;
 800b44c:	7001      	strb	r1, [r0, #0]
    pos->y = y;
 800b44e:	7041      	strb	r1, [r0, #1]
    pos->x = x;
 800b450:	7082      	strb	r2, [r0, #2]
    pos->y = y;
 800b452:	70c2      	strb	r2, [r0, #3]
    pos->x = x;
 800b454:	7203      	strb	r3, [r0, #8]
    pos->y = y;
 800b456:	7243      	strb	r3, [r0, #9]
    st->car = car;
 800b458:	7283      	strb	r3, [r0, #10]
    pos->x = x;
 800b45a:	7503      	strb	r3, [r0, #20]
    st->car = car;
 800b45c:	7583      	strb	r3, [r0, #22]
    // prof->now.node->rc = 0;
    // prof->now.node->pos.x = 0;
    // prof->now.node->pos.y = 0;
}
 800b45e:	bc30      	pop	{r4, r5}
 800b460:	4770      	bx	lr
 800b462:	bf00      	nop

0800b464 <shiftState>:
void shiftState(profile *prof)
{
 800b464:	b410      	push	{r4}
    prof->now.car = prof->next.car;
    prof->now.pos.x = prof->next.pos.x;
 800b466:	7d01      	ldrb	r1, [r0, #20]
    prof->now.car = prof->next.car;
 800b468:	7d84      	ldrb	r4, [r0, #22]
    prof->now.pos.y = prof->next.pos.y;
 800b46a:	7d42      	ldrb	r2, [r0, #21]
    prof->now.node = prof->next.node;//
 800b46c:	69c3      	ldr	r3, [r0, #28]
    prof->now.car = prof->next.car;
 800b46e:	7284      	strb	r4, [r0, #10]
    prof->now.pos.x = prof->next.pos.x;
 800b470:	7201      	strb	r1, [r0, #8]
    prof->now.pos.y = prof->next.pos.y;
 800b472:	7242      	strb	r2, [r0, #9]
    prof->now.node = prof->next.node;//
 800b474:	6103      	str	r3, [r0, #16]
}
 800b476:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b47a:	4770      	bx	lr

0800b47c <InitExplore>:

	//

}
void InitExplore()
{
 800b47c:	b538      	push	{r3, r4, r5, lr}
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800b47e:	2100      	movs	r1, #0
 800b480:	2004      	movs	r0, #4
 800b482:	f002 fc9b 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b486:	2100      	movs	r1, #0
 800b488:	2005      	movs	r0, #5
 800b48a:	f002 fc97 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b48e:	2100      	movs	r1, #0
 800b490:	2002      	movs	r0, #2
 800b492:	f002 fc93 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b496:	2100      	movs	r1, #0
 800b498:	2003      	movs	r0, #3
 800b49a:	f002 fc8f 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b49e:	2100      	movs	r1, #0
 800b4a0:	2001      	movs	r0, #1
 800b4a2:	f002 fc8b 	bl	800ddbc <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800b4a6:	2100      	movs	r1, #0
 800b4a8:	4608      	mov	r0, r1
 800b4aa:	f002 fc87 	bl	800ddbc <PIDChangeFlag>


	Load_Gain();
 800b4ae:	f002 fa11 	bl	800d8d4 <Load_Gain>
	uint8_t imu_check;
	imu_check = IMU_init();
 800b4b2:	f001 ffc3 	bl	800d43c <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b4b6:	4c39      	ldr	r4, [pc, #228]	; (800b59c <InitExplore+0x120>)
	}

#endif

	TargetVelocity[BODY] = 0;
	TargetAngularV = 0;
 800b4b8:	4d39      	ldr	r5, [pc, #228]	; (800b5a0 <InitExplore+0x124>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b4ba:	4601      	mov	r1, r0
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f007 f8eb 	bl	8012698 <iprintf>
	imu_check =IMU_init();
 800b4c2:	f001 ffbb 	bl	800d43c <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b4c6:	4601      	mov	r1, r0
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	f007 f8e5 	bl	8012698 <iprintf>
	HAL_Delay(100);
 800b4ce:	2064      	movs	r0, #100	; 0x64
 800b4d0:	f002 fe2a 	bl	800e128 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b4d4:	2138      	movs	r1, #56	; 0x38
 800b4d6:	2037      	movs	r0, #55	; 0x37
 800b4d8:	f001 ff3c 	bl	800d354 <ReadIMU>
 800b4dc:	4b31      	ldr	r3, [pc, #196]	; (800b5a4 <InitExplore+0x128>)
	TargetVelocity[BODY] = 0;
 800b4de:	4c32      	ldr	r4, [pc, #200]	; (800b5a8 <InitExplore+0x12c>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b4e0:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b4e4:	ee10 0a10 	vmov	r0, s0
 800b4e8:	f7fc ff66 	bl	80083b8 <__aeabi_f2d>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	482e      	ldr	r0, [pc, #184]	; (800b5ac <InitExplore+0x130>)
 800b4f2:	f007 f8d1 	bl	8012698 <iprintf>
	Motor_PWM_Start();
 800b4f6:	f002 f891 	bl	800d61c <Motor_PWM_Start>
	EncoderStart(); //
 800b4fa:	f002 f809 	bl	800d510 <EncoderStart>
	EmitterON();
 800b4fe:	f002 f817 	bl	800d530 <EmitterON>
	ADCStart();
 800b502:	f001 fe49 	bl	800d198 <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b506:	f247 512f 	movw	r1, #29999	; 0x752f
 800b50a:	4829      	ldr	r0, [pc, #164]	; (800b5b0 <InitExplore+0x134>)
 800b50c:	f002 f912 	bl	800d734 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b510:	f247 512f 	movw	r1, #29999	; 0x752f
 800b514:	4827      	ldr	r0, [pc, #156]	; (800b5b4 <InitExplore+0x138>)
 800b516:	f002 f90d 	bl	800d734 <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b51a:	4827      	ldr	r0, [pc, #156]	; (800b5b8 <InitExplore+0x13c>)
 800b51c:	f004 fbdc 	bl	800fcd8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b520:	4826      	ldr	r0, [pc, #152]	; (800b5bc <InitExplore+0x140>)
 800b522:	f004 fbd9 	bl	800fcd8 <HAL_TIM_Base_Start_IT>
	TargetVelocity[BODY] = 0;
 800b526:	2300      	movs	r3, #0
	Acceleration = 0;
	AngularAcceleration = 0;
	TotalPulse[LEFT] = 0;
 800b528:	4a25      	ldr	r2, [pc, #148]	; (800b5c0 <InitExplore+0x144>)
	Acceleration = 0;
 800b52a:	4826      	ldr	r0, [pc, #152]	; (800b5c4 <InitExplore+0x148>)
	AngularAcceleration = 0;
 800b52c:	4926      	ldr	r1, [pc, #152]	; (800b5c8 <InitExplore+0x14c>)
	TargetVelocity[BODY] = 0;
 800b52e:	60a3      	str	r3, [r4, #8]
	TotalPulse[LEFT] = 0;
 800b530:	2400      	movs	r4, #0
	TargetAngularV = 0;
 800b532:	602b      	str	r3, [r5, #0]
	Acceleration = 0;
 800b534:	6003      	str	r3, [r0, #0]
	AngularAcceleration = 0;
 800b536:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b538:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] = 0;
 800b53a:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800b53c:	6094      	str	r4, [r2, #8]

	//
	IMU_Calib();	//HAL_Delay
 800b53e:	f001 ffc1 	bl	800d4c4 <IMU_Calib>
	printf("calib ok : %f\r\n",zg_offset);
 800b542:	4b22      	ldr	r3, [pc, #136]	; (800b5cc <InitExplore+0x150>)
 800b544:	6818      	ldr	r0, [r3, #0]
 800b546:	f7fc ff37 	bl	80083b8 <__aeabi_f2d>
 800b54a:	460b      	mov	r3, r1
 800b54c:	4602      	mov	r2, r0
 800b54e:	4820      	ldr	r0, [pc, #128]	; (800b5d0 <InitExplore+0x154>)
 800b550:	f007 f8a2 	bl	8012698 <iprintf>
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else


	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b554:	4b1f      	ldr	r3, [pc, #124]	; (800b5d4 <InitExplore+0x158>)
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b556:	4a20      	ldr	r2, [pc, #128]	; (800b5d8 <InitExplore+0x15c>)
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b558:	ed93 7a02 	vldr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b55c:	edd3 7a01 	vldr	s15, [r3, #4]
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b560:	4b1e      	ldr	r3, [pc, #120]	; (800b5dc <InitExplore+0x160>)
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b562:	ee77 6a67 	vsub.f32	s13, s14, s15

#endif
	PIDReset(L_VELO_PID);
 800b566:	2004      	movs	r0, #4
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b568:	ed83 7a02 	vstr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b56c:	edc3 7a01 	vstr	s15, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b570:	edc2 6a00 	vstr	s13, [r2]
	PIDReset(L_VELO_PID);
 800b574:	f002 fc2a 	bl	800ddcc <PIDReset>
	PIDReset(R_VELO_PID);
 800b578:	2005      	movs	r0, #5
 800b57a:	f002 fc27 	bl	800ddcc <PIDReset>

	PIDReset(A_VELO_PID);
 800b57e:	4620      	mov	r0, r4
 800b580:	f002 fc24 	bl	800ddcc <PIDReset>
	PIDReset(L_WALL_PID);
 800b584:	2002      	movs	r0, #2
 800b586:	f002 fc21 	bl	800ddcc <PIDReset>
	PIDReset(R_WALL_PID);
 800b58a:	2003      	movs	r0, #3
 800b58c:	f002 fc1e 	bl	800ddcc <PIDReset>
	PIDReset(D_WALL_PID);
 800b590:	2001      	movs	r0, #1

#endif
}
 800b592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b596:	f002 bc19 	b.w	800ddcc <PIDReset>
 800b59a:	bf00      	nop
 800b59c:	08015f14 	.word	0x08015f14
 800b5a0:	200017a8 	.word	0x200017a8
 800b5a4:	200002d0 	.word	0x200002d0
 800b5a8:	20001798 	.word	0x20001798
 800b5ac:	08015f30 	.word	0x08015f30
 800b5b0:	40000424 	.word	0x40000424
 800b5b4:	40000824 	.word	0x40000824
 800b5b8:	20001c88 	.word	0x20001c88
 800b5bc:	20001a40 	.word	0x20001a40
 800b5c0:	200017cc 	.word	0x200017cc
 800b5c4:	20000224 	.word	0x20000224
 800b5c8:	2000022c 	.word	0x2000022c
 800b5cc:	200002d4 	.word	0x200002d4
 800b5d0:	08015f3c 	.word	0x08015f3c
 800b5d4:	2000180c 	.word	0x2000180c
 800b5d8:	200017bc 	.word	0x200017bc
 800b5dc:	200018cc 	.word	0x200018cc

0800b5e0 <InitFastest>:

void InitFastest()
{
 800b5e0:	b538      	push	{r3, r4, r5, lr}
	Motor_PWM_Start();
 800b5e2:	f002 f81b 	bl	800d61c <Motor_PWM_Start>
	EncoderStart(); //
 800b5e6:	f001 ff93 	bl	800d510 <EncoderStart>
	EmitterON();
 800b5ea:	f001 ffa1 	bl	800d530 <EmitterON>
	ADCStart();
 800b5ee:	f001 fdd3 	bl	800d198 <ADCStart>

	uint8_t imu_check;
	imu_check =IMU_init();
 800b5f2:	f001 ff23 	bl	800d43c <IMU_init>

	printf("imu_check 1OK: %d\r\n",imu_check);
 800b5f6:	4601      	mov	r1, r0
 800b5f8:	482f      	ldr	r0, [pc, #188]	; (800b6b8 <InitFastest+0xd8>)


	//
	//

	TargetVelocity[BODY] = 0;
 800b5fa:	4c30      	ldr	r4, [pc, #192]	; (800b6bc <InitFastest+0xdc>)
	TargetAngularV = 0;
 800b5fc:	4d30      	ldr	r5, [pc, #192]	; (800b6c0 <InitFastest+0xe0>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b5fe:	f007 f84b 	bl	8012698 <iprintf>
	PIDChangeFlag(L_VELO_PID, 0);
 800b602:	2100      	movs	r1, #0
 800b604:	2004      	movs	r0, #4
 800b606:	f002 fbd9 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b60a:	2100      	movs	r1, #0
 800b60c:	2005      	movs	r0, #5
 800b60e:	f002 fbd5 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b612:	2100      	movs	r1, #0
 800b614:	2002      	movs	r0, #2
 800b616:	f002 fbd1 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b61a:	2100      	movs	r1, #0
 800b61c:	2003      	movs	r0, #3
 800b61e:	f002 fbcd 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b622:	2100      	movs	r1, #0
 800b624:	2001      	movs	r0, #1
 800b626:	f002 fbc9 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800b62a:	2100      	movs	r1, #0
 800b62c:	4608      	mov	r0, r1
 800b62e:	f002 fbc5 	bl	800ddbc <PIDChangeFlag>
	Load_Gain();
 800b632:	f002 f94f 	bl	800d8d4 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b636:	f247 512f 	movw	r1, #29999	; 0x752f
 800b63a:	4822      	ldr	r0, [pc, #136]	; (800b6c4 <InitFastest+0xe4>)
 800b63c:	f002 f87a 	bl	800d734 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b640:	f247 512f 	movw	r1, #29999	; 0x752f
 800b644:	4820      	ldr	r0, [pc, #128]	; (800b6c8 <InitFastest+0xe8>)
 800b646:	f002 f875 	bl	800d734 <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b64a:	4820      	ldr	r0, [pc, #128]	; (800b6cc <InitFastest+0xec>)
 800b64c:	f004 fb44 	bl	800fcd8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b650:	481f      	ldr	r0, [pc, #124]	; (800b6d0 <InitFastest+0xf0>)
 800b652:	f004 fb41 	bl	800fcd8 <HAL_TIM_Base_Start_IT>
	Acceleration = 0;
	AngularAcceleration = 0;
 800b656:	491f      	ldr	r1, [pc, #124]	; (800b6d4 <InitFastest+0xf4>)
	TotalPulse[LEFT] = 0;
 800b658:	4a1f      	ldr	r2, [pc, #124]	; (800b6d8 <InitFastest+0xf8>)
	Acceleration = 0;
 800b65a:	4820      	ldr	r0, [pc, #128]	; (800b6dc <InitFastest+0xfc>)
	TargetVelocity[BODY] = 0;
 800b65c:	2300      	movs	r3, #0
 800b65e:	60a3      	str	r3, [r4, #8]
	TotalPulse[LEFT] = 0;
 800b660:	2400      	movs	r4, #0
	TargetAngularV = 0;
 800b662:	602b      	str	r3, [r5, #0]
	Acceleration = 0;
 800b664:	6003      	str	r3, [r0, #0]
	AngularAcceleration = 0;
 800b666:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b668:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] = 0;
 800b66a:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800b66c:	6094      	str	r4, [r2, #8]

	//
	IMU_Calib();	//HAL_Delay
 800b66e:	f001 ff29 	bl	800d4c4 <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800b672:	4b1b      	ldr	r3, [pc, #108]	; (800b6e0 <InitFastest+0x100>)
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b674:	4a1b      	ldr	r2, [pc, #108]	; (800b6e4 <InitFastest+0x104>)
	TargetPhoto[SL] = Photo[SL];
 800b676:	ed93 7a02 	vldr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800b67a:	edd3 7a01 	vldr	s15, [r3, #4]
	TargetPhoto[SL] = Photo[SL];
 800b67e:	4b1a      	ldr	r3, [pc, #104]	; (800b6e8 <InitFastest+0x108>)
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b680:	ee77 6a67 	vsub.f32	s13, s14, s15

	PIDReset(L_VELO_PID);
 800b684:	2004      	movs	r0, #4
	TargetPhoto[SL] = Photo[SL];
 800b686:	ed83 7a02 	vstr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800b68a:	edc3 7a01 	vstr	s15, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b68e:	edc2 6a00 	vstr	s13, [r2]
	PIDReset(L_VELO_PID);
 800b692:	f002 fb9b 	bl	800ddcc <PIDReset>
	PIDReset(R_VELO_PID);
 800b696:	2005      	movs	r0, #5
 800b698:	f002 fb98 	bl	800ddcc <PIDReset>
	PIDReset(A_VELO_PID);
 800b69c:	4620      	mov	r0, r4
 800b69e:	f002 fb95 	bl	800ddcc <PIDReset>
	PIDReset(L_WALL_PID);
 800b6a2:	2002      	movs	r0, #2
 800b6a4:	f002 fb92 	bl	800ddcc <PIDReset>
	PIDReset(R_WALL_PID);
 800b6a8:	2003      	movs	r0, #3
 800b6aa:	f002 fb8f 	bl	800ddcc <PIDReset>
	PIDReset(D_WALL_PID);
 800b6ae:	2001      	movs	r0, #1


}
 800b6b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b6b4:	f002 bb8a 	b.w	800ddcc <PIDReset>
 800b6b8:	08015f14 	.word	0x08015f14
 800b6bc:	20001798 	.word	0x20001798
 800b6c0:	200017a8 	.word	0x200017a8
 800b6c4:	40000424 	.word	0x40000424
 800b6c8:	40000824 	.word	0x40000824
 800b6cc:	20001c88 	.word	0x20001c88
 800b6d0:	20001a40 	.word	0x20001a40
 800b6d4:	2000022c 	.word	0x2000022c
 800b6d8:	200017cc 	.word	0x200017cc
 800b6dc:	20000224 	.word	0x20000224
 800b6e0:	2000180c 	.word	0x2000180c
 800b6e4:	200017bc 	.word	0x200017bc
 800b6e8:	200018cc 	.word	0x200018cc

0800b6ec <Debug>:
void Debug()
{
 800b6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if 1
	InitExplore();
	InitPosition();
	wall_init();

	TotalPulse[RIGHT] = 0;
 800b6ee:	4d28      	ldr	r5, [pc, #160]	; (800b790 <Debug+0xa4>)
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
	PIDChangeFlag(L_WALL_PID, 0);
	PIDChangeFlag(R_WALL_PID, 0);
	PIDChangeFlag(A_VELO_PID, 1);
	ExploreVelocity=0;
 800b6f0:	4e28      	ldr	r6, [pc, #160]	; (800b794 <Debug+0xa8>)
	TotalPulse[RIGHT] = 0;
 800b6f2:	2400      	movs	r4, #0
	InitExplore();
 800b6f4:	f7ff fec2 	bl	800b47c <InitExplore>
	InitPosition();
 800b6f8:	f7fd fb7e 	bl	8008df8 <InitPosition>
	wall_init();
 800b6fc:	f7fe fe48 	bl	800a390 <wall_init>
	PIDChangeFlag(L_VELO_PID, 1);
 800b700:	2101      	movs	r1, #1
 800b702:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b704:	606c      	str	r4, [r5, #4]
	TotalPulse[LEFT] = 0;
 800b706:	602c      	str	r4, [r5, #0]
	TotalPulse[BODY] = 0;
 800b708:	60ac      	str	r4, [r5, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b70a:	f002 fb57 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b70e:	2101      	movs	r1, #1
 800b710:	2005      	movs	r0, #5
 800b712:	f002 fb53 	bl	800ddbc <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800b716:	68a9      	ldr	r1, [r5, #8]
 800b718:	481f      	ldr	r0, [pc, #124]	; (800b798 <Debug+0xac>)
 800b71a:	682a      	ldr	r2, [r5, #0]
 800b71c:	686b      	ldr	r3, [r5, #4]
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
	Pos.Dir = front;
 800b71e:	4d1f      	ldr	r5, [pc, #124]	; (800b79c <Debug+0xb0>)
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800b720:	f006 ffba 	bl	8012698 <iprintf>
	PIDChangeFlag(D_WALL_PID, 0);
 800b724:	4621      	mov	r1, r4
 800b726:	2001      	movs	r0, #1
 800b728:	f002 fb48 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b72c:	4621      	mov	r1, r4
 800b72e:	2002      	movs	r0, #2
 800b730:	f002 fb44 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b734:	4621      	mov	r1, r4
 800b736:	2003      	movs	r0, #3
 800b738:	f002 fb40 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800b73c:	2101      	movs	r1, #1
 800b73e:	4620      	mov	r0, r4
 800b740:	f002 fb3c 	bl	800ddbc <PIDChangeFlag>
	ExploreVelocity=0;
 800b744:	2700      	movs	r7, #0
	ChangeLED(3);
 800b746:	2003      	movs	r0, #3
	ExploreVelocity=0;
 800b748:	6037      	str	r7, [r6, #0]
	ChangeLED(3);
 800b74a:	f001 ff0d 	bl	800d568 <ChangeLED>
	ExploreVelocity = 135;
 800b74e:	eddf 0a14 	vldr	s1, [pc, #80]	; 800b7a0 <Debug+0xb4>
	IT_mode = EXPLORE;
 800b752:	4b14      	ldr	r3, [pc, #80]	; (800b7a4 <Debug+0xb8>)
	Accel(61.75,ExploreVelocity);
 800b754:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800b7a8 <Debug+0xbc>
	ExploreVelocity = 135;
 800b758:	edc6 0a00 	vstr	s1, [r6]
	IT_mode = EXPLORE;
 800b75c:	2206      	movs	r2, #6
 800b75e:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800b760:	712c      	strb	r4, [r5, #4]
	Accel(61.75,ExploreVelocity);
 800b762:	f7fe f86d 	bl	8009840 <Accel>
	for(int i=0; i < 1; i++)
	{
		Pos.Dir = front;
		GoStraight(90, ExploreVelocity, AddVelocity);
 800b766:	4b11      	ldr	r3, [pc, #68]	; (800b7ac <Debug+0xc0>)
 800b768:	edd6 0a00 	vldr	s1, [r6]
 800b76c:	ed93 1a00 	vldr	s2, [r3]
 800b770:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800b7b0 <Debug+0xc4>
		Pos.Dir = front;
 800b774:	712c      	strb	r4, [r5, #4]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800b776:	f7fe f99f 	bl	8009ab8 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800b77a:	f7fd fd11 	bl	80091a0 <SlalomRight>

	}
	Pos.Dir = front;
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800b77e:	4b0d      	ldr	r3, [pc, #52]	; (800b7b4 <Debug+0xc8>)
	Pos.Dir = front;
 800b780:	712c      	strb	r4, [r5, #4]
	TargetVelocity[BODY] = 0;
 800b782:	609f      	str	r7, [r3, #8]
	HAL_Delay(1000);
 800b784:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800b788:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(1000);
 800b78c:	f002 bccc 	b.w	800e128 <HAL_Delay>
 800b790:	200017cc 	.word	0x200017cc
 800b794:	200018c0 	.word	0x200018c0
 800b798:	08015e6c 	.word	0x08015e6c
 800b79c:	20000000 	.word	0x20000000
 800b7a0:	43070000 	.word	0x43070000
 800b7a4:	2000178c 	.word	0x2000178c
 800b7a8:	42770000 	.word	0x42770000
 800b7ac:	200017a4 	.word	0x200017a4
 800b7b0:	42b40000 	.word	0x42b40000
 800b7b4:	20001798 	.word	0x20001798

0800b7b8 <ParameterSetting>:
void ParameterSetting()
{
 800b7b8:	b508      	push	{r3, lr}
	Load_Gain();
 800b7ba:	f002 f88b 	bl	800d8d4 <Load_Gain>
	Change_Gain();

}
 800b7be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Change_Gain();
 800b7c2:	f002 b961 	b.w	800da88 <Change_Gain>
 800b7c6:	bf00      	nop

0800b7c8 <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800b7c8:	b508      	push	{r3, lr}
	IT_mode = EXPLORE;
 800b7ca:	4b16      	ldr	r3, [pc, #88]	; (800b824 <GainTestRWall+0x5c>)
 800b7cc:	2206      	movs	r2, #6
 800b7ce:	601a      	str	r2, [r3, #0]
	InitExplore();
 800b7d0:	f7ff fe54 	bl	800b47c <InitExplore>
	InitPosition();
 800b7d4:	f7fd fb10 	bl	8008df8 <InitPosition>
	wall_init();
 800b7d8:	f7fe fdda 	bl	800a390 <wall_init>
	TotalPulse[RIGHT] = 0;
 800b7dc:	4b12      	ldr	r3, [pc, #72]	; (800b828 <GainTestRWall+0x60>)
 800b7de:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800b7e0:	2101      	movs	r1, #1
 800b7e2:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b7e4:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b7e6:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800b7e8:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b7ea:	f002 fae7 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b7ee:	2101      	movs	r1, #1
 800b7f0:	2005      	movs	r0, #5
 800b7f2:	f002 fae3 	bl	800ddbc <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800b7f6:	4629      	mov	r1, r5
 800b7f8:	2001      	movs	r0, #1
 800b7fa:	f002 fadf 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b7fe:	4629      	mov	r1, r5
 800b800:	2002      	movs	r0, #2
 800b802:	f002 fadb 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800b806:	2101      	movs	r1, #1
 800b808:	2003      	movs	r0, #3
 800b80a:	f002 fad7 	bl	800ddbc <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800b80e:	4b07      	ldr	r3, [pc, #28]	; (800b82c <GainTestRWall+0x64>)
 800b810:	2400      	movs	r4, #0
	ChangeLED(1);
 800b812:	2001      	movs	r0, #1
	ExploreVelocity=0;
 800b814:	601c      	str	r4, [r3, #0]
	ChangeLED(1);
 800b816:	f001 fea7 	bl	800d568 <ChangeLED>
 800b81a:	4a05      	ldr	r2, [pc, #20]	; (800b830 <GainTestRWall+0x68>)
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800b81c:	4623      	mov	r3, r4
 800b81e:	6093      	str	r3, [r2, #8]
 800b820:	e7fd      	b.n	800b81e <GainTestRWall+0x56>
 800b822:	bf00      	nop
 800b824:	2000178c 	.word	0x2000178c
 800b828:	200017cc 	.word	0x200017cc
 800b82c:	200018c0 	.word	0x200018c0
 800b830:	20001798 	.word	0x20001798

0800b834 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800b834:	b580      	push	{r7, lr}
	IT_mode = EXPLORE;
 800b836:	4b25      	ldr	r3, [pc, #148]	; (800b8cc <GainTestDWall+0x98>)
 800b838:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 800b8dc <GainTestDWall+0xa8>
 800b83c:	4c24      	ldr	r4, [pc, #144]	; (800b8d0 <GainTestDWall+0x9c>)
	ExploreVelocity=0;
	ChangeLED(2);
	while(1)
	{
		TargetVelocity[BODY] = 0;
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800b83e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800b8e0 <GainTestDWall+0xac>
	IT_mode = EXPLORE;
 800b842:	2206      	movs	r2, #6
{
 800b844:	b086      	sub	sp, #24
	IT_mode = EXPLORE;
 800b846:	601a      	str	r2, [r3, #0]
	InitExplore();
 800b848:	f7ff fe18 	bl	800b47c <InitExplore>
	InitPosition();
 800b84c:	f7fd fad4 	bl	8008df8 <InitPosition>
	wall_init();
 800b850:	f7fe fd9e 	bl	800a390 <wall_init>
	TotalPulse[RIGHT] = 0;
 800b854:	4b1f      	ldr	r3, [pc, #124]	; (800b8d4 <GainTestDWall+0xa0>)
 800b856:	2600      	movs	r6, #0
	PIDChangeFlag(L_VELO_PID, 1);
 800b858:	2101      	movs	r1, #1
 800b85a:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b85c:	605e      	str	r6, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b85e:	601e      	str	r6, [r3, #0]
	TotalPulse[BODY] = 0;
 800b860:	609e      	str	r6, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b862:	f002 faab 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b866:	2101      	movs	r1, #1
 800b868:	2005      	movs	r0, #5
 800b86a:	f002 faa7 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 1);
 800b86e:	2101      	movs	r1, #1
 800b870:	4608      	mov	r0, r1
 800b872:	f002 faa3 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b876:	4631      	mov	r1, r6
 800b878:	2002      	movs	r0, #2
 800b87a:	f002 fa9f 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b87e:	2003      	movs	r0, #3
 800b880:	4631      	mov	r1, r6
 800b882:	f002 fa9b 	bl	800ddbc <PIDChangeFlag>
	ExploreVelocity=0;
 800b886:	4b14      	ldr	r3, [pc, #80]	; (800b8d8 <GainTestDWall+0xa4>)
 800b888:	2500      	movs	r5, #0
	ChangeLED(2);
 800b88a:	2002      	movs	r0, #2
	ExploreVelocity=0;
 800b88c:	601d      	str	r5, [r3, #0]
	ChangeLED(2);
 800b88e:	f001 fe6b 	bl	800d568 <ChangeLED>
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800b892:	6820      	ldr	r0, [r4, #0]
		TargetVelocity[BODY] = 0;
 800b894:	f8c9 5008 	str.w	r5, [r9, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800b898:	f7fc fd8e 	bl	80083b8 <__aeabi_f2d>
 800b89c:	4606      	mov	r6, r0
 800b89e:	6860      	ldr	r0, [r4, #4]
 800b8a0:	460f      	mov	r7, r1
 800b8a2:	f7fc fd89 	bl	80083b8 <__aeabi_f2d>
 800b8a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8aa:	68a0      	ldr	r0, [r4, #8]
 800b8ac:	f7fc fd84 	bl	80083b8 <__aeabi_f2d>
 800b8b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8b4:	68e0      	ldr	r0, [r4, #12]
 800b8b6:	f7fc fd7f 	bl	80083b8 <__aeabi_f2d>
 800b8ba:	4632      	mov	r2, r6
 800b8bc:	e9cd 0100 	strd	r0, r1, [sp]
 800b8c0:	463b      	mov	r3, r7
 800b8c2:	4640      	mov	r0, r8
 800b8c4:	f006 fee8 	bl	8012698 <iprintf>
 800b8c8:	e7e3      	b.n	800b892 <GainTestDWall+0x5e>
 800b8ca:	bf00      	nop
 800b8cc:	2000178c 	.word	0x2000178c
 800b8d0:	2000180c 	.word	0x2000180c
 800b8d4:	200017cc 	.word	0x200017cc
 800b8d8:	200018c0 	.word	0x200018c0
 800b8dc:	20001798 	.word	0x20001798
 800b8e0:	08015ee4 	.word	0x08015ee4

0800b8e4 <GainTestAVelo>:
	}
}

void GainTestAVelo()
{
 800b8e4:	b508      	push	{r3, lr}
	IT_mode = EXPLORE;
 800b8e6:	4b18      	ldr	r3, [pc, #96]	; (800b948 <GainTestAVelo+0x64>)
 800b8e8:	2206      	movs	r2, #6
 800b8ea:	601a      	str	r2, [r3, #0]
	InitExplore();
 800b8ec:	f7ff fdc6 	bl	800b47c <InitExplore>
	InitPosition();
 800b8f0:	f7fd fa82 	bl	8008df8 <InitPosition>
	wall_init();
 800b8f4:	f7fe fd4c 	bl	800a390 <wall_init>
	TotalPulse[RIGHT] = 0;
 800b8f8:	4b14      	ldr	r3, [pc, #80]	; (800b94c <GainTestAVelo+0x68>)
 800b8fa:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800b8fc:	2101      	movs	r1, #1
 800b8fe:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b900:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b902:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800b904:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b906:	f002 fa59 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b90a:	2101      	movs	r1, #1
 800b90c:	2005      	movs	r0, #5
 800b90e:	f002 fa55 	bl	800ddbc <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800b912:	4628      	mov	r0, r5
 800b914:	2101      	movs	r1, #1
 800b916:	f002 fa51 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b91a:	4629      	mov	r1, r5
 800b91c:	2001      	movs	r0, #1
 800b91e:	f002 fa4d 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b922:	4629      	mov	r1, r5
 800b924:	2002      	movs	r0, #2
 800b926:	f002 fa49 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b92a:	4629      	mov	r1, r5
 800b92c:	2003      	movs	r0, #3
 800b92e:	f002 fa45 	bl	800ddbc <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800b932:	4b07      	ldr	r3, [pc, #28]	; (800b950 <GainTestAVelo+0x6c>)
 800b934:	2400      	movs	r4, #0
	ChangeLED(5);
 800b936:	2005      	movs	r0, #5
	ExploreVelocity=0;
 800b938:	601c      	str	r4, [r3, #0]
	ChangeLED(5);
 800b93a:	f001 fe15 	bl	800d568 <ChangeLED>
 800b93e:	4a05      	ldr	r2, [pc, #20]	; (800b954 <GainTestAVelo+0x70>)
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800b940:	4623      	mov	r3, r4
 800b942:	6093      	str	r3, [r2, #8]
 800b944:	e7fd      	b.n	800b942 <GainTestAVelo+0x5e>
 800b946:	bf00      	nop
 800b948:	2000178c 	.word	0x2000178c
 800b94c:	200017cc 	.word	0x200017cc
 800b950:	200018c0 	.word	0x200018c0
 800b954:	20001798 	.word	0x20001798

0800b958 <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800b958:	b508      	push	{r3, lr}
	IT_mode = WRITINGFREE;
 800b95a:	4b1a      	ldr	r3, [pc, #104]	; (800b9c4 <WritingFree+0x6c>)
 800b95c:	2507      	movs	r5, #7
 800b95e:	601d      	str	r5, [r3, #0]

	InitExplore();
 800b960:	f7ff fd8c 	bl	800b47c <InitExplore>

	printf("3\r\n");
 800b964:	4818      	ldr	r0, [pc, #96]	; (800b9c8 <WritingFree+0x70>)
 800b966:	f006 ff1f 	bl	80127a8 <puts>

	InitPosition();
 800b96a:	f7fd fa45 	bl	8008df8 <InitPosition>

	wall_init();
 800b96e:	f7fe fd0f 	bl	800a390 <wall_init>
	printf("4\r\n");
 800b972:	4816      	ldr	r0, [pc, #88]	; (800b9cc <WritingFree+0x74>)
 800b974:	f006 ff18 	bl	80127a8 <puts>

	TotalPulse[RIGHT] = 0;
 800b978:	4b15      	ldr	r3, [pc, #84]	; (800b9d0 <WritingFree+0x78>)
 800b97a:	2400      	movs	r4, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800b97c:	2101      	movs	r1, #1
 800b97e:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b980:	605c      	str	r4, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b982:	601c      	str	r4, [r3, #0]
	TotalPulse[BODY] = 0;
 800b984:	609c      	str	r4, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b986:	f002 fa19 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b98a:	2101      	movs	r1, #1
 800b98c:	2005      	movs	r0, #5
 800b98e:	f002 fa15 	bl	800ddbc <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800b992:	4621      	mov	r1, r4
 800b994:	2001      	movs	r0, #1
 800b996:	f002 fa11 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b99a:	4621      	mov	r1, r4
 800b99c:	2002      	movs	r0, #2
 800b99e:	f002 fa0d 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b9a2:	2003      	movs	r0, #3
 800b9a4:	4621      	mov	r1, r4
 800b9a6:	f002 fa09 	bl	800ddbc <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800b9aa:	4b0a      	ldr	r3, [pc, #40]	; (800b9d4 <WritingFree+0x7c>)
 800b9ac:	2200      	movs	r2, #0
	ChangeLED(7);
 800b9ae:	4628      	mov	r0, r5
	ExploreVelocity=0;
 800b9b0:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800b9b2:	f001 fdd9 	bl	800d568 <ChangeLED>


	while(1)
	{
		Motor_Switch( 500, 500 );
 800b9b6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b9ba:	4608      	mov	r0, r1
 800b9bc:	f001 fe60 	bl	800d680 <Motor_Switch>
 800b9c0:	e7f9      	b.n	800b9b6 <WritingFree+0x5e>
 800b9c2:	bf00      	nop
 800b9c4:	2000178c 	.word	0x2000178c
 800b9c8:	08015f4c 	.word	0x08015f4c
 800b9cc:	08015f50 	.word	0x08015f50
 800b9d0:	200017cc 	.word	0x200017cc
 800b9d4:	200018c0 	.word	0x200018c0

0800b9d8 <FastestRun>:
	}
	//
}

void FastestRun()
{
 800b9d8:	b5f0      	push	{r4, r5, r6, r7, lr}
	IT_mode = EXPLORE;
 800b9da:	4b79      	ldr	r3, [pc, #484]	; (800bbc0 <FastestRun+0x1e8>)
	InitPosition();


	wall_init();

	TotalPulse[RIGHT] = 0;
 800b9dc:	4e79      	ldr	r6, [pc, #484]	; (800bbc4 <FastestRun+0x1ec>)
{
 800b9de:	b085      	sub	sp, #20
	IT_mode = EXPLORE;
 800b9e0:	2206      	movs	r2, #6
	HAL_Delay(100);
 800b9e2:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800b9e4:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800b9e6:	f002 fb9f 	bl	800e128 <HAL_Delay>
	int8_t mode=1;
 800b9ea:	aa04      	add	r2, sp, #16
 800b9ec:	2401      	movs	r4, #1
 800b9ee:	f802 4d02 	strb.w	r4, [r2, #-2]!
	  ModeSelect( 1, 2, &mode);
 800b9f2:	2102      	movs	r1, #2
 800b9f4:	4620      	mov	r0, r4
 800b9f6:	f002 fabb 	bl	800df70 <ModeSelect>
	  Signal( mode );
 800b9fa:	f99d 000e 	ldrsb.w	r0, [sp, #14]
 800b9fe:	f002 fa4b 	bl	800de98 <Signal>
		HAL_Delay(100);
 800ba02:	2064      	movs	r0, #100	; 0x64
 800ba04:	f002 fb90 	bl	800e128 <HAL_Delay>
		  int8_t mode2=1;
 800ba08:	aa04      	add	r2, sp, #16
		  ModeSelect( 1, 4, &mode2);
 800ba0a:	2104      	movs	r1, #4
		  int8_t mode2=1;
 800ba0c:	f802 4d01 	strb.w	r4, [r2, #-1]!
		  ModeSelect( 1, 4, &mode2);
 800ba10:	4620      	mov	r0, r4
 800ba12:	f002 faad 	bl	800df70 <ModeSelect>
		  Signal( mode2 );
 800ba16:	f99d 000f 	ldrsb.w	r0, [sp, #15]
 800ba1a:	f002 fa3d 	bl	800de98 <Signal>
	TotalPulse[RIGHT] = 0;
 800ba1e:	2500      	movs	r5, #0
		  PhotoSwitch();
 800ba20:	f002 fa7c 	bl	800df1c <PhotoSwitch>
	InitFastest();
 800ba24:	f7ff fddc 	bl	800b5e0 <InitFastest>
	InitPosition();
 800ba28:	f7fd f9e6 	bl	8008df8 <InitPosition>
	wall_init();
 800ba2c:	f7fe fcb0 	bl	800a390 <wall_init>
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800ba30:	4621      	mov	r1, r4
 800ba32:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800ba34:	6075      	str	r5, [r6, #4]
	TotalPulse[LEFT] = 0;
 800ba36:	6035      	str	r5, [r6, #0]
	TotalPulse[BODY] = 0;
 800ba38:	60b5      	str	r5, [r6, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800ba3a:	f002 f9bf 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800ba3e:	4621      	mov	r1, r4
 800ba40:	2005      	movs	r0, #5
 800ba42:	f002 f9bb 	bl	800ddbc <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800ba46:	68b1      	ldr	r1, [r6, #8]
 800ba48:	485f      	ldr	r0, [pc, #380]	; (800bbc8 <FastestRun+0x1f0>)
 800ba4a:	6832      	ldr	r2, [r6, #0]
 800ba4c:	6873      	ldr	r3, [r6, #4]
 800ba4e:	f006 fe23 	bl	8012698 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800ba52:	4629      	mov	r1, r5
 800ba54:	4620      	mov	r0, r4
 800ba56:	f002 f9b1 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800ba5a:	4629      	mov	r1, r5
 800ba5c:	2002      	movs	r0, #2
 800ba5e:	f002 f9ad 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800ba62:	4629      	mov	r1, r5
 800ba64:	2003      	movs	r0, #3
 800ba66:	f002 f9a9 	bl	800ddbc <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode = 'T';
	if(mode == 1)
 800ba6a:	f99d 300e 	ldrsb.w	r3, [sp, #14]
 800ba6e:	42a3      	cmp	r3, r4
 800ba70:	d079      	beq.n	800bb66 <FastestRun+0x18e>
		ExploreVelocity = 400;
		turn_mode = 'T';
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800ba72:	2b02      	cmp	r3, #2
 800ba74:	4c55      	ldr	r4, [pc, #340]	; (800bbcc <FastestRun+0x1f4>)
 800ba76:	bf14      	ite	ne
 800ba78:	2554      	movne	r5, #84	; 0x54
 800ba7a:	2553      	moveq	r5, #83	; 0x53
	}

	switch(mode2)
 800ba7c:	f99d 300f 	ldrsb.w	r3, [sp, #15]
 800ba80:	3b01      	subs	r3, #1
 800ba82:	2b03      	cmp	r3, #3
 800ba84:	d812      	bhi.n	800baac <FastestRun+0xd4>
 800ba86:	e8df f003 	tbb	[pc, r3]
 800ba8a:	7d8c      	.short	0x7d8c
 800ba8c:	0273      	.short	0x0273
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
 800ba8e:	4a50      	ldr	r2, [pc, #320]	; (800bbd0 <FastestRun+0x1f8>)
		Sla.Pre = 3;
 800ba90:	4b50      	ldr	r3, [pc, #320]	; (800bbd4 <FastestRun+0x1fc>)
		ExploreVelocity=300;
 800ba92:	6022      	str	r2, [r4, #0]
		Sla.Pre = 3;
 800ba94:	4a50      	ldr	r2, [pc, #320]	; (800bbd8 <FastestRun+0x200>)
 800ba96:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800ba98:	4850      	ldr	r0, [pc, #320]	; (800bbdc <FastestRun+0x204>)
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
 800ba9a:	4951      	ldr	r1, [pc, #324]	; (800bbe0 <FastestRun+0x208>)
		Sla.Fol = 5;
 800ba9c:	4a51      	ldr	r2, [pc, #324]	; (800bbe4 <FastestRun+0x20c>)
 800ba9e:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800baa0:	6098      	str	r0, [r3, #8]
		Sla.Theta3 = 90;
 800baa2:	4a51      	ldr	r2, [pc, #324]	; (800bbe8 <FastestRun+0x210>)
		Sla.Theta1 = 30;
 800baa4:	4851      	ldr	r0, [pc, #324]	; (800bbec <FastestRun+0x214>)
 800baa6:	6118      	str	r0, [r3, #16]
		Sla.Theta2 = 60;
 800baa8:	6159      	str	r1, [r3, #20]
		Sla.Theta3 = 90;
 800baaa:	619a      	str	r2, [r3, #24]
		break;

	}

	ChangeLED(4);
 800baac:	2004      	movs	r0, #4
 800baae:	f001 fd5b 	bl	800d568 <ChangeLED>

	//flash
	flash_copy_to_ram();

	SearchOrFast = 1;
 800bab2:	4e4f      	ldr	r6, [pc, #316]	; (800bbf0 <FastestRun+0x218>)
	flash_copy_to_ram();
 800bab4:	f7fe fe0e 	bl	800a6d4 <flash_copy_to_ram>
//			HAL_Delay(300);
//			break;
//	}
	//shiftPos();

	TargetVelocity[BODY] = 0;
 800bab8:	4a4e      	ldr	r2, [pc, #312]	; (800bbf4 <FastestRun+0x21c>)
	Acceleration = 0;
 800baba:	484f      	ldr	r0, [pc, #316]	; (800bbf8 <FastestRun+0x220>)
	TargetAngularV = 0;
 800babc:	494f      	ldr	r1, [pc, #316]	; (800bbfc <FastestRun+0x224>)
	TargetVelocity[BODY] = 0;
 800babe:	2300      	movs	r3, #0
	SearchOrFast = 1;
 800bac0:	2701      	movs	r7, #1
 800bac2:	6037      	str	r7, [r6, #0]
	TargetVelocity[BODY] = 0;
 800bac4:	6093      	str	r3, [r2, #8]
	goal_edge_num = two;
 800bac6:	4a4e      	ldr	r2, [pc, #312]	; (800bc00 <FastestRun+0x228>)
	Acceleration = 0;
 800bac8:	6003      	str	r3, [r0, #0]
	goal_edge_num = two;
 800baca:	2602      	movs	r6, #2
	PIDReset(L_VELO_PID);
 800bacc:	2004      	movs	r0, #4
	TargetAngularV = 0;
 800bace:	600b      	str	r3, [r1, #0]
	goal_edge_num = two;
 800bad0:	7016      	strb	r6, [r2, #0]
	PIDReset(L_VELO_PID);
 800bad2:	f002 f97b 	bl	800ddcc <PIDReset>
	PIDReset(R_VELO_PID);
 800bad6:	2005      	movs	r0, #5
 800bad8:	f002 f978 	bl	800ddcc <PIDReset>
	PIDReset(A_VELO_PID);
 800badc:	2000      	movs	r0, #0
 800bade:	f002 f975 	bl	800ddcc <PIDReset>
	PIDReset(L_WALL_PID);
 800bae2:	4630      	mov	r0, r6
 800bae4:	f002 f972 	bl	800ddcc <PIDReset>
	PIDReset(R_WALL_PID);
 800bae8:	2003      	movs	r0, #3
 800baea:	f002 f96f 	bl	800ddcc <PIDReset>
	HAL_Delay(200);
 800baee:	20c8      	movs	r0, #200	; 0xc8
 800baf0:	f002 fb1a 	bl	800e128 <HAL_Delay>
	//
	Pos.Dir = front;
 800baf4:	4b43      	ldr	r3, [pc, #268]	; (800bc04 <FastestRun+0x22c>)
	switch(Pos.Car%4)
 800baf6:	795a      	ldrb	r2, [r3, #5]
	Pos.Dir = front;
 800baf8:	2100      	movs	r1, #0
	switch(Pos.Car%4)
 800bafa:	f012 0203 	ands.w	r2, r2, #3
	Pos.Dir = front;
 800bafe:	7119      	strb	r1, [r3, #4]
	switch(Pos.Car%4)
 800bb00:	d02a      	beq.n	800bb58 <FastestRun+0x180>
 800bb02:	42b2      	cmp	r2, r6
 800bb04:	d105      	bne.n	800bb12 <FastestRun+0x13a>
		Pos.NextX = Pos.X;
		Pos.NextY = Pos.Y + 1;
		Pos.NextCar = north;
		break;
	case east:
		Pos.NextX = Pos.X + 1;
 800bb06:	7819      	ldrb	r1, [r3, #0]
		Pos.NextY = Pos.Y;
 800bb08:	7858      	ldrb	r0, [r3, #1]
		Pos.NextCar = east;
 800bb0a:	72da      	strb	r2, [r3, #11]
		Pos.NextX = Pos.X + 1;
 800bb0c:	1c4a      	adds	r2, r1, #1
 800bb0e:	721a      	strb	r2, [r3, #8]
		Pos.NextY = Pos.Y;
 800bb10:	7258      	strb	r0, [r3, #9]
		Pos.NextX = Pos.X - 1;
		Pos.NextY = Pos.Y;
		Pos.NextCar = west;
		break;
	}
	Accel(61.5, ExploreVelocity);
 800bb12:	edd4 0a00 	vldr	s1, [r4]
 800bb16:	ed9f 0a3c 	vldr	s0, [pc, #240]	; 800bc08 <FastestRun+0x230>
	Signal(7);

	while(1)
	{
		HAL_Delay(10*1000);
		printf("\r\n");
 800bb1a:	4c3c      	ldr	r4, [pc, #240]	; (800bc0c <FastestRun+0x234>)
	Accel(61.5, ExploreVelocity);
 800bb1c:	f7fd fe90 	bl	8009840 <Accel>
	shiftPos();
 800bb20:	f000 f9ae 	bl	800be80 <shiftPos>
	fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode,0x03);
 800bb24:	2308      	movs	r3, #8
 800bb26:	2107      	movs	r1, #7
 800bb28:	2203      	movs	r2, #3
 800bb2a:	4608      	mov	r0, r1
 800bb2c:	e9cd 5200 	strd	r5, r2, [sp]
 800bb30:	461a      	mov	r2, r3
 800bb32:	f000 fa91 	bl	800c058 <fast_run>
	Decel(45,0);
 800bb36:	eddf 0a36 	vldr	s1, [pc, #216]	; 800bc10 <FastestRun+0x238>
 800bb3a:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800bc14 <FastestRun+0x23c>
 800bb3e:	f7fd ff03 	bl	8009948 <Decel>
	Signal(7);
 800bb42:	2007      	movs	r0, #7
 800bb44:	f002 f9a8 	bl	800de98 <Signal>
		HAL_Delay(10*1000);
 800bb48:	f242 7010 	movw	r0, #10000	; 0x2710
 800bb4c:	f002 faec 	bl	800e128 <HAL_Delay>
		printf("\r\n");
 800bb50:	4620      	mov	r0, r4
 800bb52:	f006 fe29 	bl	80127a8 <puts>
 800bb56:	e7f7      	b.n	800bb48 <FastestRun+0x170>
		Pos.NextY = Pos.Y + 1;
 800bb58:	7859      	ldrb	r1, [r3, #1]
		Pos.NextX = Pos.X;
 800bb5a:	7818      	ldrb	r0, [r3, #0]
		Pos.NextCar = north;
 800bb5c:	72da      	strb	r2, [r3, #11]
		Pos.NextY = Pos.Y + 1;
 800bb5e:	1c4a      	adds	r2, r1, #1
 800bb60:	725a      	strb	r2, [r3, #9]
		Pos.NextX = Pos.X;
 800bb62:	7218      	strb	r0, [r3, #8]
		break;
 800bb64:	e7d5      	b.n	800bb12 <FastestRun+0x13a>
		ExploreVelocity = 400;
 800bb66:	4c19      	ldr	r4, [pc, #100]	; (800bbcc <FastestRun+0x1f4>)
 800bb68:	4b2b      	ldr	r3, [pc, #172]	; (800bc18 <FastestRun+0x240>)
 800bb6a:	6023      	str	r3, [r4, #0]
		turn_mode = 'T';
 800bb6c:	2554      	movs	r5, #84	; 0x54
 800bb6e:	e785      	b.n	800ba7c <FastestRun+0xa4>
		ExploreVelocity=180;
 800bb70:	4a2a      	ldr	r2, [pc, #168]	; (800bc1c <FastestRun+0x244>)
		Sla.Pre = 2;
 800bb72:	4b18      	ldr	r3, [pc, #96]	; (800bbd4 <FastestRun+0x1fc>)
		ExploreVelocity=180;
 800bb74:	6022      	str	r2, [r4, #0]
		Sla.Pre = 2;
 800bb76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800bb7a:	601a      	str	r2, [r3, #0]
		Sla.Alpha = 0.04;
 800bb7c:	4828      	ldr	r0, [pc, #160]	; (800bc20 <FastestRun+0x248>)
		Sla.Theta2 = 60;
 800bb7e:	4918      	ldr	r1, [pc, #96]	; (800bbe0 <FastestRun+0x208>)
		Sla.Fol = 3.5;
 800bb80:	4a28      	ldr	r2, [pc, #160]	; (800bc24 <FastestRun+0x24c>)
 800bb82:	e78c      	b.n	800ba9e <FastestRun+0xc6>
		Sla.Pre = 5;
 800bb84:	4b13      	ldr	r3, [pc, #76]	; (800bbd4 <FastestRun+0x1fc>)
		Sla.Alpha = 0.0273;
 800bb86:	4a28      	ldr	r2, [pc, #160]	; (800bc28 <FastestRun+0x250>)
		ExploreVelocity=135;
 800bb88:	4928      	ldr	r1, [pc, #160]	; (800bc2c <FastestRun+0x254>)
		Sla.Alpha = 0.0273;
 800bb8a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800bb8c:	4a17      	ldr	r2, [pc, #92]	; (800bbec <FastestRun+0x214>)
		Sla.Theta2 = 60;
 800bb8e:	4814      	ldr	r0, [pc, #80]	; (800bbe0 <FastestRun+0x208>)
		ExploreVelocity=135;
 800bb90:	6021      	str	r1, [r4, #0]
		Sla.Theta1 = 30;
 800bb92:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800bb94:	4914      	ldr	r1, [pc, #80]	; (800bbe8 <FastestRun+0x210>)
		Sla.Pre = 5;
 800bb96:	4a13      	ldr	r2, [pc, #76]	; (800bbe4 <FastestRun+0x20c>)
		Sla.Theta2 = 60;
 800bb98:	6158      	str	r0, [r3, #20]
		Sla.Theta3 = 90;
 800bb9a:	6199      	str	r1, [r3, #24]
		Sla.Pre = 5;
 800bb9c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800bb9e:	605a      	str	r2, [r3, #4]
		break;
 800bba0:	e784      	b.n	800baac <FastestRun+0xd4>
		Sla.Pre = 7;//9;
 800bba2:	4b0c      	ldr	r3, [pc, #48]	; (800bbd4 <FastestRun+0x1fc>)
		ExploreVelocity=90;
 800bba4:	4a10      	ldr	r2, [pc, #64]	; (800bbe8 <FastestRun+0x210>)
 800bba6:	6022      	str	r2, [r4, #0]
		Sla.Theta3 = 90;
 800bba8:	619a      	str	r2, [r3, #24]
		Sla.Pre = 7;//9;
 800bbaa:	4a21      	ldr	r2, [pc, #132]	; (800bc30 <FastestRun+0x258>)
 800bbac:	601a      	str	r2, [r3, #0]
		Sla.Fol = 11;//13;
 800bbae:	4a21      	ldr	r2, [pc, #132]	; (800bc34 <FastestRun+0x25c>)
		Sla.Alpha = 0.014;
 800bbb0:	4821      	ldr	r0, [pc, #132]	; (800bc38 <FastestRun+0x260>)
		Sla.Theta2 = 60;
 800bbb2:	490b      	ldr	r1, [pc, #44]	; (800bbe0 <FastestRun+0x208>)
		Sla.Fol = 11;//13;
 800bbb4:	605a      	str	r2, [r3, #4]
		Sla.Theta1 = 30;
 800bbb6:	4a0d      	ldr	r2, [pc, #52]	; (800bbec <FastestRun+0x214>)
		Sla.Alpha = 0.014;
 800bbb8:	6098      	str	r0, [r3, #8]
		Sla.Theta1 = 30;
 800bbba:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800bbbc:	6159      	str	r1, [r3, #20]
		break;
 800bbbe:	e775      	b.n	800baac <FastestRun+0xd4>
 800bbc0:	2000178c 	.word	0x2000178c
 800bbc4:	200017cc 	.word	0x200017cc
 800bbc8:	08015e6c 	.word	0x08015e6c
 800bbcc:	200018c0 	.word	0x200018c0
 800bbd0:	43960000 	.word	0x43960000
 800bbd4:	200017e4 	.word	0x200017e4
 800bbd8:	40400000 	.word	0x40400000
 800bbdc:	3def9db2 	.word	0x3def9db2
 800bbe0:	42700000 	.word	0x42700000
 800bbe4:	40a00000 	.word	0x40a00000
 800bbe8:	42b40000 	.word	0x42b40000
 800bbec:	41f00000 	.word	0x41f00000
 800bbf0:	20001a38 	.word	0x20001a38
 800bbf4:	20001798 	.word	0x20001798
 800bbf8:	20000224 	.word	0x20000224
 800bbfc:	200017a8 	.word	0x200017a8
 800bc00:	200017c8 	.word	0x200017c8
 800bc04:	20000000 	.word	0x20000000
 800bc08:	42760000 	.word	0x42760000
 800bc0c:	08015ed4 	.word	0x08015ed4
 800bc10:	00000000 	.word	0x00000000
 800bc14:	42340000 	.word	0x42340000
 800bc18:	43c80000 	.word	0x43c80000
 800bc1c:	43340000 	.word	0x43340000
 800bc20:	3d23d70a 	.word	0x3d23d70a
 800bc24:	40600000 	.word	0x40600000
 800bc28:	3cdfa440 	.word	0x3cdfa440
 800bc2c:	43070000 	.word	0x43070000
 800bc30:	40e00000 	.word	0x40e00000
 800bc34:	41300000 	.word	0x41300000
 800bc38:	3c656042 	.word	0x3c656042

0800bc3c <Explore>:
	}
}
void Explore()
{
 800bc3c:	b5f0      	push	{r4, r5, r6, r7, lr}
	IT_mode = EXPLORE;
 800bc3e:	4b71      	ldr	r3, [pc, #452]	; (800be04 <Explore+0x1c8>)
{
 800bc40:	b083      	sub	sp, #12
	IT_mode = EXPLORE;
 800bc42:	2206      	movs	r2, #6
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800bc44:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800bc46:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800bc48:	f002 fa6e 	bl	800e128 <HAL_Delay>
	int8_t mode=1;
 800bc4c:	aa02      	add	r2, sp, #8
 800bc4e:	2401      	movs	r4, #1
 800bc50:	f802 4d02 	strb.w	r4, [r2, #-2]!
	ModeSelect( 1, 2, &mode);
 800bc54:	2102      	movs	r1, #2
 800bc56:	4620      	mov	r0, r4
 800bc58:	f002 f98a 	bl	800df70 <ModeSelect>
	Signal( mode );
 800bc5c:	f99d 0006 	ldrsb.w	r0, [sp, #6]
 800bc60:	f002 f91a 	bl	800de98 <Signal>
	HAL_Delay(100);
 800bc64:	2064      	movs	r0, #100	; 0x64
 800bc66:	f002 fa5f 	bl	800e128 <HAL_Delay>

	int8_t mode2=1;
 800bc6a:	aa02      	add	r2, sp, #8
	ModeSelect( 1, 4, &mode2);
 800bc6c:	2104      	movs	r1, #4
	int8_t mode2=1;
 800bc6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
	ModeSelect( 1, 4, &mode2);
 800bc72:	4620      	mov	r0, r4
 800bc74:	f002 f97c 	bl	800df70 <ModeSelect>
	Signal( mode2 );
 800bc78:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800bc7c:	f002 f90c 	bl	800de98 <Signal>
	PhotoSwitch();
 800bc80:	f002 f94c 	bl	800df1c <PhotoSwitch>
	//printf("test\r\n");
	InitExplore();
 800bc84:	f7ff fbfa 	bl	800b47c <InitExplore>
	InitPosition();
 800bc88:	f7fd f8b6 	bl	8008df8 <InitPosition>
	printf("\r\n");
 800bc8c:	485e      	ldr	r0, [pc, #376]	; (800be08 <Explore+0x1cc>)
 800bc8e:	f006 fd8b 	bl	80127a8 <puts>
	wall_init();
 800bc92:	f7fe fb7d 	bl	800a390 <wall_init>

	printf("\r\n");
 800bc96:	485d      	ldr	r0, [pc, #372]	; (800be0c <Explore+0x1d0>)
 800bc98:	f006 fd86 	bl	80127a8 <puts>
	TotalPulse[RIGHT] = 0;
 800bc9c:	4b5c      	ldr	r3, [pc, #368]	; (800be10 <Explore+0x1d4>)
 800bc9e:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bca0:	4621      	mov	r1, r4
 800bca2:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bca4:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bca6:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800bca8:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bcaa:	f002 f887 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bcae:	4621      	mov	r1, r4
 800bcb0:	2005      	movs	r0, #5
 800bcb2:	f002 f883 	bl	800ddbc <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bcb6:	4629      	mov	r1, r5
 800bcb8:	4620      	mov	r0, r4
 800bcba:	f002 f87f 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	2002      	movs	r0, #2
 800bcc2:	f002 f87b 	bl	800ddbc <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bcc6:	4629      	mov	r1, r5
 800bcc8:	2003      	movs	r0, #3
 800bcca:	f002 f877 	bl	800ddbc <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800bcce:	2002      	movs	r0, #2
 800bcd0:	f001 fc4a 	bl	800d568 <ChangeLED>

	//
	char turn_mode = 'T';
	if(mode == 1)
 800bcd4:	f99d 3006 	ldrsb.w	r3, [sp, #6]
 800bcd8:	42a3      	cmp	r3, r4
 800bcda:	d06a      	beq.n	800bdb2 <Explore+0x176>
		turn_mode = 'T';
		ExploreVelocity=300;
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800bcdc:	2b02      	cmp	r3, #2
 800bcde:	4c4d      	ldr	r4, [pc, #308]	; (800be14 <Explore+0x1d8>)
 800bce0:	bf14      	ite	ne
 800bce2:	2654      	movne	r6, #84	; 0x54
 800bce4:	2653      	moveq	r6, #83	; 0x53
	}

	switch(mode2)
 800bce6:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800bcea:	3b01      	subs	r3, #1
 800bcec:	2b03      	cmp	r3, #3
 800bcee:	d812      	bhi.n	800bd16 <Explore+0xda>
 800bcf0:	e8df f003 	tbb	[pc, r3]
 800bcf4:	02646f79 	.word	0x02646f79
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
 800bcf8:	4a47      	ldr	r2, [pc, #284]	; (800be18 <Explore+0x1dc>)
		Sla.Pre = 3;
 800bcfa:	4b48      	ldr	r3, [pc, #288]	; (800be1c <Explore+0x1e0>)
		ExploreVelocity=300;
 800bcfc:	6022      	str	r2, [r4, #0]
		Sla.Pre = 3;
 800bcfe:	4a48      	ldr	r2, [pc, #288]	; (800be20 <Explore+0x1e4>)
 800bd00:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800bd02:	4848      	ldr	r0, [pc, #288]	; (800be24 <Explore+0x1e8>)
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
 800bd04:	4948      	ldr	r1, [pc, #288]	; (800be28 <Explore+0x1ec>)
		Sla.Fol = 5;
 800bd06:	4a49      	ldr	r2, [pc, #292]	; (800be2c <Explore+0x1f0>)
 800bd08:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800bd0a:	6098      	str	r0, [r3, #8]
		Sla.Theta3 = 90;
 800bd0c:	4a48      	ldr	r2, [pc, #288]	; (800be30 <Explore+0x1f4>)
		Sla.Theta1 = 30;
 800bd0e:	4849      	ldr	r0, [pc, #292]	; (800be34 <Explore+0x1f8>)
 800bd10:	6118      	str	r0, [r3, #16]
		Sla.Theta2 = 60;
 800bd12:	6159      	str	r1, [r3, #20]
		Sla.Theta3 = 90;
 800bd14:	619a      	str	r2, [r3, #24]
	}
//	Pos.TargetX = X_GOAL_LESSER;
//	Pos.TargetY = Y_GOAL_LESSER;
//	goal_edge_num = two;
	SearchOrFast = 0;
	Calc = 0;
 800bd16:	4a48      	ldr	r2, [pc, #288]	; (800be38 <Explore+0x1fc>)
	SearchOrFast = 0;
 800bd18:	4948      	ldr	r1, [pc, #288]	; (800be3c <Explore+0x200>)
//	Pos.Dir = front;
//	Pos.Car = north;
//	Pos.NextX = Pos.X;
//	Pos.NextY = Pos.Y + 1;
//	Pos.NextCar = north;
	printf("a\r\n");
 800bd1a:	4849      	ldr	r0, [pc, #292]	; (800be40 <Explore+0x204>)
	SearchOrFast = 0;
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	600b      	str	r3, [r1, #0]
	Calc = 0;
 800bd20:	6013      	str	r3, [r2, #0]
	printf("a\r\n");
 800bd22:	f006 fd41 	bl	80127a8 <puts>
	initSearchData(&my_map, &my_mouse);
 800bd26:	4947      	ldr	r1, [pc, #284]	; (800be44 <Explore+0x208>)
 800bd28:	4847      	ldr	r0, [pc, #284]	; (800be48 <Explore+0x20c>)
 800bd2a:	460d      	mov	r5, r1

//		//ChangeLED(Pos.Car);
//		KyushinJudge();
//		SelectAction(turn_mode);
//		shiftPos();
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd2c:	4607      	mov	r7, r0
	initSearchData(&my_map, &my_mouse);
 800bd2e:	f001 f867 	bl	800ce00 <initSearchData>
	dbc = 1;
 800bd32:	4b46      	ldr	r3, [pc, #280]	; (800be4c <Explore+0x210>)
	printf("b\r\n");
 800bd34:	4846      	ldr	r0, [pc, #280]	; (800be50 <Explore+0x214>)
	dbc = 1;
 800bd36:	2201      	movs	r2, #1
 800bd38:	601a      	str	r2, [r3, #0]
	printf("b\r\n");
 800bd3a:	f006 fd35 	bl	80127a8 <puts>
	Accel(61.5, ExploreVelocity);
 800bd3e:	edd4 0a00 	vldr	s1, [r4]
 800bd42:	ed9f 0a44 	vldr	s0, [pc, #272]	; 800be54 <Explore+0x218>
 800bd46:	f7fd fd7b 	bl	8009840 <Accel>
	ChangeLED(6);
 800bd4a:	2006      	movs	r0, #6
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd4c:	462c      	mov	r4, r5
	ChangeLED(6);
 800bd4e:	f001 fc0b 	bl	800d568 <ChangeLED>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800bd52:	e001      	b.n	800bd58 <Explore+0x11c>
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd54:	f001 f95e 	bl	800d014 <getNextDirection>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800bd58:	782a      	ldrb	r2, [r5, #0]
 800bd5a:	7a2b      	ldrb	r3, [r5, #8]
 800bd5c:	429a      	cmp	r2, r3
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd5e:	4621      	mov	r1, r4
 800bd60:	4632      	mov	r2, r6
 800bd62:	4638      	mov	r0, r7
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800bd64:	d8f6      	bhi.n	800bd54 <Explore+0x118>
 800bd66:	f895 c002 	ldrb.w	ip, [r5, #2]
 800bd6a:	459c      	cmp	ip, r3
 800bd6c:	d3f2      	bcc.n	800bd54 <Explore+0x118>
 800bd6e:	7a6b      	ldrb	r3, [r5, #9]
 800bd70:	f895 c001 	ldrb.w	ip, [r5, #1]
 800bd74:	459c      	cmp	ip, r3
 800bd76:	d8ed      	bhi.n	800bd54 <Explore+0x118>
 800bd78:	f895 c003 	ldrb.w	ip, [r5, #3]
 800bd7c:	459c      	cmp	ip, r3
 800bd7e:	d3e9      	bcc.n	800bd54 <Explore+0x118>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800bd80:	eddf 0a35 	vldr	s1, [pc, #212]	; 800be58 <Explore+0x21c>
 800bd84:	ed9f 0a35 	vldr	s0, [pc, #212]	; 800be5c <Explore+0x220>
	Signal(7);

while(1)
{
	//
	printAllNode(&my_map);
 800bd88:	4c2f      	ldr	r4, [pc, #188]	; (800be48 <Explore+0x20c>)
	Decel(45, 0);
 800bd8a:	f7fd fddd 	bl	8009948 <Decel>
	shiftState(&my_mouse);
 800bd8e:	482d      	ldr	r0, [pc, #180]	; (800be44 <Explore+0x208>)
 800bd90:	f7ff fb68 	bl	800b464 <shiftState>
	Signal(7);
 800bd94:	2007      	movs	r0, #7
 800bd96:	f002 f87f 	bl	800de98 <Signal>
	printAllNode(&my_map);
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f7fe fe32 	bl	800aa04 <printAllNode>
	printMatrix16ValueFromNode(&my_map);
 800bda0:	4620      	mov	r0, r4
 800bda2:	f7fe fe6f 	bl	800aa84 <printMatrix16ValueFromNode>
	printAllWeight(&my_map, &(my_mouse.now.node->pos) );
 800bda6:	6929      	ldr	r1, [r5, #16]
 800bda8:	4620      	mov	r0, r4
 800bdaa:	3106      	adds	r1, #6
 800bdac:	f7fe fcd8 	bl	800a760 <printAllWeight>
 800bdb0:	e7f3      	b.n	800bd9a <Explore+0x15e>
		ExploreVelocity=300;
 800bdb2:	4c18      	ldr	r4, [pc, #96]	; (800be14 <Explore+0x1d8>)
 800bdb4:	4b18      	ldr	r3, [pc, #96]	; (800be18 <Explore+0x1dc>)
 800bdb6:	6023      	str	r3, [r4, #0]
		turn_mode = 'T';
 800bdb8:	2654      	movs	r6, #84	; 0x54
 800bdba:	e794      	b.n	800bce6 <Explore+0xaa>
		ExploreVelocity=240;
 800bdbc:	4a28      	ldr	r2, [pc, #160]	; (800be60 <Explore+0x224>)
		Sla.Pre = 2;
 800bdbe:	4b17      	ldr	r3, [pc, #92]	; (800be1c <Explore+0x1e0>)
		ExploreVelocity=240;
 800bdc0:	6022      	str	r2, [r4, #0]
		Sla.Pre = 2;
 800bdc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800bdc6:	601a      	str	r2, [r3, #0]
		Sla.Alpha = 0.078;
 800bdc8:	4826      	ldr	r0, [pc, #152]	; (800be64 <Explore+0x228>)
		Sla.Theta2 = 60;
 800bdca:	4917      	ldr	r1, [pc, #92]	; (800be28 <Explore+0x1ec>)
		Sla.Fol = 16;
 800bdcc:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800bdd0:	e79a      	b.n	800bd08 <Explore+0xcc>
		ExploreVelocity=180;
 800bdd2:	4925      	ldr	r1, [pc, #148]	; (800be68 <Explore+0x22c>)
		Sla.Pre = 2;
 800bdd4:	4b11      	ldr	r3, [pc, #68]	; (800be1c <Explore+0x1e0>)
		ExploreVelocity=180;
 800bdd6:	6021      	str	r1, [r4, #0]
		Sla.Pre = 2;
 800bdd8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bddc:	6019      	str	r1, [r3, #0]
		Sla.Fol = 16.5;
 800bdde:	4a23      	ldr	r2, [pc, #140]	; (800be6c <Explore+0x230>)
		Sla.Alpha = 0.043;
 800bde0:	4823      	ldr	r0, [pc, #140]	; (800be70 <Explore+0x234>)
		Sla.Theta2 = 60;
 800bde2:	4911      	ldr	r1, [pc, #68]	; (800be28 <Explore+0x1ec>)
 800bde4:	e790      	b.n	800bd08 <Explore+0xcc>
		Sla.Pre = 9;
 800bde6:	4b0d      	ldr	r3, [pc, #52]	; (800be1c <Explore+0x1e0>)
		ExploreVelocity=90;
 800bde8:	4a11      	ldr	r2, [pc, #68]	; (800be30 <Explore+0x1f4>)
 800bdea:	6022      	str	r2, [r4, #0]
		Sla.Theta3 = 90;
 800bdec:	619a      	str	r2, [r3, #24]
		Sla.Pre = 9;
 800bdee:	4a21      	ldr	r2, [pc, #132]	; (800be74 <Explore+0x238>)
 800bdf0:	601a      	str	r2, [r3, #0]
		Sla.Fol = 20;
 800bdf2:	4a21      	ldr	r2, [pc, #132]	; (800be78 <Explore+0x23c>)
		Sla.Alpha = 0.014;
 800bdf4:	4821      	ldr	r0, [pc, #132]	; (800be7c <Explore+0x240>)
		Sla.Theta2 = 60;
 800bdf6:	490c      	ldr	r1, [pc, #48]	; (800be28 <Explore+0x1ec>)
		Sla.Fol = 20;
 800bdf8:	605a      	str	r2, [r3, #4]
		Sla.Theta1 = 30;
 800bdfa:	4a0e      	ldr	r2, [pc, #56]	; (800be34 <Explore+0x1f8>)
		Sla.Alpha = 0.014;
 800bdfc:	6098      	str	r0, [r3, #8]
		Sla.Theta1 = 30;
 800bdfe:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800be00:	6159      	str	r1, [r3, #20]
		break;
 800be02:	e788      	b.n	800bd16 <Explore+0xda>
 800be04:	2000178c 	.word	0x2000178c
 800be08:	08015ea0 	.word	0x08015ea0
 800be0c:	08015eb8 	.word	0x08015eb8
 800be10:	200017cc 	.word	0x200017cc
 800be14:	200018c0 	.word	0x200018c0
 800be18:	43960000 	.word	0x43960000
 800be1c:	200017e4 	.word	0x200017e4
 800be20:	40400000 	.word	0x40400000
 800be24:	3def9db2 	.word	0x3def9db2
 800be28:	42700000 	.word	0x42700000
 800be2c:	40a00000 	.word	0x40a00000
 800be30:	42b40000 	.word	0x42b40000
 800be34:	41f00000 	.word	0x41f00000
 800be38:	20001a3c 	.word	0x20001a3c
 800be3c:	20001a38 	.word	0x20001a38
 800be40:	08015ecc 	.word	0x08015ecc
 800be44:	200004dc 	.word	0x200004dc
 800be48:	20000688 	.word	0x20000688
 800be4c:	20000218 	.word	0x20000218
 800be50:	08015ed0 	.word	0x08015ed0
 800be54:	42760000 	.word	0x42760000
 800be58:	00000000 	.word	0x00000000
 800be5c:	42340000 	.word	0x42340000
 800be60:	43700000 	.word	0x43700000
 800be64:	3d9fbe77 	.word	0x3d9fbe77
 800be68:	43340000 	.word	0x43340000
 800be6c:	41840000 	.word	0x41840000
 800be70:	3d3020c5 	.word	0x3d3020c5
 800be74:	41100000 	.word	0x41100000
 800be78:	41a00000 	.word	0x41a00000
 800be7c:	3c656042 	.word	0x3c656042

0800be80 <shiftPos>:
#include "Action.h"
volatile int Calc;
volatile int SearchOrFast;
void shiftPos()
{
	Pos.Car = Pos.NextCar;
 800be80:	4b03      	ldr	r3, [pc, #12]	; (800be90 <shiftPos+0x10>)
 800be82:	7ad8      	ldrb	r0, [r3, #11]
	Pos.X = Pos.NextX;
 800be84:	7a19      	ldrb	r1, [r3, #8]
	Pos.Y = Pos.NextY;
 800be86:	7a5a      	ldrb	r2, [r3, #9]
	Pos.Car = Pos.NextCar;
 800be88:	7158      	strb	r0, [r3, #5]
	Pos.X = Pos.NextX;
 800be8a:	7019      	strb	r1, [r3, #0]
	Pos.Y = Pos.NextY;
 800be8c:	705a      	strb	r2, [r3, #1]
}
 800be8e:	4770      	bx	lr
 800be90:	20000000 	.word	0x20000000

0800be94 <get_priority>:

	int priority;	//

	priority = 0;

	if(Pos.Car == car)				//
 800be94:	4b14      	ldr	r3, [pc, #80]	; (800bee8 <get_priority+0x54>)
 800be96:	795b      	ldrb	r3, [r3, #5]
 800be98:	4293      	cmp	r3, r2
 800be9a:	d023      	beq.n	800bee4 <get_priority+0x50>
	{
		priority = 2;
	}
	else if( ((4+Pos.Car-car)%4) == 2)		//
 800be9c:	3304      	adds	r3, #4
 800be9e:	1a9a      	subs	r2, r3, r2
 800bea0:	4253      	negs	r3, r2
 800bea2:	f003 0303 	and.w	r3, r3, #3
 800bea6:	f002 0203 	and.w	r2, r2, #3
 800beaa:	bf58      	it	pl
 800beac:	425a      	negpl	r2, r3
 800beae:	3a02      	subs	r2, #2
 800beb0:	bf18      	it	ne
 800beb2:	2201      	movne	r2, #1
	if((Wall[x][y].north == UNKNOWN) || (Wall[x][y].east == UNKNOWN) || (Wall[x][y].south == UNKNOWN) || (Wall[x][y].west == UNKNOWN))
 800beb4:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800beb8:	4401      	add	r1, r0
 800beba:	4b0c      	ldr	r3, [pc, #48]	; (800beec <get_priority+0x58>)
 800bebc:	f813 3011 	ldrb.w	r3, [r3, r1, lsl #1]
 800bec0:	f003 0103 	and.w	r1, r3, #3
 800bec4:	2902      	cmp	r1, #2
 800bec6:	d00a      	beq.n	800bede <get_priority+0x4a>
 800bec8:	f3c3 0181 	ubfx	r1, r3, #2, #2
 800becc:	2902      	cmp	r1, #2
 800bece:	d006      	beq.n	800bede <get_priority+0x4a>
 800bed0:	f3c3 1101 	ubfx	r1, r3, #4, #2
 800bed4:	2902      	cmp	r1, #2
 800bed6:	d002      	beq.n	800bede <get_priority+0x4a>
 800bed8:	099b      	lsrs	r3, r3, #6
 800beda:	2b02      	cmp	r3, #2
 800bedc:	d100      	bne.n	800bee0 <get_priority+0x4c>
	}


	if(is_unknown(x,y) == true)
	{
		priority += 4;				//
 800bede:	3204      	adds	r2, #4
	}

	return priority;				//

}
 800bee0:	4610      	mov	r0, r2
 800bee2:	4770      	bx	lr
		priority = 2;
 800bee4:	2202      	movs	r2, #2
 800bee6:	e7e5      	b.n	800beb4 <get_priority+0x20>
 800bee8:	20000000 	.word	0x20000000
 800beec:	20001994 	.word	0x20001994

0800bef0 <get_nextdir>:
int get_nextdir(int x, int y, int mask)
{
 800bef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	little = 255;					//255(mapunsigned char)

	priority = 0;					//0

		//maskstatic_parameter.h
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800bef4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 800c050 <get_nextdir+0x160>
 800bef8:	f8df a158 	ldr.w	sl, [pc, #344]	; 800c054 <get_nextdir+0x164>
{
 800befc:	b083      	sub	sp, #12
	make_map(x,y,mask);				//Map
 800befe:	b2c9      	uxtb	r1, r1
 800bf00:	b2c0      	uxtb	r0, r0
{
 800bf02:	4690      	mov	r8, r2
	make_map(x,y,mask);				//Map
 800bf04:	f7fe fb34 	bl	800a570 <make_map>
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800bf08:	f899 4000 	ldrb.w	r4, [r9]
 800bf0c:	f899 7001 	ldrb.w	r7, [r9, #1]
 800bf10:	00e5      	lsls	r5, r4, #3
 800bf12:	eb05 0b04 	add.w	fp, r5, r4
 800bf16:	eb0b 0307 	add.w	r3, fp, r7
 800bf1a:	f81a 6013 	ldrb.w	r6, [sl, r3, lsl #1]
 800bf1e:	f006 0603 	and.w	r6, r6, #3
 800bf22:	ea16 0608 	ands.w	r6, r6, r8
 800bf26:	d112      	bne.n	800bf4e <get_nextdir+0x5e>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y + 1, north);	//
 800bf28:	1c7b      	adds	r3, r7, #1
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	4632      	mov	r2, r6
 800bf2e:	4620      	mov	r0, r4
 800bf30:	9300      	str	r3, [sp, #0]
 800bf32:	f7ff ffaf 	bl	800be94 <get_priority>
		if(walk_map[Pos.X][Pos.Y+1] < little)				//
 800bf36:	9b00      	ldr	r3, [sp, #0]
 800bf38:	449b      	add	fp, r3
 800bf3a:	4b44      	ldr	r3, [pc, #272]	; (800c04c <get_nextdir+0x15c>)
 800bf3c:	f833 b01b 	ldrh.w	fp, [r3, fp, lsl #1]
 800bf40:	f1bb 0ffe 	cmp.w	fp, #254	; 0xfe
 800bf44:	d86b      	bhi.n	800c01e <get_nextdir+0x12e>
		}
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
		{
			if(priority < tmp_priority )				//
			{
				Pos.NextCar = north;					//
 800bf46:	f889 600b 	strb.w	r6, [r9, #11]
 800bf4a:	4606      	mov	r6, r0
 800bf4c:	e002      	b.n	800bf54 <get_nextdir+0x64>
	priority = 0;					//0
 800bf4e:	2600      	movs	r6, #0
	little = 255;					//255(mapunsigned char)
 800bf50:	f04f 0bff 	mov.w	fp, #255	; 0xff
				priority = tmp_priority;			//
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].east & mask) == NOWALL)			//
 800bf54:	192b      	adds	r3, r5, r4
 800bf56:	443b      	add	r3, r7
 800bf58:	f81a 3013 	ldrb.w	r3, [sl, r3, lsl #1]
 800bf5c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bf60:	ea13 0f08 	tst.w	r3, r8
 800bf64:	d114      	bne.n	800bf90 <get_nextdir+0xa0>
	{
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800bf66:	1c63      	adds	r3, r4, #1
 800bf68:	4618      	mov	r0, r3
 800bf6a:	2202      	movs	r2, #2
 800bf6c:	4639      	mov	r1, r7
 800bf6e:	9300      	str	r3, [sp, #0]
 800bf70:	f7ff ff90 	bl	800be94 <get_priority>
		if(walk_map[Pos.X + 1][Pos.Y] < little)				//
 800bf74:	9b00      	ldr	r3, [sp, #0]
 800bf76:	4a35      	ldr	r2, [pc, #212]	; (800c04c <get_nextdir+0x15c>)
 800bf78:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800bf7c:	443b      	add	r3, r7
 800bf7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf82:	455b      	cmp	r3, fp
 800bf84:	da51      	bge.n	800c02a <get_nextdir+0x13a>
		{
			little = walk_map[Pos.X+1][Pos.Y];			//
			Pos.NextCar = east;						//
 800bf86:	2202      	movs	r2, #2
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800bf88:	4606      	mov	r6, r0
 800bf8a:	469b      	mov	fp, r3
			Pos.NextCar = east;						//
 800bf8c:	f889 200b 	strb.w	r2, [r9, #11]
				priority = tmp_priority;			//
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].south & mask) == NOWALL)			//
 800bf90:	192b      	adds	r3, r5, r4
 800bf92:	9300      	str	r3, [sp, #0]
 800bf94:	443b      	add	r3, r7
 800bf96:	f81a 3013 	ldrb.w	r3, [sl, r3, lsl #1]
 800bf9a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bf9e:	ea13 0f08 	tst.w	r3, r8
 800bfa2:	d114      	bne.n	800bfce <get_nextdir+0xde>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y - 1, south);	//
 800bfa4:	1e7b      	subs	r3, r7, #1
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	2204      	movs	r2, #4
 800bfaa:	4620      	mov	r0, r4
 800bfac:	9301      	str	r3, [sp, #4]
 800bfae:	f7ff ff71 	bl	800be94 <get_priority>
		if(walk_map[Pos.X][Pos.Y - 1] < little)				//
 800bfb2:	9b00      	ldr	r3, [sp, #0]
 800bfb4:	461a      	mov	r2, r3
 800bfb6:	9b01      	ldr	r3, [sp, #4]
 800bfb8:	441a      	add	r2, r3
 800bfba:	4613      	mov	r3, r2
 800bfbc:	4a23      	ldr	r2, [pc, #140]	; (800c04c <get_nextdir+0x15c>)
 800bfbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfc2:	455b      	cmp	r3, fp
 800bfc4:	da24      	bge.n	800c010 <get_nextdir+0x120>
		{
			little = walk_map[Pos.X][Pos.Y-1];			//
			Pos.NextCar = south;						//
 800bfc6:	2204      	movs	r2, #4
 800bfc8:	469b      	mov	fp, r3
 800bfca:	f889 200b 	strb.w	r2, [r9, #11]
				priority = tmp_priority;			//
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].west & mask) == NOWALL)			//
 800bfce:	4425      	add	r5, r4
 800bfd0:	443d      	add	r5, r7
 800bfd2:	f81a 3015 	ldrb.w	r3, [sl, r5, lsl #1]
 800bfd6:	ea18 1393 	ands.w	r3, r8, r3, lsr #6
 800bfda:	d109      	bne.n	800bff0 <get_nextdir+0x100>
	{
		tmp_priority = get_priority(Pos.X - 1, Pos.Y, west);	//
		if(walk_map[Pos.X-1][Pos.Y] < little)				//
 800bfdc:	3c01      	subs	r4, #1
 800bfde:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 800bfe2:	4427      	add	r7, r4
 800bfe4:	4b19      	ldr	r3, [pc, #100]	; (800c04c <get_nextdir+0x15c>)
 800bfe6:	f833 3017 	ldrh.w	r3, [r3, r7, lsl #1]
 800bfea:	455b      	cmp	r3, fp
 800bfec:	db25      	blt.n	800c03a <get_nextdir+0x14a>
		{
			little = walk_map[Pos.X-1][Pos.Y];			//
			Pos.NextCar = west;						//
			priority = tmp_priority;				//
		}
		else if(walk_map[Pos.X - 1][Pos.Y] == little)			//
 800bfee:	d024      	beq.n	800c03a <get_nextdir+0x14a>
 800bff0:	f899 000b 	ldrb.w	r0, [r9, #11]
 800bff4:	3004      	adds	r0, #4
			priority = tmp_priority;				//
		}
	}


	return ( (int)( ( 4 + Pos.NextCar - Pos.Car) % 4 ) );			//
 800bff6:	f899 3005 	ldrb.w	r3, [r9, #5]
 800bffa:	1ac0      	subs	r0, r0, r3
 800bffc:	4243      	negs	r3, r0
 800bffe:	f003 0303 	and.w	r3, r3, #3
 800c002:	f000 0003 	and.w	r0, r0, #3
										//mytyedef.henum

}
 800c006:	bf58      	it	pl
 800c008:	4258      	negpl	r0, r3
 800c00a:	b003      	add	sp, #12
 800c00c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		else if(walk_map[Pos.X][Pos.Y - 1] == little)			//
 800c010:	d1dd      	bne.n	800bfce <get_nextdir+0xde>
			if(priority < tmp_priority)				//
 800c012:	4286      	cmp	r6, r0
				Pos.NextCar = south;					//
 800c014:	bfbc      	itt	lt
 800c016:	2304      	movlt	r3, #4
 800c018:	f889 300b 	strblt.w	r3, [r9, #11]
 800c01c:	e7d7      	b.n	800bfce <get_nextdir+0xde>
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
 800c01e:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
 800c022:	d00f      	beq.n	800c044 <get_nextdir+0x154>
	little = 255;					//255(mapunsigned char)
 800c024:	f04f 0bff 	mov.w	fp, #255	; 0xff
 800c028:	e794      	b.n	800bf54 <get_nextdir+0x64>
		else if(walk_map[Pos.X + 1][Pos.Y] == little)			//
 800c02a:	d1b1      	bne.n	800bf90 <get_nextdir+0xa0>
			if(priority < tmp_priority)				//
 800c02c:	4286      	cmp	r6, r0
 800c02e:	daaf      	bge.n	800bf90 <get_nextdir+0xa0>
				Pos.NextCar = east;					//
 800c030:	2302      	movs	r3, #2
 800c032:	4606      	mov	r6, r0
 800c034:	f889 300b 	strb.w	r3, [r9, #11]
 800c038:	e7aa      	b.n	800bf90 <get_nextdir+0xa0>
			Pos.NextCar = west;						//
 800c03a:	2306      	movs	r3, #6
 800c03c:	f889 300b 	strb.w	r3, [r9, #11]
 800c040:	200a      	movs	r0, #10
 800c042:	e7d8      	b.n	800bff6 <get_nextdir+0x106>
			if(priority < tmp_priority )				//
 800c044:	2800      	cmp	r0, #0
 800c046:	f73f af7e 	bgt.w	800bf46 <get_nextdir+0x56>
 800c04a:	e783      	b.n	800bf54 <get_nextdir+0x64>
 800c04c:	2000181c 	.word	0x2000181c
 800c050:	20000000 	.word	0x20000000
 800c054:	20001994 	.word	0x20001994

0800c058 <fast_run>:
void fast_run(int x, int y,int x2, int y2, char turn_mode, int mask)
{
 800c058:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c05c:	4c22      	ldr	r4, [pc, #136]	; (800c0e8 <fast_run+0x90>)
 800c05e:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
 800c062:	7825      	ldrb	r5, [r4, #0]
 800c064:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800c068:	4606      	mov	r6, r0
 800c06a:	460f      	mov	r7, r1
 800c06c:	4692      	mov	sl, r2
 800c06e:	469b      	mov	fp, r3
//			Pos.X--;	//X
//			break;
//
//	}

	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800c070:	42b5      	cmp	r5, r6
		Pos.Dir = get_nextdir(x,y,mask);//
 800c072:	4642      	mov	r2, r8
 800c074:	4639      	mov	r1, r7
 800c076:	4630      	mov	r0, r6
	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800c078:	db06      	blt.n	800c088 <fast_run+0x30>
 800c07a:	4555      	cmp	r5, sl
 800c07c:	dc04      	bgt.n	800c088 <fast_run+0x30>
 800c07e:	7863      	ldrb	r3, [r4, #1]
 800c080:	42bb      	cmp	r3, r7
 800c082:	db01      	blt.n	800c088 <fast_run+0x30>
 800c084:	455b      	cmp	r3, fp
 800c086:	dd2c      	ble.n	800c0e2 <fast_run+0x8a>
		Pos.Dir = get_nextdir(x,y,mask);//
 800c088:	f7ff ff32 	bl	800bef0 <get_nextdir>
		//
		//printf("%d,%d\r\n",Pos.X,Pos.Y);
		switch(Pos.NextCar)//
 800c08c:	7ae3      	ldrb	r3, [r4, #11]
		Pos.Dir = get_nextdir(x,y,mask);//
 800c08e:	7120      	strb	r0, [r4, #4]
		switch(Pos.NextCar)//
 800c090:	2b06      	cmp	r3, #6
 800c092:	d80a      	bhi.n	800c0aa <fast_run+0x52>
 800c094:	e8df f003 	tbb	[pc, r3]
 800c098:	09130919 	.word	0x09130919
 800c09c:	091f      	.short	0x091f
 800c09e:	04          	.byte	0x04
 800c09f:	00          	.byte	0x00
				Pos.NextX = Pos.X;
				Pos.NextY = Pos.Y - 1;	//Y
				break;

			case west:
				Pos.NextX = Pos.X - 1;	//X
 800c0a0:	7823      	ldrb	r3, [r4, #0]
				Pos.NextY = Pos.Y;
 800c0a2:	7862      	ldrb	r2, [r4, #1]
 800c0a4:	7262      	strb	r2, [r4, #9]
				Pos.NextX = Pos.X - 1;	//X
 800c0a6:	3b01      	subs	r3, #1
 800c0a8:	7223      	strb	r3, [r4, #8]
				break;

		}
		SelectAction(turn_mode);
 800c0aa:	4648      	mov	r0, r9
 800c0ac:	f7fd fe7e 	bl	8009dac <SelectAction>
	 	Pos.X = Pos.NextX;
 800c0b0:	7a25      	ldrb	r5, [r4, #8]
	    Pos.Y = Pos.NextY;
 800c0b2:	7a62      	ldrb	r2, [r4, #9]
		Pos.Car = Pos.NextCar;	//
 800c0b4:	7ae3      	ldrb	r3, [r4, #11]
	 	Pos.X = Pos.NextX;
 800c0b6:	7025      	strb	r5, [r4, #0]
	    Pos.Y = Pos.NextY;
 800c0b8:	7062      	strb	r2, [r4, #1]
		Pos.Car = Pos.NextCar;	//
 800c0ba:	7163      	strb	r3, [r4, #5]
 800c0bc:	e7d8      	b.n	800c070 <fast_run+0x18>
				Pos.NextX = Pos.X + 1;	//X
 800c0be:	7823      	ldrb	r3, [r4, #0]
				Pos.NextY = Pos.Y;
 800c0c0:	7862      	ldrb	r2, [r4, #1]
 800c0c2:	7262      	strb	r2, [r4, #9]
				Pos.NextX = Pos.X + 1;	//X
 800c0c4:	3301      	adds	r3, #1
 800c0c6:	7223      	strb	r3, [r4, #8]
				break;
 800c0c8:	e7ef      	b.n	800c0aa <fast_run+0x52>
				Pos.NextY = Pos.Y + 1;	//Y
 800c0ca:	7863      	ldrb	r3, [r4, #1]
				Pos.NextX = Pos.X;
 800c0cc:	7822      	ldrb	r2, [r4, #0]
 800c0ce:	7222      	strb	r2, [r4, #8]
				Pos.NextY = Pos.Y + 1;	//Y
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	7263      	strb	r3, [r4, #9]
				break;
 800c0d4:	e7e9      	b.n	800c0aa <fast_run+0x52>
				Pos.NextY = Pos.Y - 1;	//Y
 800c0d6:	7863      	ldrb	r3, [r4, #1]
				Pos.NextX = Pos.X;
 800c0d8:	7822      	ldrb	r2, [r4, #0]
 800c0da:	7222      	strb	r2, [r4, #8]
				Pos.NextY = Pos.Y - 1;	//Y
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	7263      	strb	r3, [r4, #9]
				break;
 800c0e0:	e7e3      	b.n	800c0aa <fast_run+0x52>
//		Pos.Car = Pos.NextCar;	//
//
//
	}
//	straight(SECTION*straight_count,FAST_ACCEL,FAST_SPEED,0.0);
}
 800c0e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e6:	bf00      	nop
 800c0e8:	20000000 	.word	0x20000000

0800c0ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c0ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0f0:	2400      	movs	r4, #0
{
 800c0f2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0f4:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c0f8:	e9cd 4407 	strd	r4, r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c0fc:	4b45      	ldr	r3, [pc, #276]	; (800c214 <MX_GPIO_Init+0x128>)
 800c0fe:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c100:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c104:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800c224 <MX_GPIO_Init+0x138>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c108:	f8df 811c 	ldr.w	r8, [pc, #284]	; 800c228 <MX_GPIO_Init+0x13c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c10c:	4f42      	ldr	r7, [pc, #264]	; (800c218 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c10e:	4e43      	ldr	r6, [pc, #268]	; (800c21c <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c110:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c114:	631a      	str	r2, [r3, #48]	; 0x30
 800c116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c118:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800c11c:	9200      	str	r2, [sp, #0]
 800c11e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c120:	9401      	str	r4, [sp, #4]
 800c122:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c124:	f042 0204 	orr.w	r2, r2, #4
 800c128:	631a      	str	r2, [r3, #48]	; 0x30
 800c12a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c12c:	f002 0204 	and.w	r2, r2, #4
 800c130:	9201      	str	r2, [sp, #4]
 800c132:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c134:	9402      	str	r4, [sp, #8]
 800c136:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c138:	f042 0201 	orr.w	r2, r2, #1
 800c13c:	631a      	str	r2, [r3, #48]	; 0x30
 800c13e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c140:	f002 0201 	and.w	r2, r2, #1
 800c144:	9202      	str	r2, [sp, #8]
 800c146:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c148:	9403      	str	r4, [sp, #12]
 800c14a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c14c:	f042 0202 	orr.w	r2, r2, #2
 800c150:	631a      	str	r2, [r3, #48]	; 0x30
 800c152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c154:	f002 0202 	and.w	r2, r2, #2
 800c158:	9203      	str	r2, [sp, #12]
 800c15a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c15c:	9404      	str	r4, [sp, #16]
 800c15e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c160:	f042 0208 	orr.w	r2, r2, #8
 800c164:	631a      	str	r2, [r3, #48]	; 0x30
 800c166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c168:	f003 0308 	and.w	r3, r3, #8
 800c16c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c16e:	4622      	mov	r2, r4
 800c170:	4648      	mov	r0, r9
 800c172:	2105      	movs	r1, #5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c174:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c176:	f002 ff05 	bl	800ef84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c17a:	4622      	mov	r2, r4
 800c17c:	4640      	mov	r0, r8
 800c17e:	f44f 7140 	mov.w	r1, #768	; 0x300
 800c182:	f002 feff 	bl	800ef84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c186:	4622      	mov	r2, r4
 800c188:	4638      	mov	r0, r7
 800c18a:	2104      	movs	r1, #4
 800c18c:	f002 fefa 	bl	800ef84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c190:	4622      	mov	r2, r4
 800c192:	4630      	mov	r0, r6
 800c194:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c198:	f002 fef4 	bl	800ef84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c19c:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c19e:	4648      	mov	r0, r9
 800c1a0:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800c1a2:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c1a4:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1a8:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c1ac:	f002 fde6 	bl	800ed7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c1b0:	4b1b      	ldr	r3, [pc, #108]	; (800c220 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1b2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800c1b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c1b8:	a905      	add	r1, sp, #20
 800c1ba:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c1bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c1c0:	f002 fddc 	bl	800ed7c <HAL_GPIO_Init>
  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c1c4:	4640      	mov	r0, r8
 800c1c6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800c1c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 800c1cc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1ce:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1d2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c1d4:	f002 fdd2 	bl	800ed7c <HAL_GPIO_Init>
  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c1d8:	4638      	mov	r0, r7
 800c1da:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c1dc:	2304      	movs	r3, #4
 800c1de:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1e0:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1e4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c1e6:	f002 fdc9 	bl	800ed7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c1ea:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c1ee:	a905      	add	r1, sp, #20
 800c1f0:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c1f2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1f4:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1f8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c1fa:	f002 fdbf 	bl	800ed7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c1fe:	4622      	mov	r2, r4
 800c200:	4621      	mov	r1, r4
 800c202:	2028      	movs	r0, #40	; 0x28
 800c204:	f002 fa2e 	bl	800e664 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c208:	2028      	movs	r0, #40	; 0x28
 800c20a:	f002 fa61 	bl	800e6d0 <HAL_NVIC_EnableIRQ>

}
 800c20e:	b00b      	add	sp, #44	; 0x2c
 800c210:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c214:	40023800 	.word	0x40023800
 800c218:	40020c00 	.word	0x40020c00
 800c21c:	40020400 	.word	0x40020400
 800c220:	10110000 	.word	0x10110000
 800c224:	40020000 	.word	0x40020000
 800c228:	40020800 	.word	0x40020800

0800c22c <MX_DMA_Init>:
{
 800c22c:	b510      	push	{r4, lr}
 800c22e:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c230:	2400      	movs	r4, #0
 800c232:	4b0f      	ldr	r3, [pc, #60]	; (800c270 <MX_DMA_Init+0x44>)
 800c234:	9401      	str	r4, [sp, #4]
 800c236:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c238:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800c23c:	631a      	str	r2, [r3, #48]	; 0x30
 800c23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c240:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c244:	4622      	mov	r2, r4
 800c246:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c248:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c24a:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c24c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c24e:	f002 fa09 	bl	800e664 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c252:	2038      	movs	r0, #56	; 0x38
 800c254:	f002 fa3c 	bl	800e6d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800c258:	4622      	mov	r2, r4
 800c25a:	4621      	mov	r1, r4
 800c25c:	203a      	movs	r0, #58	; 0x3a
 800c25e:	f002 fa01 	bl	800e664 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c262:	203a      	movs	r0, #58	; 0x3a
}
 800c264:	b002      	add	sp, #8
 800c266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c26a:	f002 ba31 	b.w	800e6d0 <HAL_NVIC_EnableIRQ>
 800c26e:	bf00      	nop
 800c270:	40023800 	.word	0x40023800

0800c274 <MX_ADC1_Init>:
{
 800c274:	b570      	push	{r4, r5, r6, lr}
  hadc1.Instance = ADC1;
 800c276:	4c21      	ldr	r4, [pc, #132]	; (800c2fc <MX_ADC1_Init+0x88>)
 800c278:	4b21      	ldr	r3, [pc, #132]	; (800c300 <MX_ADC1_Init+0x8c>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c27a:	4a22      	ldr	r2, [pc, #136]	; (800c304 <MX_ADC1_Init+0x90>)
  hadc1.Instance = ADC1;
 800c27c:	6023      	str	r3, [r4, #0]
{
 800c27e:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c280:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 800c282:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c284:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc1.Init.NbrOfConversion = 3;
 800c288:	2603      	movs	r6, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c28a:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c28c:	6061      	str	r1, [r4, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c28e:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c290:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c292:	9300      	str	r3, [sp, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c294:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c298:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c29a:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c29c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c2a0:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ENABLE;
 800c2a2:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800c2a4:	7625      	strb	r5, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800c2a6:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c2aa:	6165      	str	r5, [r4, #20]
  hadc1.Init.NbrOfConversion = 3;
 800c2ac:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c2ae:	f001 ff4d 	bl	800e14c <HAL_ADC_Init>
 800c2b2:	b108      	cbz	r0, 800c2b8 <MX_ADC1_Init+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800c2b4:	b672      	cpsid	i
 800c2b6:	e7fe      	b.n	800c2b6 <MX_ADC1_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_10;
 800c2b8:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2ba:	4669      	mov	r1, sp
 800c2bc:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c2be:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c2c0:	9602      	str	r6, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_10;
 800c2c2:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2c4:	f002 f914 	bl	800e4f0 <HAL_ADC_ConfigChannel>
 800c2c8:	b108      	cbz	r0, 800c2ce <MX_ADC1_Init+0x5a>
 800c2ca:	b672      	cpsid	i
 800c2cc:	e7fe      	b.n	800c2cc <MX_ADC1_Init+0x58>
  sConfig.Channel = ADC_CHANNEL_14;
 800c2ce:	220e      	movs	r2, #14
  sConfig.Rank = 2;
 800c2d0:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2d2:	4669      	mov	r1, sp
 800c2d4:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_14;
 800c2d6:	9200      	str	r2, [sp, #0]
  sConfig.Rank = 2;
 800c2d8:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2da:	f002 f909 	bl	800e4f0 <HAL_ADC_ConfigChannel>
 800c2de:	b108      	cbz	r0, 800c2e4 <MX_ADC1_Init+0x70>
 800c2e0:	b672      	cpsid	i
 800c2e2:	e7fe      	b.n	800c2e2 <MX_ADC1_Init+0x6e>
  sConfig.Channel = ADC_CHANNEL_9;
 800c2e4:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2e6:	4669      	mov	r1, sp
 800c2e8:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 800c2ea:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c2ee:	f002 f8ff 	bl	800e4f0 <HAL_ADC_ConfigChannel>
 800c2f2:	b108      	cbz	r0, 800c2f8 <MX_ADC1_Init+0x84>
 800c2f4:	b672      	cpsid	i
 800c2f6:	e7fe      	b.n	800c2f6 <MX_ADC1_Init+0x82>
}
 800c2f8:	b004      	add	sp, #16
 800c2fa:	bd70      	pop	{r4, r5, r6, pc}
 800c2fc:	20001ba0 	.word	0x20001ba0
 800c300:	40012000 	.word	0x40012000
 800c304:	0f000001 	.word	0x0f000001

0800c308 <MX_ADC2_Init>:
{
 800c308:	b570      	push	{r4, r5, r6, lr}
  hadc2.Instance = ADC2;
 800c30a:	4c1c      	ldr	r4, [pc, #112]	; (800c37c <MX_ADC2_Init+0x74>)
 800c30c:	4b1c      	ldr	r3, [pc, #112]	; (800c380 <MX_ADC2_Init+0x78>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c30e:	4a1d      	ldr	r2, [pc, #116]	; (800c384 <MX_ADC2_Init+0x7c>)
  hadc2.Instance = ADC2;
 800c310:	6023      	str	r3, [r4, #0]
{
 800c312:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c314:	2300      	movs	r3, #0
  hadc2.Init.ScanConvMode = ENABLE;
 800c316:	2501      	movs	r5, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c318:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc2.Init.NbrOfConversion = 2;
 800c31c:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c31e:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c320:	6061      	str	r1, [r4, #4]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c322:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800c324:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c326:	9300      	str	r3, [sp, #0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800c328:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c32c:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c32e:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c330:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c334:	9303      	str	r3, [sp, #12]
  hadc2.Init.ScanConvMode = ENABLE;
 800c336:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800c338:	7625      	strb	r5, [r4, #24]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800c33a:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c33e:	6165      	str	r5, [r4, #20]
  hadc2.Init.NbrOfConversion = 2;
 800c340:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c342:	f001 ff03 	bl	800e14c <HAL_ADC_Init>
 800c346:	b108      	cbz	r0, 800c34c <MX_ADC2_Init+0x44>
 800c348:	b672      	cpsid	i
 800c34a:	e7fe      	b.n	800c34a <MX_ADC2_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_11;
 800c34c:	220b      	movs	r2, #11
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c34e:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c350:	4669      	mov	r1, sp
 800c352:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c354:	9501      	str	r5, [sp, #4]
  sConfig.Channel = ADC_CHANNEL_11;
 800c356:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c358:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c35a:	f002 f8c9 	bl	800e4f0 <HAL_ADC_ConfigChannel>
 800c35e:	b108      	cbz	r0, 800c364 <MX_ADC2_Init+0x5c>
 800c360:	b672      	cpsid	i
 800c362:	e7fe      	b.n	800c362 <MX_ADC2_Init+0x5a>
  sConfig.Channel = ADC_CHANNEL_15;
 800c364:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c366:	4669      	mov	r1, sp
 800c368:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_15;
 800c36a:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c36e:	f002 f8bf 	bl	800e4f0 <HAL_ADC_ConfigChannel>
 800c372:	b108      	cbz	r0, 800c378 <MX_ADC2_Init+0x70>
 800c374:	b672      	cpsid	i
 800c376:	e7fe      	b.n	800c376 <MX_ADC2_Init+0x6e>
}
 800c378:	b004      	add	sp, #16
 800c37a:	bd70      	pop	{r4, r5, r6, pc}
 800c37c:	20001ac0 	.word	0x20001ac0
 800c380:	40012100 	.word	0x40012100
 800c384:	0f000001 	.word	0x0f000001

0800c388 <MX_TIM3_Init>:
{
 800c388:	b530      	push	{r4, r5, lr}
 800c38a:	b08d      	sub	sp, #52	; 0x34
  htim3.Instance = TIM3;
 800c38c:	4c14      	ldr	r4, [pc, #80]	; (800c3e0 <MX_TIM3_Init+0x58>)
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c38e:	2220      	movs	r2, #32
 800c390:	2100      	movs	r1, #0
 800c392:	a804      	add	r0, sp, #16
 800c394:	f004 fe81 	bl	801109a <memset>
  htim3.Instance = TIM3;
 800c398:	4b12      	ldr	r3, [pc, #72]	; (800c3e4 <MX_TIM3_Init+0x5c>)
 800c39a:	6023      	str	r3, [r4, #0]
  htim3.Init.Period = 60000-1;
 800c39c:	f64e 225f 	movw	r2, #59999	; 0xea5f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c3a0:	2300      	movs	r3, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c3a2:	2503      	movs	r5, #3
  htim3.Init.Period = 60000-1;
 800c3a4:	60e2      	str	r2, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c3a6:	4620      	mov	r0, r4
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c3a8:	2201      	movs	r2, #1
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c3aa:	a903      	add	r1, sp, #12
  htim3.Init.Prescaler = 0;
 800c3ac:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c3ae:	9301      	str	r3, [sp, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c3b0:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c3b2:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c3b4:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c3b6:	9302      	str	r3, [sp, #8]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c3b8:	9503      	str	r5, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c3ba:	9205      	str	r2, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c3bc:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c3be:	f004 f823 	bl	8010408 <HAL_TIM_Encoder_Init>
 800c3c2:	b108      	cbz	r0, 800c3c8 <MX_TIM3_Init+0x40>
 800c3c4:	b672      	cpsid	i
 800c3c6:	e7fe      	b.n	800c3c6 <MX_TIM3_Init+0x3e>
 800c3c8:	4603      	mov	r3, r0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c3ca:	a901      	add	r1, sp, #4
 800c3cc:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c3ce:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c3d2:	f004 f9c9 	bl	8010768 <HAL_TIMEx_MasterConfigSynchronization>
 800c3d6:	b108      	cbz	r0, 800c3dc <MX_TIM3_Init+0x54>
 800c3d8:	b672      	cpsid	i
 800c3da:	e7fe      	b.n	800c3da <MX_TIM3_Init+0x52>
}
 800c3dc:	b00d      	add	sp, #52	; 0x34
 800c3de:	bd30      	pop	{r4, r5, pc}
 800c3e0:	20001b08 	.word	0x20001b08
 800c3e4:	40000400 	.word	0x40000400

0800c3e8 <__io_putchar>:
PUTCHAR_PROTOTYPE {
 800c3e8:	b500      	push	{lr}
 800c3ea:	b083      	sub	sp, #12
 800c3ec:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c3ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
PUTCHAR_PROTOTYPE {
 800c3f2:	f841 0d04 	str.w	r0, [r1, #-4]!
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	4803      	ldr	r0, [pc, #12]	; (800c408 <__io_putchar+0x20>)
 800c3fa:	f004 fafd 	bl	80109f8 <HAL_UART_Transmit>
}
 800c3fe:	9801      	ldr	r0, [sp, #4]
 800c400:	b003      	add	sp, #12
 800c402:	f85d fb04 	ldr.w	pc, [sp], #4
 800c406:	bf00      	nop
 800c408:	20001be8 	.word	0x20001be8

0800c40c <__io_getchar>:
int __io_getchar(void) {
 800c40c:	b510      	push	{r4, lr}
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c40e:	4c07      	ldr	r4, [pc, #28]	; (800c42c <__io_getchar+0x20>)
int __io_getchar(void) {
 800c410:	b082      	sub	sp, #8
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c412:	230a      	movs	r3, #10
 800c414:	2201      	movs	r2, #1
 800c416:	f10d 0107 	add.w	r1, sp, #7
 800c41a:	4620      	mov	r0, r4
 800c41c:	f004 fb4a 	bl	8010ab4 <HAL_UART_Receive>
while(Status != HAL_OK)
 800c420:	2800      	cmp	r0, #0
 800c422:	d1f6      	bne.n	800c412 <__io_getchar+0x6>
}
 800c424:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c428:	b002      	add	sp, #8
 800c42a:	bd10      	pop	{r4, pc}
 800c42c:	20001be8 	.word	0x20001be8

0800c430 <SystemClock_Config>:
{
 800c430:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c432:	2300      	movs	r3, #0
{
 800c434:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c436:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 800c43a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c43e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800c442:	e9cd 3306 	strd	r3, r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c446:	4920      	ldr	r1, [pc, #128]	; (800c4c8 <SystemClock_Config+0x98>)
 800c448:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c44a:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c44c:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c44e:	4a1f      	ldr	r2, [pc, #124]	; (800c4cc <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800c450:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800c454:	6408      	str	r0, [r1, #64]	; 0x40
 800c456:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c458:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800c45c:	9101      	str	r1, [sp, #4]
 800c45e:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c460:	9302      	str	r3, [sp, #8]
 800c462:	6813      	ldr	r3, [r2, #0]
 800c464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c468:	6013      	str	r3, [r2, #0]
 800c46a:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c46c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c470:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c474:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c476:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c478:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c47a:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c47c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c480:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c482:	9009      	str	r0, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c484:	22a8      	movs	r2, #168	; 0xa8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c486:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c488:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c48a:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c48c:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c48e:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800c492:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c494:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c496:	f002 fd85 	bl	800efa4 <HAL_RCC_OscConfig>
 800c49a:	b108      	cbz	r0, 800c4a0 <SystemClock_Config+0x70>
 800c49c:	b672      	cpsid	i
 800c49e:	e7fe      	b.n	800c49e <SystemClock_Config+0x6e>
 800c4a0:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c4a2:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800c4a4:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c4a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c4ac:	a803      	add	r0, sp, #12
 800c4ae:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c4b0:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c4b2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c4b4:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c4b6:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c4ba:	f002 ff87 	bl	800f3cc <HAL_RCC_ClockConfig>
 800c4be:	b108      	cbz	r0, 800c4c4 <SystemClock_Config+0x94>
 800c4c0:	b672      	cpsid	i
 800c4c2:	e7fe      	b.n	800c4c2 <SystemClock_Config+0x92>
}
 800c4c4:	b014      	add	sp, #80	; 0x50
 800c4c6:	bd70      	pop	{r4, r5, r6, pc}
 800c4c8:	40023800 	.word	0x40023800
 800c4cc:	40007000 	.word	0x40007000

0800c4d0 <main>:
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b098      	sub	sp, #96	; 0x60
  HAL_Init();
 800c4d4:	f001 fdfc 	bl	800e0d0 <HAL_Init>
  MX_GPIO_Init();
 800c4d8:	f7ff fe08 	bl	800c0ec <MX_GPIO_Init>
  MX_DMA_Init();
 800c4dc:	f7ff fea6 	bl	800c22c <MX_DMA_Init>
  MX_ADC1_Init();
 800c4e0:	f7ff fec8 	bl	800c274 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c4e4:	f7ff ff10 	bl	800c308 <MX_ADC2_Init>
  ADCStart();
 800c4e8:	f000 fe56 	bl	800d198 <ADCStart>
  BatteryCheck( (int)adc1[2] );
 800c4ec:	4ba0      	ldr	r3, [pc, #640]	; (800c770 <main+0x2a0>)
  htim2.Instance = TIM2;
 800c4ee:	4ca1      	ldr	r4, [pc, #644]	; (800c774 <main+0x2a4>)
  BatteryCheck( (int)adc1[2] );
 800c4f0:	6898      	ldr	r0, [r3, #8]
 800c4f2:	f001 fce3 	bl	800debc <BatteryCheck>
  ADCStop();
 800c4f6:	f000 fe6d 	bl	800d1d4 <ADCStop>
  MX_TIM3_Init();
 800c4fa:	f7ff ff45 	bl	800c388 <MX_TIM3_Init>
  ModeSelect(0, 7, &startup_mode);
 800c4fe:	f10d 0207 	add.w	r2, sp, #7
 800c502:	2107      	movs	r1, #7
 800c504:	2000      	movs	r0, #0
 800c506:	f001 fd33 	bl	800df70 <ModeSelect>
  Signal( startup_mode );
 800c50a:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800c50e:	f001 fcc3 	bl	800de98 <Signal>
  htim2.Init.Period = 4200-1;
 800c512:	f241 0567 	movw	r5, #4199	; 0x1067
  SystemClock_Config();
 800c516:	f7ff ff8b 	bl	800c430 <SystemClock_Config>
  MX_GPIO_Init();
 800c51a:	f7ff fde7 	bl	800c0ec <MX_GPIO_Init>
  MX_DMA_Init();
 800c51e:	f7ff fe85 	bl	800c22c <MX_DMA_Init>
  MX_ADC1_Init();
 800c522:	f7ff fea7 	bl	800c274 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c526:	f7ff feef 	bl	800c308 <MX_ADC2_Init>
  MX_TIM3_Init();
 800c52a:	f7ff ff2d 	bl	800c388 <MX_TIM3_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c52e:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 800c530:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c534:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800c536:	6022      	str	r2, [r4, #0]
  htim2.Init.Prescaler = 0;
 800c538:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c53a:	9308      	str	r3, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c53c:	9304      	str	r3, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c53e:	930f      	str	r3, [sp, #60]	; 0x3c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c540:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c542:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c544:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c546:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800c54a:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c54c:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c54e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 800c552:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 800c556:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  htim2.Init.Period = 4200-1;
 800c55a:	60e5      	str	r5, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c55c:	f003 ff00 	bl	8010360 <HAL_TIM_Base_Init>
 800c560:	b108      	cbz	r0, 800c566 <main+0x96>
 800c562:	b672      	cpsid	i
 800c564:	e7fe      	b.n	800c564 <main+0x94>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c566:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c56a:	a908      	add	r1, sp, #32
 800c56c:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c56e:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c570:	f003 fd2c 	bl	800ffcc <HAL_TIM_ConfigClockSource>
 800c574:	b108      	cbz	r0, 800c57a <main+0xaa>
 800c576:	b672      	cpsid	i
 800c578:	e7fe      	b.n	800c578 <main+0xa8>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800c57a:	4620      	mov	r0, r4
 800c57c:	f003 ff28 	bl	80103d0 <HAL_TIM_PWM_Init>
 800c580:	4603      	mov	r3, r0
 800c582:	b108      	cbz	r0, 800c588 <main+0xb8>
 800c584:	b672      	cpsid	i
 800c586:	e7fe      	b.n	800c586 <main+0xb6>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c588:	a904      	add	r1, sp, #16
 800c58a:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c58c:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c590:	f004 f8ea 	bl	8010768 <HAL_TIMEx_MasterConfigSynchronization>
 800c594:	b108      	cbz	r0, 800c59a <main+0xca>
 800c596:	b672      	cpsid	i
 800c598:	e7fe      	b.n	800c598 <main+0xc8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c59a:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c59c:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c5a0:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c5a2:	220c      	movs	r2, #12
 800c5a4:	a90f      	add	r1, sp, #60	; 0x3c
 800c5a6:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c5a8:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c5aa:	f003 ffe3 	bl	8010574 <HAL_TIM_PWM_ConfigChannel>
 800c5ae:	4607      	mov	r7, r0
 800c5b0:	b108      	cbz	r0, 800c5b6 <main+0xe6>
 800c5b2:	b672      	cpsid	i
 800c5b4:	e7fe      	b.n	800c5b4 <main+0xe4>
  HAL_TIM_MspPostInit(&htim2);
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f000 fb36 	bl	800cc28 <HAL_TIM_MspPostInit>
  hspi3.Instance = SPI3;
 800c5bc:	4b6e      	ldr	r3, [pc, #440]	; (800c778 <main+0x2a8>)
 800c5be:	4a6f      	ldr	r2, [pc, #444]	; (800c77c <main+0x2ac>)
 800c5c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c5c2:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c5c6:	2202      	movs	r2, #2
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c5c8:	6059      	str	r1, [r3, #4]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c5ca:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c5cc:	2101      	movs	r1, #1
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c5ce:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c5d2:	6159      	str	r1, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c5d4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c5d6:	2128      	movs	r1, #40	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800c5d8:	220a      	movs	r2, #10
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c5da:	4618      	mov	r0, r3
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800c5dc:	e9c3 7702 	strd	r7, r7, [r3, #8]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800c5e0:	e9c3 7708 	strd	r7, r7, [r3, #32]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c5e4:	629f      	str	r7, [r3, #40]	; 0x28
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c5e6:	61d9      	str	r1, [r3, #28]
  hspi3.Init.CRCPolynomial = 10;
 800c5e8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c5ea:	f003 f945 	bl	800f878 <HAL_SPI_Init>
 800c5ee:	b108      	cbz	r0, 800c5f4 <main+0x124>
 800c5f0:	b672      	cpsid	i
 800c5f2:	e7fe      	b.n	800c5f2 <main+0x122>
  huart1.Instance = USART1;
 800c5f4:	4b62      	ldr	r3, [pc, #392]	; (800c780 <main+0x2b0>)
 800c5f6:	4a63      	ldr	r2, [pc, #396]	; (800c784 <main+0x2b4>)
  huart1.Init.Parity = UART_PARITY_NONE;
 800c5f8:	6118      	str	r0, [r3, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800c5fa:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800c5fe:	e9c3 0006 	strd	r0, r0, [r3, #24]
  huart1.Instance = USART1;
 800c602:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800c604:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c608:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c60a:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 800c60c:	6059      	str	r1, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c60e:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c610:	f004 f9c2 	bl	8010998 <HAL_UART_Init>
 800c614:	4603      	mov	r3, r0
 800c616:	b108      	cbz	r0, 800c61c <main+0x14c>
 800c618:	b672      	cpsid	i
 800c61a:	e7fe      	b.n	800c61a <main+0x14a>
  htim5.Instance = TIM5;
 800c61c:	4c5a      	ldr	r4, [pc, #360]	; (800c788 <main+0x2b8>)
 800c61e:	4a5b      	ldr	r2, [pc, #364]	; (800c78c <main+0x2bc>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c620:	9015      	str	r0, [sp, #84]	; 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c622:	e9cd 0008 	strd	r0, r0, [sp, #32]
 800c626:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c62a:	e9cd 0004 	strd	r0, r0, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c62e:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
 800c632:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
 800c636:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c63a:	e9c4 0001 	strd	r0, r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c63e:	4620      	mov	r0, r4
  htim5.Init.Period = 4200-1;
 800c640:	60e5      	str	r5, [r4, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c642:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c644:	61a3      	str	r3, [r4, #24]
  htim5.Instance = TIM5;
 800c646:	6022      	str	r2, [r4, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c648:	f003 fe8a 	bl	8010360 <HAL_TIM_Base_Init>
 800c64c:	b108      	cbz	r0, 800c652 <main+0x182>
 800c64e:	b672      	cpsid	i
 800c650:	e7fe      	b.n	800c650 <main+0x180>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c652:	a908      	add	r1, sp, #32
 800c654:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c656:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c658:	f003 fcb8 	bl	800ffcc <HAL_TIM_ConfigClockSource>
 800c65c:	b108      	cbz	r0, 800c662 <main+0x192>
 800c65e:	b672      	cpsid	i
 800c660:	e7fe      	b.n	800c660 <main+0x190>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800c662:	4620      	mov	r0, r4
 800c664:	f003 feb4 	bl	80103d0 <HAL_TIM_PWM_Init>
 800c668:	b108      	cbz	r0, 800c66e <main+0x19e>
 800c66a:	b672      	cpsid	i
 800c66c:	e7fe      	b.n	800c66c <main+0x19c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c66e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c670:	a904      	add	r1, sp, #16
 800c672:	4845      	ldr	r0, [pc, #276]	; (800c788 <main+0x2b8>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c674:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c678:	f004 f876 	bl	8010768 <HAL_TIMEx_MasterConfigSynchronization>
 800c67c:	b108      	cbz	r0, 800c682 <main+0x1b2>
 800c67e:	b672      	cpsid	i
 800c680:	e7fe      	b.n	800c680 <main+0x1b0>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c682:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c684:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c688:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c68a:	2204      	movs	r2, #4
 800c68c:	a90f      	add	r1, sp, #60	; 0x3c
 800c68e:	483e      	ldr	r0, [pc, #248]	; (800c788 <main+0x2b8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c690:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c692:	f003 ff6f 	bl	8010574 <HAL_TIM_PWM_ConfigChannel>
 800c696:	4605      	mov	r5, r0
 800c698:	b108      	cbz	r0, 800c69e <main+0x1ce>
 800c69a:	b672      	cpsid	i
 800c69c:	e7fe      	b.n	800c69c <main+0x1cc>
  HAL_TIM_MspPostInit(&htim5);
 800c69e:	483a      	ldr	r0, [pc, #232]	; (800c788 <main+0x2b8>)
  htim4.Instance = TIM4;
 800c6a0:	4c3b      	ldr	r4, [pc, #236]	; (800c790 <main+0x2c0>)
  HAL_TIM_MspPostInit(&htim5);
 800c6a2:	f000 fac1 	bl	800cc28 <HAL_TIM_MspPostInit>
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c6a6:	2220      	movs	r2, #32
 800c6a8:	4629      	mov	r1, r5
 800c6aa:	a810      	add	r0, sp, #64	; 0x40
 800c6ac:	f004 fcf5 	bl	801109a <memset>
  htim4.Instance = TIM4;
 800c6b0:	4b38      	ldr	r3, [pc, #224]	; (800c794 <main+0x2c4>)
 800c6b2:	6023      	str	r3, [r4, #0]
  htim4.Init.Period = 60000-1;
 800c6b4:	f64e 215f 	movw	r1, #59999	; 0xea5f
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c6b8:	2301      	movs	r3, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c6ba:	2203      	movs	r2, #3
  htim4.Init.Period = 60000-1;
 800c6bc:	60e1      	str	r1, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c6be:	4620      	mov	r0, r4
 800c6c0:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c6c2:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c6c4:	9315      	str	r3, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c6c6:	9508      	str	r5, [sp, #32]
 800c6c8:	9509      	str	r5, [sp, #36]	; 0x24
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c6ca:	e9c4 5501 	strd	r5, r5, [r4, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c6ce:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c6d0:	61a5      	str	r5, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c6d2:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c6d4:	f003 fe98 	bl	8010408 <HAL_TIM_Encoder_Init>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	b108      	cbz	r0, 800c6e0 <main+0x210>
 800c6dc:	b672      	cpsid	i
 800c6de:	e7fe      	b.n	800c6de <main+0x20e>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	a908      	add	r1, sp, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c6e4:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c6e8:	f004 f83e 	bl	8010768 <HAL_TIMEx_MasterConfigSynchronization>
 800c6ec:	4604      	mov	r4, r0
 800c6ee:	b108      	cbz	r0, 800c6f4 <main+0x224>
 800c6f0:	b672      	cpsid	i
 800c6f2:	e7fe      	b.n	800c6f2 <main+0x222>
  htim8.Instance = TIM8;
 800c6f4:	4d28      	ldr	r5, [pc, #160]	; (800c798 <main+0x2c8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c6f6:	9004      	str	r0, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c6f8:	4601      	mov	r1, r0
 800c6fa:	2220      	movs	r2, #32
 800c6fc:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c6fe:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c702:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c704:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c706:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c70a:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800c70e:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 800c712:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c714:	9403      	str	r4, [sp, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c716:	f004 fcc0 	bl	801109a <memset>
  htim8.Instance = TIM8;
 800c71a:	4820      	ldr	r0, [pc, #128]	; (800c79c <main+0x2cc>)
 800c71c:	6028      	str	r0, [r5, #0]
  htim8.Init.Prescaler = 168-1;
 800c71e:	21a7      	movs	r1, #167	; 0xa7
  htim8.Init.Period = 50-1;
 800c720:	2231      	movs	r2, #49	; 0x31
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c722:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c724:	4628      	mov	r0, r5
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c726:	60ac      	str	r4, [r5, #8]
  htim8.Init.RepetitionCounter = 0;
 800c728:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim8.Init.Prescaler = 168-1;
 800c72c:	6069      	str	r1, [r5, #4]
  htim8.Init.Period = 50-1;
 800c72e:	60ea      	str	r2, [r5, #12]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c730:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c732:	f003 fe15 	bl	8010360 <HAL_TIM_Base_Init>
 800c736:	b108      	cbz	r0, 800c73c <main+0x26c>
 800c738:	b672      	cpsid	i
 800c73a:	e7fe      	b.n	800c73a <main+0x26a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c73c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c740:	a904      	add	r1, sp, #16
 800c742:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c744:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c746:	f003 fc41 	bl	800ffcc <HAL_TIM_ConfigClockSource>
 800c74a:	b108      	cbz	r0, 800c750 <main+0x280>
 800c74c:	b672      	cpsid	i
 800c74e:	e7fe      	b.n	800c74e <main+0x27e>
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800c750:	4628      	mov	r0, r5
 800c752:	f003 fe21 	bl	8010398 <HAL_TIM_OC_Init>
 800c756:	4603      	mov	r3, r0
 800c758:	b108      	cbz	r0, 800c75e <main+0x28e>
 800c75a:	b672      	cpsid	i
 800c75c:	e7fe      	b.n	800c75c <main+0x28c>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800c75e:	a902      	add	r1, sp, #8
 800c760:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c762:	e9cd 3302 	strd	r3, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800c766:	f003 ffff 	bl	8010768 <HAL_TIMEx_MasterConfigSynchronization>
 800c76a:	b1c8      	cbz	r0, 800c7a0 <main+0x2d0>
 800c76c:	b672      	cpsid	i
 800c76e:	e7fe      	b.n	800c76e <main+0x29e>
 800c770:	200002bc 	.word	0x200002bc
 800c774:	2000023c 	.word	0x2000023c
 800c778:	20001b48 	.word	0x20001b48
 800c77c:	40003c00 	.word	0x40003c00
 800c780:	20001be8 	.word	0x20001be8
 800c784:	40011000 	.word	0x40011000
 800c788:	2000027c 	.word	0x2000027c
 800c78c:	40000c00 	.word	0x40000c00
 800c790:	20001a80 	.word	0x20001a80
 800c794:	40000800 	.word	0x40000800
 800c798:	20001a40 	.word	0x20001a40
 800c79c:	40010400 	.word	0x40010400
  sConfigOC.Pulse = 25-1;
 800c7a0:	2318      	movs	r3, #24
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c7a2:	4602      	mov	r2, r0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800c7a4:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800c7a8:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800c7ac:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800c7ae:	2430      	movs	r4, #48	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c7b0:	a908      	add	r1, sp, #32
 800c7b2:	4628      	mov	r0, r5
  sConfigOC.Pulse = 25-1;
 800c7b4:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800c7b6:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c7b8:	f003 feac 	bl	8010514 <HAL_TIM_OC_ConfigChannel>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	b108      	cbz	r0, 800c7c4 <main+0x2f4>
 800c7c0:	b672      	cpsid	i
 800c7c2:	e7fe      	b.n	800c7c2 <main+0x2f2>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800c7c4:	6829      	ldr	r1, [r5, #0]
 800c7c6:	698a      	ldr	r2, [r1, #24]
 800c7c8:	f042 0208 	orr.w	r2, r2, #8
 800c7cc:	618a      	str	r2, [r1, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800c7ce:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c7d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800c7d4:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800c7d6:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 800c7da:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800c7de:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800c7e0:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c7e2:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800c7e4:	f004 f806 	bl	80107f4 <HAL_TIMEx_ConfigBreakDeadTime>
 800c7e8:	b108      	cbz	r0, 800c7ee <main+0x31e>
 800c7ea:	b672      	cpsid	i
 800c7ec:	e7fe      	b.n	800c7ec <main+0x31c>
  htim1.Instance = TIM1;
 800c7ee:	4c2f      	ldr	r4, [pc, #188]	; (800c8ac <main+0x3dc>)
  HAL_TIM_MspPostInit(&htim8);
 800c7f0:	482f      	ldr	r0, [pc, #188]	; (800c8b0 <main+0x3e0>)
 800c7f2:	f000 fa19 	bl	800cc28 <HAL_TIM_MspPostInit>
  htim1.Instance = TIM1;
 800c7f6:	4b2f      	ldr	r3, [pc, #188]	; (800c8b4 <main+0x3e4>)
 800c7f8:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 168-1;
 800c7fa:	23a7      	movs	r3, #167	; 0xa7
  htim1.Init.Period = 1000-1;
 800c7fc:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim1.Init.Prescaler = 168-1;
 800c800:	6063      	str	r3, [r4, #4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800c802:	4620      	mov	r0, r4
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c804:	2300      	movs	r3, #0
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c806:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c80a:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800c80e:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c812:	e9cd 3308 	strd	r3, r3, [sp, #32]
  htim1.Init.RepetitionCounter = 0;
 800c816:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c81a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800c81c:	f003 fda0 	bl	8010360 <HAL_TIM_Base_Init>
 800c820:	b108      	cbz	r0, 800c826 <main+0x356>
 800c822:	b672      	cpsid	i
 800c824:	e7fe      	b.n	800c824 <main+0x354>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c826:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800c82a:	a90f      	add	r1, sp, #60	; 0x3c
 800c82c:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c82e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800c830:	f003 fbcc 	bl	800ffcc <HAL_TIM_ConfigClockSource>
 800c834:	4603      	mov	r3, r0
 800c836:	b108      	cbz	r0, 800c83c <main+0x36c>
 800c838:	b672      	cpsid	i
 800c83a:	e7fe      	b.n	800c83a <main+0x36a>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800c83c:	a908      	add	r1, sp, #32
 800c83e:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c840:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800c844:	f003 ff90 	bl	8010768 <HAL_TIMEx_MasterConfigSynchronization>
 800c848:	b118      	cbz	r0, 800c852 <main+0x382>
 800c84a:	b672      	cpsid	i
 800c84c:	e7fe      	b.n	800c84c <main+0x37c>
		  Explore();
 800c84e:	f7ff f9f5 	bl	800bc3c <Explore>
	  switch( startup_mode )
 800c852:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800c856:	2b07      	cmp	r3, #7
 800c858:	d8fd      	bhi.n	800c856 <main+0x386>
 800c85a:	a201      	add	r2, pc, #4	; (adr r2, 800c860 <main+0x390>)
 800c85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c860:	0800c881 	.word	0x0800c881
 800c864:	0800c8a5 	.word	0x0800c8a5
 800c868:	0800c89f 	.word	0x0800c89f
 800c86c:	0800c899 	.word	0x0800c899
 800c870:	0800c893 	.word	0x0800c893
 800c874:	0800c88d 	.word	0x0800c88d
 800c878:	0800c84f 	.word	0x0800c84f
 800c87c:	0800c887 	.word	0x0800c887
		  ParameterSetting();
 800c880:	f7fe ff9a 	bl	800b7b8 <ParameterSetting>
		  break;
 800c884:	e7e5      	b.n	800c852 <main+0x382>
		  WritingFree();
 800c886:	f7ff f867 	bl	800b958 <WritingFree>
		  break;
 800c88a:	e7e2      	b.n	800c852 <main+0x382>
		  GainTestAVelo();
 800c88c:	f7ff f82a 	bl	800b8e4 <GainTestAVelo>
		  break;
 800c890:	e7df      	b.n	800c852 <main+0x382>
		  FastestRun();
 800c892:	f7ff f8a1 	bl	800b9d8 <FastestRun>
		  break;
 800c896:	e7dc      	b.n	800c852 <main+0x382>
		  Debug();
 800c898:	f7fe ff28 	bl	800b6ec <Debug>
		  break;
 800c89c:	e7d9      	b.n	800c852 <main+0x382>
		  GainTestDWall();
 800c89e:	f7fe ffc9 	bl	800b834 <GainTestDWall>
		  break;
 800c8a2:	e7d6      	b.n	800c852 <main+0x382>
		  GainTestRWall();
 800c8a4:	f7fe ff90 	bl	800b7c8 <GainTestRWall>
		  break;
 800c8a8:	e7d3      	b.n	800c852 <main+0x382>
 800c8aa:	bf00      	nop
 800c8ac:	20001c88 	.word	0x20001c88
 800c8b0:	20001a40 	.word	0x20001a40
 800c8b4:	40010000 	.word	0x40010000

0800c8b8 <Error_Handler>:
 800c8b8:	b672      	cpsid	i
 800c8ba:	e7fe      	b.n	800c8ba <Error_Handler+0x2>

0800c8bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c8bc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c8be:	4b0c      	ldr	r3, [pc, #48]	; (800c8f0 <HAL_MspInit+0x34>)
 800c8c0:	2100      	movs	r1, #0
 800c8c2:	9100      	str	r1, [sp, #0]
 800c8c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c8ca:	645a      	str	r2, [r3, #68]	; 0x44
 800c8cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8ce:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800c8d2:	9200      	str	r2, [sp, #0]
 800c8d4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c8d6:	9101      	str	r1, [sp, #4]
 800c8d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c8da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800c8de:	641a      	str	r2, [r3, #64]	; 0x40
 800c8e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c8e6:	9301      	str	r3, [sp, #4]
 800c8e8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c8ea:	b002      	add	sp, #8
 800c8ec:	4770      	bx	lr
 800c8ee:	bf00      	nop
 800c8f0:	40023800 	.word	0x40023800

0800c8f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800c8f6:	6803      	ldr	r3, [r0, #0]
 800c8f8:	4a47      	ldr	r2, [pc, #284]	; (800ca18 <HAL_ADC_MspInit+0x124>)
{
 800c8fa:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c8fc:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 800c8fe:	4293      	cmp	r3, r2
{
 800c900:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c902:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c906:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800c90a:	9409      	str	r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 800c90c:	d004      	beq.n	800c918 <HAL_ADC_MspInit+0x24>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800c90e:	4a43      	ldr	r2, [pc, #268]	; (800ca1c <HAL_ADC_MspInit+0x128>)
 800c910:	4293      	cmp	r3, r2
 800c912:	d04e      	beq.n	800c9b2 <HAL_ADC_MspInit+0xbe>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800c914:	b00b      	add	sp, #44	; 0x2c
 800c916:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c918:	4b41      	ldr	r3, [pc, #260]	; (800ca20 <HAL_ADC_MspInit+0x12c>)
 800c91a:	9400      	str	r4, [sp, #0]
 800c91c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 800c91e:	4e41      	ldr	r6, [pc, #260]	; (800ca24 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c920:	4841      	ldr	r0, [pc, #260]	; (800ca28 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c926:	645a      	str	r2, [r3, #68]	; 0x44
 800c928:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c92a:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800c92e:	9200      	str	r2, [sp, #0]
 800c930:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c932:	9401      	str	r4, [sp, #4]
 800c934:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c936:	f042 0204 	orr.w	r2, r2, #4
 800c93a:	631a      	str	r2, [r3, #48]	; 0x30
 800c93c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c93e:	f002 0204 	and.w	r2, r2, #4
 800c942:	9201      	str	r2, [sp, #4]
 800c944:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c946:	9402      	str	r4, [sp, #8]
 800c948:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c94a:	f042 0202 	orr.w	r2, r2, #2
 800c94e:	631a      	str	r2, [r3, #48]	; 0x30
 800c950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c952:	f003 0302 	and.w	r3, r3, #2
 800c956:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c958:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800c95a:	2311      	movs	r3, #17
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c95c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c95e:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800c960:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c962:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c964:	f002 fa0a 	bl	800ed7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c968:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c96a:	a905      	add	r1, sp, #20
 800c96c:	482f      	ldr	r0, [pc, #188]	; (800ca2c <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c96e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c970:	e9cd 7406 	strd	r7, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c974:	f002 fa02 	bl	800ed7c <HAL_GPIO_Init>
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c978:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c97c:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc1.Instance = DMA2_Stream0;
 800c980:	482b      	ldr	r0, [pc, #172]	; (800ca30 <HAL_ADC_MspInit+0x13c>)
 800c982:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c984:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c988:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c98a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c98e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c992:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c996:	4630      	mov	r0, r6
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c998:	6137      	str	r7, [r6, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c99a:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800c99e:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800c9a0:	f001 febe 	bl	800e720 <HAL_DMA_Init>
 800c9a4:	b108      	cbz	r0, 800c9aa <HAL_ADC_MspInit+0xb6>
      Error_Handler();
 800c9a6:	f7ff ff87 	bl	800c8b8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800c9aa:	63ae      	str	r6, [r5, #56]	; 0x38
 800c9ac:	63b5      	str	r5, [r6, #56]	; 0x38
}
 800c9ae:	b00b      	add	sp, #44	; 0x2c
 800c9b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 800c9b2:	4b1b      	ldr	r3, [pc, #108]	; (800ca20 <HAL_ADC_MspInit+0x12c>)
 800c9b4:	9403      	str	r4, [sp, #12]
 800c9b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc2.Instance = DMA2_Stream2;
 800c9b8:	4e1e      	ldr	r6, [pc, #120]	; (800ca34 <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c9ba:	481b      	ldr	r0, [pc, #108]	; (800ca28 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 800c9bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c9c0:	645a      	str	r2, [r3, #68]	; 0x44
 800c9c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c9c4:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800c9c8:	9203      	str	r2, [sp, #12]
 800c9ca:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c9cc:	9404      	str	r4, [sp, #16]
 800c9ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c9d0:	f042 0204 	orr.w	r2, r2, #4
 800c9d4:	631a      	str	r2, [r3, #48]	; 0x30
 800c9d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9d8:	f003 0304 	and.w	r3, r3, #4
 800c9dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800c9de:	2322      	movs	r3, #34	; 0x22
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c9e0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800c9e2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c9e4:	2303      	movs	r3, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c9e6:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c9e8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c9ea:	f002 f9c7 	bl	800ed7c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800c9ee:	4a12      	ldr	r2, [pc, #72]	; (800ca38 <HAL_ADC_MspInit+0x144>)
 800c9f0:	6032      	str	r2, [r6, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800c9f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800c9f6:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800c9fa:	6073      	str	r3, [r6, #4]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800c9fc:	6130      	str	r0, [r6, #16]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c9fe:	60b4      	str	r4, [r6, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ca00:	60f4      	str	r4, [r6, #12]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ca02:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800ca06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800ca0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800ca0e:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800ca12:	4630      	mov	r0, r6
 800ca14:	e7c1      	b.n	800c99a <HAL_ADC_MspInit+0xa6>
 800ca16:	bf00      	nop
 800ca18:	40012000 	.word	0x40012000
 800ca1c:	40012100 	.word	0x40012100
 800ca20:	40023800 	.word	0x40023800
 800ca24:	20001c28 	.word	0x20001c28
 800ca28:	40020800 	.word	0x40020800
 800ca2c:	40020400 	.word	0x40020400
 800ca30:	40026410 	.word	0x40026410
 800ca34:	20001cc8 	.word	0x20001cc8
 800ca38:	40026440 	.word	0x40026440

0800ca3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800ca3c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI3)
 800ca3e:	6801      	ldr	r1, [r0, #0]
 800ca40:	4a18      	ldr	r2, [pc, #96]	; (800caa4 <HAL_SPI_MspInit+0x68>)
{
 800ca42:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca44:	2300      	movs	r3, #0
  if(hspi->Instance==SPI3)
 800ca46:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca48:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800ca4c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ca50:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI3)
 800ca52:	d001      	beq.n	800ca58 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ca54:	b008      	add	sp, #32
 800ca56:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ca58:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 800ca5c:	9301      	str	r3, [sp, #4]
 800ca5e:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca60:	4811      	ldr	r0, [pc, #68]	; (800caa8 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ca62:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800ca66:	6411      	str	r1, [r2, #64]	; 0x40
 800ca68:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ca6a:	f401 4100 	and.w	r1, r1, #32768	; 0x8000
 800ca6e:	9101      	str	r1, [sp, #4]
 800ca70:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ca72:	9302      	str	r3, [sp, #8]
 800ca74:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ca76:	f043 0304 	orr.w	r3, r3, #4
 800ca7a:	6313      	str	r3, [r2, #48]	; 0x30
 800ca7c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ca7e:	f003 0304 	and.w	r3, r3, #4
 800ca82:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca84:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ca86:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca88:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800ca8a:	f44f 55e0 	mov.w	r5, #7168	; 0x1c00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca8e:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ca90:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca92:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ca96:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca9a:	f002 f96f 	bl	800ed7c <HAL_GPIO_Init>
}
 800ca9e:	b008      	add	sp, #32
 800caa0:	bd70      	pop	{r4, r5, r6, pc}
 800caa2:	bf00      	nop
 800caa4:	40003c00 	.word	0x40003c00
 800caa8:	40020800 	.word	0x40020800

0800caac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800caac:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 800caae:	6803      	ldr	r3, [r0, #0]
 800cab0:	4a2b      	ldr	r2, [pc, #172]	; (800cb60 <HAL_TIM_Base_MspInit+0xb4>)
 800cab2:	4293      	cmp	r3, r2
{
 800cab4:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM1)
 800cab6:	d02a      	beq.n	800cb0e <HAL_TIM_Base_MspInit+0x62>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 800cab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cabc:	d008      	beq.n	800cad0 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 800cabe:	4a29      	ldr	r2, [pc, #164]	; (800cb64 <HAL_TIM_Base_MspInit+0xb8>)
 800cac0:	4293      	cmp	r3, r2
 800cac2:	d015      	beq.n	800caf0 <HAL_TIM_Base_MspInit+0x44>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM8)
 800cac4:	4a28      	ldr	r2, [pc, #160]	; (800cb68 <HAL_TIM_Base_MspInit+0xbc>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d037      	beq.n	800cb3a <HAL_TIM_Base_MspInit+0x8e>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800caca:	b005      	add	sp, #20
 800cacc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800cad0:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800cad4:	2200      	movs	r2, #0
 800cad6:	9201      	str	r2, [sp, #4]
 800cad8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cada:	f042 0201 	orr.w	r2, r2, #1
 800cade:	641a      	str	r2, [r3, #64]	; 0x40
 800cae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae2:	f003 0301 	and.w	r3, r3, #1
 800cae6:	9301      	str	r3, [sp, #4]
 800cae8:	9b01      	ldr	r3, [sp, #4]
}
 800caea:	b005      	add	sp, #20
 800caec:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM5_CLK_ENABLE();
 800caf0:	4b1e      	ldr	r3, [pc, #120]	; (800cb6c <HAL_TIM_Base_MspInit+0xc0>)
 800caf2:	2200      	movs	r2, #0
 800caf4:	9202      	str	r2, [sp, #8]
 800caf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800caf8:	f042 0208 	orr.w	r2, r2, #8
 800cafc:	641a      	str	r2, [r3, #64]	; 0x40
 800cafe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb00:	f003 0308 	and.w	r3, r3, #8
 800cb04:	9302      	str	r3, [sp, #8]
 800cb06:	9b02      	ldr	r3, [sp, #8]
}
 800cb08:	b005      	add	sp, #20
 800cb0a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800cb0e:	2200      	movs	r2, #0
 800cb10:	4b16      	ldr	r3, [pc, #88]	; (800cb6c <HAL_TIM_Base_MspInit+0xc0>)
 800cb12:	9200      	str	r2, [sp, #0]
 800cb14:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800cb16:	f041 0101 	orr.w	r1, r1, #1
 800cb1a:	6459      	str	r1, [r3, #68]	; 0x44
 800cb1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb1e:	f003 0301 	and.w	r3, r3, #1
 800cb22:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800cb24:	2019      	movs	r0, #25
 800cb26:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800cb28:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800cb2a:	f001 fd9b 	bl	800e664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800cb2e:	2019      	movs	r0, #25
}
 800cb30:	b005      	add	sp, #20
 800cb32:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800cb36:	f001 bdcb 	b.w	800e6d0 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800cb3a:	4b0c      	ldr	r3, [pc, #48]	; (800cb6c <HAL_TIM_Base_MspInit+0xc0>)
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	9203      	str	r2, [sp, #12]
 800cb40:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800cb42:	f041 0102 	orr.w	r1, r1, #2
 800cb46:	6459      	str	r1, [r3, #68]	; 0x44
 800cb48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb4a:	f003 0302 	and.w	r3, r3, #2
 800cb4e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800cb50:	202c      	movs	r0, #44	; 0x2c
 800cb52:	2101      	movs	r1, #1
    __HAL_RCC_TIM8_CLK_ENABLE();
 800cb54:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800cb56:	f001 fd85 	bl	800e664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800cb5a:	202c      	movs	r0, #44	; 0x2c
 800cb5c:	e7e8      	b.n	800cb30 <HAL_TIM_Base_MspInit+0x84>
 800cb5e:	bf00      	nop
 800cb60:	40010000 	.word	0x40010000
 800cb64:	40000c00 	.word	0x40000c00
 800cb68:	40010400 	.word	0x40010400
 800cb6c:	40023800 	.word	0x40023800

0800cb70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800cb70:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM3)
 800cb72:	6802      	ldr	r2, [r0, #0]
 800cb74:	4927      	ldr	r1, [pc, #156]	; (800cc14 <HAL_TIM_Encoder_MspInit+0xa4>)
{
 800cb76:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb78:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM3)
 800cb7a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb7c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cb80:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800cb84:	9309      	str	r3, [sp, #36]	; 0x24
  if(htim_encoder->Instance==TIM3)
 800cb86:	d024      	beq.n	800cbd2 <HAL_TIM_Encoder_MspInit+0x62>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM4)
 800cb88:	4923      	ldr	r1, [pc, #140]	; (800cc18 <HAL_TIM_Encoder_MspInit+0xa8>)
 800cb8a:	428a      	cmp	r2, r1
 800cb8c:	d001      	beq.n	800cb92 <HAL_TIM_Encoder_MspInit+0x22>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800cb8e:	b00a      	add	sp, #40	; 0x28
 800cb90:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 800cb92:	4a22      	ldr	r2, [pc, #136]	; (800cc1c <HAL_TIM_Encoder_MspInit+0xac>)
 800cb94:	9303      	str	r3, [sp, #12]
 800cb96:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cb98:	4821      	ldr	r0, [pc, #132]	; (800cc20 <HAL_TIM_Encoder_MspInit+0xb0>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800cb9a:	f041 0104 	orr.w	r1, r1, #4
 800cb9e:	6411      	str	r1, [r2, #64]	; 0x40
 800cba0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800cba2:	f001 0104 	and.w	r1, r1, #4
 800cba6:	9103      	str	r1, [sp, #12]
 800cba8:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cbaa:	9304      	str	r3, [sp, #16]
 800cbac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cbae:	f043 0302 	orr.w	r3, r3, #2
 800cbb2:	6313      	str	r3, [r2, #48]	; 0x30
 800cbb4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cbb6:	f003 0302 	and.w	r3, r3, #2
 800cbba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cbbc:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cbbe:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cbc0:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cbc2:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800cbc4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cbc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cbca:	f002 f8d7 	bl	800ed7c <HAL_GPIO_Init>
}
 800cbce:	b00a      	add	sp, #40	; 0x28
 800cbd0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800cbd2:	4a12      	ldr	r2, [pc, #72]	; (800cc1c <HAL_TIM_Encoder_MspInit+0xac>)
 800cbd4:	9301      	str	r3, [sp, #4]
 800cbd6:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cbd8:	4812      	ldr	r0, [pc, #72]	; (800cc24 <HAL_TIM_Encoder_MspInit+0xb4>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800cbda:	f041 0102 	orr.w	r1, r1, #2
 800cbde:	6411      	str	r1, [r2, #64]	; 0x40
 800cbe0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800cbe2:	f001 0102 	and.w	r1, r1, #2
 800cbe6:	9101      	str	r1, [sp, #4]
 800cbe8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cbea:	9302      	str	r3, [sp, #8]
 800cbec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cbee:	f043 0301 	orr.w	r3, r3, #1
 800cbf2:	6313      	str	r3, [r2, #48]	; 0x30
 800cbf4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cbf6:	f003 0301 	and.w	r3, r3, #1
 800cbfa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cbfc:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cbfe:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc00:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc02:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800cc04:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc06:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc0a:	f002 f8b7 	bl	800ed7c <HAL_GPIO_Init>
}
 800cc0e:	b00a      	add	sp, #40	; 0x28
 800cc10:	bd10      	pop	{r4, pc}
 800cc12:	bf00      	nop
 800cc14:	40000400 	.word	0x40000400
 800cc18:	40000800 	.word	0x40000800
 800cc1c:	40023800 	.word	0x40023800
 800cc20:	40020400 	.word	0x40020400
 800cc24:	40020000 	.word	0x40020000

0800cc28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800cc28:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM2)
 800cc2a:	6803      	ldr	r3, [r0, #0]
{
 800cc2c:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc2e:	2400      	movs	r4, #0
  if(htim->Instance==TIM2)
 800cc30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc34:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800cc38:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800cc3c:	9409      	str	r4, [sp, #36]	; 0x24
  if(htim->Instance==TIM2)
 800cc3e:	d007      	beq.n	800cc50 <HAL_TIM_MspPostInit+0x28>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM5)
 800cc40:	4a30      	ldr	r2, [pc, #192]	; (800cd04 <HAL_TIM_MspPostInit+0xdc>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d049      	beq.n	800ccda <HAL_TIM_MspPostInit+0xb2>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(htim->Instance==TIM8)
 800cc46:	4a30      	ldr	r2, [pc, #192]	; (800cd08 <HAL_TIM_MspPostInit+0xe0>)
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d01b      	beq.n	800cc84 <HAL_TIM_MspPostInit+0x5c>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800cc4c:	b00a      	add	sp, #40	; 0x28
 800cc4e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc50:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800cc54:	9401      	str	r4, [sp, #4]
 800cc56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc58:	482c      	ldr	r0, [pc, #176]	; (800cd0c <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc5a:	f042 0201 	orr.w	r2, r2, #1
 800cc5e:	631a      	str	r2, [r3, #48]	; 0x30
 800cc60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc62:	f003 0301 	and.w	r3, r3, #1
 800cc66:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cc68:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800cc6a:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc6c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cc6e:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc70:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc72:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc74:	e9cd 5405 	strd	r5, r4, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800cc78:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc7c:	f002 f87e 	bl	800ed7c <HAL_GPIO_Init>
}
 800cc80:	b00a      	add	sp, #40	; 0x28
 800cc82:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc84:	4b22      	ldr	r3, [pc, #136]	; (800cd10 <HAL_TIM_MspPostInit+0xe8>)
 800cc86:	9403      	str	r4, [sp, #12]
 800cc88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc8a:	4820      	ldr	r0, [pc, #128]	; (800cd0c <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc8c:	f042 0201 	orr.w	r2, r2, #1
 800cc90:	631a      	str	r2, [r3, #48]	; 0x30
 800cc92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc94:	f002 0201 	and.w	r2, r2, #1
 800cc98:	9203      	str	r2, [sp, #12]
 800cc9a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc9c:	9404      	str	r4, [sp, #16]
 800cc9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cca0:	f042 0204 	orr.w	r2, r2, #4
 800cca4:	631a      	str	r2, [r3, #48]	; 0x30
 800cca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cca8:	f003 0304 	and.w	r3, r3, #4
 800ccac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccae:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800ccb0:	2320      	movs	r3, #32
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800ccb2:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ccb4:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccb6:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800ccb8:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccba:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ccbe:	f002 f85d 	bl	800ed7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ccc2:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ccc4:	a905      	add	r1, sp, #20
 800ccc6:	4813      	ldr	r0, [pc, #76]	; (800cd14 <HAL_TIM_MspPostInit+0xec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccc8:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800ccca:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cccc:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ccd0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ccd2:	f002 f853 	bl	800ed7c <HAL_GPIO_Init>
}
 800ccd6:	b00a      	add	sp, #40	; 0x28
 800ccd8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ccda:	4b0d      	ldr	r3, [pc, #52]	; (800cd10 <HAL_TIM_MspPostInit+0xe8>)
 800ccdc:	9402      	str	r4, [sp, #8]
 800ccde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cce0:	480a      	ldr	r0, [pc, #40]	; (800cd0c <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cce2:	f042 0201 	orr.w	r2, r2, #1
 800cce6:	631a      	str	r2, [r3, #48]	; 0x30
 800cce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccea:	f003 0301 	and.w	r3, r3, #1
 800ccee:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ccf0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ccf2:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ccf4:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800ccf6:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccf8:	e9cd 3305 	strd	r3, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ccfc:	f002 f83e 	bl	800ed7c <HAL_GPIO_Init>
}
 800cd00:	b00a      	add	sp, #40	; 0x28
 800cd02:	bd70      	pop	{r4, r5, r6, pc}
 800cd04:	40000c00 	.word	0x40000c00
 800cd08:	40010400 	.word	0x40010400
 800cd0c:	40020000 	.word	0x40020000
 800cd10:	40023800 	.word	0x40023800
 800cd14:	40020800 	.word	0x40020800

0800cd18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800cd18:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 800cd1a:	6801      	ldr	r1, [r0, #0]
 800cd1c:	4a18      	ldr	r2, [pc, #96]	; (800cd80 <HAL_UART_MspInit+0x68>)
{
 800cd1e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cd20:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 800cd22:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cd24:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800cd28:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cd2c:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800cd2e:	d001      	beq.n	800cd34 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800cd30:	b008      	add	sp, #32
 800cd32:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800cd34:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800cd38:	9301      	str	r3, [sp, #4]
 800cd3a:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cd3c:	4811      	ldr	r0, [pc, #68]	; (800cd84 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800cd3e:	f041 0110 	orr.w	r1, r1, #16
 800cd42:	6451      	str	r1, [r2, #68]	; 0x44
 800cd44:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800cd46:	f001 0110 	and.w	r1, r1, #16
 800cd4a:	9101      	str	r1, [sp, #4]
 800cd4c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cd4e:	9302      	str	r3, [sp, #8]
 800cd50:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cd52:	f043 0301 	orr.w	r3, r3, #1
 800cd56:	6313      	str	r3, [r2, #48]	; 0x30
 800cd58:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cd5a:	f003 0301 	and.w	r3, r3, #1
 800cd5e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cd60:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cd62:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cd64:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800cd66:	f44f 65c0 	mov.w	r5, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd6a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cd6c:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd6e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cd72:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cd76:	f002 f801 	bl	800ed7c <HAL_GPIO_Init>
}
 800cd7a:	b008      	add	sp, #32
 800cd7c:	bd70      	pop	{r4, r5, r6, pc}
 800cd7e:	bf00      	nop
 800cd80:	40011000 	.word	0x40011000
 800cd84:	40020000 	.word	0x40020000

0800cd88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800cd88:	e7fe      	b.n	800cd88 <NMI_Handler>
 800cd8a:	bf00      	nop

0800cd8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800cd8c:	e7fe      	b.n	800cd8c <HardFault_Handler>
 800cd8e:	bf00      	nop

0800cd90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800cd90:	e7fe      	b.n	800cd90 <MemManage_Handler>
 800cd92:	bf00      	nop

0800cd94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800cd94:	e7fe      	b.n	800cd94 <BusFault_Handler>
 800cd96:	bf00      	nop

0800cd98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800cd98:	e7fe      	b.n	800cd98 <UsageFault_Handler>
 800cd9a:	bf00      	nop

0800cd9c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800cd9c:	4770      	bx	lr
 800cd9e:	bf00      	nop

0800cda0 <DebugMon_Handler>:
 800cda0:	4770      	bx	lr
 800cda2:	bf00      	nop

0800cda4 <PendSV_Handler>:
 800cda4:	4770      	bx	lr
 800cda6:	bf00      	nop

0800cda8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800cda8:	f001 b9ac 	b.w	800e104 <HAL_IncTick>

0800cdac <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800cdac:	4801      	ldr	r0, [pc, #4]	; (800cdb4 <TIM1_UP_TIM10_IRQHandler+0x8>)
 800cdae:	f003 b9bb 	b.w	8010128 <HAL_TIM_IRQHandler>
 800cdb2:	bf00      	nop
 800cdb4:	20001c88 	.word	0x20001c88

0800cdb8 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800cdb8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800cdbc:	f002 b8e6 	b.w	800ef8c <HAL_GPIO_EXTI_IRQHandler>

0800cdc0 <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800cdc0:	4801      	ldr	r0, [pc, #4]	; (800cdc8 <TIM8_UP_TIM13_IRQHandler+0x8>)
 800cdc2:	f003 b9b1 	b.w	8010128 <HAL_TIM_IRQHandler>
 800cdc6:	bf00      	nop
 800cdc8:	20001a40 	.word	0x20001a40

0800cdcc <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cdcc:	4801      	ldr	r0, [pc, #4]	; (800cdd4 <DMA2_Stream0_IRQHandler+0x8>)
 800cdce:	f001 bdc7 	b.w	800e960 <HAL_DMA_IRQHandler>
 800cdd2:	bf00      	nop
 800cdd4:	20001c28 	.word	0x20001c28

0800cdd8 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800cdd8:	4801      	ldr	r0, [pc, #4]	; (800cde0 <DMA2_Stream2_IRQHandler+0x8>)
 800cdda:	f001 bdc1 	b.w	800e960 <HAL_DMA_IRQHandler>
 800cdde:	bf00      	nop
 800cde0:	20001cc8 	.word	0x20001cc8

0800cde4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cde4:	4b05      	ldr	r3, [pc, #20]	; (800cdfc <SystemInit+0x18>)
 800cde6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cdea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cdee:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800cdf2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cdf6:	6099      	str	r1, [r3, #8]
#endif
}
 800cdf8:	4770      	bx	lr
 800cdfa:	bf00      	nop
 800cdfc:	e000ed00 	.word	0xe000ed00

0800ce00 <initSearchData>:
#include "MicroMouse.h"
#include "Action.h"
#include "Search.h"

void initSearchData(maze_node *my_maze, profile *Mouse)
{
 800ce00:	b570      	push	{r4, r5, r6, lr}
 800ce02:	4604      	mov	r4, r0
 800ce04:	b082      	sub	sp, #8
 800ce06:	460d      	mov	r5, r1
    initMaze(my_maze);
 800ce08:	f7fd fd88 	bl	800a91c <initMaze>
    initWeight(my_maze); //3/20ms
 800ce0c:	4620      	mov	r0, r4
 800ce0e:	f7fd fd69 	bl	800a8e4 <initWeight>

    //
    initProfile(Mouse, my_maze);
 800ce12:	4621      	mov	r1, r4
 800ce14:	4628      	mov	r0, r5
 800ce16:	f7fe fb0b 	bl	800b430 <initProfile>
    Mouse->now.node = &(my_maze->RawNode[0][0]);
    Mouse->next.node = &(my_maze->RawNode[0][1]);
 800ce1a:	f104 0308 	add.w	r3, r4, #8
 800ce1e:	61eb      	str	r3, [r5, #28]

    //
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800ce20:	2601      	movs	r6, #1
 800ce22:	2302      	movs	r3, #2
 800ce24:	786a      	ldrb	r2, [r5, #1]
 800ce26:	7829      	ldrb	r1, [r5, #0]
    Mouse->now.node = &(my_maze->RawNode[0][0]);
 800ce28:	612c      	str	r4, [r5, #16]
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800ce2a:	4620      	mov	r0, r4
 800ce2c:	e9cd 3600 	strd	r3, r6, [sp]
 800ce30:	f7fd ff34 	bl	800ac9c <updateAllNodeWeight>
}
 800ce34:	b002      	add	sp, #8
 800ce36:	bd70      	pop	{r4, r5, r6, pc}

0800ce38 <updateRealSearch>:
void updateRealSearch()
{
 800ce38:	b570      	push	{r4, r5, r6, lr}
	//wall_state wall_st[4]={0};

	//
		//Next
		//
	shiftState(&my_mouse);
 800ce3a:	4d6f      	ldr	r5, [pc, #444]	; (800cff8 <updateRealSearch+0x1c0>)
{
 800ce3c:	b082      	sub	sp, #8
	shiftState(&my_mouse);
 800ce3e:	4628      	mov	r0, r5
 800ce40:	f7fe fb10 	bl	800b464 <shiftState>

    switch (my_mouse.now.car)
 800ce44:	7aab      	ldrb	r3, [r5, #10]
 800ce46:	2b06      	cmp	r3, #6
 800ce48:	f200 80d0 	bhi.w	800cfec <updateRealSearch+0x1b4>
 800ce4c:	e8df f003 	tbb	[pc, r3]
 800ce50:	ce76cea2 	.word	0xce76cea2
 800ce54:	ce4a      	.short	0xce4a
 800ce56:	04          	.byte	0x04
 800ce57:	00          	.byte	0x00
    	wall_dir[0] = NOWALL;
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
        break;
    case west:
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce58:	4b68      	ldr	r3, [pc, #416]	; (800cffc <updateRealSearch+0x1c4>)
 800ce5a:	ed9f 5a69 	vldr	s10, [pc, #420]	; 800d000 <updateRealSearch+0x1c8>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce5e:	edd3 5a03 	vldr	s11, [r3, #12]
 800ce62:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce66:	edd3 4a01 	vldr	s9, [r3, #4]
    	wall_dir[1] = NOWALL;
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800ce6a:	ed93 6a02 	vldr	s12, [r3, #8]
 800ce6e:	eddf 6a65 	vldr	s13, [pc, #404]	; 800d004 <updateRealSearch+0x1cc>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce72:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800d008 <updateRealSearch+0x1d0>
 800ce76:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ce7a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce7e:	eef4 4ac5 	vcmpe.f32	s9, s10
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce82:	ee67 7aa5 	vmul.f32	s15, s15, s11
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800ce8a:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800ce8e:	bfcc      	ite	gt
 800ce90:	2601      	movgt	r6, #1
 800ce92:	2600      	movle	r6, #0
 800ce94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce98:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ce9c:	bfcc      	ite	gt
 800ce9e:	2101      	movgt	r1, #1
 800cea0:	2100      	movle	r1, #0
 800cea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cea6:	bfcc      	ite	gt
 800cea8:	2201      	movgt	r2, #1
 800ceaa:	2200      	movle	r2, #0
        break;
 800ceac:	2000      	movs	r0, #0
//	Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
//	Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
//	Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
//	Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
    //
    my_mouse.now.wall.north = wall_dir[0];
 800ceae:	7b2c      	ldrb	r4, [r5, #12]
    my_mouse.now.wall.south = wall_dir[2];
    my_mouse.now.wall.west = wall_dir[3];

	//getWallNow(&(my_mouse->now), &wall[0]);

	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800ceb0:	7a6b      	ldrb	r3, [r5, #9]
    my_mouse.now.wall.north = wall_dir[0];
 800ceb2:	f366 0401 	bfi	r4, r6, #0, #2
    my_mouse.now.wall.east = wall_dir[1];
 800ceb6:	f360 0483 	bfi	r4, r0, #2, #2
    my_mouse.now.wall.south = wall_dir[2];
 800ceba:	f361 1405 	bfi	r4, r1, #4, #2
    my_mouse.now.wall.west = wall_dir[3];
 800cebe:	f362 1487 	bfi	r4, r2, #6, #2
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800cec2:	4952      	ldr	r1, [pc, #328]	; (800d00c <updateRealSearch+0x1d4>)
 800cec4:	7a2a      	ldrb	r2, [r5, #8]
 800cec6:	4852      	ldr	r0, [pc, #328]	; (800d010 <updateRealSearch+0x1d8>)
    my_mouse.now.wall.west = wall_dir[3];
 800cec8:	732c      	strb	r4, [r5, #12]
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800ceca:	f7fd fe2b 	bl	800ab24 <updateNodeThree>

	updateAllNodeWeight(&my_map, my_mouse.goal_lesser.x, my_mouse.goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800cece:	2401      	movs	r4, #1
 800ced0:	2302      	movs	r3, #2
 800ced2:	786a      	ldrb	r2, [r5, #1]
 800ced4:	7829      	ldrb	r1, [r5, #0]
 800ced6:	484e      	ldr	r0, [pc, #312]	; (800d010 <updateRealSearch+0x1d8>)
 800ced8:	e9cd 3400 	strd	r3, r4, [sp]
 800cedc:	f7fd fede 	bl	800ac9c <updateAllNodeWeight>
}
 800cee0:	b002      	add	sp, #8
 800cee2:	bd70      	pop	{r4, r5, r6, pc}
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cee4:	4b45      	ldr	r3, [pc, #276]	; (800cffc <updateRealSearch+0x1c4>)
 800cee6:	eddf 5a47 	vldr	s11, [pc, #284]	; 800d004 <updateRealSearch+0x1cc>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ceea:	edd3 4a03 	vldr	s9, [r3, #12]
 800ceee:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cef2:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cef6:	ed9f 6a44 	vldr	s12, [pc, #272]	; 800d008 <updateRealSearch+0x1d0>
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cefa:	edd3 6a01 	vldr	s13, [r3, #4]
 800cefe:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800d000 <updateRealSearch+0x1c8>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf02:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800cf06:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800cf0a:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cf0e:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800cf12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf16:	eef4 7ac6 	vcmpe.f32	s15, s12
 800cf1a:	bfcc      	ite	gt
 800cf1c:	2001      	movgt	r0, #1
 800cf1e:	2000      	movle	r0, #0
 800cf20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cf24:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cf28:	bfcc      	ite	gt
 800cf2a:	2101      	movgt	r1, #1
 800cf2c:	2100      	movle	r1, #0
 800cf2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf32:	bfcc      	ite	gt
 800cf34:	2201      	movgt	r2, #1
 800cf36:	2200      	movle	r2, #0
        break;
 800cf38:	2600      	movs	r6, #0
 800cf3a:	e7b8      	b.n	800ceae <updateRealSearch+0x76>
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cf3c:	4b2f      	ldr	r3, [pc, #188]	; (800cffc <updateRealSearch+0x1c4>)
 800cf3e:	eddf 5a31 	vldr	s11, [pc, #196]	; 800d004 <updateRealSearch+0x1cc>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf42:	edd3 4a03 	vldr	s9, [r3, #12]
 800cf46:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cf4a:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf4e:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800d008 <updateRealSearch+0x1d0>
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cf52:	edd3 6a01 	vldr	s13, [r3, #4]
 800cf56:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800d000 <updateRealSearch+0x1c8>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf5a:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800cf5e:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800cf62:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cf66:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800cf6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf6e:	eef4 7ac6 	vcmpe.f32	s15, s12
 800cf72:	bfcc      	ite	gt
 800cf74:	2601      	movgt	r6, #1
 800cf76:	2600      	movle	r6, #0
 800cf78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cf7c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cf80:	bfcc      	ite	gt
 800cf82:	2001      	movgt	r0, #1
 800cf84:	2000      	movle	r0, #0
 800cf86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf8a:	bfcc      	ite	gt
 800cf8c:	2101      	movgt	r1, #1
 800cf8e:	2100      	movle	r1, #0
        break;
 800cf90:	2200      	movs	r2, #0
 800cf92:	e78c      	b.n	800ceae <updateRealSearch+0x76>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cf94:	4b19      	ldr	r3, [pc, #100]	; (800cffc <updateRealSearch+0x1c4>)
 800cf96:	ed9f 5a1c 	vldr	s10, [pc, #112]	; 800d008 <updateRealSearch+0x1d0>
 800cf9a:	edd3 4a03 	vldr	s9, [r3, #12]
 800cf9e:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cfa2:	edd3 5a01 	vldr	s11, [r3, #4]
 800cfa6:	ed9f 6a16 	vldr	s12, [pc, #88]	; 800d000 <updateRealSearch+0x1c8>
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cfaa:	edd3 6a02 	vldr	s13, [r3, #8]
 800cfae:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800d004 <updateRealSearch+0x1cc>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cfb2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800cfb6:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800cfba:	ee67 7aa4 	vmul.f32	s15, s15, s9
        break;
 800cfbe:	2100      	movs	r1, #0
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cfc0:	eef4 7ac5 	vcmpe.f32	s15, s10
 800cfc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cfc8:	eef4 5ac6 	vcmpe.f32	s11, s12
 800cfcc:	bfcc      	ite	gt
 800cfce:	2601      	movgt	r6, #1
 800cfd0:	460e      	movle	r6, r1
 800cfd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cfd6:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cfda:	bfcc      	ite	gt
 800cfdc:	2001      	movgt	r0, #1
 800cfde:	4608      	movle	r0, r1
 800cfe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfe4:	bfcc      	ite	gt
 800cfe6:	2201      	movgt	r2, #1
 800cfe8:	460a      	movle	r2, r1
        break;
 800cfea:	e760      	b.n	800ceae <updateRealSearch+0x76>
    switch (my_mouse.now.car)
 800cfec:	2200      	movs	r2, #0
 800cfee:	4611      	mov	r1, r2
 800cff0:	4610      	mov	r0, r2
 800cff2:	4616      	mov	r6, r2
 800cff4:	e75b      	b.n	800ceae <updateRealSearch+0x76>
 800cff6:	bf00      	nop
 800cff8:	200004dc 	.word	0x200004dc
 800cffc:	2000180c 	.word	0x2000180c
 800d000:	42b40000 	.word	0x42b40000
 800d004:	42c80000 	.word	0x42c80000
 800d008:	42340000 	.word	0x42340000
 800d00c:	200004e4 	.word	0x200004e4
 800d010:	20000688 	.word	0x20000688

0800d014 <getNextDirection>:
//
//
void getNextDirection(maze_node *my_maze, profile *Mouse, char turn_mode)
{
 800d014:	b570      	push	{r4, r5, r6, lr}
 800d016:	460c      	mov	r4, r1
	//
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d018:	2301      	movs	r3, #1
 800d01a:	7a89      	ldrb	r1, [r1, #10]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);

	//switch
		//
	AddVelocity = 0;
 800d01c:	4d32      	ldr	r5, [pc, #200]	; (800d0e8 <getNextDirection+0xd4>)
{
 800d01e:	4616      	mov	r6, r2
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d020:	6922      	ldr	r2, [r4, #16]
 800d022:	f7fd ff5f 	bl	800aee4 <getNextNode>
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800d026:	f104 0114 	add.w	r1, r4, #20
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d02a:	4602      	mov	r2, r0
 800d02c:	61e0      	str	r0, [r4, #28]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800d02e:	f104 0008 	add.w	r0, r4, #8
 800d032:	f7fe f8a9 	bl	800b188 <getNextState>
	//2
	switch(Mouse->next.dir)
 800d036:	7de3      	ldrb	r3, [r4, #23]
	AddVelocity = 0;
 800d038:	2200      	movs	r2, #0
 800d03a:	602a      	str	r2, [r5, #0]
	switch(Mouse->next.dir)
 800d03c:	2b05      	cmp	r3, #5
 800d03e:	d852      	bhi.n	800d0e6 <getNextDirection+0xd2>
 800d040:	e8df f003 	tbb	[pc, r3]
 800d044:	31241b0c 	.word	0x31241b0c
 800d048:	0344      	.short	0x0344
		Calc = SearchOrFast;
		TurnLeft(turn_mode);
		break;
	case left:
		//
		Calc = SearchOrFast;
 800d04a:	4a28      	ldr	r2, [pc, #160]	; (800d0ec <getNextDirection+0xd8>)
 800d04c:	4b28      	ldr	r3, [pc, #160]	; (800d0f0 <getNextDirection+0xdc>)
 800d04e:	6812      	ldr	r2, [r2, #0]
 800d050:	601a      	str	r2, [r3, #0]
		TurnLeft(turn_mode);
 800d052:	4630      	mov	r0, r6
		break;
	}

}
 800d054:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		TurnLeft(turn_mode);
 800d058:	f7fc be2a 	b.w	8009cb0 <TurnLeft>
		Calc = SearchOrFast;
 800d05c:	4a23      	ldr	r2, [pc, #140]	; (800d0ec <getNextDirection+0xd8>)
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d05e:	4925      	ldr	r1, [pc, #148]	; (800d0f4 <getNextDirection+0xe0>)
		Calc = SearchOrFast;
 800d060:	4b23      	ldr	r3, [pc, #140]	; (800d0f0 <getNextDirection+0xdc>)
 800d062:	6812      	ldr	r2, [r2, #0]
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d064:	edd1 0a00 	vldr	s1, [r1]
 800d068:	ed9f 1a23 	vldr	s2, [pc, #140]	; 800d0f8 <getNextDirection+0xe4>
 800d06c:	ed9f 0a23 	vldr	s0, [pc, #140]	; 800d0fc <getNextDirection+0xe8>
		Calc = SearchOrFast;
 800d070:	601a      	str	r2, [r3, #0]
}
 800d072:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d076:	f7fc bd1f 	b.w	8009ab8 <GoStraight>
		Calc = SearchOrFast;
 800d07a:	4a1c      	ldr	r2, [pc, #112]	; (800d0ec <getNextDirection+0xd8>)
 800d07c:	4b1c      	ldr	r3, [pc, #112]	; (800d0f0 <getNextDirection+0xdc>)
 800d07e:	6812      	ldr	r2, [r2, #0]
 800d080:	601a      	str	r2, [r3, #0]
		TurnRight(turn_mode);
 800d082:	4630      	mov	r0, r6
}
 800d084:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		TurnRight(turn_mode);
 800d088:	f7fc bddc 	b.w	8009c44 <TurnRight>
		Calc = 1;//1
 800d08c:	4c18      	ldr	r4, [pc, #96]	; (800d0f0 <getNextDirection+0xdc>)
 800d08e:	2301      	movs	r3, #1
 800d090:	6023      	str	r3, [r4, #0]
		GoBack();
 800d092:	f7fc fe47 	bl	8009d24 <GoBack>
		Calc = SearchOrFast;
 800d096:	4b15      	ldr	r3, [pc, #84]	; (800d0ec <getNextDirection+0xd8>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	6023      	str	r3, [r4, #0]
		TurnRight(turn_mode);
 800d09c:	4630      	mov	r0, r6
}
 800d09e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		TurnRight(turn_mode);
 800d0a2:	f7fc bdcf 	b.w	8009c44 <TurnRight>
		Calc = 1;//1
 800d0a6:	4c12      	ldr	r4, [pc, #72]	; (800d0f0 <getNextDirection+0xdc>)
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	6023      	str	r3, [r4, #0]
		GoBack();
 800d0ac:	f7fc fe3a 	bl	8009d24 <GoBack>
		Calc = SearchOrFast;
 800d0b0:	4b0e      	ldr	r3, [pc, #56]	; (800d0ec <getNextDirection+0xd8>)
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d0b2:	4a10      	ldr	r2, [pc, #64]	; (800d0f4 <getNextDirection+0xe0>)
		Calc = SearchOrFast;
 800d0b4:	681b      	ldr	r3, [r3, #0]
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d0b6:	ed95 1a00 	vldr	s2, [r5]
		Calc = SearchOrFast;
 800d0ba:	6023      	str	r3, [r4, #0]
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d0bc:	edd2 0a00 	vldr	s1, [r2]
 800d0c0:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800d0fc <getNextDirection+0xe8>
}
 800d0c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d0c8:	f7fc bcf6 	b.w	8009ab8 <GoStraight>
		Calc = 1;//1
 800d0cc:	4c08      	ldr	r4, [pc, #32]	; (800d0f0 <getNextDirection+0xdc>)
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	6023      	str	r3, [r4, #0]
		GoBack();
 800d0d2:	f7fc fe27 	bl	8009d24 <GoBack>
		Calc = SearchOrFast;
 800d0d6:	4b05      	ldr	r3, [pc, #20]	; (800d0ec <getNextDirection+0xd8>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	6023      	str	r3, [r4, #0]
		TurnLeft(turn_mode);
 800d0dc:	4630      	mov	r0, r6
}
 800d0de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		TurnLeft(turn_mode);
 800d0e2:	f7fc bde5 	b.w	8009cb0 <TurnLeft>
}
 800d0e6:	bd70      	pop	{r4, r5, r6, pc}
 800d0e8:	200017a4 	.word	0x200017a4
 800d0ec:	20001a38 	.word	0x20001a38
 800d0f0:	20001a3c 	.word	0x20001a3c
 800d0f4:	200018c0 	.word	0x200018c0
 800d0f8:	00000000 	.word	0x00000000
 800d0fc:	42b40000 	.word	0x42b40000

0800d100 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d100:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d102:	1e16      	subs	r6, r2, #0
 800d104:	dd07      	ble.n	800d116 <_read+0x16>
 800d106:	460c      	mov	r4, r1
 800d108:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800d10a:	f7ff f97f 	bl	800c40c <__io_getchar>
 800d10e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d112:	42a5      	cmp	r5, r4
 800d114:	d1f9      	bne.n	800d10a <_read+0xa>
	}

return len;
}
 800d116:	4630      	mov	r0, r6
 800d118:	bd70      	pop	{r4, r5, r6, pc}
 800d11a:	bf00      	nop

0800d11c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d11c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d11e:	1e16      	subs	r6, r2, #0
 800d120:	dd07      	ble.n	800d132 <_write+0x16>
 800d122:	460c      	mov	r4, r1
 800d124:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800d126:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d12a:	f7ff f95d 	bl	800c3e8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d12e:	42a5      	cmp	r5, r4
 800d130:	d1f9      	bne.n	800d126 <_write+0xa>
	}
	return len;
}
 800d132:	4630      	mov	r0, r6
 800d134:	bd70      	pop	{r4, r5, r6, pc}
 800d136:	bf00      	nop

0800d138 <_close>:

int _close(int file)
{
	return -1;
}
 800d138:	f04f 30ff 	mov.w	r0, #4294967295
 800d13c:	4770      	bx	lr
 800d13e:	bf00      	nop

0800d140 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800d140:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d144:	604b      	str	r3, [r1, #4]
	return 0;
}
 800d146:	2000      	movs	r0, #0
 800d148:	4770      	bx	lr
 800d14a:	bf00      	nop

0800d14c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800d14c:	2001      	movs	r0, #1
 800d14e:	4770      	bx	lr

0800d150 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800d150:	2000      	movs	r0, #0
 800d152:	4770      	bx	lr

0800d154 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800d154:	490c      	ldr	r1, [pc, #48]	; (800d188 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d156:	4a0d      	ldr	r2, [pc, #52]	; (800d18c <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 800d158:	680b      	ldr	r3, [r1, #0]
{
 800d15a:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d15c:	4c0c      	ldr	r4, [pc, #48]	; (800d190 <_sbrk+0x3c>)
 800d15e:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800d160:	b12b      	cbz	r3, 800d16e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800d162:	4418      	add	r0, r3
 800d164:	4290      	cmp	r0, r2
 800d166:	d807      	bhi.n	800d178 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800d168:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800d16e:	4b09      	ldr	r3, [pc, #36]	; (800d194 <_sbrk+0x40>)
 800d170:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800d172:	4418      	add	r0, r3
 800d174:	4290      	cmp	r0, r2
 800d176:	d9f7      	bls.n	800d168 <_sbrk+0x14>
    errno = ENOMEM;
 800d178:	f003 fd4e 	bl	8010c18 <__errno>
 800d17c:	230c      	movs	r3, #12
 800d17e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800d180:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d184:	4618      	mov	r0, r3
 800d186:	bd10      	pop	{r4, pc}
 800d188:	20000238 	.word	0x20000238
 800d18c:	20020000 	.word	0x20020000
 800d190:	00000400 	.word	0x00000400
 800d194:	20001d50 	.word	0x20001d50

0800d198 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800d198:	b508      	push	{r3, lr}
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800d19a:	2203      	movs	r2, #3
 800d19c:	4909      	ldr	r1, [pc, #36]	; (800d1c4 <ADCStart+0x2c>)
 800d19e:	480a      	ldr	r0, [pc, #40]	; (800d1c8 <ADCStart+0x30>)
 800d1a0:	f001 f886 	bl	800e2b0 <HAL_ADC_Start_DMA>
 800d1a4:	b950      	cbnz	r0, 800d1bc <ADCStart+0x24>
	{
		Error_Handler();
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800d1a6:	2202      	movs	r2, #2
 800d1a8:	4908      	ldr	r1, [pc, #32]	; (800d1cc <ADCStart+0x34>)
 800d1aa:	4809      	ldr	r0, [pc, #36]	; (800d1d0 <ADCStart+0x38>)
 800d1ac:	f001 f880 	bl	800e2b0 <HAL_ADC_Start_DMA>
 800d1b0:	b900      	cbnz	r0, 800d1b4 <ADCStart+0x1c>
	{
		Error_Handler();
	}

}
 800d1b2:	bd08      	pop	{r3, pc}
 800d1b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800d1b8:	f7ff bb7e 	b.w	800c8b8 <Error_Handler>
		Error_Handler();
 800d1bc:	f7ff fb7c 	bl	800c8b8 <Error_Handler>
 800d1c0:	e7f1      	b.n	800d1a6 <ADCStart+0xe>
 800d1c2:	bf00      	nop
 800d1c4:	200002bc 	.word	0x200002bc
 800d1c8:	20001ba0 	.word	0x20001ba0
 800d1cc:	200002c8 	.word	0x200002c8
 800d1d0:	20001ac0 	.word	0x20001ac0

0800d1d4 <ADCStop>:
void ADCStop()
{
 800d1d4:	b508      	push	{r3, lr}
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800d1d6:	480e      	ldr	r0, [pc, #56]	; (800d210 <ADCStop+0x3c>)
 800d1d8:	f001 f90c 	bl	800e3f4 <HAL_ADC_Stop_DMA>
 800d1dc:	b970      	cbnz	r0, 800d1fc <ADCStop+0x28>
	{
		printf("\r\n");
		Error_Handler();
		printf("\r\n");
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800d1de:	480d      	ldr	r0, [pc, #52]	; (800d214 <ADCStop+0x40>)
 800d1e0:	f001 f908 	bl	800e3f4 <HAL_ADC_Stop_DMA>
 800d1e4:	b900      	cbnz	r0, 800d1e8 <ADCStop+0x14>
	{
		printf("\r\n");
		Error_Handler();
		printf("\r\n");
	}
}
 800d1e6:	bd08      	pop	{r3, pc}
		printf("\r\n");
 800d1e8:	480b      	ldr	r0, [pc, #44]	; (800d218 <ADCStop+0x44>)
 800d1ea:	f005 fadd 	bl	80127a8 <puts>
		Error_Handler();
 800d1ee:	f7ff fb63 	bl	800c8b8 <Error_Handler>
		printf("\r\n");
 800d1f2:	480a      	ldr	r0, [pc, #40]	; (800d21c <ADCStop+0x48>)
}
 800d1f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("\r\n");
 800d1f8:	f005 bad6 	b.w	80127a8 <puts>
		printf("\r\n");
 800d1fc:	4808      	ldr	r0, [pc, #32]	; (800d220 <ADCStop+0x4c>)
 800d1fe:	f005 fad3 	bl	80127a8 <puts>
		Error_Handler();
 800d202:	f7ff fb59 	bl	800c8b8 <Error_Handler>
		printf("\r\n");
 800d206:	4807      	ldr	r0, [pc, #28]	; (800d224 <ADCStop+0x50>)
 800d208:	f005 face 	bl	80127a8 <puts>
 800d20c:	e7e7      	b.n	800d1de <ADCStop+0xa>
 800d20e:	bf00      	nop
 800d210:	20001ba0 	.word	0x20001ba0
 800d214:	20001ac0 	.word	0x20001ac0
 800d218:	08015f7c 	.word	0x08015f7c
 800d21c:	08015f84 	.word	0x08015f84
 800d220:	08015f6c 	.word	0x08015f6c
 800d224:	08015f74 	.word	0x08015f74

0800d228 <FLASH_Read_Word>:
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
	FLASH->KEYR =  0x45670123;
 800d228:	4b10      	ldr	r3, [pc, #64]	; (800d26c <FLASH_Read_Word+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d22a:	4a11      	ldr	r2, [pc, #68]	; (800d270 <FLASH_Read_Word+0x48>)
	FLASH->CR &= ~FLASH_CR_PG;

	FLASH_Lock();
}
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800d22c:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d22e:	4c11      	ldr	r4, [pc, #68]	; (800d274 <FLASH_Read_Word+0x4c>)
 800d230:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d232:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d234:	68da      	ldr	r2, [r3, #12]
 800d236:	03d2      	lsls	r2, r2, #15
 800d238:	d4fc      	bmi.n	800d234 <FLASH_Read_Word+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d23a:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d23c:	4a0b      	ldr	r2, [pc, #44]	; (800d26c <FLASH_Read_Word+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d23e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d242:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d244:	691c      	ldr	r4, [r3, #16]
 800d246:	f044 0401 	orr.w	r4, r4, #1
 800d24a:	611c      	str	r4, [r3, #16]

	* data = *(__IO uint32_t*)address;
 800d24c:	6803      	ldr	r3, [r0, #0]
 800d24e:	600b      	str	r3, [r1, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d250:	68d3      	ldr	r3, [r2, #12]
 800d252:	03db      	lsls	r3, r3, #15
 800d254:	d4fc      	bmi.n	800d250 <FLASH_Read_Word+0x28>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d256:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d258:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d25c:	f023 0301 	bic.w	r3, r3, #1
 800d260:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d262:	6913      	ldr	r3, [r2, #16]
 800d264:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d268:	6113      	str	r3, [r2, #16]
}
 800d26a:	4770      	bx	lr
 800d26c:	40023c00 	.word	0x40023c00
 800d270:	cdef89ab 	.word	0xcdef89ab
 800d274:	45670123 	.word	0x45670123

0800d278 <FLASH_Write_Word_F>:
	FLASH->KEYR =  0x45670123;
 800d278:	4b0f      	ldr	r3, [pc, #60]	; (800d2b8 <FLASH_Write_Word_F+0x40>)
 800d27a:	4910      	ldr	r1, [pc, #64]	; (800d2bc <FLASH_Write_Word_F+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d27c:	4a10      	ldr	r2, [pc, #64]	; (800d2c0 <FLASH_Write_Word_F+0x48>)
	FLASH->KEYR =  0x45670123;
 800d27e:	6059      	str	r1, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d280:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d282:	68da      	ldr	r2, [r3, #12]
 800d284:	03d2      	lsls	r2, r2, #15
 800d286:	d4fc      	bmi.n	800d282 <FLASH_Write_Word_F+0xa>
{
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d288:	6919      	ldr	r1, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d28a:	4a0b      	ldr	r2, [pc, #44]	; (800d2b8 <FLASH_Write_Word_F+0x40>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d28c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800d290:	6119      	str	r1, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d292:	6919      	ldr	r1, [r3, #16]
 800d294:	f041 0101 	orr.w	r1, r1, #1
 800d298:	6119      	str	r1, [r3, #16]

	*(__IO float*)address = data;
 800d29a:	ed80 0a00 	vstr	s0, [r0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d29e:	68d3      	ldr	r3, [r2, #12]
 800d2a0:	03db      	lsls	r3, r3, #15
 800d2a2:	d4fc      	bmi.n	800d29e <FLASH_Write_Word_F+0x26>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d2a4:	6913      	ldr	r3, [r2, #16]
 800d2a6:	f023 0301 	bic.w	r3, r3, #1
 800d2aa:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d2ac:	6913      	ldr	r3, [r2, #16]
 800d2ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d2b2:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
}
 800d2b4:	4770      	bx	lr
 800d2b6:	bf00      	nop
 800d2b8:	40023c00 	.word	0x40023c00
 800d2bc:	45670123 	.word	0x45670123
 800d2c0:	cdef89ab 	.word	0xcdef89ab

0800d2c4 <FLASH_Read_Word_F>:
	FLASH->KEYR =  0x45670123;
 800d2c4:	4b10      	ldr	r3, [pc, #64]	; (800d308 <FLASH_Read_Word_F+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d2c6:	4a11      	ldr	r2, [pc, #68]	; (800d30c <FLASH_Read_Word_F+0x48>)
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800d2c8:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d2ca:	4c11      	ldr	r4, [pc, #68]	; (800d310 <FLASH_Read_Word_F+0x4c>)
 800d2cc:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d2ce:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d2d0:	68da      	ldr	r2, [r3, #12]
 800d2d2:	03d2      	lsls	r2, r2, #15
 800d2d4:	d4fc      	bmi.n	800d2d0 <FLASH_Read_Word_F+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d2d6:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d2d8:	4a0b      	ldr	r2, [pc, #44]	; (800d308 <FLASH_Read_Word_F+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d2da:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d2de:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d2e0:	691c      	ldr	r4, [r3, #16]
 800d2e2:	f044 0401 	orr.w	r4, r4, #1
 800d2e6:	611c      	str	r4, [r3, #16]

	* data = *(__IO float*)address;
 800d2e8:	6803      	ldr	r3, [r0, #0]
 800d2ea:	600b      	str	r3, [r1, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d2ec:	68d3      	ldr	r3, [r2, #12]
 800d2ee:	03db      	lsls	r3, r3, #15
 800d2f0:	d4fc      	bmi.n	800d2ec <FLASH_Read_Word_F+0x28>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d2f2:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d2f4:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d2f8:	f023 0301 	bic.w	r3, r3, #1
 800d2fc:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d2fe:	6913      	ldr	r3, [r2, #16]
 800d300:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d304:	6113      	str	r3, [r2, #16]
}
 800d306:	4770      	bx	lr
 800d308:	40023c00 	.word	0x40023c00
 800d30c:	cdef89ab 	.word	0xcdef89ab
 800d310:	45670123 	.word	0x45670123

0800d314 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800d314:	b530      	push	{r4, r5, lr}
 800d316:	b087      	sub	sp, #28
    HAL_FLASH_Unlock();
 800d318:	f001 fc34 	bl	800eb84 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800d31c:	2509      	movs	r5, #9
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d31e:	2202      	movs	r2, #2
    EraseInitStruct.NbSectors = 1;
 800d320:	2301      	movs	r3, #1
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d322:	2400      	movs	r4, #0

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d324:	4669      	mov	r1, sp
 800d326:	a801      	add	r0, sp, #4
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800d328:	9503      	str	r5, [sp, #12]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d32a:	9401      	str	r4, [sp, #4]
    EraseInitStruct.NbSectors = 1;
 800d32c:	e9cd 3204 	strd	r3, r2, [sp, #16]
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d330:	f001 fcc2 	bl	800ecb8 <HAL_FLASHEx_Erase>
 800d334:	4605      	mov	r5, r0

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800d336:	f001 fc39 	bl	800ebac <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800d33a:	b93d      	cbnz	r5, 800d34c <Flash_clear_sector9+0x38>
 800d33c:	9800      	ldr	r0, [sp, #0]
 800d33e:	f1a0 30ff 	sub.w	r0, r0, #4294967295
 800d342:	fab0 f080 	clz	r0, r0
 800d346:	0940      	lsrs	r0, r0, #5
}
 800d348:	b007      	add	sp, #28
 800d34a:	bd30      	pop	{r4, r5, pc}
 800d34c:	4620      	mov	r0, r4
 800d34e:	b007      	add	sp, #28
 800d350:	bd30      	pop	{r4, r5, pc}
 800d352:	bf00      	nop

0800d354 <ReadIMU>:
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
}
inline float ReadIMU(uint8_t a, uint8_t b) {
 800d354:	b570      	push	{r4, r5, r6, lr}
	ret2 = ret[1] | 0x80;
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800d356:	4c23      	ldr	r4, [pc, #140]	; (800d3e4 <ReadIMU+0x90>)
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d358:	4d23      	ldr	r5, [pc, #140]	; (800d3e8 <ReadIMU+0x94>)
inline float ReadIMU(uint8_t a, uint8_t b) {
 800d35a:	b082      	sub	sp, #8
	ret2 = ret[1] | 0x80;
 800d35c:	f061 037f 	orn	r3, r1, #127	; 0x7f
	ret1 = ret[0] | 0x80;
 800d360:	f060 067f 	orn	r6, r0, #127	; 0x7f
	CS_RESET;
 800d364:	2200      	movs	r2, #0
 800d366:	4620      	mov	r0, r4
 800d368:	2104      	movs	r1, #4
	ret2 = ret[1] | 0x80;
 800d36a:	f88d 3005 	strb.w	r3, [sp, #5]
	ret1 = ret[0] | 0x80;
 800d36e:	f88d 6004 	strb.w	r6, [sp, #4]
	CS_RESET;
 800d372:	f001 fe07 	bl	800ef84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d376:	a901      	add	r1, sp, #4
 800d378:	4628      	mov	r0, r5
 800d37a:	2364      	movs	r3, #100	; 0x64
 800d37c:	2201      	movs	r2, #1
 800d37e:	f002 fabb 	bl	800f8f8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800d382:	2364      	movs	r3, #100	; 0x64
 800d384:	f10d 0106 	add.w	r1, sp, #6
 800d388:	4628      	mov	r0, r5
 800d38a:	2201      	movs	r2, #1
 800d38c:	f002 fb72 	bl	800fa74 <HAL_SPI_Receive>
	CS_SET;
 800d390:	4620      	mov	r0, r4
 800d392:	2201      	movs	r2, #1
 800d394:	2104      	movs	r1, #4
 800d396:	f001 fdf5 	bl	800ef84 <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800d39a:	4620      	mov	r0, r4
 800d39c:	2200      	movs	r2, #0
 800d39e:	2104      	movs	r1, #4
 800d3a0:	f001 fdf0 	bl	800ef84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800d3a4:	f10d 0105 	add.w	r1, sp, #5
 800d3a8:	4628      	mov	r0, r5
 800d3aa:	2364      	movs	r3, #100	; 0x64
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f002 faa3 	bl	800f8f8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800d3b2:	2364      	movs	r3, #100	; 0x64
 800d3b4:	f10d 0107 	add.w	r1, sp, #7
 800d3b8:	4628      	mov	r0, r5
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	f002 fb5a 	bl	800fa74 <HAL_SPI_Receive>
	CS_SET;
 800d3c0:	4620      	mov	r0, r4
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	2104      	movs	r1, #4
 800d3c6:	f001 fddd 	bl	800ef84 <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800d3ca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d3ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d3d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	res = (float)law_data;
 800d3d6:	b21b      	sxth	r3, r3
 800d3d8:	ee00 3a10 	vmov	s0, r3
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
}
 800d3dc:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800d3e0:	b002      	add	sp, #8
 800d3e2:	bd70      	pop	{r4, r5, r6, pc}
 800d3e4:	40020c00 	.word	0x40020c00
 800d3e8:	20001b48 	.word	0x20001b48

0800d3ec <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800d3ec:	b570      	push	{r4, r5, r6, lr}
 800d3ee:	b084      	sub	sp, #16
	uint8_t ret;

	ret = reg & 0x7F;
 800d3f0:	ac04      	add	r4, sp, #16
	CS_RESET;
 800d3f2:	4d10      	ldr	r5, [pc, #64]	; (800d434 <write_byte+0x48>)
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d3f4:	4e10      	ldr	r6, [pc, #64]	; (800d438 <write_byte+0x4c>)
void write_byte( uint8_t reg, uint8_t val )  {
 800d3f6:	f88d 1007 	strb.w	r1, [sp, #7]
	ret = reg & 0x7F;
 800d3fa:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d3fe:	f804 0d01 	strb.w	r0, [r4, #-1]!
	CS_RESET;
 800d402:	2200      	movs	r2, #0
 800d404:	4628      	mov	r0, r5
 800d406:	2104      	movs	r1, #4
 800d408:	f001 fdbc 	bl	800ef84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d40c:	4621      	mov	r1, r4
 800d40e:	4630      	mov	r0, r6
 800d410:	2364      	movs	r3, #100	; 0x64
 800d412:	2201      	movs	r2, #1
 800d414:	f002 fa70 	bl	800f8f8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800d418:	2364      	movs	r3, #100	; 0x64
 800d41a:	f10d 0107 	add.w	r1, sp, #7
 800d41e:	4630      	mov	r0, r6
 800d420:	2201      	movs	r2, #1
 800d422:	f002 fa69 	bl	800f8f8 <HAL_SPI_Transmit>
	CS_SET;
 800d426:	4628      	mov	r0, r5
 800d428:	2201      	movs	r2, #1
 800d42a:	2104      	movs	r1, #4
 800d42c:	f001 fdaa 	bl	800ef84 <HAL_GPIO_WritePin>
}
 800d430:	b004      	add	sp, #16
 800d432:	bd70      	pop	{r4, r5, r6, pc}
 800d434:	40020c00 	.word	0x40020c00
 800d438:	20001b48 	.word	0x20001b48

0800d43c <IMU_init>:

uint8_t IMU_init() {
 800d43c:	b510      	push	{r4, lr}
 800d43e:	b082      	sub	sp, #8
	ret = reg | 0x80;
 800d440:	ac02      	add	r4, sp, #8
 800d442:	2380      	movs	r3, #128	; 0x80
 800d444:	f804 3d02 	strb.w	r3, [r4, #-2]!
	CS_RESET;
 800d448:	2200      	movs	r2, #0
 800d44a:	2104      	movs	r1, #4
 800d44c:	481b      	ldr	r0, [pc, #108]	; (800d4bc <IMU_init+0x80>)
 800d44e:	f001 fd99 	bl	800ef84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d452:	4621      	mov	r1, r4
 800d454:	2364      	movs	r3, #100	; 0x64
 800d456:	2201      	movs	r2, #1
 800d458:	4819      	ldr	r0, [pc, #100]	; (800d4c0 <IMU_init+0x84>)
 800d45a:	f002 fa4d 	bl	800f8f8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800d45e:	2364      	movs	r3, #100	; 0x64
 800d460:	2201      	movs	r2, #1
 800d462:	f10d 0107 	add.w	r1, sp, #7
 800d466:	4816      	ldr	r0, [pc, #88]	; (800d4c0 <IMU_init+0x84>)
 800d468:	f002 fb04 	bl	800fa74 <HAL_SPI_Receive>
	CS_SET;
 800d46c:	2201      	movs	r2, #1
 800d46e:	2104      	movs	r1, #4
 800d470:	4812      	ldr	r0, [pc, #72]	; (800d4bc <IMU_init+0x80>)
 800d472:	f001 fd87 	bl	800ef84 <HAL_GPIO_WritePin>
	return val;
 800d476:	f89d 3007 	ldrb.w	r3, [sp, #7]
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
	if ( who_am_i == 0xE0 ) {
 800d47a:	2be0      	cmp	r3, #224	; 0xe0
 800d47c:	d002      	beq.n	800d484 <IMU_init+0x48>
		write_byte(0x7F,0x00);	//USER_BANK0
	}
	return ret;
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800d47e:	2001      	movs	r0, #1
 800d480:	b002      	add	sp, #8
 800d482:	bd10      	pop	{r4, pc}
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800d484:	2101      	movs	r1, #1
 800d486:	2006      	movs	r0, #6
 800d488:	f7ff ffb0 	bl	800d3ec <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800d48c:	2110      	movs	r1, #16
 800d48e:	2003      	movs	r0, #3
 800d490:	f7ff ffac 	bl	800d3ec <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800d494:	2120      	movs	r1, #32
 800d496:	207f      	movs	r0, #127	; 0x7f
 800d498:	f7ff ffa8 	bl	800d3ec <write_byte>
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800d49c:	2117      	movs	r1, #23
 800d49e:	2001      	movs	r0, #1
 800d4a0:	f7ff ffa4 	bl	800d3ec <write_byte>
		write_byte(0x14,0x17);	//	16g 0x06
 800d4a4:	2117      	movs	r1, #23
 800d4a6:	2014      	movs	r0, #20
 800d4a8:	f7ff ffa0 	bl	800d3ec <write_byte>
		write_byte(0x7F,0x00);	//USER_BANK0
 800d4ac:	2100      	movs	r1, #0
 800d4ae:	207f      	movs	r0, #127	; 0x7f
 800d4b0:	f7ff ff9c 	bl	800d3ec <write_byte>
}
 800d4b4:	2001      	movs	r0, #1
 800d4b6:	b002      	add	sp, #8
 800d4b8:	bd10      	pop	{r4, pc}
 800d4ba:	bf00      	nop
 800d4bc:	40020c00 	.word	0x40020c00
 800d4c0:	20001b48 	.word	0x20001b48

0800d4c4 <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800d4c4:	b538      	push	{r3, r4, r5, lr}


	HAL_Delay(100);
 800d4c6:	2064      	movs	r0, #100	; 0x64
void IMU_Calib(){
 800d4c8:	ed2d 8b02 	vpush	{d8}
	HAL_Delay(100);
 800d4cc:	f000 fe2c 	bl	800e128 <HAL_Delay>

	int num = 2000;
	float zg_vals[2000]={0.0f};
	float sum=0;
 800d4d0:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 800d500 <IMU_Calib+0x3c>
 800d4d4:	4d0b      	ldr	r5, [pc, #44]	; (800d504 <IMU_Calib+0x40>)
	HAL_Delay(100);
 800d4d6:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	for(int i = 0; i < num; i++){
		zg_vals[i] = ZGyro;
		sum += zg_vals[i];
 800d4da:	edd5 7a00 	vldr	s15, [r5]
		HAL_Delay(2);
 800d4de:	2002      	movs	r0, #2
		sum += zg_vals[i];
 800d4e0:	ee38 8a27 	vadd.f32	s16, s16, s15
		HAL_Delay(2);
 800d4e4:	f000 fe20 	bl	800e128 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800d4e8:	3c01      	subs	r4, #1
 800d4ea:	d1f6      	bne.n	800d4da <IMU_Calib+0x16>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800d4ec:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800d508 <IMU_Calib+0x44>
 800d4f0:	4b06      	ldr	r3, [pc, #24]	; (800d50c <IMU_Calib+0x48>)
 800d4f2:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 800d4f6:	ecbd 8b02 	vpop	{d8}
	zg_offset = sum / 2000.0f;
 800d4fa:	edc3 7a00 	vstr	s15, [r3]
}
 800d4fe:	bd38      	pop	{r3, r4, r5, pc}
 800d500:	00000000 	.word	0x00000000
 800d504:	200002d0 	.word	0x200002d0
 800d508:	44fa0000 	.word	0x44fa0000
 800d50c:	200002d4 	.word	0x200002d4

0800d510 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800d510:	b508      	push	{r3, lr}
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800d512:	213c      	movs	r1, #60	; 0x3c
 800d514:	4804      	ldr	r0, [pc, #16]	; (800d528 <EncoderStart+0x18>)
 800d516:	f002 fd0d 	bl	800ff34 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800d51a:	213c      	movs	r1, #60	; 0x3c
 800d51c:	4803      	ldr	r0, [pc, #12]	; (800d52c <EncoderStart+0x1c>)
}
 800d51e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800d522:	f002 bd07 	b.w	800ff34 <HAL_TIM_Encoder_Start>
 800d526:	bf00      	nop
 800d528:	20001b08 	.word	0x20001b08
 800d52c:	20001a80 	.word	0x20001a80

0800d530 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800d530:	b510      	push	{r4, lr}
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800d532:	4c05      	ldr	r4, [pc, #20]	; (800d548 <EmitterON+0x18>)
 800d534:	2100      	movs	r1, #0
 800d536:	4620      	mov	r0, r4
 800d538:	f002 fc20 	bl	800fd7c <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800d53c:	4620      	mov	r0, r4
 800d53e:	2100      	movs	r1, #0

}
 800d540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800d544:	f003 b892 	b.w	801066c <HAL_TIMEx_OCN_Start_IT>
 800d548:	20001a40 	.word	0x20001a40

0800d54c <EmitterOFF>:
void EmitterOFF()
{
 800d54c:	b510      	push	{r4, lr}
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800d54e:	4c05      	ldr	r4, [pc, #20]	; (800d564 <EmitterOFF+0x18>)
 800d550:	2100      	movs	r1, #0
 800d552:	4620      	mov	r0, r4
 800d554:	f002 fc5a 	bl	800fe0c <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800d558:	4620      	mov	r0, r4
 800d55a:	2100      	movs	r1, #0

}
 800d55c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800d560:	f003 b8b8 	b.w	80106d4 <HAL_TIMEx_OCN_Stop_IT>
 800d564:	20001a40 	.word	0x20001a40

0800d568 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800d568:	b508      	push	{r3, lr}
	//Switch
	switch(mode){
 800d56a:	2807      	cmp	r0, #7
 800d56c:	d851      	bhi.n	800d612 <ChangeLED+0xaa>
 800d56e:	e8df f000 	tbb	[pc, r0]
 800d572:	2c18      	.short	0x2c18
 800d574:	463e362e 	.word	0x463e362e
 800d578:	044e      	.short	0x044e
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);

		break;
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d57a:	2201      	movs	r2, #1
 800d57c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d580:	4824      	ldr	r0, [pc, #144]	; (800d614 <ChangeLED+0xac>)
 800d582:	f001 fcff 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d586:	2201      	movs	r2, #1
 800d588:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d58c:	4821      	ldr	r0, [pc, #132]	; (800d614 <ChangeLED+0xac>)
 800d58e:	f001 fcf9 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800d592:	2201      	movs	r2, #1
 800d594:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d598:	481f      	ldr	r0, [pc, #124]	; (800d618 <ChangeLED+0xb0>)

		break;
	default: break;

	}
}
 800d59a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800d59e:	f001 bcf1 	b.w	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d5a2:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d5a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d5a8:	481a      	ldr	r0, [pc, #104]	; (800d614 <ChangeLED+0xac>)
 800d5aa:	f001 fceb 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d5b4:	4817      	ldr	r0, [pc, #92]	; (800d614 <ChangeLED+0xac>)
 800d5b6:	f001 fce5 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d5c0:	4815      	ldr	r0, [pc, #84]	; (800d618 <ChangeLED+0xb0>)
}
 800d5c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d5c6:	f001 bcdd 	b.w	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d5ca:	2201      	movs	r2, #1
 800d5cc:	e7ea      	b.n	800d5a4 <ChangeLED+0x3c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d5d4:	480f      	ldr	r0, [pc, #60]	; (800d614 <ChangeLED+0xac>)
 800d5d6:	f001 fcd5 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d5da:	2201      	movs	r2, #1
 800d5dc:	e7e8      	b.n	800d5b0 <ChangeLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d5de:	2201      	movs	r2, #1
 800d5e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d5e4:	480b      	ldr	r0, [pc, #44]	; (800d614 <ChangeLED+0xac>)
 800d5e6:	f001 fccd 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	e7e0      	b.n	800d5b0 <ChangeLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d5f4:	4807      	ldr	r0, [pc, #28]	; (800d614 <ChangeLED+0xac>)
 800d5f6:	f001 fcc5 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	e7c4      	b.n	800d588 <ChangeLED+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d5fe:	2201      	movs	r2, #1
 800d600:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d604:	4803      	ldr	r0, [pc, #12]	; (800d614 <ChangeLED+0xac>)
 800d606:	f001 fcbd 	bl	800ef84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d60a:	2200      	movs	r2, #0
 800d60c:	e7bc      	b.n	800d588 <ChangeLED+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d60e:	2200      	movs	r2, #0
 800d610:	e7b4      	b.n	800d57c <ChangeLED+0x14>
}
 800d612:	bd08      	pop	{r3, pc}
 800d614:	40020800 	.word	0x40020800
 800d618:	40020400 	.word	0x40020400

0800d61c <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800d61c:	b508      	push	{r3, lr}
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800d61e:	210c      	movs	r1, #12
 800d620:	4808      	ldr	r0, [pc, #32]	; (800d644 <Motor_PWM_Start+0x28>)
 800d622:	f002 fc4b 	bl	800febc <HAL_TIM_PWM_Start>
 800d626:	b948      	cbnz	r0, 800d63c <Motor_PWM_Start+0x20>
  {
	  Error_Handler();
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800d628:	2104      	movs	r1, #4
 800d62a:	4807      	ldr	r0, [pc, #28]	; (800d648 <Motor_PWM_Start+0x2c>)
 800d62c:	f002 fc46 	bl	800febc <HAL_TIM_PWM_Start>
 800d630:	b900      	cbnz	r0, 800d634 <Motor_PWM_Start+0x18>
  {
	  Error_Handler();
  }
#endif
}
 800d632:	bd08      	pop	{r3, pc}
 800d634:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 800d638:	f7ff b93e 	b.w	800c8b8 <Error_Handler>
	  Error_Handler();
 800d63c:	f7ff f93c 	bl	800c8b8 <Error_Handler>
 800d640:	e7f2      	b.n	800d628 <Motor_PWM_Start+0xc>
 800d642:	bf00      	nop
 800d644:	2000023c 	.word	0x2000023c
 800d648:	2000027c 	.word	0x2000027c

0800d64c <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800d64c:	b508      	push	{r3, lr}
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800d64e:	210c      	movs	r1, #12
 800d650:	4808      	ldr	r0, [pc, #32]	; (800d674 <Motor_PWM_Stop+0x28>)
 800d652:	f002 fc35 	bl	800fec0 <HAL_TIM_PWM_Stop>
 800d656:	b948      	cbnz	r0, 800d66c <Motor_PWM_Stop+0x20>
  {
	  Error_Handler();
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800d658:	2104      	movs	r1, #4
 800d65a:	4807      	ldr	r0, [pc, #28]	; (800d678 <Motor_PWM_Stop+0x2c>)
 800d65c:	f002 fc30 	bl	800fec0 <HAL_TIM_PWM_Stop>
 800d660:	b900      	cbnz	r0, 800d664 <Motor_PWM_Stop+0x18>
  {
	  Error_Handler();
  }
#endif
}
 800d662:	bd08      	pop	{r3, pc}
 800d664:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 800d668:	f7ff b926 	b.w	800c8b8 <Error_Handler>
	  Error_Handler();
 800d66c:	f7ff f924 	bl	800c8b8 <Error_Handler>
 800d670:	e7f2      	b.n	800d658 <Motor_PWM_Stop+0xc>
 800d672:	bf00      	nop
 800d674:	2000023c 	.word	0x2000023c
 800d678:	2000027c 	.word	0x2000027c
 800d67c:	00000000 	.word	0x00000000

0800d680 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800d680:	b570      	push	{r4, r5, r6, lr}
	if (left > 0 ){
 800d682:	1e05      	subs	r5, r0, #0
inline void Motor_Switch(int left, int right){
 800d684:	460c      	mov	r4, r1
	if (left > 0 ){
 800d686:	dc35      	bgt.n	800d6f4 <Motor_Switch+0x74>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1

	}
	else  if (left < 0){
 800d688:	d141      	bne.n	800d70e <Motor_Switch+0x8e>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
		left = -left;
	}
	if (right > 0){
 800d68a:	2c00      	cmp	r4, #0
 800d68c:	dc14      	bgt.n	800d6b8 <Motor_Switch+0x38>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0

	}

	else if (right < 0){
 800d68e:	d137      	bne.n	800d700 <Motor_Switch+0x80>
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
	  	right = -right;
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800d690:	4628      	mov	r0, r5
 800d692:	f7fa fe7f 	bl	8008394 <__aeabi_i2d>
 800d696:	a322      	add	r3, pc, #136	; (adr r3, 800d720 <Motor_Switch+0xa0>)
 800d698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69c:	f7fb f974 	bl	8008988 <__aeabi_dcmpgt>
 800d6a0:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800d6a4:	2800      	cmp	r0, #0
 800d6a6:	bf18      	it	ne
 800d6a8:	461d      	movne	r5, r3
	if(right > 4200*0.6) right = 4200*0.6;


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800d6aa:	4a1f      	ldr	r2, [pc, #124]	; (800d728 <Motor_Switch+0xa8>)
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800d6ac:	4b1f      	ldr	r3, [pc, #124]	; (800d72c <Motor_Switch+0xac>)
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800d6ae:	6812      	ldr	r2, [r2, #0]
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800d6b0:	681b      	ldr	r3, [r3, #0]
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800d6b2:	6394      	str	r4, [r2, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800d6b4:	641d      	str	r5, [r3, #64]	; 0x40
}
 800d6b6:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	2101      	movs	r1, #1
 800d6bc:	481c      	ldr	r0, [pc, #112]	; (800d730 <Motor_Switch+0xb0>)
 800d6be:	f001 fc61 	bl	800ef84 <HAL_GPIO_WritePin>
	if(left > 4200*0.6) left = 4200*0.6;
 800d6c2:	4628      	mov	r0, r5
 800d6c4:	f7fa fe66 	bl	8008394 <__aeabi_i2d>
 800d6c8:	a315      	add	r3, pc, #84	; (adr r3, 800d720 <Motor_Switch+0xa0>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	f7fb f95b 	bl	8008988 <__aeabi_dcmpgt>
 800d6d2:	f640 16d8 	movw	r6, #2520	; 0x9d8
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	bf18      	it	ne
 800d6da:	4635      	movne	r5, r6
	if(right > 4200*0.6) right = 4200*0.6;
 800d6dc:	4620      	mov	r0, r4
 800d6de:	f7fa fe59 	bl	8008394 <__aeabi_i2d>
 800d6e2:	a30f      	add	r3, pc, #60	; (adr r3, 800d720 <Motor_Switch+0xa0>)
 800d6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e8:	f7fb f94e 	bl	8008988 <__aeabi_dcmpgt>
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	bf18      	it	ne
 800d6f0:	4634      	movne	r4, r6
 800d6f2:	e7da      	b.n	800d6aa <Motor_Switch+0x2a>
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	2104      	movs	r1, #4
 800d6f8:	480d      	ldr	r0, [pc, #52]	; (800d730 <Motor_Switch+0xb0>)
 800d6fa:	f001 fc43 	bl	800ef84 <HAL_GPIO_WritePin>
 800d6fe:	e7c4      	b.n	800d68a <Motor_Switch+0xa>
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800d700:	2201      	movs	r2, #1
 800d702:	4611      	mov	r1, r2
 800d704:	480a      	ldr	r0, [pc, #40]	; (800d730 <Motor_Switch+0xb0>)
 800d706:	f001 fc3d 	bl	800ef84 <HAL_GPIO_WritePin>
	  	right = -right;
 800d70a:	4264      	negs	r4, r4
 800d70c:	e7d9      	b.n	800d6c2 <Motor_Switch+0x42>
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800d70e:	2200      	movs	r2, #0
 800d710:	2104      	movs	r1, #4
 800d712:	4807      	ldr	r0, [pc, #28]	; (800d730 <Motor_Switch+0xb0>)
 800d714:	f001 fc36 	bl	800ef84 <HAL_GPIO_WritePin>
		left = -left;
 800d718:	426d      	negs	r5, r5
 800d71a:	e7b6      	b.n	800d68a <Motor_Switch+0xa>
 800d71c:	f3af 8000 	nop.w
 800d720:	00000000 	.word	0x00000000
 800d724:	40a3b000 	.word	0x40a3b000
 800d728:	2000027c 	.word	0x2000027c
 800d72c:	2000023c 	.word	0x2000023c
 800d730:	40020000 	.word	0x40020000

0800d734 <InitPulse>:
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
	* timer_counter = initial_pulse;
 800d734:	6001      	str	r1, [r0, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800d736:	4770      	bx	lr

0800d738 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800d738:	b4f0      	push	{r4, r5, r6, r7}
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
	error = abs( last[receiver_num] - raw );
 800d73a:	4e1a      	ldr	r6, [pc, #104]	; (800d7a4 <GetWallDataAverage+0x6c>)
	last[receiver_num] = raw;
	integrate[receiver_num] += error;

	count[receiver_num]++;
 800d73c:	4c1a      	ldr	r4, [pc, #104]	; (800d7a8 <GetWallDataAverage+0x70>)
	error = abs( last[receiver_num] - raw );
 800d73e:	f856 3022 	ldr.w	r3, [r6, r2, lsl #2]
	integrate[receiver_num] += error;
 800d742:	4d1a      	ldr	r5, [pc, #104]	; (800d7ac <GetWallDataAverage+0x74>)
	last[receiver_num] = raw;
 800d744:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800d748:	1a5b      	subs	r3, r3, r1
	count[receiver_num]++;
 800d74a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
	integrate[receiver_num] += error;
 800d74e:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800d752:	2b00      	cmp	r3, #0
 800d754:	bfb8      	it	lt
 800d756:	425b      	neglt	r3, r3
	count[receiver_num]++;
 800d758:	3101      	adds	r1, #1
	integrate[receiver_num] += error;
 800d75a:	443b      	add	r3, r7
	if(count[receiver_num] == average_of_n_times)
 800d75c:	4281      	cmp	r1, r0
	integrate[receiver_num] += error;
 800d75e:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	count[receiver_num]++;
 800d762:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800d766:	d006      	beq.n	800d776 <GetWallDataAverage+0x3e>
 800d768:	4b11      	ldr	r3, [pc, #68]	; (800d7b0 <GetWallDataAverage+0x78>)
 800d76a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800d76e:	ed92 0a00 	vldr	s0, [r2]
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
		integrate[receiver_num] = 0;
		count[receiver_num] = 0;
	}
	return average[receiver_num];
}
 800d772:	bcf0      	pop	{r4, r5, r6, r7}
 800d774:	4770      	bx	lr
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800d776:	ee07 3a90 	vmov	s15, r3
 800d77a:	ee07 1a10 	vmov	s14, r1
 800d77e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d782:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d786:	4b0a      	ldr	r3, [pc, #40]	; (800d7b0 <GetWallDataAverage+0x78>)
 800d788:	ee87 0a87 	vdiv.f32	s0, s15, s14
		integrate[receiver_num] = 0;
 800d78c:	2100      	movs	r1, #0
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800d78e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
		integrate[receiver_num] = 0;
 800d792:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
		count[receiver_num] = 0;
 800d796:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}
 800d79a:	bcf0      	pop	{r4, r5, r6, r7}
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800d79c:	ed83 0a00 	vstr	s0, [r3]
}
 800d7a0:	4770      	bx	lr
 800d7a2:	bf00      	nop
 800d7a4:	20000308 	.word	0x20000308
 800d7a8:	200002e8 	.word	0x200002e8
 800d7ac:	200002f8 	.word	0x200002f8
 800d7b0:	200002d8 	.word	0x200002d8

0800d7b4 <ADCToBatteryVoltage>:
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
	float battery_voltage = 0;
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800d7b4:	ee07 0a90 	vmov	s15, r0
 800d7b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d7bc:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d7c0:	ee20 0a20 	vmul.f32	s0, s0, s1
	return battery_voltage;
}
 800d7c4:	ee80 0a01 	vdiv.f32	s0, s0, s2
 800d7c8:	4770      	bx	lr
 800d7ca:	bf00      	nop

0800d7cc <IntegerPower>:
//-------------------------//

int IntegerPower(int integer, int exponential)
{
	int pattern_num = 1;
	for(int i=0; i < exponential ; i++)
 800d7cc:	2900      	cmp	r1, #0
 800d7ce:	dd08      	ble.n	800d7e2 <IntegerPower+0x16>
 800d7d0:	2300      	movs	r3, #0
	int pattern_num = 1;
 800d7d2:	2201      	movs	r2, #1
	for(int i=0; i < exponential ; i++)
 800d7d4:	3301      	adds	r3, #1
 800d7d6:	4299      	cmp	r1, r3
	{
		pattern_num *= integer;
 800d7d8:	fb00 f202 	mul.w	r2, r0, r2
	for(int i=0; i < exponential ; i++)
 800d7dc:	d1fa      	bne.n	800d7d4 <IntegerPower+0x8>
	}
	return pattern_num;
}
 800d7de:	4610      	mov	r0, r2
 800d7e0:	4770      	bx	lr
	int pattern_num = 1;
 800d7e2:	2201      	movs	r2, #1
}
 800d7e4:	4610      	mov	r0, r2
 800d7e6:	4770      	bx	lr

0800d7e8 <GetBatteryLevel>:

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
	float current_percentage = current_voltage / battery_max;
	float lowest_percentage =  battery_min / battery_max;
 800d7e8:	eec0 0a81 	vdiv.f32	s1, s1, s2

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;

	int pattern = 0;
	for(int i=0; i < level_num; i++)
 800d7ec:	2800      	cmp	r0, #0
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800d7ee:	ee07 0a10 	vmov	s14, r0
 800d7f2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d7f6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d7fa:	eef8 6ac7 	vcvt.f32.s32	s13, s14
	float current_percentage = current_voltage / battery_max;
 800d7fe:	ee80 0a01 	vdiv.f32	s0, s0, s2
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800d802:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	for(int i=0; i < level_num; i++)
 800d806:	dd14      	ble.n	800d832 <GetBatteryLevel+0x4a>
 800d808:	2300      	movs	r3, #0
	int pattern = 0;
 800d80a:	461a      	mov	r2, r3
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800d80c:	ee07 3a90 	vmov	s15, r3
 800d810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d814:	eef0 6a60 	vmov.f32	s13, s1
 800d818:	eee7 6a87 	vfma.f32	s13, s15, s14
 800d81c:	eef4 6a40 	vcmp.f32	s13, s0
 800d820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d824:	bf98      	it	ls
 800d826:	461a      	movls	r2, r3
	for(int i=0; i < level_num; i++)
 800d828:	3301      	adds	r3, #1
 800d82a:	4298      	cmp	r0, r3
 800d82c:	d1ee      	bne.n	800d80c <GetBatteryLevel+0x24>
		{
			pattern = i;
		}
	}
	return pattern;
}
 800d82e:	4610      	mov	r0, r2
 800d830:	4770      	bx	lr
	int pattern = 0;
 800d832:	2200      	movs	r2, #0
}
 800d834:	4610      	mov	r0, r2
 800d836:	4770      	bx	lr

0800d838 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800d838:	b510      	push	{r4, lr}
	  setbuf(stdout,NULL);
 800d83a:	4c06      	ldr	r4, [pc, #24]	; (800d854 <Buffering+0x1c>)
 800d83c:	6823      	ldr	r3, [r4, #0]
 800d83e:	2100      	movs	r1, #0
 800d840:	6898      	ldr	r0, [r3, #8]
 800d842:	f005 f8a9 	bl	8012998 <setbuf>
	  setbuf(stdin,NULL);
 800d846:	6823      	ldr	r3, [r4, #0]
 800d848:	2100      	movs	r1, #0
 800d84a:	6858      	ldr	r0, [r3, #4]
}
 800d84c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  setbuf(stdin,NULL);
 800d850:	f005 b8a2 	b.w	8012998 <setbuf>
 800d854:	2000002c 	.word	0x2000002c

0800d858 <Copy_Gain>:
void Copy_Gain()
{
 800d858:	b570      	push	{r4, r5, r6, lr}
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
	float data[16]={0};
	data[0] = Pid[L_VELO_PID].KP;
 800d85a:	4b1c      	ldr	r3, [pc, #112]	; (800d8cc <Copy_Gain+0x74>)
	uint32_t address = start_adress_sector9;
 800d85c:	4c1c      	ldr	r4, [pc, #112]	; (800d8d0 <Copy_Gain+0x78>)
	data[1] = Pid[L_VELO_PID].KI;
 800d85e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
	data[2] = Pid[L_VELO_PID].KD;
 800d862:	f8d3 50b8 	ldr.w	r5, [r3, #184]	; 0xb8

	data[3] = Pid[A_VELO_PID].KP;
 800d866:	6818      	ldr	r0, [r3, #0]
	data[4] = Pid[A_VELO_PID].KI;
 800d868:	6859      	ldr	r1, [r3, #4]
	data[0] = Pid[L_VELO_PID].KP;
 800d86a:	ed93 0a2c 	vldr	s0, [r3, #176]	; 0xb0
	data[6] = Pid[L_WALL_PID].KP;
	data[7] = Pid[L_WALL_PID].KI;
	data[8] = Pid[L_WALL_PID].KD;

	data[9] = Pid[R_WALL_PID].KP;
	data[10] = Pid[R_WALL_PID].KI;
 800d86e:	f8d3 6088 	ldr.w	r6, [r3, #136]	; 0x88
	uint32_t address = start_adress_sector9;
 800d872:	6824      	ldr	r4, [r4, #0]
{
 800d874:	b090      	sub	sp, #64	; 0x40
	data[0] = Pid[L_VELO_PID].KP;
 800d876:	ed8d 0a00 	vstr	s0, [sp]
	data[1] = Pid[L_VELO_PID].KI;
 800d87a:	9201      	str	r2, [sp, #4]
	data[5] = Pid[A_VELO_PID].KD;
 800d87c:	689a      	ldr	r2, [r3, #8]
	data[2] = Pid[L_VELO_PID].KD;
 800d87e:	9502      	str	r5, [sp, #8]
	data[3] = Pid[A_VELO_PID].KP;
 800d880:	9003      	str	r0, [sp, #12]
	data[6] = Pid[L_WALL_PID].KP;
 800d882:	6d9d      	ldr	r5, [r3, #88]	; 0x58
	data[7] = Pid[L_WALL_PID].KI;
 800d884:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
	data[4] = Pid[A_VELO_PID].KI;
 800d886:	9104      	str	r1, [sp, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800d888:	9205      	str	r2, [sp, #20]
	data[8] = Pid[L_WALL_PID].KD;
 800d88a:	6e19      	ldr	r1, [r3, #96]	; 0x60
	data[9] = Pid[R_WALL_PID].KP;
 800d88c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
	data[6] = Pid[L_WALL_PID].KP;
 800d890:	9506      	str	r5, [sp, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800d892:	9007      	str	r0, [sp, #28]
	data[11] = Pid[R_WALL_PID].KD;
 800d894:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c

	data[12] = Pid[D_WALL_PID].KP;
 800d898:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
	data[8] = Pid[L_WALL_PID].KD;
 800d89a:	9108      	str	r1, [sp, #32]
	data[9] = Pid[R_WALL_PID].KP;
 800d89c:	9209      	str	r2, [sp, #36]	; 0x24
	data[13] = Pid[D_WALL_PID].KI;
 800d89e:	6b19      	ldr	r1, [r3, #48]	; 0x30
	data[14] = Pid[D_WALL_PID].KD;
 800d8a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	data[10] = Pid[R_WALL_PID].KI;
 800d8a2:	960a      	str	r6, [sp, #40]	; 0x28
	float data[16]={0};
 800d8a4:	2300      	movs	r3, #0
	data[11] = Pid[R_WALL_PID].KD;
 800d8a6:	950b      	str	r5, [sp, #44]	; 0x2c
	data[12] = Pid[D_WALL_PID].KP;
 800d8a8:	900c      	str	r0, [sp, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800d8aa:	910d      	str	r1, [sp, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800d8ac:	920e      	str	r2, [sp, #56]	; 0x38
 800d8ae:	ad01      	add	r5, sp, #4
	float data[16]={0};
 800d8b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d8b2:	ae0f      	add	r6, sp, #60	; 0x3c
 800d8b4:	e001      	b.n	800d8ba <Copy_Gain+0x62>
 800d8b6:	ecb5 0a01 	vldmia	r5!, {s0}
	for(int i=0; i < 15; i++)
	{

		FLASH_Write_Word_F( address, data[i]);
 800d8ba:	4620      	mov	r0, r4
 800d8bc:	f7ff fcdc 	bl	800d278 <FLASH_Write_Word_F>
	for(int i=0; i < 15; i++)
 800d8c0:	42b5      	cmp	r5, r6
		address += 0x04;
 800d8c2:	f104 0404 	add.w	r4, r4, #4
	for(int i=0; i < 15; i++)
 800d8c6:	d1f6      	bne.n	800d8b6 <Copy_Gain+0x5e>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800d8c8:	b010      	add	sp, #64	; 0x40
 800d8ca:	bd70      	pop	{r4, r5, r6, pc}
 800d8cc:	20000318 	.word	0x20000318
 800d8d0:	08015f90 	.word	0x08015f90

0800d8d4 <Load_Gain>:
void Load_Gain()
{
 800d8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8d8:	ed2d 8b02 	vpush	{d8}
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800d8dc:	4b61      	ldr	r3, [pc, #388]	; (800da64 <Load_Gain+0x190>)
	uint8_t j=0;
	for(int i=0; i < 15; i++)
	{
		FLASH_Read_Word_F( address, &data[i]);
		address += 0x04;
		printf("%d, %f\r\n",i,data[i]);
 800d8de:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 800da80 <Load_Gain+0x1ac>
	uint32_t address = start_adress_sector9;//
 800d8e2:	681f      	ldr	r7, [r3, #0]
		judge = isnanf(data[i]); //nan0
		printf("judge : %d\r\n", judge);
 800d8e4:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800da84 <Load_Gain+0x1b0>
{
 800d8e8:	b090      	sub	sp, #64	; 0x40
	float data[16]={0};//1
 800d8ea:	4668      	mov	r0, sp
 800d8ec:	2240      	movs	r2, #64	; 0x40
 800d8ee:	2100      	movs	r1, #0
 800d8f0:	f003 fbd3 	bl	801109a <memset>
 800d8f4:	466c      	mov	r4, sp
	for(int i=0; i < 15; i++)
 800d8f6:	2500      	movs	r5, #0
 800d8f8:	1b3f      	subs	r7, r7, r4
	uint8_t j=0;
 800d8fa:	46aa      	mov	sl, r5
		FLASH_Read_Word_F( address, &data[i]);
 800d8fc:	4621      	mov	r1, r4
 800d8fe:	1938      	adds	r0, r7, r4
 800d900:	f7ff fce0 	bl	800d2c4 <FLASH_Read_Word_F>
		printf("%d, %f\r\n",i,data[i]);
 800d904:	6820      	ldr	r0, [r4, #0]
 800d906:	f7fa fd57 	bl	80083b8 <__aeabi_f2d>
 800d90a:	4602      	mov	r2, r0
 800d90c:	460b      	mov	r3, r1
 800d90e:	4648      	mov	r0, r9
 800d910:	4629      	mov	r1, r5
 800d912:	f004 fec1 	bl	8012698 <iprintf>
		judge = isnanf(data[i]); //nan0
 800d916:	ecb4 8a01 	vldmia	r4!, {s16}
 800d91a:	eeb4 8a48 	vcmp.f32	s16, s16
 800d91e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		printf("judge : %d\r\n", judge);
 800d922:	bf6c      	ite	vs
 800d924:	2101      	movvs	r1, #1
 800d926:	2100      	movvc	r1, #0
 800d928:	4640      	mov	r0, r8
 800d92a:	f004 feb5 	bl	8012698 <iprintf>
		if(judge == 1) //isnanf
 800d92e:	eeb4 8a48 	vcmp.f32	s16, s16
 800d932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		{
			j++;
 800d936:	bf68      	it	vs
 800d938:	f10a 0a01 	addvs.w	sl, sl, #1
	for(int i=0; i < 15; i++)
 800d93c:	f105 0501 	add.w	r5, r5, #1
			j++;
 800d940:	bf68      	it	vs
 800d942:	fa5f fa8a 	uxtbvs.w	sl, sl
	for(int i=0; i < 15; i++)
 800d946:	2d0f      	cmp	r5, #15
 800d948:	d1d8      	bne.n	800d8fc <Load_Gain+0x28>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800d94a:	4651      	mov	r1, sl
 800d94c:	4846      	ldr	r0, [pc, #280]	; (800da68 <Load_Gain+0x194>)
 800d94e:	f004 fea3 	bl	8012698 <iprintf>
		if(j == 15)//nan0
 800d952:	f1ba 0f0f 	cmp.w	sl, #15
 800d956:	d03a      	beq.n	800d9ce <Load_Gain+0xfa>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800d958:	ed9d 1a02 	vldr	s2, [sp, #8]
 800d95c:	eddd 0a01 	vldr	s1, [sp, #4]
 800d960:	ed9d 0a00 	vldr	s0, [sp]
 800d964:	2004      	movs	r0, #4
 800d966:	f000 fa1b 	bl	800dda0 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800d96a:	ed9d 1a02 	vldr	s2, [sp, #8]
 800d96e:	eddd 0a01 	vldr	s1, [sp, #4]
 800d972:	ed9d 0a00 	vldr	s0, [sp]
 800d976:	2005      	movs	r0, #5
 800d978:	f000 fa12 	bl	800dda0 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800d97c:	ed9d 1a05 	vldr	s2, [sp, #20]
 800d980:	eddd 0a04 	vldr	s1, [sp, #16]
 800d984:	ed9d 0a03 	vldr	s0, [sp, #12]
 800d988:	2000      	movs	r0, #0
 800d98a:	f000 fa09 	bl	800dda0 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800d98e:	ed9d 1a08 	vldr	s2, [sp, #32]
 800d992:	eddd 0a07 	vldr	s1, [sp, #28]
 800d996:	ed9d 0a06 	vldr	s0, [sp, #24]
 800d99a:	2002      	movs	r0, #2
 800d99c:	f000 fa00 	bl	800dda0 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800d9a0:	ed9d 1a0b 	vldr	s2, [sp, #44]	; 0x2c
 800d9a4:	eddd 0a0a 	vldr	s1, [sp, #40]	; 0x28
 800d9a8:	ed9d 0a09 	vldr	s0, [sp, #36]	; 0x24
 800d9ac:	2003      	movs	r0, #3
 800d9ae:	f000 f9f7 	bl	800dda0 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800d9b2:	ed9d 1a0e 	vldr	s2, [sp, #56]	; 0x38
 800d9b6:	eddd 0a0d 	vldr	s1, [sp, #52]	; 0x34
 800d9ba:	ed9d 0a0c 	vldr	s0, [sp, #48]	; 0x30
 800d9be:	2001      	movs	r0, #1
 800d9c0:	f000 f9ee 	bl	800dda0 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800d9c4:	b010      	add	sp, #64	; 0x40
 800d9c6:	ecbd 8b02 	vpop	{d8}
 800d9ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("\r\n");
 800d9ce:	4827      	ldr	r0, [pc, #156]	; (800da6c <Load_Gain+0x198>)
 800d9d0:	f004 feea 	bl	80127a8 <puts>
		  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);//1200,0);//2430,0);//7.3,1215,0);//40kHz//14.6, 2430,0);//(20khz????);//1200,0.0);//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800d9d4:	ed9f 1a26 	vldr	s2, [pc, #152]	; 800da70 <Load_Gain+0x19c>
 800d9d8:	eddf 0a26 	vldr	s1, [pc, #152]	; 800da74 <Load_Gain+0x1a0>
 800d9dc:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800da78 <Load_Gain+0x1a4>
 800d9e0:	2004      	movs	r0, #4
 800d9e2:	f000 f9dd 	bl	800dda0 <PIDSetGain>
		  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);// 1200,0);//2430,0);//7.3,1215,0);//14.6, 2430,0);//1200,0.0);//, 2430,0);//17.5//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800d9e6:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800da70 <Load_Gain+0x19c>
 800d9ea:	eddf 0a22 	vldr	s1, [pc, #136]	; 800da74 <Load_Gain+0x1a0>
 800d9ee:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800da78 <Load_Gain+0x1a4>
 800d9f2:	2005      	movs	r0, #5
 800d9f4:	f000 f9d4 	bl	800dda0 <PIDSetGain>
		  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800d9f8:	ed9f 1a20 	vldr	s2, [pc, #128]	; 800da7c <Load_Gain+0x1a8>
 800d9fc:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800da00:	eef0 0a41 	vmov.f32	s1, s2
 800da04:	2000      	movs	r0, #0
 800da06:	f000 f9cb 	bl	800dda0 <PIDSetGain>
		  PIDSetGain(F_WALL_PID, 14.6,0,0);
 800da0a:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 800da7c <Load_Gain+0x1a8>
 800da0e:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800da78 <Load_Gain+0x1a4>
 800da12:	eef0 0a41 	vmov.f32	s1, s2
 800da16:	2008      	movs	r0, #8
 800da18:	f000 f9c2 	bl	800dda0 <PIDSetGain>
		  PIDSetGain(D_WALL_PID, 6, 4, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800da1c:	ed9f 1a17 	vldr	s2, [pc, #92]	; 800da7c <Load_Gain+0x1a8>
 800da20:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800da24:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800da28:	2001      	movs	r0, #1
 800da2a:	f000 f9b9 	bl	800dda0 <PIDSetGain>
		  PIDSetGain(L_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800da2e:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800da7c <Load_Gain+0x1a8>
 800da32:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800da36:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800da3a:	2002      	movs	r0, #2
 800da3c:	f000 f9b0 	bl	800dda0 <PIDSetGain>
		  PIDSetGain(R_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800da40:	ed9f 1a0e 	vldr	s2, [pc, #56]	; 800da7c <Load_Gain+0x1a8>
 800da44:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800da48:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800da4c:	2003      	movs	r0, #3
 800da4e:	f000 f9a7 	bl	800dda0 <PIDSetGain>
			Flash_clear_sector9();
 800da52:	f7ff fc5f 	bl	800d314 <Flash_clear_sector9>
			Copy_Gain();
 800da56:	f7ff feff 	bl	800d858 <Copy_Gain>
}
 800da5a:	b010      	add	sp, #64	; 0x40
 800da5c:	ecbd 8b02 	vpop	{d8}
 800da60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da64:	08015f90 	.word	0x08015f90
 800da68:	080160dc 	.word	0x080160dc
 800da6c:	080160e4 	.word	0x080160e4
 800da70:	3a83126f 	.word	0x3a83126f
 800da74:	452f0000 	.word	0x452f0000
 800da78:	4169999a 	.word	0x4169999a
 800da7c:	00000000 	.word	0x00000000
 800da80:	080160c8 	.word	0x080160c8
 800da84:	080160d4 	.word	0x080160d4

0800da88 <Change_Gain>:
void Change_Gain()
{
 800da88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800da8c:	48a4      	ldr	r0, [pc, #656]	; (800dd20 <Change_Gain+0x298>)
 800da8e:	4ca5      	ldr	r4, [pc, #660]	; (800dd24 <Change_Gain+0x29c>)
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800da90:	f8df 8304 	ldr.w	r8, [pc, #772]	; 800dd98 <Change_Gain+0x310>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800da94:	4da4      	ldr	r5, [pc, #656]	; (800dd28 <Change_Gain+0x2a0>)
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800da96:	f8df 9304 	ldr.w	r9, [pc, #772]	; 800dd9c <Change_Gain+0x314>
{
 800da9a:	b087      	sub	sp, #28
	HAL_TIM_Base_Stop_IT(&htim1);
 800da9c:	f002 f92c 	bl	800fcf8 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800daa0:	48a2      	ldr	r0, [pc, #648]	; (800dd2c <Change_Gain+0x2a4>)
 800daa2:	f002 f929 	bl	800fcf8 <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800daa6:	f7ff fdd1 	bl	800d64c <Motor_PWM_Stop>
	EmitterOFF();
 800daaa:	f7ff fd4f 	bl	800d54c <EmitterOFF>
	HAL_Delay(200);
 800daae:	20c8      	movs	r0, #200	; 0xc8
 800dab0:	f000 fb3a 	bl	800e128 <HAL_Delay>
	char change_mode='0';
 800dab4:	2330      	movs	r3, #48	; 0x30
 800dab6:	f88d 3015 	strb.w	r3, [sp, #21]
	char pid = '0';
 800daba:	f88d 3016 	strb.w	r3, [sp, #22]
		printf("PID\r\n");
 800dabe:	4640      	mov	r0, r8
 800dac0:	f004 fe72 	bl	80127a8 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800dac4:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800dac8:	f7fa fc76 	bl	80083b8 <__aeabi_f2d>
 800dacc:	4606      	mov	r6, r0
 800dace:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800dad2:	460f      	mov	r7, r1
 800dad4:	f7fa fc70 	bl	80083b8 <__aeabi_f2d>
 800dad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dadc:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 800dae0:	f7fa fc6a 	bl	80083b8 <__aeabi_f2d>
 800dae4:	4632      	mov	r2, r6
 800dae6:	463b      	mov	r3, r7
 800dae8:	e9cd 0100 	strd	r0, r1, [sp]
 800daec:	4628      	mov	r0, r5
 800daee:	f004 fdd3 	bl	8012698 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800daf2:	6820      	ldr	r0, [r4, #0]
 800daf4:	f7fa fc60 	bl	80083b8 <__aeabi_f2d>
 800daf8:	4606      	mov	r6, r0
 800dafa:	68a0      	ldr	r0, [r4, #8]
 800dafc:	460f      	mov	r7, r1
 800dafe:	f7fa fc5b 	bl	80083b8 <__aeabi_f2d>
 800db02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db06:	6860      	ldr	r0, [r4, #4]
 800db08:	f7fa fc56 	bl	80083b8 <__aeabi_f2d>
 800db0c:	4632      	mov	r2, r6
 800db0e:	463b      	mov	r3, r7
 800db10:	e9cd 0100 	strd	r0, r1, [sp]
 800db14:	4648      	mov	r0, r9
 800db16:	f004 fdbf 	bl	8012698 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800db1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db1c:	f7fa fc4c 	bl	80083b8 <__aeabi_f2d>
 800db20:	4606      	mov	r6, r0
 800db22:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800db24:	460f      	mov	r7, r1
 800db26:	f7fa fc47 	bl	80083b8 <__aeabi_f2d>
 800db2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db2e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800db30:	f7fa fc42 	bl	80083b8 <__aeabi_f2d>
 800db34:	4632      	mov	r2, r6
 800db36:	463b      	mov	r3, r7
 800db38:	e9cd 0100 	strd	r0, r1, [sp]
 800db3c:	487c      	ldr	r0, [pc, #496]	; (800dd30 <Change_Gain+0x2a8>)
 800db3e:	f004 fdab 	bl	8012698 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800db42:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800db46:	f7fa fc37 	bl	80083b8 <__aeabi_f2d>
 800db4a:	4606      	mov	r6, r0
 800db4c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800db50:	460f      	mov	r7, r1
 800db52:	f7fa fc31 	bl	80083b8 <__aeabi_f2d>
 800db56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db5a:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800db5e:	f7fa fc2b 	bl	80083b8 <__aeabi_f2d>
 800db62:	4632      	mov	r2, r6
 800db64:	463b      	mov	r3, r7
 800db66:	e9cd 0100 	strd	r0, r1, [sp]
 800db6a:	4872      	ldr	r0, [pc, #456]	; (800dd34 <Change_Gain+0x2ac>)
 800db6c:	f004 fd94 	bl	8012698 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800db70:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800db72:	f7fa fc21 	bl	80083b8 <__aeabi_f2d>
 800db76:	4606      	mov	r6, r0
 800db78:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800db7a:	460f      	mov	r7, r1
 800db7c:	f7fa fc1c 	bl	80083b8 <__aeabi_f2d>
 800db80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db84:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800db86:	f7fa fc17 	bl	80083b8 <__aeabi_f2d>
 800db8a:	463b      	mov	r3, r7
 800db8c:	e9cd 0100 	strd	r0, r1, [sp]
 800db90:	4632      	mov	r2, r6
 800db92:	4869      	ldr	r0, [pc, #420]	; (800dd38 <Change_Gain+0x2b0>)
 800db94:	f004 fd80 	bl	8012698 <iprintf>

		Buffering();
 800db98:	f7ff fe4e 	bl	800d838 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800db9c:	4867      	ldr	r0, [pc, #412]	; (800dd3c <Change_Gain+0x2b4>)
 800db9e:	f004 fd7b 	bl	8012698 <iprintf>
 800dba2:	f10d 0115 	add.w	r1, sp, #21
 800dba6:	4866      	ldr	r0, [pc, #408]	; (800dd40 <Change_Gain+0x2b8>)
 800dba8:	f004 feac 	bl	8012904 <iscanf>
		if(change_mode == '0')
 800dbac:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800dbb0:	2b30      	cmp	r3, #48	; 0x30
 800dbb2:	d066      	beq.n	800dc82 <Change_Gain+0x1fa>
			break;
		}
		else
		{

			Buffering();
 800dbb4:	f7ff fe40 	bl	800d838 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800dbb8:	4862      	ldr	r0, [pc, #392]	; (800dd44 <Change_Gain+0x2bc>)
 800dbba:	f004 fd6d 	bl	8012698 <iprintf>
 800dbbe:	f10d 0116 	add.w	r1, sp, #22
 800dbc2:	485f      	ldr	r0, [pc, #380]	; (800dd40 <Change_Gain+0x2b8>)
 800dbc4:	f004 fe9e 	bl	8012904 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800dbc8:	f89d 2016 	ldrb.w	r2, [sp, #22]
 800dbcc:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800dbd0:	485d      	ldr	r0, [pc, #372]	; (800dd48 <Change_Gain+0x2c0>)
 800dbd2:	f004 fd61 	bl	8012698 <iprintf>

			Buffering();
 800dbd6:	f7ff fe2f 	bl	800d838 <Buffering>
			printf("\r\n : ");
 800dbda:	485c      	ldr	r0, [pc, #368]	; (800dd4c <Change_Gain+0x2c4>)
 800dbdc:	f004 fd5c 	bl	8012698 <iprintf>

			switch(change_mode)
 800dbe0:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800dbe4:	3b31      	subs	r3, #49	; 0x31
 800dbe6:	2b04      	cmp	r3, #4
 800dbe8:	d85e      	bhi.n	800dca8 <Change_Gain+0x220>
 800dbea:	e8df f003 	tbb	[pc, r3]
 800dbee:	303d      	.short	0x303d
 800dbf0:	1623      	.short	0x1623
 800dbf2:	03          	.byte	0x03
 800dbf3:	00          	.byte	0x00
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
			case '5'://
				if(pid == 'p')
 800dbf4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dbf8:	2b70      	cmp	r3, #112	; 0x70
 800dbfa:	d068      	beq.n	800dcce <Change_Gain+0x246>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
				}
				else if(pid == 'i')
 800dbfc:	2b69      	cmp	r3, #105	; 0x69
 800dbfe:	d07f      	beq.n	800dd00 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[D_WALL_PID].KI);
				}
				else if(pid == 'd')
 800dc00:	2b64      	cmp	r3, #100	; 0x64
 800dc02:	d055      	beq.n	800dcb0 <Change_Gain+0x228>
				break;
			default :
				printf("\r\n");
				break;
			}
			Buffering();
 800dc04:	f7ff fe18 	bl	800d838 <Buffering>
			scanf("%c",&nl);
 800dc08:	f10d 0117 	add.w	r1, sp, #23
 800dc0c:	484c      	ldr	r0, [pc, #304]	; (800dd40 <Change_Gain+0x2b8>)
 800dc0e:	f004 fe79 	bl	8012904 <iscanf>
			printf("\r\n");
 800dc12:	484f      	ldr	r0, [pc, #316]	; (800dd50 <Change_Gain+0x2c8>)
 800dc14:	f004 fdc8 	bl	80127a8 <puts>
		printf("PID\r\n");
 800dc18:	e751      	b.n	800dabe <Change_Gain+0x36>
				if(pid == 'p')
 800dc1a:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dc1e:	2b70      	cmp	r3, #112	; 0x70
 800dc20:	d05a      	beq.n	800dcd8 <Change_Gain+0x250>
				else if(pid == 'i')
 800dc22:	2b69      	cmp	r3, #105	; 0x69
 800dc24:	d071      	beq.n	800dd0a <Change_Gain+0x282>
				else if(pid == 'd')
 800dc26:	2b64      	cmp	r3, #100	; 0x64
 800dc28:	d1ec      	bne.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800dc2a:	494a      	ldr	r1, [pc, #296]	; (800dd54 <Change_Gain+0x2cc>)
 800dc2c:	484a      	ldr	r0, [pc, #296]	; (800dd58 <Change_Gain+0x2d0>)
 800dc2e:	f004 fe69 	bl	8012904 <iscanf>
 800dc32:	e7e7      	b.n	800dc04 <Change_Gain+0x17c>
				if(pid == 'p')
 800dc34:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dc38:	2b70      	cmp	r3, #112	; 0x70
 800dc3a:	d052      	beq.n	800dce2 <Change_Gain+0x25a>
				else if(pid == 'i')
 800dc3c:	2b69      	cmp	r3, #105	; 0x69
 800dc3e:	d069      	beq.n	800dd14 <Change_Gain+0x28c>
				else if(pid == 'd')
 800dc40:	2b64      	cmp	r3, #100	; 0x64
 800dc42:	d1df      	bne.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800dc44:	4945      	ldr	r1, [pc, #276]	; (800dd5c <Change_Gain+0x2d4>)
 800dc46:	4844      	ldr	r0, [pc, #272]	; (800dd58 <Change_Gain+0x2d0>)
 800dc48:	f004 fe5c 	bl	8012904 <iscanf>
 800dc4c:	e7da      	b.n	800dc04 <Change_Gain+0x17c>
				if(pid == 'p')
 800dc4e:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dc52:	2b70      	cmp	r3, #112	; 0x70
 800dc54:	d036      	beq.n	800dcc4 <Change_Gain+0x23c>
				else if(pid == 'i')
 800dc56:	2b69      	cmp	r3, #105	; 0x69
 800dc58:	d04d      	beq.n	800dcf6 <Change_Gain+0x26e>
				else if(pid == 'd')
 800dc5a:	2b64      	cmp	r3, #100	; 0x64
 800dc5c:	d1d2      	bne.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800dc5e:	4940      	ldr	r1, [pc, #256]	; (800dd60 <Change_Gain+0x2d8>)
 800dc60:	483d      	ldr	r0, [pc, #244]	; (800dd58 <Change_Gain+0x2d0>)
 800dc62:	f004 fe4f 	bl	8012904 <iscanf>
 800dc66:	e7cd      	b.n	800dc04 <Change_Gain+0x17c>
				if(pid == 'p')
 800dc68:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dc6c:	2b70      	cmp	r3, #112	; 0x70
 800dc6e:	d024      	beq.n	800dcba <Change_Gain+0x232>
				else if(pid == 'i')
 800dc70:	2b69      	cmp	r3, #105	; 0x69
 800dc72:	d03b      	beq.n	800dcec <Change_Gain+0x264>
				else if(pid == 'd')
 800dc74:	2b64      	cmp	r3, #100	; 0x64
 800dc76:	d1c5      	bne.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800dc78:	493a      	ldr	r1, [pc, #232]	; (800dd64 <Change_Gain+0x2dc>)
 800dc7a:	4837      	ldr	r0, [pc, #220]	; (800dd58 <Change_Gain+0x2d0>)
 800dc7c:	f004 fe42 	bl	8012904 <iscanf>
 800dc80:	e7c0      	b.n	800dc04 <Change_Gain+0x17c>
		}

	}
	printf("\r\n\r\n");
 800dc82:	4839      	ldr	r0, [pc, #228]	; (800dd68 <Change_Gain+0x2e0>)
 800dc84:	f004 fd90 	bl	80127a8 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800dc88:	f7ff fb44 	bl	800d314 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800dc8c:	f7ff fde4 	bl	800d858 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800dc90:	2007      	movs	r0, #7
 800dc92:	f7ff fc69 	bl	800d568 <ChangeLED>
	HAL_Delay(200);
 800dc96:	20c8      	movs	r0, #200	; 0xc8
 800dc98:	f000 fa46 	bl	800e128 <HAL_Delay>
	ChangeLED(0);
 800dc9c:	2000      	movs	r0, #0
 800dc9e:	f7ff fc63 	bl	800d568 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800dca2:	b007      	add	sp, #28
 800dca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				printf("\r\n");
 800dca8:	4830      	ldr	r0, [pc, #192]	; (800dd6c <Change_Gain+0x2e4>)
 800dcaa:	f004 fd7d 	bl	80127a8 <puts>
				break;
 800dcae:	e7a9      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800dcb0:	492f      	ldr	r1, [pc, #188]	; (800dd70 <Change_Gain+0x2e8>)
 800dcb2:	4829      	ldr	r0, [pc, #164]	; (800dd58 <Change_Gain+0x2d0>)
 800dcb4:	f004 fe26 	bl	8012904 <iscanf>
 800dcb8:	e7a4      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KP);
 800dcba:	492e      	ldr	r1, [pc, #184]	; (800dd74 <Change_Gain+0x2ec>)
 800dcbc:	4826      	ldr	r0, [pc, #152]	; (800dd58 <Change_Gain+0x2d0>)
 800dcbe:	f004 fe21 	bl	8012904 <iscanf>
 800dcc2:	e79f      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KP);
 800dcc4:	4917      	ldr	r1, [pc, #92]	; (800dd24 <Change_Gain+0x29c>)
 800dcc6:	4824      	ldr	r0, [pc, #144]	; (800dd58 <Change_Gain+0x2d0>)
 800dcc8:	f004 fe1c 	bl	8012904 <iscanf>
 800dccc:	e79a      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KP);
 800dcce:	492a      	ldr	r1, [pc, #168]	; (800dd78 <Change_Gain+0x2f0>)
 800dcd0:	4821      	ldr	r0, [pc, #132]	; (800dd58 <Change_Gain+0x2d0>)
 800dcd2:	f004 fe17 	bl	8012904 <iscanf>
 800dcd6:	e795      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KP);
 800dcd8:	4928      	ldr	r1, [pc, #160]	; (800dd7c <Change_Gain+0x2f4>)
 800dcda:	481f      	ldr	r0, [pc, #124]	; (800dd58 <Change_Gain+0x2d0>)
 800dcdc:	f004 fe12 	bl	8012904 <iscanf>
 800dce0:	e790      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KP);
 800dce2:	4927      	ldr	r1, [pc, #156]	; (800dd80 <Change_Gain+0x2f8>)
 800dce4:	481c      	ldr	r0, [pc, #112]	; (800dd58 <Change_Gain+0x2d0>)
 800dce6:	f004 fe0d 	bl	8012904 <iscanf>
 800dcea:	e78b      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800dcec:	4925      	ldr	r1, [pc, #148]	; (800dd84 <Change_Gain+0x2fc>)
 800dcee:	481a      	ldr	r0, [pc, #104]	; (800dd58 <Change_Gain+0x2d0>)
 800dcf0:	f004 fe08 	bl	8012904 <iscanf>
 800dcf4:	e786      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800dcf6:	4924      	ldr	r1, [pc, #144]	; (800dd88 <Change_Gain+0x300>)
 800dcf8:	4817      	ldr	r0, [pc, #92]	; (800dd58 <Change_Gain+0x2d0>)
 800dcfa:	f004 fe03 	bl	8012904 <iscanf>
 800dcfe:	e781      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800dd00:	4922      	ldr	r1, [pc, #136]	; (800dd8c <Change_Gain+0x304>)
 800dd02:	4815      	ldr	r0, [pc, #84]	; (800dd58 <Change_Gain+0x2d0>)
 800dd04:	f004 fdfe 	bl	8012904 <iscanf>
 800dd08:	e77c      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800dd0a:	4921      	ldr	r1, [pc, #132]	; (800dd90 <Change_Gain+0x308>)
 800dd0c:	4812      	ldr	r0, [pc, #72]	; (800dd58 <Change_Gain+0x2d0>)
 800dd0e:	f004 fdf9 	bl	8012904 <iscanf>
 800dd12:	e777      	b.n	800dc04 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800dd14:	491f      	ldr	r1, [pc, #124]	; (800dd94 <Change_Gain+0x30c>)
 800dd16:	4810      	ldr	r0, [pc, #64]	; (800dd58 <Change_Gain+0x2d0>)
 800dd18:	f004 fdf4 	bl	8012904 <iscanf>
 800dd1c:	e772      	b.n	800dc04 <Change_Gain+0x17c>
 800dd1e:	bf00      	nop
 800dd20:	20001c88 	.word	0x20001c88
 800dd24:	20000318 	.word	0x20000318
 800dd28:	08015fac 	.word	0x08015fac
 800dd2c:	20001a40 	.word	0x20001a40
 800dd30:	08015fe8 	.word	0x08015fe8
 800dd34:	08016004 	.word	0x08016004
 800dd38:	08016020 	.word	0x08016020
 800dd3c:	0801603c 	.word	0x0801603c
 800dd40:	08016054 	.word	0x08016054
 800dd44:	08016058 	.word	0x08016058
 800dd48:	0801606c 	.word	0x0801606c
 800dd4c:	08016090 	.word	0x08016090
 800dd50:	080160c4 	.word	0x080160c4
 800dd54:	200003a4 	.word	0x200003a4
 800dd58:	080160a4 	.word	0x080160a4
 800dd5c:	20000378 	.word	0x20000378
 800dd60:	20000320 	.word	0x20000320
 800dd64:	200003d0 	.word	0x200003d0
 800dd68:	080160bc 	.word	0x080160bc
 800dd6c:	080160a8 	.word	0x080160a8
 800dd70:	2000034c 	.word	0x2000034c
 800dd74:	200003c8 	.word	0x200003c8
 800dd78:	20000344 	.word	0x20000344
 800dd7c:	2000039c 	.word	0x2000039c
 800dd80:	20000370 	.word	0x20000370
 800dd84:	200003cc 	.word	0x200003cc
 800dd88:	2000031c 	.word	0x2000031c
 800dd8c:	20000348 	.word	0x20000348
 800dd90:	200003a0 	.word	0x200003a0
 800dd94:	20000374 	.word	0x20000374
 800dd98:	08015f94 	.word	0x08015f94
 800dd9c:	08015fcc 	.word	0x08015fcc

0800dda0 <PIDSetGain>:
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
	Pid[n].KP = kp;
 800dda0:	4a05      	ldr	r2, [pc, #20]	; (800ddb8 <PIDSetGain+0x18>)
 800dda2:	232c      	movs	r3, #44	; 0x2c
 800dda4:	fb03 2000 	mla	r0, r3, r0, r2
 800dda8:	ed80 0a00 	vstr	s0, [r0]
	Pid[n].KI = ki;
 800ddac:	edc0 0a01 	vstr	s1, [r0, #4]
	Pid[n].KD = kd;
 800ddb0:	ed80 1a02 	vstr	s2, [r0, #8]

}
 800ddb4:	4770      	bx	lr
 800ddb6:	bf00      	nop
 800ddb8:	20000318 	.word	0x20000318

0800ddbc <PIDChangeFlag>:
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
	Pid[n].flag = on_or_off;
 800ddbc:	4a02      	ldr	r2, [pc, #8]	; (800ddc8 <PIDChangeFlag+0xc>)
 800ddbe:	232c      	movs	r3, #44	; 0x2c
 800ddc0:	fb03 2000 	mla	r0, r3, r0, r2
 800ddc4:	6281      	str	r1, [r0, #40]	; 0x28
}
 800ddc6:	4770      	bx	lr
 800ddc8:	20000318 	.word	0x20000318

0800ddcc <PIDReset>:
	return Pid[n].flag;
}
void PIDReset(int n)
{
	//
	Pid[n].e = 0;
 800ddcc:	4905      	ldr	r1, [pc, #20]	; (800dde4 <PIDReset+0x18>)
 800ddce:	232c      	movs	r3, #44	; 0x2c
 800ddd0:	fb03 1000 	mla	r0, r3, r0, r1
 800ddd4:	2200      	movs	r2, #0
	Pid[n].ei = 0;
	Pid[n].ed = 0;
	Pid[n].elast = 0;
	Pid[n].out = 0;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	6243      	str	r3, [r0, #36]	; 0x24
	Pid[n].e = 0;
 800ddda:	60c2      	str	r2, [r0, #12]
	Pid[n].ei = 0;
 800dddc:	6102      	str	r2, [r0, #16]
	Pid[n].ed = 0;
 800ddde:	6142      	str	r2, [r0, #20]
	Pid[n].elast = 0;
 800dde0:	6182      	str	r2, [r0, #24]
}
 800dde2:	4770      	bx	lr
 800dde4:	20000318 	.word	0x20000318

0800dde8 <PIDControl>:
inline int PIDControl(int n, float target, float current)
{
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800dde8:	4b21      	ldr	r3, [pc, #132]	; (800de70 <PIDControl+0x88>)
{
 800ddea:	b510      	push	{r4, lr}
	if(Pid[n].flag == 0)
 800ddec:	242c      	movs	r4, #44	; 0x2c
 800ddee:	fb04 3400 	mla	r4, r4, r0, r3
 800ddf2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800ddf4:	b3a8      	cbz	r0, 800de62 <PIDControl+0x7a>
	else
	{
		Pid[n].target = target;
		Pid[n].current = current;

		Pid[n].e = Pid[n].target - Pid[n].current;
 800ddf6:	ee70 6a60 	vsub.f32	s13, s0, s1
		Pid[n].ei += Pid[n].e * pid_T;
 800ddfa:	ed9f 4a1e 	vldr	s8, [pc, #120]	; 800de74 <PIDControl+0x8c>
 800ddfe:	ed94 6a04 	vldr	s12, [r4, #16]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
		Pid[n].elast = Pid[n].e;
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de02:	ed94 7a01 	vldr	s14, [r4, #4]
 800de06:	ed94 5a00 	vldr	s10, [r4]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800de0a:	edd4 7a06 	vldr	s15, [r4, #24]
 800de0e:	eddf 4a1a 	vldr	s9, [pc, #104]	; 800de78 <PIDControl+0x90>
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de12:	edd4 5a02 	vldr	s11, [r4, #8]
		Pid[n].e = Pid[n].target - Pid[n].current;
 800de16:	edc4 6a03 	vstr	s13, [r4, #12]
		Pid[n].ei += Pid[n].e * pid_T;
 800de1a:	eea6 6a84 	vfma.f32	s12, s13, s8
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800de1e:	ee76 7ae7 	vsub.f32	s15, s13, s15
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de22:	ee26 7a07 	vmul.f32	s14, s12, s14
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800de26:	ee67 7aa4 	vmul.f32	s15, s15, s9
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de2a:	eea6 7a85 	vfma.f32	s14, s13, s10
		Pid[n].ei += Pid[n].e * pid_T;
 800de2e:	ed84 6a04 	vstr	s12, [r4, #16]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de32:	eea7 7aa5 	vfma.f32	s14, s15, s11
		Pid[n].elast = Pid[n].e;
 800de36:	edc4 6a06 	vstr	s13, [r4, #24]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800de3a:	edc4 7a05 	vstr	s15, [r4, #20]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de3e:	ee17 0a10 	vmov	r0, s14
		Pid[n].target = target;
 800de42:	ed84 0a08 	vstr	s0, [r4, #32]
		Pid[n].current = current;
 800de46:	edc4 0a07 	vstr	s1, [r4, #28]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800de4a:	f7fa fab5 	bl	80083b8 <__aeabi_f2d>
 800de4e:	ec41 0b10 	vmov	d0, r0, r1
 800de52:	f002 fe97 	bl	8010b84 <round>
 800de56:	ec51 0b10 	vmov	r0, r1, d0
 800de5a:	f7fa fdb5 	bl	80089c8 <__aeabi_d2iz>
 800de5e:	6260      	str	r0, [r4, #36]	; 0x24
		return Pid[n].out;
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800de60:	bd10      	pop	{r4, pc}
		Pid[n].e = 0.0f;
 800de62:	2300      	movs	r3, #0
		Pid[n].out = 0;
 800de64:	6260      	str	r0, [r4, #36]	; 0x24
		Pid[n].e = 0.0f;
 800de66:	60e3      	str	r3, [r4, #12]
		Pid[n].ei = 0.0f;
 800de68:	6123      	str	r3, [r4, #16]
		Pid[n].ed = 0.0f;
 800de6a:	6163      	str	r3, [r4, #20]
		Pid[n].elast = 0.0f;
 800de6c:	61a3      	str	r3, [r4, #24]
}
 800de6e:	bd10      	pop	{r4, pc}
 800de70:	20000318 	.word	0x20000318
 800de74:	3a83126f 	.word	0x3a83126f
 800de78:	4479ffff 	.word	0x4479ffff

0800de7c <HAL_GPIO_EXTI_Callback>:
#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	if(GPIO_Pin == GPIO_PIN_12)
 800de7c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800de80:	d106      	bne.n	800de90 <HAL_GPIO_EXTI_Callback+0x14>
	{
	  gpio_callback_count++;
 800de82:	4a04      	ldr	r2, [pc, #16]	; (800de94 <HAL_GPIO_EXTI_Callback+0x18>)
 800de84:	6813      	ldr	r3, [r2, #0]
 800de86:	3301      	adds	r3, #1
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800de88:	2b01      	cmp	r3, #1
 800de8a:	bfc8      	it	gt
 800de8c:	2300      	movgt	r3, #0
 800de8e:	6013      	str	r3, [r2, #0]
	}
}
 800de90:	4770      	bx	lr
 800de92:	bf00      	nop
 800de94:	200004d0 	.word	0x200004d0

0800de98 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 800de98:	b538      	push	{r3, r4, r5, lr}
 800de9a:	4605      	mov	r5, r0
 800de9c:	2405      	movs	r4, #5
	for(int i=0; i < 5; i++)
	{
		ChangeLED(mode);
 800de9e:	4628      	mov	r0, r5
 800dea0:	f7ff fb62 	bl	800d568 <ChangeLED>
		HAL_Delay(100);
 800dea4:	2064      	movs	r0, #100	; 0x64
 800dea6:	f000 f93f 	bl	800e128 <HAL_Delay>
		ChangeLED(0);
 800deaa:	2000      	movs	r0, #0
 800deac:	f7ff fb5c 	bl	800d568 <ChangeLED>
		HAL_Delay(100);
 800deb0:	2064      	movs	r0, #100	; 0x64
 800deb2:	f000 f939 	bl	800e128 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800deb6:	3c01      	subs	r4, #1
 800deb8:	d1f1      	bne.n	800de9e <Signal+0x6>
	}
}
 800deba:	bd38      	pop	{r3, r4, r5, pc}

0800debc <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800debc:	b510      	push	{r4, lr}

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800debe:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800df08 <BatteryCheck+0x4c>
 800dec2:	eddf 0a12 	vldr	s1, [pc, #72]	; 800df0c <BatteryCheck+0x50>
{
 800dec6:	ed2d 8b02 	vpush	{d8}
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800deca:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800dece:	f7ff fc71 	bl	800d7b4 <ADCToBatteryVoltage>

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800ded2:	2103      	movs	r1, #3
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800ded4:	eeb0 8a40 	vmov.f32	s16, s0
	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800ded8:	2002      	movs	r0, #2
 800deda:	f7ff fc77 	bl	800d7cc <IntegerPower>

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800dede:	eeb0 0a48 	vmov.f32	s0, s16
 800dee2:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800df10 <BatteryCheck+0x54>
 800dee6:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800df14 <BatteryCheck+0x58>
 800deea:	f7ff fc7d 	bl	800d7e8 <GetBatteryLevel>
 800deee:	4604      	mov	r4, r0

	printf("%d\r\n", battery_level);
 800def0:	4601      	mov	r1, r0
 800def2:	4809      	ldr	r0, [pc, #36]	; (800df18 <BatteryCheck+0x5c>)
 800def4:	f004 fbd0 	bl	8012698 <iprintf>
	Signal( battery_level );
}
 800def8:	ecbd 8b02 	vpop	{d8}
	Signal( battery_level );
 800defc:	b260      	sxtb	r0, r4
}
 800defe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Signal( battery_level );
 800df02:	f7ff bfc9 	b.w	800de98 <Signal>
 800df06:	bf00      	nop
 800df08:	45800000 	.word	0x45800000
 800df0c:	40533333 	.word	0x40533333
 800df10:	41066666 	.word	0x41066666
 800df14:	40e66666 	.word	0x40e66666
 800df18:	080160dc 	.word	0x080160dc

0800df1c <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 800df1c:	b538      	push	{r3, r4, r5, lr}
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 800df1e:	4c10      	ldr	r4, [pc, #64]	; (800df60 <PhotoSwitch+0x44>)
 800df20:	4810      	ldr	r0, [pc, #64]	; (800df64 <PhotoSwitch+0x48>)
 800df22:	4621      	mov	r1, r4
 800df24:	2202      	movs	r2, #2
 800df26:	f000 f9c3 	bl	800e2b0 <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 800df2a:	2100      	movs	r1, #0
 800df2c:	480e      	ldr	r0, [pc, #56]	; (800df68 <PhotoSwitch+0x4c>)
 800df2e:	f002 fb9d 	bl	801066c <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 800df32:	6861      	ldr	r1, [r4, #4]
 800df34:	29c7      	cmp	r1, #199	; 0xc7
 800df36:	d806      	bhi.n	800df46 <PhotoSwitch+0x2a>
	{
		printf("adc2[1] : %lu\r\n", adc2[1]);
 800df38:	4d0c      	ldr	r5, [pc, #48]	; (800df6c <PhotoSwitch+0x50>)
 800df3a:	4628      	mov	r0, r5
 800df3c:	f004 fbac 	bl	8012698 <iprintf>
	while(adc2[1] < 200)
 800df40:	6861      	ldr	r1, [r4, #4]
 800df42:	29c7      	cmp	r1, #199	; 0xc7
 800df44:	d9f9      	bls.n	800df3a <PhotoSwitch+0x1e>

	}
	HAL_ADC_Stop_DMA(&hadc2);
 800df46:	4807      	ldr	r0, [pc, #28]	; (800df64 <PhotoSwitch+0x48>)
 800df48:	f000 fa54 	bl	800e3f4 <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 800df4c:	2100      	movs	r1, #0
 800df4e:	4806      	ldr	r0, [pc, #24]	; (800df68 <PhotoSwitch+0x4c>)
 800df50:	f002 fbc0 	bl	80106d4 <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 800df54:	2007      	movs	r0, #7
}
 800df56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Signal( 7 );
 800df5a:	f7ff bf9d 	b.w	800de98 <Signal>
 800df5e:	bf00      	nop
 800df60:	200002c8 	.word	0x200002c8
 800df64:	20001ac0 	.word	0x20001ac0
 800df68:	20001a40 	.word	0x20001a40
 800df6c:	08016108 	.word	0x08016108

0800df70 <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800df70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df74:	4606      	mov	r6, r0
 800df76:	ed2d 8b04 	vpush	{d8-d9}
 800df7a:	460f      	mov	r7, r1
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800df7c:	4828      	ldr	r0, [pc, #160]	; (800e020 <ModeSelect+0xb0>)
	*pMode=min;

	//adc

	TIM3->CNT = INITIAL_PULSE;
	gpio_callback_count = 0;
 800df7e:	4c29      	ldr	r4, [pc, #164]	; (800e024 <ModeSelect+0xb4>)
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800df80:	ed9f 9a29 	vldr	s18, [pc, #164]	; 800e028 <ModeSelect+0xb8>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800df84:	eddf 8a29 	vldr	s17, [pc, #164]	; 800e02c <ModeSelect+0xbc>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800df88:	2100      	movs	r1, #0
{
 800df8a:	4690      	mov	r8, r2
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800df8c:	f001 ffd2 	bl	800ff34 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 800df90:	2104      	movs	r1, #4
 800df92:	4823      	ldr	r0, [pc, #140]	; (800e020 <ModeSelect+0xb0>)
 800df94:	f001 ffce 	bl	800ff34 <HAL_TIM_Encoder_Start>
	TIM3->CNT = INITIAL_PULSE;
 800df98:	4a25      	ldr	r2, [pc, #148]	; (800e030 <ModeSelect+0xc0>)
	*pMode=min;
 800df9a:	f888 6000 	strb.w	r6, [r8]
	TIM3->CNT = INITIAL_PULSE;
 800df9e:	f247 552f 	movw	r5, #29999	; 0x752f
	gpio_callback_count = 0;
 800dfa2:	2300      	movs	r3, #0
	TIM3->CNT = INITIAL_PULSE;
 800dfa4:	6255      	str	r5, [r2, #36]	; 0x24
		  ENC3_LEFT = TIM3 -> CNT;	//
 800dfa6:	4691      	mov	r9, r2
	gpio_callback_count = 0;
 800dfa8:	6023      	str	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800dfaa:	b9eb      	cbnz	r3, 800dfe8 <ModeSelect+0x78>
		  ENC3_LEFT = TIM3 -> CNT;	//
 800dfac:	ed99 8a09 	vldr	s16, [r9, #36]	; 0x24
		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800dfb0:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800dfb4:	eeb4 8ac9 	vcmpe.f32	s16, s18
 800dfb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfbc:	db0c      	blt.n	800dfd8 <ModeSelect+0x68>
		  	  *pMode += 1;
 800dfbe:	f898 0000 	ldrb.w	r0, [r8]
 800dfc2:	3001      	adds	r0, #1
 800dfc4:	b240      	sxtb	r0, r0
		  		  *pMode = min;
 800dfc6:	42b8      	cmp	r0, r7
 800dfc8:	bfc8      	it	gt
 800dfca:	4630      	movgt	r0, r6
 800dfcc:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800dfd0:	f7ff faca 	bl	800d568 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800dfd4:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800dfd8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800dfdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfe0:	d910      	bls.n	800e004 <ModeSelect+0x94>
 800dfe2:	6823      	ldr	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d0e1      	beq.n	800dfac <ModeSelect+0x3c>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;
		  }
	}
	gpio_callback_count = 0;
 800dfe8:	2300      	movs	r3, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800dfea:	4619      	mov	r1, r3
 800dfec:	480c      	ldr	r0, [pc, #48]	; (800e020 <ModeSelect+0xb0>)
	gpio_callback_count = 0;
 800dfee:	6023      	str	r3, [r4, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800dff0:	f001 ffc4 	bl	800ff7c <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
}
 800dff4:	ecbd 8b04 	vpop	{d8-d9}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800dff8:	2104      	movs	r1, #4
 800dffa:	4809      	ldr	r0, [pc, #36]	; (800e020 <ModeSelect+0xb0>)
}
 800dffc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800e000:	f001 bfbc 	b.w	800ff7c <HAL_TIM_Encoder_Stop>
		  	  *pMode -= 1;
 800e004:	f898 0000 	ldrb.w	r0, [r8]
 800e008:	3801      	subs	r0, #1
 800e00a:	b240      	sxtb	r0, r0
 800e00c:	42b0      	cmp	r0, r6
 800e00e:	bfb8      	it	lt
 800e010:	4638      	movlt	r0, r7
 800e012:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800e016:	f7ff faa7 	bl	800d568 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800e01a:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
 800e01e:	e7e0      	b.n	800dfe2 <ModeSelect+0x72>
 800e020:	20001b08 	.word	0x20001b08
 800e024:	200004d0 	.word	0x200004d0
 800e028:	47352f00 	.word	0x47352f00
 800e02c:	4654bc00 	.word	0x4654bc00
 800e030:	40000400 	.word	0x40000400

0800e034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e06c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e038:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e03a:	e003      	b.n	800e044 <LoopCopyDataInit>

0800e03c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e03c:	4b0c      	ldr	r3, [pc, #48]	; (800e070 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e03e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e040:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e042:	3104      	adds	r1, #4

0800e044 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e044:	480b      	ldr	r0, [pc, #44]	; (800e074 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e046:	4b0c      	ldr	r3, [pc, #48]	; (800e078 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e048:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e04a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e04c:	d3f6      	bcc.n	800e03c <CopyDataInit>
  ldr  r2, =_sbss
 800e04e:	4a0b      	ldr	r2, [pc, #44]	; (800e07c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e050:	e002      	b.n	800e058 <LoopFillZerobss>

0800e052 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e052:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e054:	f842 3b04 	str.w	r3, [r2], #4

0800e058 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e058:	4b09      	ldr	r3, [pc, #36]	; (800e080 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e05a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e05c:	d3f9      	bcc.n	800e052 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e05e:	f7fe fec1 	bl	800cde4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e062:	f002 ff87 	bl	8010f74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e066:	f7fe fa33 	bl	800c4d0 <main>
  bx  lr    
 800e06a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e06c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e070:	08016460 	.word	0x08016460
  ldr  r0, =_sdata
 800e074:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e078:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 800e07c:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 800e080:	20001d50 	.word	0x20001d50

0800e084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e084:	e7fe      	b.n	800e084 <ADC_IRQHandler>
	...

0800e088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e088:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e08a:	4a0e      	ldr	r2, [pc, #56]	; (800e0c4 <HAL_InitTick+0x3c>)
 800e08c:	4b0e      	ldr	r3, [pc, #56]	; (800e0c8 <HAL_InitTick+0x40>)
 800e08e:	7812      	ldrb	r2, [r2, #0]
 800e090:	681b      	ldr	r3, [r3, #0]
{
 800e092:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e094:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e098:	fbb0 f0f2 	udiv	r0, r0, r2
 800e09c:	fbb3 f0f0 	udiv	r0, r3, r0
 800e0a0:	f000 fb24 	bl	800e6ec <HAL_SYSTICK_Config>
 800e0a4:	b908      	cbnz	r0, 800e0aa <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e0a6:	2d0f      	cmp	r5, #15
 800e0a8:	d901      	bls.n	800e0ae <HAL_InitTick+0x26>
    return HAL_ERROR;
 800e0aa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800e0ac:	bd38      	pop	{r3, r4, r5, pc}
 800e0ae:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e0b0:	4602      	mov	r2, r0
 800e0b2:	4629      	mov	r1, r5
 800e0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e0b8:	f000 fad4 	bl	800e664 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e0bc:	4b03      	ldr	r3, [pc, #12]	; (800e0cc <HAL_InitTick+0x44>)
 800e0be:	4620      	mov	r0, r4
 800e0c0:	601d      	str	r5, [r3, #0]
}
 800e0c2:	bd38      	pop	{r3, r4, r5, pc}
 800e0c4:	20000024 	.word	0x20000024
 800e0c8:	20000020 	.word	0x20000020
 800e0cc:	20000028 	.word	0x20000028

0800e0d0 <HAL_Init>:
{
 800e0d0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e0d2:	4b0b      	ldr	r3, [pc, #44]	; (800e100 <HAL_Init+0x30>)
 800e0d4:	681a      	ldr	r2, [r3, #0]
 800e0d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e0da:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e0dc:	681a      	ldr	r2, [r3, #0]
 800e0de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e0e2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e0e4:	681a      	ldr	r2, [r3, #0]
 800e0e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e0ea:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e0ec:	2003      	movs	r0, #3
 800e0ee:	f000 faa7 	bl	800e640 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	f7ff ffc8 	bl	800e088 <HAL_InitTick>
  HAL_MspInit();
 800e0f8:	f7fe fbe0 	bl	800c8bc <HAL_MspInit>
}
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	bd08      	pop	{r3, pc}
 800e100:	40023c00 	.word	0x40023c00

0800e104 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800e104:	4a03      	ldr	r2, [pc, #12]	; (800e114 <HAL_IncTick+0x10>)
 800e106:	4b04      	ldr	r3, [pc, #16]	; (800e118 <HAL_IncTick+0x14>)
 800e108:	6811      	ldr	r1, [r2, #0]
 800e10a:	781b      	ldrb	r3, [r3, #0]
 800e10c:	440b      	add	r3, r1
 800e10e:	6013      	str	r3, [r2, #0]
}
 800e110:	4770      	bx	lr
 800e112:	bf00      	nop
 800e114:	20001d28 	.word	0x20001d28
 800e118:	20000024 	.word	0x20000024

0800e11c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800e11c:	4b01      	ldr	r3, [pc, #4]	; (800e124 <HAL_GetTick+0x8>)
 800e11e:	6818      	ldr	r0, [r3, #0]
}
 800e120:	4770      	bx	lr
 800e122:	bf00      	nop
 800e124:	20001d28 	.word	0x20001d28

0800e128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e128:	b538      	push	{r3, r4, r5, lr}
 800e12a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800e12c:	f7ff fff6 	bl	800e11c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e130:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800e132:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800e134:	d002      	beq.n	800e13c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800e136:	4b04      	ldr	r3, [pc, #16]	; (800e148 <HAL_Delay+0x20>)
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800e13c:	f7ff ffee 	bl	800e11c <HAL_GetTick>
 800e140:	1b40      	subs	r0, r0, r5
 800e142:	42a0      	cmp	r0, r4
 800e144:	d3fa      	bcc.n	800e13c <HAL_Delay+0x14>
  {
  }
}
 800e146:	bd38      	pop	{r3, r4, r5, pc}
 800e148:	20000024 	.word	0x20000024

0800e14c <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800e14c:	2800      	cmp	r0, #0
 800e14e:	f000 8091 	beq.w	800e274 <HAL_ADC_Init+0x128>
{
 800e152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800e154:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800e156:	4604      	mov	r4, r0
 800e158:	2d00      	cmp	r5, #0
 800e15a:	f000 8081 	beq.w	800e260 <HAL_ADC_Init+0x114>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e15e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e160:	06db      	lsls	r3, r3, #27
 800e162:	d504      	bpl.n	800e16e <HAL_ADC_Init+0x22>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800e164:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 800e166:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800e168:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 800e16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 800e16e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e170:	494d      	ldr	r1, [pc, #308]	; (800e2a8 <HAL_ADC_Init+0x15c>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e172:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e174:	4d4d      	ldr	r5, [pc, #308]	; (800e2ac <HAL_ADC_Init+0x160>)
    ADC_STATE_CLR_SET(hadc->State,
 800e176:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800e17a:	f022 0202 	bic.w	r2, r2, #2
 800e17e:	f042 0202 	orr.w	r2, r2, #2
 800e182:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e184:	684a      	ldr	r2, [r1, #4]
 800e186:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800e18a:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800e18c:	684a      	ldr	r2, [r1, #4]
 800e18e:	6860      	ldr	r0, [r4, #4]
 800e190:	4302      	orrs	r2, r0
 800e192:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e194:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e196:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e198:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e19a:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e19c:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 800e1a0:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e1a2:	685a      	ldr	r2, [r3, #4]
 800e1a4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800e1a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800e1aa:	6858      	ldr	r0, [r3, #4]
 800e1ac:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800e1b0:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e1b2:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e1b4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e1b6:	4339      	orrs	r1, r7
 800e1b8:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800e1ba:	6899      	ldr	r1, [r3, #8]
 800e1bc:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800e1c0:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e1c2:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e1c4:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e1c6:	ea42 0206 	orr.w	r2, r2, r6
 800e1ca:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e1cc:	d054      	beq.n	800e278 <HAL_ADC_Init+0x12c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e1ce:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e1d0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e1d2:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800e1d6:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800e1d8:	689a      	ldr	r2, [r3, #8]
 800e1da:	4310      	orrs	r0, r2
 800e1dc:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e1de:	6899      	ldr	r1, [r3, #8]
 800e1e0:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800e1e4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e1e6:	689a      	ldr	r2, [r3, #8]
 800e1e8:	432a      	orrs	r2, r5
 800e1ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e1ec:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e1ee:	7e25      	ldrb	r5, [r4, #24]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e1f0:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e1f4:	f021 0102 	bic.w	r1, r1, #2
 800e1f8:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e1fa:	689a      	ldr	r2, [r3, #8]
 800e1fc:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 800e200:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e202:	685a      	ldr	r2, [r3, #4]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e204:	2800      	cmp	r0, #0
 800e206:	d140      	bne.n	800e28a <HAL_ADC_Init+0x13e>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800e208:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e20c:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e20e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e210:	69e5      	ldr	r5, [r4, #28]
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e212:	f894 7030 	ldrb.w	r7, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e216:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e218:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800e21c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e21e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800e220:	3d01      	subs	r5, #1
 800e222:	ea40 5005 	orr.w	r0, r0, r5, lsl #20
 800e226:	62d8      	str	r0, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800e228:	6898      	ldr	r0, [r3, #8]
 800e22a:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 800e22e:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e230:	6899      	ldr	r1, [r3, #8]
 800e232:	ea41 2147 	orr.w	r1, r1, r7, lsl #9
 800e236:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800e238:	6899      	ldr	r1, [r3, #8]
 800e23a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800e23e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e240:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800e242:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e244:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 800e248:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800e24a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800e24c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e24e:	f023 0303 	bic.w	r3, r3, #3
 800e252:	f043 0301 	orr.w	r3, r3, #1
 800e256:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800e258:	2300      	movs	r3, #0
 800e25a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 800e260:	f7fe fb48 	bl	800c8f4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800e264:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e266:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 800e268:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e26c:	06db      	lsls	r3, r3, #27
 800e26e:	f53f af79 	bmi.w	800e164 <HAL_ADC_Init+0x18>
 800e272:	e77c      	b.n	800e16e <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 800e274:	2001      	movs	r0, #1
}
 800e276:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e278:	689a      	ldr	r2, [r3, #8]
 800e27a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800e27e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e280:	689a      	ldr	r2, [r3, #8]
 800e282:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800e286:	609a      	str	r2, [r3, #8]
 800e288:	e7b0      	b.n	800e1ec <HAL_ADC_Init+0xa0>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e28a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e28e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e290:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800e292:	685a      	ldr	r2, [r3, #4]
 800e294:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800e298:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e29a:	685a      	ldr	r2, [r3, #4]
 800e29c:	3901      	subs	r1, #1
 800e29e:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800e2a2:	605a      	str	r2, [r3, #4]
 800e2a4:	e7b3      	b.n	800e20e <HAL_ADC_Init+0xc2>
 800e2a6:	bf00      	nop
 800e2a8:	40012300 	.word	0x40012300
 800e2ac:	0f000001 	.word	0x0f000001

0800e2b0 <HAL_ADC_Start_DMA>:
{
 800e2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 800e2b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800e2b6:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 800e2b8:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 800e2ba:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800e2bc:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 800e2be:	f000 8081 	beq.w	800e3c4 <HAL_ADC_Start_DMA+0x114>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e2c2:	6805      	ldr	r5, [r0, #0]
 800e2c4:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 800e2c6:	2401      	movs	r4, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e2c8:	07df      	lsls	r7, r3, #31
  __HAL_LOCK(hadc);
 800e2ca:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e2ce:	d414      	bmi.n	800e2fa <HAL_ADC_Start_DMA+0x4a>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e2d0:	4b40      	ldr	r3, [pc, #256]	; (800e3d4 <HAL_ADC_Start_DMA+0x124>)
 800e2d2:	4e41      	ldr	r6, [pc, #260]	; (800e3d8 <HAL_ADC_Start_DMA+0x128>)
 800e2d4:	681c      	ldr	r4, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 800e2d6:	68ab      	ldr	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e2d8:	fba6 6404 	umull	r6, r4, r6, r4
 800e2dc:	0ca4      	lsrs	r4, r4, #18
    __HAL_ADC_ENABLE(hadc);
 800e2de:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e2e2:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800e2e6:	60ab      	str	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e2e8:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800e2ea:	9b01      	ldr	r3, [sp, #4]
 800e2ec:	b12b      	cbz	r3, 800e2fa <HAL_ADC_Start_DMA+0x4a>
      counter--;
 800e2ee:	9c01      	ldr	r4, [sp, #4]
 800e2f0:	3c01      	subs	r4, #1
 800e2f2:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800e2f4:	9c01      	ldr	r4, [sp, #4]
 800e2f6:	2c00      	cmp	r4, #0
 800e2f8:	d1f9      	bne.n	800e2ee <HAL_ADC_Start_DMA+0x3e>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800e2fa:	68ab      	ldr	r3, [r5, #8]
 800e2fc:	07de      	lsls	r6, r3, #31
 800e2fe:	d543      	bpl.n	800e388 <HAL_ADC_Start_DMA+0xd8>
    ADC_STATE_CLR_SET(hadc->State,
 800e300:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800e302:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 800e306:	f024 0401 	bic.w	r4, r4, #1
 800e30a:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800e30e:	6404      	str	r4, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800e310:	686b      	ldr	r3, [r5, #4]
 800e312:	055c      	lsls	r4, r3, #21
 800e314:	d505      	bpl.n	800e322 <HAL_ADC_Start_DMA+0x72>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800e316:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800e318:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e31c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e320:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e322:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e324:	4e2d      	ldr	r6, [pc, #180]	; (800e3dc <HAL_ADC_Start_DMA+0x12c>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e326:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800e32a:	bf1c      	itt	ne
 800e32c:	6c43      	ldrne	r3, [r0, #68]	; 0x44
 800e32e:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800e332:	6443      	str	r3, [r0, #68]	; 0x44
 800e334:	4604      	mov	r4, r0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e336:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e338:	4613      	mov	r3, r2
    __HAL_UNLOCK(hadc);   
 800e33a:	2700      	movs	r7, #0
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e33c:	4a28      	ldr	r2, [pc, #160]	; (800e3e0 <HAL_ADC_Start_DMA+0x130>)
    __HAL_UNLOCK(hadc);   
 800e33e:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e342:	63c6      	str	r6, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e344:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800e346:	4e27      	ldr	r6, [pc, #156]	; (800e3e4 <HAL_ADC_Start_DMA+0x134>)
 800e348:	64c6      	str	r6, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800e34a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800e34e:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800e350:	686e      	ldr	r6, [r5, #4]
 800e352:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
 800e356:	606e      	str	r6, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e358:	68ae      	ldr	r6, [r5, #8]
 800e35a:	f446 7680 	orr.w	r6, r6, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e35e:	460a      	mov	r2, r1
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e360:	60ae      	str	r6, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e362:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 800e366:	f000 fa75 	bl	800e854 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800e36a:	4b1f      	ldr	r3, [pc, #124]	; (800e3e8 <HAL_ADC_Start_DMA+0x138>)
 800e36c:	685a      	ldr	r2, [r3, #4]
 800e36e:	06d2      	lsls	r2, r2, #27
 800e370:	d10d      	bne.n	800e38e <HAL_ADC_Start_DMA+0xde>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e372:	6822      	ldr	r2, [r4, #0]
 800e374:	491d      	ldr	r1, [pc, #116]	; (800e3ec <HAL_ADC_Start_DMA+0x13c>)
 800e376:	428a      	cmp	r2, r1
 800e378:	d01b      	beq.n	800e3b2 <HAL_ADC_Start_DMA+0x102>
 800e37a:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800e37e:	428a      	cmp	r2, r1
 800e380:	d023      	beq.n	800e3ca <HAL_ADC_Start_DMA+0x11a>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e382:	491b      	ldr	r1, [pc, #108]	; (800e3f0 <HAL_ADC_Start_DMA+0x140>)
 800e384:	428a      	cmp	r2, r1
 800e386:	d00f      	beq.n	800e3a8 <HAL_ADC_Start_DMA+0xf8>
  return HAL_OK;
 800e388:	2000      	movs	r0, #0
}
 800e38a:	b003      	add	sp, #12
 800e38c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800e38e:	6823      	ldr	r3, [r4, #0]
 800e390:	4a16      	ldr	r2, [pc, #88]	; (800e3ec <HAL_ADC_Start_DMA+0x13c>)
 800e392:	4293      	cmp	r3, r2
 800e394:	d1f8      	bne.n	800e388 <HAL_ADC_Start_DMA+0xd8>
 800e396:	6898      	ldr	r0, [r3, #8]
 800e398:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800e39c:	d1f4      	bne.n	800e388 <HAL_ADC_Start_DMA+0xd8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e39e:	689a      	ldr	r2, [r3, #8]
 800e3a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e3a4:	609a      	str	r2, [r3, #8]
 800e3a6:	e7f0      	b.n	800e38a <HAL_ADC_Start_DMA+0xda>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e3a8:	685b      	ldr	r3, [r3, #4]
 800e3aa:	f003 031f 	and.w	r3, r3, #31
 800e3ae:	2b0f      	cmp	r3, #15
 800e3b0:	d8ea      	bhi.n	800e388 <HAL_ADC_Start_DMA+0xd8>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800e3b2:	6890      	ldr	r0, [r2, #8]
 800e3b4:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800e3b8:	d1e6      	bne.n	800e388 <HAL_ADC_Start_DMA+0xd8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e3ba:	6893      	ldr	r3, [r2, #8]
 800e3bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e3c0:	6093      	str	r3, [r2, #8]
 800e3c2:	e7e2      	b.n	800e38a <HAL_ADC_Start_DMA+0xda>
  __HAL_LOCK(hadc);
 800e3c4:	2002      	movs	r0, #2
}
 800e3c6:	b003      	add	sp, #12
 800e3c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e3ca:	685b      	ldr	r3, [r3, #4]
 800e3cc:	06db      	lsls	r3, r3, #27
 800e3ce:	d0f0      	beq.n	800e3b2 <HAL_ADC_Start_DMA+0x102>
 800e3d0:	e7da      	b.n	800e388 <HAL_ADC_Start_DMA+0xd8>
 800e3d2:	bf00      	nop
 800e3d4:	20000020 	.word	0x20000020
 800e3d8:	431bde83 	.word	0x431bde83
 800e3dc:	0800e485 	.word	0x0800e485
 800e3e0:	0800e45d 	.word	0x0800e45d
 800e3e4:	0800e46d 	.word	0x0800e46d
 800e3e8:	40012300 	.word	0x40012300
 800e3ec:	40012000 	.word	0x40012000
 800e3f0:	40012200 	.word	0x40012200

0800e3f4 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 800e3f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800e3f8:	2b01      	cmp	r3, #1
 800e3fa:	d029      	beq.n	800e450 <HAL_ADC_Stop_DMA+0x5c>
  __HAL_ADC_DISABLE(hadc);
 800e3fc:	6803      	ldr	r3, [r0, #0]
 800e3fe:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 800e400:	2101      	movs	r1, #1
  __HAL_ADC_DISABLE(hadc);
 800e402:	f022 0201 	bic.w	r2, r2, #1
{
 800e406:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800e408:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800e40c:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800e40e:	689a      	ldr	r2, [r3, #8]
 800e410:	07d2      	lsls	r2, r2, #31
 800e412:	4604      	mov	r4, r0
 800e414:	d504      	bpl.n	800e420 <HAL_ADC_Stop_DMA+0x2c>
  __HAL_UNLOCK(hadc);
 800e416:	2300      	movs	r3, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e418:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800e41a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e41e:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800e420:	689a      	ldr	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e422:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800e424:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e428:	609a      	str	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e42a:	f000 fa51 	bl	800e8d0 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800e42e:	6822      	ldr	r2, [r4, #0]
 800e430:	6853      	ldr	r3, [r2, #4]
 800e432:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e436:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800e438:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e43a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800e43e:	f023 0301 	bic.w	r3, r3, #1
 800e442:	f043 0301 	orr.w	r3, r3, #1
 800e446:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800e448:	2300      	movs	r3, #0
 800e44a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e44e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800e450:	2002      	movs	r0, #2
}
 800e452:	4770      	bx	lr

0800e454 <HAL_ADC_ConvCpltCallback>:
 800e454:	4770      	bx	lr
 800e456:	bf00      	nop

0800e458 <HAL_ADC_ConvHalfCpltCallback>:
 800e458:	4770      	bx	lr
 800e45a:	bf00      	nop

0800e45c <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800e45c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800e45e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e460:	f7ff fffa 	bl	800e458 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e464:	bd08      	pop	{r3, pc}
 800e466:	bf00      	nop

0800e468 <HAL_ADC_ErrorCallback>:
 800e468:	4770      	bx	lr
 800e46a:	bf00      	nop

0800e46c <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e46c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800e46e:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800e470:	2340      	movs	r3, #64	; 0x40
 800e472:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800e474:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800e476:	f043 0304 	orr.w	r3, r3, #4
 800e47a:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800e47c:	f7ff fff4 	bl	800e468 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e480:	bd08      	pop	{r3, pc}
 800e482:	bf00      	nop

0800e484 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e484:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e488:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 800e48c:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e48e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e490:	d123      	bne.n	800e4da <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e496:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e498:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e49a:	688a      	ldr	r2, [r1, #8]
 800e49c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800e4a0:	d117      	bne.n	800e4d2 <ADC_DMAConvCplt+0x4e>
 800e4a2:	7e1a      	ldrb	r2, [r3, #24]
 800e4a4:	b9aa      	cbnz	r2, 800e4d2 <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e4a6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e4a8:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800e4ac:	d002      	beq.n	800e4b4 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800e4ae:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e4b0:	0550      	lsls	r0, r2, #21
 800e4b2:	d40e      	bmi.n	800e4d2 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800e4b4:	684a      	ldr	r2, [r1, #4]
 800e4b6:	f022 0220 	bic.w	r2, r2, #32
 800e4ba:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800e4bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e4be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e4c2:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e4c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e4c6:	04d1      	lsls	r1, r2, #19
 800e4c8:	d403      	bmi.n	800e4d2 <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e4ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e4cc:	f042 0201 	orr.w	r2, r2, #1
 800e4d0:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800e4d2:	4618      	mov	r0, r3
 800e4d4:	f7ff ffbe 	bl	800e454 <HAL_ADC_ConvCpltCallback>
}
 800e4d8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800e4da:	06d2      	lsls	r2, r2, #27
 800e4dc:	d404      	bmi.n	800e4e8 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e4de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800e4e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e4e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4e6:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f7ff ffbd 	bl	800e468 <HAL_ADC_ErrorCallback>
}
 800e4ee:	bd10      	pop	{r4, pc}

0800e4f0 <HAL_ADC_ConfigChannel>:
{
 800e4f0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 800e4f2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800e4f6:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800e4f8:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800e4fa:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800e4fc:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800e4fe:	f000 8095 	beq.w	800e62c <HAL_ADC_ConfigChannel+0x13c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e502:	680d      	ldr	r5, [r1, #0]
 800e504:	688a      	ldr	r2, [r1, #8]
 800e506:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 800e508:	2401      	movs	r4, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e50a:	2d09      	cmp	r5, #9
 800e50c:	b2af      	uxth	r7, r5
  __HAL_LOCK(hadc);
 800e50e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e512:	d829      	bhi.n	800e568 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800e514:	691c      	ldr	r4, [r3, #16]
 800e516:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 800e51a:	f04f 0c07 	mov.w	ip, #7
 800e51e:	fa0c fc06 	lsl.w	ip, ip, r6
 800e522:	ea24 040c 	bic.w	r4, r4, ip
 800e526:	611c      	str	r4, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800e528:	691c      	ldr	r4, [r3, #16]
 800e52a:	fa02 f606 	lsl.w	r6, r2, r6
 800e52e:	4326      	orrs	r6, r4
 800e530:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7U)
 800e532:	684e      	ldr	r6, [r1, #4]
 800e534:	2e06      	cmp	r6, #6
 800e536:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800e53a:	d82a      	bhi.n	800e592 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800e53c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e53e:	3a05      	subs	r2, #5
 800e540:	241f      	movs	r4, #31
 800e542:	4094      	lsls	r4, r2
 800e544:	ea21 0104 	bic.w	r1, r1, r4
 800e548:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800e54a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e54c:	fa07 f202 	lsl.w	r2, r7, r2
 800e550:	430a      	orrs	r2, r1
 800e552:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e554:	4a37      	ldr	r2, [pc, #220]	; (800e634 <HAL_ADC_ConfigChannel+0x144>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d02d      	beq.n	800e5b6 <HAL_ADC_ConfigChannel+0xc6>
  __HAL_UNLOCK(hadc);
 800e55a:	2300      	movs	r3, #0
 800e55c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800e560:	4618      	mov	r0, r3
}
 800e562:	b002      	add	sp, #8
 800e564:	bcf0      	pop	{r4, r5, r6, r7}
 800e566:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800e568:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 800e56c:	68dc      	ldr	r4, [r3, #12]
 800e56e:	3e1e      	subs	r6, #30
 800e570:	f04f 0c07 	mov.w	ip, #7
 800e574:	fa0c fc06 	lsl.w	ip, ip, r6
 800e578:	ea24 040c 	bic.w	r4, r4, ip
 800e57c:	60dc      	str	r4, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800e57e:	68dc      	ldr	r4, [r3, #12]
 800e580:	fa02 f606 	lsl.w	r6, r2, r6
 800e584:	4326      	orrs	r6, r4
 800e586:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7U)
 800e588:	684e      	ldr	r6, [r1, #4]
 800e58a:	2e06      	cmp	r6, #6
 800e58c:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800e590:	d9d4      	bls.n	800e53c <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 800e592:	2e0c      	cmp	r6, #12
 800e594:	d835      	bhi.n	800e602 <HAL_ADC_ConfigChannel+0x112>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800e596:	f1a2 0423 	sub.w	r4, r2, #35	; 0x23
 800e59a:	211f      	movs	r1, #31
 800e59c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e59e:	40a1      	lsls	r1, r4
 800e5a0:	ea22 0201 	bic.w	r2, r2, r1
 800e5a4:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800e5a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800e5a8:	fa07 f204 	lsl.w	r2, r7, r4
 800e5ac:	430a      	orrs	r2, r1
 800e5ae:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e5b0:	4a20      	ldr	r2, [pc, #128]	; (800e634 <HAL_ADC_ConfigChannel+0x144>)
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	d1d1      	bne.n	800e55a <HAL_ADC_ConfigChannel+0x6a>
 800e5b6:	2d12      	cmp	r5, #18
 800e5b8:	d031      	beq.n	800e61e <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800e5ba:	f1a5 0310 	sub.w	r3, r5, #16
 800e5be:	2b01      	cmp	r3, #1
 800e5c0:	d8cb      	bhi.n	800e55a <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e5c2:	4a1d      	ldr	r2, [pc, #116]	; (800e638 <HAL_ADC_ConfigChannel+0x148>)
 800e5c4:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e5c6:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e5c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e5cc:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e5ce:	d1c4      	bne.n	800e55a <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800e5d0:	4b1a      	ldr	r3, [pc, #104]	; (800e63c <HAL_ADC_ConfigChannel+0x14c>)
 800e5d2:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 800e5d6:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	f202 3283 	addw	r2, r2, #899	; 0x383
 800e5e0:	fba2 2303 	umull	r2, r3, r2, r3
 800e5e4:	0c9b      	lsrs	r3, r3, #18
 800e5e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e5ea:	005b      	lsls	r3, r3, #1
 800e5ec:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800e5ee:	9b01      	ldr	r3, [sp, #4]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d0b2      	beq.n	800e55a <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 800e5f4:	9b01      	ldr	r3, [sp, #4]
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800e5fa:	9b01      	ldr	r3, [sp, #4]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d1f9      	bne.n	800e5f4 <HAL_ADC_ConfigChannel+0x104>
 800e600:	e7ab      	b.n	800e55a <HAL_ADC_ConfigChannel+0x6a>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800e602:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 800e606:	241f      	movs	r4, #31
 800e608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e60a:	408c      	lsls	r4, r1
 800e60c:	ea22 0204 	bic.w	r2, r2, r4
 800e610:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800e612:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800e614:	fa07 f201 	lsl.w	r2, r7, r1
 800e618:	4322      	orrs	r2, r4
 800e61a:	62da      	str	r2, [r3, #44]	; 0x2c
 800e61c:	e79a      	b.n	800e554 <HAL_ADC_ConfigChannel+0x64>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800e61e:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 800e622:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e626:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 800e62a:	e796      	b.n	800e55a <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 800e62c:	2002      	movs	r0, #2
}
 800e62e:	b002      	add	sp, #8
 800e630:	bcf0      	pop	{r4, r5, r6, r7}
 800e632:	4770      	bx	lr
 800e634:	40012000 	.word	0x40012000
 800e638:	40012300 	.word	0x40012300
 800e63c:	20000020 	.word	0x20000020

0800e640 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e640:	4a07      	ldr	r2, [pc, #28]	; (800e660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800e642:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e644:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800e648:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e64a:	0200      	lsls	r0, r0, #8
 800e64c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800e650:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800e654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800e658:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800e65a:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800e65c:	4770      	bx	lr
 800e65e:	bf00      	nop
 800e660:	e000ed00 	.word	0xe000ed00

0800e664 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e664:	4b18      	ldr	r3, [pc, #96]	; (800e6c8 <HAL_NVIC_SetPriority+0x64>)
 800e666:	68db      	ldr	r3, [r3, #12]
 800e668:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e66c:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e66e:	f1c3 0507 	rsb	r5, r3, #7
 800e672:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e674:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e678:	bf28      	it	cs
 800e67a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e67c:	2c06      	cmp	r4, #6
 800e67e:	d919      	bls.n	800e6b4 <HAL_NVIC_SetPriority+0x50>
 800e680:	3b03      	subs	r3, #3
 800e682:	f04f 34ff 	mov.w	r4, #4294967295
 800e686:	409c      	lsls	r4, r3
 800e688:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e68c:	f04f 32ff 	mov.w	r2, #4294967295
 800e690:	40aa      	lsls	r2, r5
 800e692:	ea21 0102 	bic.w	r1, r1, r2
 800e696:	fa01 f203 	lsl.w	r2, r1, r3
 800e69a:	4322      	orrs	r2, r4
 800e69c:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	b2d2      	uxtb	r2, r2
 800e6a2:	db0a      	blt.n	800e6ba <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e6a4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800e6a8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800e6ac:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800e6b0:	bc30      	pop	{r4, r5}
 800e6b2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e6b4:	2400      	movs	r4, #0
 800e6b6:	4623      	mov	r3, r4
 800e6b8:	e7e8      	b.n	800e68c <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e6ba:	4b04      	ldr	r3, [pc, #16]	; (800e6cc <HAL_NVIC_SetPriority+0x68>)
 800e6bc:	f000 000f 	and.w	r0, r0, #15
 800e6c0:	4403      	add	r3, r0
 800e6c2:	761a      	strb	r2, [r3, #24]
 800e6c4:	bc30      	pop	{r4, r5}
 800e6c6:	4770      	bx	lr
 800e6c8:	e000ed00 	.word	0xe000ed00
 800e6cc:	e000ecfc 	.word	0xe000ecfc

0800e6d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800e6d0:	2800      	cmp	r0, #0
 800e6d2:	db07      	blt.n	800e6e4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e6d4:	f000 011f 	and.w	r1, r0, #31
 800e6d8:	2301      	movs	r3, #1
 800e6da:	0940      	lsrs	r0, r0, #5
 800e6dc:	4a02      	ldr	r2, [pc, #8]	; (800e6e8 <HAL_NVIC_EnableIRQ+0x18>)
 800e6de:	408b      	lsls	r3, r1
 800e6e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800e6e4:	4770      	bx	lr
 800e6e6:	bf00      	nop
 800e6e8:	e000e100 	.word	0xe000e100

0800e6ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e6ec:	3801      	subs	r0, #1
 800e6ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800e6f2:	d20e      	bcs.n	800e712 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e6f4:	4b08      	ldr	r3, [pc, #32]	; (800e718 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e6f6:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e6f8:	4c08      	ldr	r4, [pc, #32]	; (800e71c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e6fa:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e6fc:	20f0      	movs	r0, #240	; 0xf0
 800e6fe:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e702:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e704:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e706:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e70a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800e70c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e710:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800e712:	2001      	movs	r0, #1
 800e714:	4770      	bx	lr
 800e716:	bf00      	nop
 800e718:	e000e010 	.word	0xe000e010
 800e71c:	e000ed00 	.word	0xe000ed00

0800e720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e722:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800e724:	f7ff fcfa 	bl	800e11c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800e728:	2c00      	cmp	r4, #0
 800e72a:	d054      	beq.n	800e7d6 <HAL_DMA_Init+0xb6>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e72c:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800e72e:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800e730:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800e734:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 800e736:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 800e738:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 800e73c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 800e740:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 800e742:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e744:	e005      	b.n	800e752 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e746:	f7ff fce9 	bl	800e11c <HAL_GetTick>
 800e74a:	1b40      	subs	r0, r0, r5
 800e74c:	2805      	cmp	r0, #5
 800e74e:	d83b      	bhi.n	800e7c8 <HAL_DMA_Init+0xa8>
 800e750:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	07d1      	lsls	r1, r2, #31
 800e756:	d4f6      	bmi.n	800e746 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e758:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e75c:	e9d4 5103 	ldrd	r5, r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e760:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e762:	6960      	ldr	r0, [r4, #20]
  tmp = hdma->Instance->CR;
 800e764:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e766:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e768:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e76c:	430a      	orrs	r2, r1
 800e76e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800e770:	6a21      	ldr	r1, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800e772:	4835      	ldr	r0, [pc, #212]	; (800e848 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e774:	4332      	orrs	r2, r6
 800e776:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800e778:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e77a:	6a61      	ldr	r1, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800e77c:	4038      	ands	r0, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e77e:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e780:	ea42 0200 	orr.w	r2, r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e784:	d029      	beq.n	800e7da <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800e786:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800e788:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800e78a:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800e78e:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800e790:	b2da      	uxtb	r2, r3
 800e792:	482e      	ldr	r0, [pc, #184]	; (800e84c <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 800e794:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800e796:	3a10      	subs	r2, #16
 800e798:	fba0 1202 	umull	r1, r2, r0, r2
 800e79c:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800e79e:	492c      	ldr	r1, [pc, #176]	; (800e850 <HAL_DMA_Init+0x130>)
 800e7a0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800e7a4:	5c89      	ldrb	r1, [r1, r2]
 800e7a6:	65e1      	str	r1, [r4, #92]	; 0x5c
 800e7a8:	f023 0303 	bic.w	r3, r3, #3
  
  if (stream_number > 3U)
 800e7ac:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800e7ae:	bf88      	it	hi
 800e7b0:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e7b2:	223f      	movs	r2, #63	; 0x3f
 800e7b4:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 800e7b6:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e7b8:	2100      	movs	r1, #0
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800e7ba:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 800e7bc:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e7be:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e7c0:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800e7c2:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 800e7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e7c8:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e7ca:	2220      	movs	r2, #32
 800e7cc:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800e7ce:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e7d0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800e7d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800e7d6:	2001      	movs	r0, #1
}
 800e7d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800e7da:	e9d4 010b 	ldrd	r0, r1, [r4, #44]	; 0x2c
 800e7de:	4301      	orrs	r1, r0
 800e7e0:	430a      	orrs	r2, r1
    tmp |= hdma->Init.FIFOThreshold;
 800e7e2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 800e7e4:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800e7e6:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800e7e8:	f045 0104 	orr.w	r1, r5, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800e7ec:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 800e7f0:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800e7f2:	2800      	cmp	r0, #0
 800e7f4:	d0cc      	beq.n	800e790 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800e7f6:	b17e      	cbz	r6, 800e818 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800e7f8:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800e7fc:	d016      	beq.n	800e82c <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800e7fe:	2d02      	cmp	r5, #2
 800e800:	d903      	bls.n	800e80a <HAL_DMA_Init+0xea>
 800e802:	2d03      	cmp	r5, #3
 800e804:	d1c4      	bne.n	800e790 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e806:	01c2      	lsls	r2, r0, #7
 800e808:	d5c2      	bpl.n	800e790 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 800e80a:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800e80c:	2240      	movs	r2, #64	; 0x40
 800e80e:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 800e810:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 800e812:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800e816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800e818:	2d01      	cmp	r5, #1
 800e81a:	d003      	beq.n	800e824 <HAL_DMA_Init+0x104>
 800e81c:	d3f3      	bcc.n	800e806 <HAL_DMA_Init+0xe6>
 800e81e:	2d02      	cmp	r5, #2
 800e820:	d1b6      	bne.n	800e790 <HAL_DMA_Init+0x70>
 800e822:	e7f0      	b.n	800e806 <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e824:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800e828:	d1b2      	bne.n	800e790 <HAL_DMA_Init+0x70>
 800e82a:	e7ee      	b.n	800e80a <HAL_DMA_Init+0xea>
    switch (tmp)
 800e82c:	2d03      	cmp	r5, #3
 800e82e:	d8af      	bhi.n	800e790 <HAL_DMA_Init+0x70>
 800e830:	a201      	add	r2, pc, #4	; (adr r2, 800e838 <HAL_DMA_Init+0x118>)
 800e832:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800e836:	bf00      	nop
 800e838:	0800e80b 	.word	0x0800e80b
 800e83c:	0800e807 	.word	0x0800e807
 800e840:	0800e80b 	.word	0x0800e80b
 800e844:	0800e825 	.word	0x0800e825
 800e848:	f010803f 	.word	0xf010803f
 800e84c:	aaaaaaab 	.word	0xaaaaaaab
 800e850:	08016118 	.word	0x08016118

0800e854 <HAL_DMA_Start_IT>:
{
 800e854:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800e856:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800e85a:	2c01      	cmp	r4, #1
 800e85c:	d035      	beq.n	800e8ca <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 800e85e:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e862:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800e864:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800e866:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800e868:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800e86c:	d127      	bne.n	800e8be <HAL_DMA_Start_IT+0x6a>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e86e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 800e870:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e872:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800e874:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e878:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e87a:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e87c:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e87e:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e882:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e884:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800e886:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 800e888:	bf0a      	itet	eq
 800e88a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800e88c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 800e88e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e890:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 800e892:	bf18      	it	ne
 800e894:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e896:	233f      	movs	r3, #63	; 0x3f
 800e898:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 800e89a:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e89c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800e89e:	6823      	ldr	r3, [r4, #0]
 800e8a0:	f043 0316 	orr.w	r3, r3, #22
 800e8a4:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800e8a6:	b11a      	cbz	r2, 800e8b0 <HAL_DMA_Start_IT+0x5c>
      hdma->Instance->CR  |= DMA_IT_HT;
 800e8a8:	6823      	ldr	r3, [r4, #0]
 800e8aa:	f043 0308 	orr.w	r3, r3, #8
 800e8ae:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800e8b0:	6823      	ldr	r3, [r4, #0]
 800e8b2:	f043 0301 	orr.w	r3, r3, #1
 800e8b6:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e8b8:	2000      	movs	r0, #0
}
 800e8ba:	bcf0      	pop	{r4, r5, r6, r7}
 800e8bc:	4770      	bx	lr
    __HAL_UNLOCK(hdma);	  
 800e8be:	2300      	movs	r3, #0
 800e8c0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 800e8c4:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 800e8c6:	2002      	movs	r0, #2
}
 800e8c8:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800e8ca:	2002      	movs	r0, #2
}
 800e8cc:	bcf0      	pop	{r4, r5, r6, r7}
 800e8ce:	4770      	bx	lr

0800e8d0 <HAL_DMA_Abort>:
{
 800e8d0:	b570      	push	{r4, r5, r6, lr}
 800e8d2:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e8d4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800e8d6:	f7ff fc21 	bl	800e11c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800e8da:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800e8de:	2b02      	cmp	r3, #2
 800e8e0:	d006      	beq.n	800e8f0 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e8e2:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 800e8e4:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e8e6:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800e8e8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800e8ec:	2001      	movs	r0, #1
}
 800e8ee:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e8f0:	6823      	ldr	r3, [r4, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e8f2:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e8f4:	681a      	ldr	r2, [r3, #0]
 800e8f6:	f022 0216 	bic.w	r2, r2, #22
 800e8fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800e8fc:	695a      	ldr	r2, [r3, #20]
 800e8fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e902:	4605      	mov	r5, r0
 800e904:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e906:	b331      	cbz	r1, 800e956 <HAL_DMA_Abort+0x86>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e908:	681a      	ldr	r2, [r3, #0]
 800e90a:	f022 0208 	bic.w	r2, r2, #8
 800e90e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800e910:	681a      	ldr	r2, [r3, #0]
 800e912:	f022 0201 	bic.w	r2, r2, #1
 800e916:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e918:	e005      	b.n	800e926 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e91a:	f7ff fbff 	bl	800e11c <HAL_GetTick>
 800e91e:	1b40      	subs	r0, r0, r5
 800e920:	2805      	cmp	r0, #5
 800e922:	d80f      	bhi.n	800e944 <HAL_DMA_Abort+0x74>
 800e924:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	f013 0301 	ands.w	r3, r3, #1
 800e92c:	d1f5      	bne.n	800e91a <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e92e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e930:	223f      	movs	r2, #63	; 0x3f
 800e932:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 800e934:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e936:	60b2      	str	r2, [r6, #8]
  return HAL_OK;
 800e938:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 800e93a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 800e93e:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 800e942:	bd70      	pop	{r4, r5, r6, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e944:	2220      	movs	r2, #32
        __HAL_UNLOCK(hdma);
 800e946:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e948:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e94a:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 800e94c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e950:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800e954:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e956:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800e958:	2a00      	cmp	r2, #0
 800e95a:	d1d5      	bne.n	800e908 <HAL_DMA_Abort+0x38>
 800e95c:	e7d8      	b.n	800e910 <HAL_DMA_Abort+0x40>
 800e95e:	bf00      	nop

0800e960 <HAL_DMA_IRQHandler>:
{
 800e960:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e962:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800e964:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e966:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800e968:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800e96a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800e96c:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800e96e:	4965      	ldr	r1, [pc, #404]	; (800eb04 <HAL_DMA_IRQHandler+0x1a4>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800e970:	2208      	movs	r2, #8
 800e972:	409a      	lsls	r2, r3
 800e974:	422a      	tst	r2, r5
{
 800e976:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800e978:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800e97a:	d003      	beq.n	800e984 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800e97c:	6801      	ldr	r1, [r0, #0]
 800e97e:	6808      	ldr	r0, [r1, #0]
 800e980:	0740      	lsls	r0, r0, #29
 800e982:	d459      	bmi.n	800ea38 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800e984:	2201      	movs	r2, #1
 800e986:	409a      	lsls	r2, r3
 800e988:	422a      	tst	r2, r5
 800e98a:	d003      	beq.n	800e994 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800e98c:	6821      	ldr	r1, [r4, #0]
 800e98e:	6949      	ldr	r1, [r1, #20]
 800e990:	0608      	lsls	r0, r1, #24
 800e992:	d474      	bmi.n	800ea7e <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800e994:	2204      	movs	r2, #4
 800e996:	409a      	lsls	r2, r3
 800e998:	422a      	tst	r2, r5
 800e99a:	d003      	beq.n	800e9a4 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800e99c:	6821      	ldr	r1, [r4, #0]
 800e99e:	6809      	ldr	r1, [r1, #0]
 800e9a0:	0789      	lsls	r1, r1, #30
 800e9a2:	d466      	bmi.n	800ea72 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800e9a4:	2210      	movs	r2, #16
 800e9a6:	409a      	lsls	r2, r3
 800e9a8:	422a      	tst	r2, r5
 800e9aa:	d003      	beq.n	800e9b4 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800e9ac:	6821      	ldr	r1, [r4, #0]
 800e9ae:	6808      	ldr	r0, [r1, #0]
 800e9b0:	0700      	lsls	r0, r0, #28
 800e9b2:	d44b      	bmi.n	800ea4c <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800e9b4:	2220      	movs	r2, #32
 800e9b6:	409a      	lsls	r2, r3
 800e9b8:	422a      	tst	r2, r5
 800e9ba:	d014      	beq.n	800e9e6 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800e9bc:	6821      	ldr	r1, [r4, #0]
 800e9be:	6808      	ldr	r0, [r1, #0]
 800e9c0:	06c0      	lsls	r0, r0, #27
 800e9c2:	d510      	bpl.n	800e9e6 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800e9c4:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800e9c6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800e9ca:	2a05      	cmp	r2, #5
 800e9cc:	d063      	beq.n	800ea96 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e9ce:	680b      	ldr	r3, [r1, #0]
 800e9d0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e9d4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e9d6:	d07e      	beq.n	800ead6 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e9d8:	0319      	lsls	r1, r3, #12
 800e9da:	f140 8089 	bpl.w	800eaf0 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 800e9de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e9e0:	b10b      	cbz	r3, 800e9e6 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 800e9e2:	4620      	mov	r0, r4
 800e9e4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800e9e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800e9e8:	b323      	cbz	r3, 800ea34 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800e9ea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800e9ec:	07da      	lsls	r2, r3, #31
 800e9ee:	d51a      	bpl.n	800ea26 <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_ABORT;
 800e9f0:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800e9f2:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800e9f4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800e9f8:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800e9fa:	4943      	ldr	r1, [pc, #268]	; (800eb08 <HAL_DMA_IRQHandler+0x1a8>)
      __HAL_DMA_DISABLE(hdma);
 800e9fc:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800ea00:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 800ea04:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ea06:	0ab6      	lsrs	r6, r6, #10
 800ea08:	e002      	b.n	800ea10 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ea0a:	6813      	ldr	r3, [r2, #0]
 800ea0c:	07db      	lsls	r3, r3, #31
 800ea0e:	d504      	bpl.n	800ea1a <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 800ea10:	9b01      	ldr	r3, [sp, #4]
 800ea12:	3301      	adds	r3, #1
 800ea14:	42b3      	cmp	r3, r6
 800ea16:	9301      	str	r3, [sp, #4]
 800ea18:	d9f7      	bls.n	800ea0a <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 800ea1a:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 800ea1c:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800ea1e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800ea22:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800ea26:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800ea28:	b123      	cbz	r3, 800ea34 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 800ea2a:	4620      	mov	r0, r4
}
 800ea2c:	b003      	add	sp, #12
 800ea2e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800ea32:	4718      	bx	r3
}
 800ea34:	b003      	add	sp, #12
 800ea36:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ea38:	6808      	ldr	r0, [r1, #0]
 800ea3a:	f020 0004 	bic.w	r0, r0, #4
 800ea3e:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ea40:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ea42:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ea44:	f042 0201 	orr.w	r2, r2, #1
 800ea48:	6562      	str	r2, [r4, #84]	; 0x54
 800ea4a:	e79b      	b.n	800e984 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800ea4c:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ea4e:	680a      	ldr	r2, [r1, #0]
 800ea50:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ea54:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ea56:	d118      	bne.n	800ea8a <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ea58:	05d2      	lsls	r2, r2, #23
 800ea5a:	d403      	bmi.n	800ea64 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ea5c:	680a      	ldr	r2, [r1, #0]
 800ea5e:	f022 0208 	bic.w	r2, r2, #8
 800ea62:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800ea64:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ea66:	2a00      	cmp	r2, #0
 800ea68:	d0a4      	beq.n	800e9b4 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	4790      	blx	r2
 800ea6e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800ea70:	e7a0      	b.n	800e9b4 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ea72:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ea74:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ea76:	f042 0204 	orr.w	r2, r2, #4
 800ea7a:	6562      	str	r2, [r4, #84]	; 0x54
 800ea7c:	e792      	b.n	800e9a4 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ea7e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ea80:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ea82:	f042 0202 	orr.w	r2, r2, #2
 800ea86:	6562      	str	r2, [r4, #84]	; 0x54
 800ea88:	e784      	b.n	800e994 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ea8a:	0311      	lsls	r1, r2, #12
 800ea8c:	d5ea      	bpl.n	800ea64 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ea8e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ea90:	2a00      	cmp	r2, #0
 800ea92:	d1ea      	bne.n	800ea6a <HAL_DMA_IRQHandler+0x10a>
 800ea94:	e78e      	b.n	800e9b4 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ea96:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ea98:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ea9a:	f022 0216 	bic.w	r2, r2, #22
 800ea9e:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800eaa0:	694a      	ldr	r2, [r1, #20]
 800eaa2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800eaa6:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800eaa8:	b338      	cbz	r0, 800eafa <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800eaaa:	680a      	ldr	r2, [r1, #0]
 800eaac:	f022 0208 	bic.w	r2, r2, #8
 800eab0:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eab2:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 800eab4:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eab6:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800eaba:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 800eabc:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eabe:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 800eac0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800eac4:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 800eac8:	2900      	cmp	r1, #0
 800eaca:	d0b3      	beq.n	800ea34 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 800eacc:	4620      	mov	r0, r4
}
 800eace:	b003      	add	sp, #12
 800ead0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 800ead4:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ead6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800eada:	d180      	bne.n	800e9de <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800eadc:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800eade:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800eae0:	f022 0210 	bic.w	r2, r2, #16
 800eae4:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800eae6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800eaea:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800eaee:	e776      	b.n	800e9de <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 800eaf0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	f47f af75 	bne.w	800e9e2 <HAL_DMA_IRQHandler+0x82>
 800eaf8:	e775      	b.n	800e9e6 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800eafa:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800eafc:	2a00      	cmp	r2, #0
 800eafe:	d1d4      	bne.n	800eaaa <HAL_DMA_IRQHandler+0x14a>
 800eb00:	e7d7      	b.n	800eab2 <HAL_DMA_IRQHandler+0x152>
 800eb02:	bf00      	nop
 800eb04:	20000020 	.word	0x20000020
 800eb08:	1b4e81b5 	.word	0x1b4e81b5

0800eb0c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800eb0c:	4b1b      	ldr	r3, [pc, #108]	; (800eb7c <FLASH_SetErrorCode+0x70>)
 800eb0e:	68da      	ldr	r2, [r3, #12]
 800eb10:	06d1      	lsls	r1, r2, #27
 800eb12:	d505      	bpl.n	800eb20 <FLASH_SetErrorCode+0x14>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800eb14:	491a      	ldr	r1, [pc, #104]	; (800eb80 <FLASH_SetErrorCode+0x74>)
 800eb16:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800eb18:	2010      	movs	r0, #16
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800eb1a:	4302      	orrs	r2, r0
 800eb1c:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800eb1e:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800eb20:	4b16      	ldr	r3, [pc, #88]	; (800eb7c <FLASH_SetErrorCode+0x70>)
 800eb22:	68da      	ldr	r2, [r3, #12]
 800eb24:	0692      	lsls	r2, r2, #26
 800eb26:	d506      	bpl.n	800eb36 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800eb28:	4915      	ldr	r1, [pc, #84]	; (800eb80 <FLASH_SetErrorCode+0x74>)
 800eb2a:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800eb2c:	2020      	movs	r0, #32
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800eb2e:	f042 0208 	orr.w	r2, r2, #8
 800eb32:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800eb34:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800eb36:	4b11      	ldr	r3, [pc, #68]	; (800eb7c <FLASH_SetErrorCode+0x70>)
 800eb38:	68da      	ldr	r2, [r3, #12]
 800eb3a:	0650      	lsls	r0, r2, #25
 800eb3c:	d506      	bpl.n	800eb4c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800eb3e:	4910      	ldr	r1, [pc, #64]	; (800eb80 <FLASH_SetErrorCode+0x74>)
 800eb40:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800eb42:	2040      	movs	r0, #64	; 0x40
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800eb44:	f042 0204 	orr.w	r2, r2, #4
 800eb48:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800eb4a:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800eb4c:	4b0b      	ldr	r3, [pc, #44]	; (800eb7c <FLASH_SetErrorCode+0x70>)
 800eb4e:	68da      	ldr	r2, [r3, #12]
 800eb50:	0611      	lsls	r1, r2, #24
 800eb52:	d506      	bpl.n	800eb62 <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800eb54:	490a      	ldr	r1, [pc, #40]	; (800eb80 <FLASH_SetErrorCode+0x74>)
 800eb56:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800eb58:	2080      	movs	r0, #128	; 0x80
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800eb5a:	f042 0202 	orr.w	r2, r2, #2
 800eb5e:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800eb60:	60d8      	str	r0, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800eb62:	4b06      	ldr	r3, [pc, #24]	; (800eb7c <FLASH_SetErrorCode+0x70>)
 800eb64:	68da      	ldr	r2, [r3, #12]
 800eb66:	0792      	lsls	r2, r2, #30
 800eb68:	d506      	bpl.n	800eb78 <FLASH_SetErrorCode+0x6c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800eb6a:	4905      	ldr	r1, [pc, #20]	; (800eb80 <FLASH_SetErrorCode+0x74>)
 800eb6c:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800eb6e:	2002      	movs	r0, #2
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800eb70:	f042 0220 	orr.w	r2, r2, #32
 800eb74:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800eb76:	60d8      	str	r0, [r3, #12]
  }
}
 800eb78:	4770      	bx	lr
 800eb7a:	bf00      	nop
 800eb7c:	40023c00 	.word	0x40023c00
 800eb80:	20001d2c 	.word	0x20001d2c

0800eb84 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800eb84:	4b06      	ldr	r3, [pc, #24]	; (800eba0 <HAL_FLASH_Unlock+0x1c>)
 800eb86:	691a      	ldr	r2, [r3, #16]
 800eb88:	2a00      	cmp	r2, #0
 800eb8a:	db01      	blt.n	800eb90 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800eb8c:	2000      	movs	r0, #0
}
 800eb8e:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800eb90:	4904      	ldr	r1, [pc, #16]	; (800eba4 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800eb92:	4a05      	ldr	r2, [pc, #20]	; (800eba8 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800eb94:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800eb96:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800eb98:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800eb9a:	0fc0      	lsrs	r0, r0, #31
 800eb9c:	4770      	bx	lr
 800eb9e:	bf00      	nop
 800eba0:	40023c00 	.word	0x40023c00
 800eba4:	45670123 	.word	0x45670123
 800eba8:	cdef89ab 	.word	0xcdef89ab

0800ebac <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800ebac:	4a03      	ldr	r2, [pc, #12]	; (800ebbc <HAL_FLASH_Lock+0x10>)
 800ebae:	6913      	ldr	r3, [r2, #16]
 800ebb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ebb4:	6113      	str	r3, [r2, #16]
}
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	4770      	bx	lr
 800ebba:	bf00      	nop
 800ebbc:	40023c00 	.word	0x40023c00

0800ebc0 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ebc0:	4b12      	ldr	r3, [pc, #72]	; (800ec0c <FLASH_WaitForLastOperation+0x4c>)
{ 
 800ebc2:	b570      	push	{r4, r5, r6, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ebc4:	2200      	movs	r2, #0
{ 
 800ebc6:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ebc8:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 800ebca:	f7ff faa7 	bl	800e11c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ebce:	4c10      	ldr	r4, [pc, #64]	; (800ec10 <FLASH_WaitForLastOperation+0x50>)
  tickstart = HAL_GetTick();
 800ebd0:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ebd2:	e001      	b.n	800ebd8 <FLASH_WaitForLastOperation+0x18>
    if(Timeout != HAL_MAX_DELAY)
 800ebd4:	1c69      	adds	r1, r5, #1
 800ebd6:	d10d      	bne.n	800ebf4 <FLASH_WaitForLastOperation+0x34>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ebd8:	68e3      	ldr	r3, [r4, #12]
 800ebda:	03da      	lsls	r2, r3, #15
 800ebdc:	d4fa      	bmi.n	800ebd4 <FLASH_WaitForLastOperation+0x14>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800ebde:	68e3      	ldr	r3, [r4, #12]
 800ebe0:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800ebe2:	bf44      	itt	mi
 800ebe4:	2301      	movmi	r3, #1
 800ebe6:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800ebe8:	4b09      	ldr	r3, [pc, #36]	; (800ec10 <FLASH_WaitForLastOperation+0x50>)
 800ebea:	68d8      	ldr	r0, [r3, #12]
 800ebec:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 800ebf0:	d108      	bne.n	800ec04 <FLASH_WaitForLastOperation+0x44>
}  
 800ebf2:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800ebf4:	b125      	cbz	r5, 800ec00 <FLASH_WaitForLastOperation+0x40>
 800ebf6:	f7ff fa91 	bl	800e11c <HAL_GetTick>
 800ebfa:	1b80      	subs	r0, r0, r6
 800ebfc:	42a8      	cmp	r0, r5
 800ebfe:	d9eb      	bls.n	800ebd8 <FLASH_WaitForLastOperation+0x18>
        return HAL_TIMEOUT;
 800ec00:	2003      	movs	r0, #3
}  
 800ec02:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800ec04:	f7ff ff82 	bl	800eb0c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800ec08:	2001      	movs	r0, #1
}  
 800ec0a:	bd70      	pop	{r4, r5, r6, pc}
 800ec0c:	20001d2c 	.word	0x20001d2c
 800ec10:	40023c00 	.word	0x40023c00

0800ec14 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800ec14:	b139      	cbz	r1, 800ec26 <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800ec16:	2901      	cmp	r1, #1
 800ec18:	d01c      	beq.n	800ec54 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800ec1a:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800ec1c:	bf0c      	ite	eq
 800ec1e:	f44f 7100 	moveq.w	r1, #512	; 0x200
 800ec22:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ec26:	4b0d      	ldr	r3, [pc, #52]	; (800ec5c <FLASH_Erase_Sector+0x48>)
 800ec28:	691a      	ldr	r2, [r3, #16]
 800ec2a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800ec2e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 800ec30:	691a      	ldr	r2, [r3, #16]
 800ec32:	4311      	orrs	r1, r2
 800ec34:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800ec36:	691a      	ldr	r2, [r3, #16]
 800ec38:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800ec3c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800ec3e:	691a      	ldr	r2, [r3, #16]
 800ec40:	f042 0202 	orr.w	r2, r2, #2
 800ec44:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 800ec48:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800ec4a:	691a      	ldr	r2, [r3, #16]
 800ec4c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800ec50:	611a      	str	r2, [r3, #16]
}
 800ec52:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800ec54:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ec58:	e7e5      	b.n	800ec26 <FLASH_Erase_Sector+0x12>
 800ec5a:	bf00      	nop
 800ec5c:	40023c00 	.word	0x40023c00

0800ec60 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800ec60:	4b14      	ldr	r3, [pc, #80]	; (800ecb4 <FLASH_FlushCaches+0x54>)
 800ec62:	681a      	ldr	r2, [r3, #0]
 800ec64:	0591      	lsls	r1, r2, #22
 800ec66:	d50f      	bpl.n	800ec88 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800ec68:	681a      	ldr	r2, [r3, #0]
 800ec6a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ec6e:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800ec70:	681a      	ldr	r2, [r3, #0]
 800ec72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ec76:	601a      	str	r2, [r3, #0]
 800ec78:	681a      	ldr	r2, [r3, #0]
 800ec7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ec7e:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ec80:	681a      	ldr	r2, [r3, #0]
 800ec82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ec86:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800ec88:	4b0a      	ldr	r3, [pc, #40]	; (800ecb4 <FLASH_FlushCaches+0x54>)
 800ec8a:	681a      	ldr	r2, [r3, #0]
 800ec8c:	0552      	lsls	r2, r2, #21
 800ec8e:	d50f      	bpl.n	800ecb0 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800ec90:	681a      	ldr	r2, [r3, #0]
 800ec92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ec96:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800ec98:	681a      	ldr	r2, [r3, #0]
 800ec9a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ec9e:	601a      	str	r2, [r3, #0]
 800eca0:	681a      	ldr	r2, [r3, #0]
 800eca2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800eca6:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800eca8:	681a      	ldr	r2, [r3, #0]
 800ecaa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ecae:	601a      	str	r2, [r3, #0]
  }
}
 800ecb0:	4770      	bx	lr
 800ecb2:	bf00      	nop
 800ecb4:	40023c00 	.word	0x40023c00

0800ecb8 <HAL_FLASHEx_Erase>:
{
 800ecb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800ecbc:	4e2d      	ldr	r6, [pc, #180]	; (800ed74 <HAL_FLASHEx_Erase+0xbc>)
 800ecbe:	7e33      	ldrb	r3, [r6, #24]
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d038      	beq.n	800ed36 <HAL_FLASHEx_Erase+0x7e>
 800ecc4:	2301      	movs	r3, #1
 800ecc6:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ecc8:	f24c 3050 	movw	r0, #50000	; 0xc350
 800eccc:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800ecce:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ecd0:	f7ff ff76 	bl	800ebc0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800ecd4:	4607      	mov	r7, r0
 800ecd6:	bb48      	cbnz	r0, 800ed2c <HAL_FLASHEx_Erase+0x74>
    *SectorError = 0xFFFFFFFFU;
 800ecd8:	f04f 33ff 	mov.w	r3, #4294967295
 800ecdc:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ece0:	6823      	ldr	r3, [r4, #0]
 800ece2:	2b01      	cmp	r3, #1
 800ece4:	d02b      	beq.n	800ed3e <HAL_FLASHEx_Erase+0x86>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ece6:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800ecea:	442b      	add	r3, r5
 800ecec:	429d      	cmp	r5, r3
 800ecee:	d21b      	bcs.n	800ed28 <HAL_FLASHEx_Erase+0x70>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800ecf0:	f8df 9084 	ldr.w	r9, [pc, #132]	; 800ed78 <HAL_FLASHEx_Erase+0xc0>
 800ecf4:	e005      	b.n	800ed02 <HAL_FLASHEx_Erase+0x4a>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ecf6:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800ecfa:	3501      	adds	r5, #1
 800ecfc:	4413      	add	r3, r2
 800ecfe:	42ab      	cmp	r3, r5
 800ed00:	d912      	bls.n	800ed28 <HAL_FLASHEx_Erase+0x70>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800ed02:	7c21      	ldrb	r1, [r4, #16]
 800ed04:	4628      	mov	r0, r5
 800ed06:	f7ff ff85 	bl	800ec14 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ed0a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ed0e:	f7ff ff57 	bl	800ebc0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800ed12:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ed16:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800ed1a:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 800ed1e:	2800      	cmp	r0, #0
 800ed20:	d0e9      	beq.n	800ecf6 <HAL_FLASHEx_Erase+0x3e>
          *SectorError = index;
 800ed22:	f8c8 5000 	str.w	r5, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ed26:	4607      	mov	r7, r0
    FLASH_FlushCaches();    
 800ed28:	f7ff ff9a 	bl	800ec60 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	7633      	strb	r3, [r6, #24]
}
 800ed30:	4638      	mov	r0, r7
 800ed32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800ed36:	2702      	movs	r7, #2
}
 800ed38:	4638      	mov	r0, r7
 800ed3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ed3e:	4d0e      	ldr	r5, [pc, #56]	; (800ed78 <HAL_FLASHEx_Erase+0xc0>)
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800ed40:	6923      	ldr	r3, [r4, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ed42:	692a      	ldr	r2, [r5, #16]
 800ed44:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800ed48:	612a      	str	r2, [r5, #16]
  FLASH->CR |= FLASH_CR_MER;
 800ed4a:	692a      	ldr	r2, [r5, #16]
 800ed4c:	f042 0204 	orr.w	r2, r2, #4
 800ed50:	612a      	str	r2, [r5, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800ed52:	692a      	ldr	r2, [r5, #16]
 800ed54:	021b      	lsls	r3, r3, #8
 800ed56:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800ed5a:	b29b      	uxth	r3, r3
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	612b      	str	r3, [r5, #16]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ed60:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ed64:	f7ff ff2c 	bl	800ebc0 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 800ed68:	692b      	ldr	r3, [r5, #16]
 800ed6a:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ed6e:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 800ed70:	612b      	str	r3, [r5, #16]
 800ed72:	e7d9      	b.n	800ed28 <HAL_FLASHEx_Erase+0x70>
 800ed74:	20001d2c 	.word	0x20001d2c
 800ed78:	40023c00 	.word	0x40023c00

0800ed7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ed7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ed80:	f8d1 8000 	ldr.w	r8, [r1]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ed84:	f8df e1f4 	ldr.w	lr, [pc, #500]	; 800ef7c <HAL_GPIO_Init+0x200>
{
 800ed88:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ed8a:	2400      	movs	r4, #0
 800ed8c:	e003      	b.n	800ed96 <HAL_GPIO_Init+0x1a>
 800ed8e:	3401      	adds	r4, #1
 800ed90:	2c10      	cmp	r4, #16
 800ed92:	f000 808c 	beq.w	800eeae <HAL_GPIO_Init+0x132>
    ioposition = 0x01U << position;
 800ed96:	2301      	movs	r3, #1
 800ed98:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ed9a:	ea08 0203 	and.w	r2, r8, r3
    if(iocurrent == ioposition)
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	d1f5      	bne.n	800ed8e <HAL_GPIO_Init+0x12>
 800eda2:	e9d1 6501 	ldrd	r6, r5, [r1, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800eda6:	f026 0910 	bic.w	r9, r6, #16
 800edaa:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 800edae:	2303      	movs	r3, #3
 800edb0:	f109 37ff 	add.w	r7, r9, #4294967295
 800edb4:	fa03 f30c 	lsl.w	r3, r3, ip
 800edb8:	2f01      	cmp	r7, #1
 800edba:	ea6f 0303 	mvn.w	r3, r3
 800edbe:	fa05 f50c 	lsl.w	r5, r5, ip
 800edc2:	d977      	bls.n	800eeb4 <HAL_GPIO_Init+0x138>
      temp = GPIOx->PUPDR;
 800edc4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800edc6:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800edc8:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800edca:	60c5      	str	r5, [r0, #12]
      temp = GPIOx->MODER;
 800edcc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800edce:	f006 0503 	and.w	r5, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800edd2:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800edd4:	fa05 f30c 	lsl.w	r3, r5, ip
 800edd8:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 800edda:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800eddc:	00f3      	lsls	r3, r6, #3
 800edde:	d5d6      	bpl.n	800ed8e <HAL_GPIO_Init+0x12>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ede0:	4d5f      	ldr	r5, [pc, #380]	; (800ef60 <HAL_GPIO_Init+0x1e4>)
 800ede2:	2300      	movs	r3, #0
 800ede4:	9301      	str	r3, [sp, #4]
 800ede6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800ede8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800edec:	646b      	str	r3, [r5, #68]	; 0x44
 800edee:	6c6d      	ldr	r5, [r5, #68]	; 0x44
 800edf0:	f024 0303 	bic.w	r3, r4, #3
 800edf4:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 800edf8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800edfc:	9501      	str	r5, [sp, #4]
 800edfe:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ee02:	f004 0503 	and.w	r5, r4, #3
 800ee06:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ee0a:	4d56      	ldr	r5, [pc, #344]	; (800ef64 <HAL_GPIO_Init+0x1e8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ee0c:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800ee0e:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ee12:	270f      	movs	r7, #15
 800ee14:	fa07 f709 	lsl.w	r7, r7, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ee18:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ee1a:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ee1e:	d01f      	beq.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ee20:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ee24:	42a8      	cmp	r0, r5
 800ee26:	d076      	beq.n	800ef16 <HAL_GPIO_Init+0x19a>
 800ee28:	4d4f      	ldr	r5, [pc, #316]	; (800ef68 <HAL_GPIO_Init+0x1ec>)
 800ee2a:	42a8      	cmp	r0, r5
 800ee2c:	d079      	beq.n	800ef22 <HAL_GPIO_Init+0x1a6>
 800ee2e:	4d4f      	ldr	r5, [pc, #316]	; (800ef6c <HAL_GPIO_Init+0x1f0>)
 800ee30:	42a8      	cmp	r0, r5
 800ee32:	d07c      	beq.n	800ef2e <HAL_GPIO_Init+0x1b2>
 800ee34:	4d4e      	ldr	r5, [pc, #312]	; (800ef70 <HAL_GPIO_Init+0x1f4>)
 800ee36:	42a8      	cmp	r0, r5
 800ee38:	d07f      	beq.n	800ef3a <HAL_GPIO_Init+0x1be>
 800ee3a:	4d4e      	ldr	r5, [pc, #312]	; (800ef74 <HAL_GPIO_Init+0x1f8>)
 800ee3c:	42a8      	cmp	r0, r5
 800ee3e:	f000 8082 	beq.w	800ef46 <HAL_GPIO_Init+0x1ca>
 800ee42:	4d4d      	ldr	r5, [pc, #308]	; (800ef78 <HAL_GPIO_Init+0x1fc>)
 800ee44:	42a8      	cmp	r0, r5
 800ee46:	f000 8084 	beq.w	800ef52 <HAL_GPIO_Init+0x1d6>
 800ee4a:	f8df c134 	ldr.w	ip, [pc, #308]	; 800ef80 <HAL_GPIO_Init+0x204>
 800ee4e:	4560      	cmp	r0, ip
 800ee50:	bf0c      	ite	eq
 800ee52:	f04f 0c07 	moveq.w	ip, #7
 800ee56:	f04f 0c08 	movne.w	ip, #8
 800ee5a:	fa0c f509 	lsl.w	r5, ip, r9
 800ee5e:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ee60:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 800ee62:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800ee66:	43d5      	mvns	r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ee68:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 800ee6a:	bf54      	ite	pl
 800ee6c:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800ee6e:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 800ee70:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800ee74:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ee78:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 800ee7a:	bf54      	ite	pl
 800ee7c:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800ee7e:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 800ee80:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ee84:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ee88:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 800ee8a:	bf54      	ite	pl
 800ee8c:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800ee8e:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 800ee90:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800ee94:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ee98:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ee9a:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 800ee9e:	bf54      	ite	pl
 800eea0:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800eea2:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800eea4:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 800eea6:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800eeaa:	f47f af74 	bne.w	800ed96 <HAL_GPIO_Init+0x1a>
      }
    }
  }
}
 800eeae:	b003      	add	sp, #12
 800eeb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800eeb4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800eeb6:	ea07 0a03 	and.w	sl, r7, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800eeba:	68cf      	ldr	r7, [r1, #12]
 800eebc:	fa07 f70c 	lsl.w	r7, r7, ip
 800eec0:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800eec4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800eec6:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800eeca:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800eece:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800eed2:	40a7      	lsls	r7, r4
 800eed4:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 800eed8:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800eeda:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800eedc:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800eede:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800eee0:	f1b9 0f02 	cmp.w	r9, #2
      GPIOx->PUPDR = temp;
 800eee4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800eee6:	f47f af71 	bne.w	800edcc <HAL_GPIO_Init+0x50>
        temp = GPIOx->AFR[position >> 3U];
 800eeea:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 800eeee:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800eef2:	f004 0707 	and.w	r7, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 800eef6:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800eefa:	00bf      	lsls	r7, r7, #2
 800eefc:	f04f 0b0f 	mov.w	fp, #15
 800ef00:	fa0b fb07 	lsl.w	fp, fp, r7
 800ef04:	ea25 0a0b 	bic.w	sl, r5, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ef08:	690d      	ldr	r5, [r1, #16]
 800ef0a:	40bd      	lsls	r5, r7
 800ef0c:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->AFR[position >> 3U] = temp;
 800ef10:	f8c9 5020 	str.w	r5, [r9, #32]
 800ef14:	e75a      	b.n	800edcc <HAL_GPIO_Init+0x50>
 800ef16:	f04f 0c01 	mov.w	ip, #1
 800ef1a:	fa0c f509 	lsl.w	r5, ip, r9
 800ef1e:	432f      	orrs	r7, r5
 800ef20:	e79e      	b.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ef22:	f04f 0c02 	mov.w	ip, #2
 800ef26:	fa0c f509 	lsl.w	r5, ip, r9
 800ef2a:	432f      	orrs	r7, r5
 800ef2c:	e798      	b.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ef2e:	f04f 0c03 	mov.w	ip, #3
 800ef32:	fa0c f509 	lsl.w	r5, ip, r9
 800ef36:	432f      	orrs	r7, r5
 800ef38:	e792      	b.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ef3a:	f04f 0c04 	mov.w	ip, #4
 800ef3e:	fa0c f509 	lsl.w	r5, ip, r9
 800ef42:	432f      	orrs	r7, r5
 800ef44:	e78c      	b.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ef46:	f04f 0c05 	mov.w	ip, #5
 800ef4a:	fa0c f509 	lsl.w	r5, ip, r9
 800ef4e:	432f      	orrs	r7, r5
 800ef50:	e786      	b.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ef52:	f04f 0c06 	mov.w	ip, #6
 800ef56:	fa0c f509 	lsl.w	r5, ip, r9
 800ef5a:	432f      	orrs	r7, r5
 800ef5c:	e780      	b.n	800ee60 <HAL_GPIO_Init+0xe4>
 800ef5e:	bf00      	nop
 800ef60:	40023800 	.word	0x40023800
 800ef64:	40020000 	.word	0x40020000
 800ef68:	40020800 	.word	0x40020800
 800ef6c:	40020c00 	.word	0x40020c00
 800ef70:	40021000 	.word	0x40021000
 800ef74:	40021400 	.word	0x40021400
 800ef78:	40021800 	.word	0x40021800
 800ef7c:	40013c00 	.word	0x40013c00
 800ef80:	40021c00 	.word	0x40021c00

0800ef84 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ef84:	b902      	cbnz	r2, 800ef88 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ef86:	0409      	lsls	r1, r1, #16
 800ef88:	6181      	str	r1, [r0, #24]
  }
}
 800ef8a:	4770      	bx	lr

0800ef8c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800ef8c:	4a04      	ldr	r2, [pc, #16]	; (800efa0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800ef8e:	6951      	ldr	r1, [r2, #20]
 800ef90:	4201      	tst	r1, r0
 800ef92:	d100      	bne.n	800ef96 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800ef94:	4770      	bx	lr
{
 800ef96:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800ef98:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800ef9a:	f7fe ff6f 	bl	800de7c <HAL_GPIO_EXTI_Callback>
  }
}
 800ef9e:	bd08      	pop	{r3, pc}
 800efa0:	40013c00 	.word	0x40013c00

0800efa4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800efa4:	2800      	cmp	r0, #0
 800efa6:	f000 8132 	beq.w	800f20e <HAL_RCC_OscConfig+0x26a>
{
 800efaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800efae:	6803      	ldr	r3, [r0, #0]
 800efb0:	07dd      	lsls	r5, r3, #31
{
 800efb2:	b082      	sub	sp, #8
 800efb4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800efb6:	d52f      	bpl.n	800f018 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800efb8:	49ac      	ldr	r1, [pc, #688]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800efba:	688a      	ldr	r2, [r1, #8]
 800efbc:	f002 020c 	and.w	r2, r2, #12
 800efc0:	2a04      	cmp	r2, #4
 800efc2:	f000 80ea 	beq.w	800f19a <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800efc6:	688a      	ldr	r2, [r1, #8]
 800efc8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800efcc:	2a08      	cmp	r2, #8
 800efce:	f000 80e0 	beq.w	800f192 <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800efd2:	6863      	ldr	r3, [r4, #4]
 800efd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800efd8:	f000 80e9 	beq.w	800f1ae <HAL_RCC_OscConfig+0x20a>
 800efdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800efe0:	f000 8178 	beq.w	800f2d4 <HAL_RCC_OscConfig+0x330>
 800efe4:	4da1      	ldr	r5, [pc, #644]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800efe6:	682a      	ldr	r2, [r5, #0]
 800efe8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800efec:	602a      	str	r2, [r5, #0]
 800efee:	682a      	ldr	r2, [r5, #0]
 800eff0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800eff4:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	f040 80de 	bne.w	800f1b8 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800effc:	f7ff f88e 	bl	800e11c <HAL_GetTick>
 800f000:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f002:	e005      	b.n	800f010 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f004:	f7ff f88a 	bl	800e11c <HAL_GetTick>
 800f008:	1b80      	subs	r0, r0, r6
 800f00a:	2864      	cmp	r0, #100	; 0x64
 800f00c:	f200 80f2 	bhi.w	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f010:	682b      	ldr	r3, [r5, #0]
 800f012:	039b      	lsls	r3, r3, #14
 800f014:	d4f6      	bmi.n	800f004 <HAL_RCC_OscConfig+0x60>
 800f016:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f018:	079f      	lsls	r7, r3, #30
 800f01a:	d475      	bmi.n	800f108 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f01c:	071a      	lsls	r2, r3, #28
 800f01e:	d515      	bpl.n	800f04c <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f020:	6963      	ldr	r3, [r4, #20]
 800f022:	2b00      	cmp	r3, #0
 800f024:	f000 80a5 	beq.w	800f172 <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f028:	4b91      	ldr	r3, [pc, #580]	; (800f270 <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f02a:	4d90      	ldr	r5, [pc, #576]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 800f02c:	2201      	movs	r2, #1
 800f02e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800f030:	f7ff f874 	bl	800e11c <HAL_GetTick>
 800f034:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f036:	e005      	b.n	800f044 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f038:	f7ff f870 	bl	800e11c <HAL_GetTick>
 800f03c:	1b80      	subs	r0, r0, r6
 800f03e:	2802      	cmp	r0, #2
 800f040:	f200 80d8 	bhi.w	800f1f4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f044:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800f046:	079b      	lsls	r3, r3, #30
 800f048:	d5f6      	bpl.n	800f038 <HAL_RCC_OscConfig+0x94>
 800f04a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f04c:	0758      	lsls	r0, r3, #29
 800f04e:	d53b      	bpl.n	800f0c8 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f050:	4a86      	ldr	r2, [pc, #536]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f052:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f054:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800f058:	f040 80db 	bne.w	800f212 <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f05c:	9301      	str	r3, [sp, #4]
 800f05e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f064:	6413      	str	r3, [r2, #64]	; 0x40
 800f066:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f06c:	9301      	str	r3, [sp, #4]
 800f06e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800f070:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f072:	4d80      	ldr	r5, [pc, #512]	; (800f274 <HAL_RCC_OscConfig+0x2d0>)
 800f074:	682a      	ldr	r2, [r5, #0]
 800f076:	05d1      	lsls	r1, r2, #23
 800f078:	f140 80ac 	bpl.w	800f1d4 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f07c:	68a3      	ldr	r3, [r4, #8]
 800f07e:	2b01      	cmp	r3, #1
 800f080:	f000 80c9 	beq.w	800f216 <HAL_RCC_OscConfig+0x272>
 800f084:	2b05      	cmp	r3, #5
 800f086:	f000 812f 	beq.w	800f2e8 <HAL_RCC_OscConfig+0x344>
 800f08a:	4d78      	ldr	r5, [pc, #480]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f08c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800f08e:	f022 0201 	bic.w	r2, r2, #1
 800f092:	672a      	str	r2, [r5, #112]	; 0x70
 800f094:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800f096:	f022 0204 	bic.w	r2, r2, #4
 800f09a:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	f040 80bf 	bne.w	800f220 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800f0a2:	f7ff f83b 	bl	800e11c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f0a6:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800f0aa:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f0ac:	e006      	b.n	800f0bc <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f0ae:	f7ff f835 	bl	800e11c <HAL_GetTick>
 800f0b2:	eba0 0008 	sub.w	r0, r0, r8
 800f0b6:	42b8      	cmp	r0, r7
 800f0b8:	f200 809c 	bhi.w	800f1f4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f0bc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800f0be:	0798      	lsls	r0, r3, #30
 800f0c0:	d4f5      	bmi.n	800f0ae <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f0c2:	2e00      	cmp	r6, #0
 800f0c4:	f040 80dc 	bne.w	800f280 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f0c8:	69a0      	ldr	r0, [r4, #24]
 800f0ca:	b1c8      	cbz	r0, 800f100 <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f0cc:	4d67      	ldr	r5, [pc, #412]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f0ce:	68aa      	ldr	r2, [r5, #8]
 800f0d0:	f002 020c 	and.w	r2, r2, #12
 800f0d4:	2a08      	cmp	r2, #8
 800f0d6:	f000 80d9 	beq.w	800f28c <HAL_RCC_OscConfig+0x2e8>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f0da:	4a67      	ldr	r2, [pc, #412]	; (800f278 <HAL_RCC_OscConfig+0x2d4>)
 800f0dc:	2100      	movs	r1, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f0de:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800f0e0:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f0e2:	f000 810b 	beq.w	800f2fc <HAL_RCC_OscConfig+0x358>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f0e6:	f7ff f819 	bl	800e11c <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0ea:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800f0ec:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0ee:	e004      	b.n	800f0fa <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f0f0:	f7ff f814 	bl	800e11c <HAL_GetTick>
 800f0f4:	1b40      	subs	r0, r0, r5
 800f0f6:	2802      	cmp	r0, #2
 800f0f8:	d87c      	bhi.n	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0fa:	6823      	ldr	r3, [r4, #0]
 800f0fc:	019b      	lsls	r3, r3, #6
 800f0fe:	d4f7      	bmi.n	800f0f0 <HAL_RCC_OscConfig+0x14c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800f100:	2000      	movs	r0, #0
}
 800f102:	b002      	add	sp, #8
 800f104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f108:	4a58      	ldr	r2, [pc, #352]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f10a:	6891      	ldr	r1, [r2, #8]
 800f10c:	f011 0f0c 	tst.w	r1, #12
 800f110:	d024      	beq.n	800f15c <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f112:	6891      	ldr	r1, [r2, #8]
 800f114:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f118:	2908      	cmp	r1, #8
 800f11a:	d01c      	beq.n	800f156 <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f11c:	68e3      	ldr	r3, [r4, #12]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	f000 8092 	beq.w	800f248 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 800f124:	4b55      	ldr	r3, [pc, #340]	; (800f27c <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f126:	4d51      	ldr	r5, [pc, #324]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 800f128:	2201      	movs	r2, #1
 800f12a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800f12c:	f7fe fff6 	bl	800e11c <HAL_GetTick>
 800f130:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f132:	e004      	b.n	800f13e <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f134:	f7fe fff2 	bl	800e11c <HAL_GetTick>
 800f138:	1b80      	subs	r0, r0, r6
 800f13a:	2802      	cmp	r0, #2
 800f13c:	d85a      	bhi.n	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f13e:	682b      	ldr	r3, [r5, #0]
 800f140:	0798      	lsls	r0, r3, #30
 800f142:	d5f7      	bpl.n	800f134 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f144:	682b      	ldr	r3, [r5, #0]
 800f146:	6922      	ldr	r2, [r4, #16]
 800f148:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f14c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800f150:	602b      	str	r3, [r5, #0]
 800f152:	6823      	ldr	r3, [r4, #0]
 800f154:	e762      	b.n	800f01c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f156:	6852      	ldr	r2, [r2, #4]
 800f158:	0256      	lsls	r6, r2, #9
 800f15a:	d4df      	bmi.n	800f11c <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f15c:	4a43      	ldr	r2, [pc, #268]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f15e:	6812      	ldr	r2, [r2, #0]
 800f160:	0795      	lsls	r5, r2, #30
 800f162:	d54b      	bpl.n	800f1fc <HAL_RCC_OscConfig+0x258>
 800f164:	68e2      	ldr	r2, [r4, #12]
 800f166:	2a01      	cmp	r2, #1
 800f168:	d048      	beq.n	800f1fc <HAL_RCC_OscConfig+0x258>
        return HAL_ERROR;
 800f16a:	2001      	movs	r0, #1
}
 800f16c:	b002      	add	sp, #8
 800f16e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800f172:	4a3f      	ldr	r2, [pc, #252]	; (800f270 <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f174:	4d3d      	ldr	r5, [pc, #244]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 800f176:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800f178:	f7fe ffd0 	bl	800e11c <HAL_GetTick>
 800f17c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f17e:	e004      	b.n	800f18a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f180:	f7fe ffcc 	bl	800e11c <HAL_GetTick>
 800f184:	1b80      	subs	r0, r0, r6
 800f186:	2802      	cmp	r0, #2
 800f188:	d834      	bhi.n	800f1f4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f18a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800f18c:	079f      	lsls	r7, r3, #30
 800f18e:	d4f7      	bmi.n	800f180 <HAL_RCC_OscConfig+0x1dc>
 800f190:	e75b      	b.n	800f04a <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f192:	684a      	ldr	r2, [r1, #4]
 800f194:	0250      	lsls	r0, r2, #9
 800f196:	f57f af1c 	bpl.w	800efd2 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f19a:	4a34      	ldr	r2, [pc, #208]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f19c:	6812      	ldr	r2, [r2, #0]
 800f19e:	0391      	lsls	r1, r2, #14
 800f1a0:	f57f af3a 	bpl.w	800f018 <HAL_RCC_OscConfig+0x74>
 800f1a4:	6862      	ldr	r2, [r4, #4]
 800f1a6:	2a00      	cmp	r2, #0
 800f1a8:	f47f af36 	bne.w	800f018 <HAL_RCC_OscConfig+0x74>
 800f1ac:	e7dd      	b.n	800f16a <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f1ae:	4a2f      	ldr	r2, [pc, #188]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f1b0:	6813      	ldr	r3, [r2, #0]
 800f1b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f1b6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800f1b8:	f7fe ffb0 	bl	800e11c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f1bc:	4d2b      	ldr	r5, [pc, #172]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800f1be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f1c0:	e004      	b.n	800f1cc <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f1c2:	f7fe ffab 	bl	800e11c <HAL_GetTick>
 800f1c6:	1b80      	subs	r0, r0, r6
 800f1c8:	2864      	cmp	r0, #100	; 0x64
 800f1ca:	d813      	bhi.n	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f1cc:	682b      	ldr	r3, [r5, #0]
 800f1ce:	039a      	lsls	r2, r3, #14
 800f1d0:	d5f7      	bpl.n	800f1c2 <HAL_RCC_OscConfig+0x21e>
 800f1d2:	e720      	b.n	800f016 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f1d4:	682a      	ldr	r2, [r5, #0]
 800f1d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f1da:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 800f1dc:	f7fe ff9e 	bl	800e11c <HAL_GetTick>
 800f1e0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f1e2:	682b      	ldr	r3, [r5, #0]
 800f1e4:	05da      	lsls	r2, r3, #23
 800f1e6:	f53f af49 	bmi.w	800f07c <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f1ea:	f7fe ff97 	bl	800e11c <HAL_GetTick>
 800f1ee:	1bc0      	subs	r0, r0, r7
 800f1f0:	2802      	cmp	r0, #2
 800f1f2:	d9f6      	bls.n	800f1e2 <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 800f1f4:	2003      	movs	r0, #3
}
 800f1f6:	b002      	add	sp, #8
 800f1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f1fc:	491b      	ldr	r1, [pc, #108]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f1fe:	6920      	ldr	r0, [r4, #16]
 800f200:	680a      	ldr	r2, [r1, #0]
 800f202:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800f206:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800f20a:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f20c:	e706      	b.n	800f01c <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 800f20e:	2001      	movs	r0, #1
}
 800f210:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 800f212:	2600      	movs	r6, #0
 800f214:	e72d      	b.n	800f072 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f216:	4a15      	ldr	r2, [pc, #84]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
 800f218:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800f21a:	f043 0301 	orr.w	r3, r3, #1
 800f21e:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800f220:	f7fe ff7c 	bl	800e11c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f224:	4d11      	ldr	r5, [pc, #68]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800f226:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f228:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f22c:	e005      	b.n	800f23a <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f22e:	f7fe ff75 	bl	800e11c <HAL_GetTick>
 800f232:	eba0 0008 	sub.w	r0, r0, r8
 800f236:	42b8      	cmp	r0, r7
 800f238:	d8dc      	bhi.n	800f1f4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f23a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800f23c:	079b      	lsls	r3, r3, #30
 800f23e:	d5f6      	bpl.n	800f22e <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 800f240:	2e00      	cmp	r6, #0
 800f242:	f43f af41 	beq.w	800f0c8 <HAL_RCC_OscConfig+0x124>
 800f246:	e01b      	b.n	800f280 <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 800f248:	4a0c      	ldr	r2, [pc, #48]	; (800f27c <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f24a:	4d08      	ldr	r5, [pc, #32]	; (800f26c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 800f24c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800f24e:	f7fe ff65 	bl	800e11c <HAL_GetTick>
 800f252:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f254:	e004      	b.n	800f260 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f256:	f7fe ff61 	bl	800e11c <HAL_GetTick>
 800f25a:	1b80      	subs	r0, r0, r6
 800f25c:	2802      	cmp	r0, #2
 800f25e:	d8c9      	bhi.n	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f260:	682b      	ldr	r3, [r5, #0]
 800f262:	0799      	lsls	r1, r3, #30
 800f264:	d4f7      	bmi.n	800f256 <HAL_RCC_OscConfig+0x2b2>
 800f266:	6823      	ldr	r3, [r4, #0]
 800f268:	e6d8      	b.n	800f01c <HAL_RCC_OscConfig+0x78>
 800f26a:	bf00      	nop
 800f26c:	40023800 	.word	0x40023800
 800f270:	42470e80 	.word	0x42470e80
 800f274:	40007000 	.word	0x40007000
 800f278:	42470060 	.word	0x42470060
 800f27c:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 800f280:	4a35      	ldr	r2, [pc, #212]	; (800f358 <HAL_RCC_OscConfig+0x3b4>)
 800f282:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f284:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f288:	6413      	str	r3, [r2, #64]	; 0x40
 800f28a:	e71d      	b.n	800f0c8 <HAL_RCC_OscConfig+0x124>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f28c:	2801      	cmp	r0, #1
 800f28e:	f43f af6d 	beq.w	800f16c <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 800f292:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f294:	69e2      	ldr	r2, [r4, #28]
 800f296:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800f29a:	4291      	cmp	r1, r2
 800f29c:	f47f af65 	bne.w	800f16a <HAL_RCC_OscConfig+0x1c6>
 800f2a0:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f2a2:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f2a6:	4291      	cmp	r1, r2
 800f2a8:	f47f af5f 	bne.w	800f16a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f2ac:	f647 72c0 	movw	r2, #32704	; 0x7fc0
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f2b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f2b2:	401a      	ands	r2, r3
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f2b4:	428a      	cmp	r2, r1
 800f2b6:	f47f af58 	bne.w	800f16a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f2ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f2bc:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f2c0:	4291      	cmp	r1, r2
 800f2c2:	f47f af52 	bne.w	800f16a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f2c6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800f2c8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    return HAL_ERROR;
 800f2cc:	1a18      	subs	r0, r3, r0
 800f2ce:	bf18      	it	ne
 800f2d0:	2001      	movne	r0, #1
 800f2d2:	e74b      	b.n	800f16c <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f2d4:	4b20      	ldr	r3, [pc, #128]	; (800f358 <HAL_RCC_OscConfig+0x3b4>)
 800f2d6:	681a      	ldr	r2, [r3, #0]
 800f2d8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800f2dc:	601a      	str	r2, [r3, #0]
 800f2de:	681a      	ldr	r2, [r3, #0]
 800f2e0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800f2e4:	601a      	str	r2, [r3, #0]
 800f2e6:	e767      	b.n	800f1b8 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f2e8:	4b1b      	ldr	r3, [pc, #108]	; (800f358 <HAL_RCC_OscConfig+0x3b4>)
 800f2ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f2ec:	f042 0204 	orr.w	r2, r2, #4
 800f2f0:	671a      	str	r2, [r3, #112]	; 0x70
 800f2f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f2f4:	f042 0201 	orr.w	r2, r2, #1
 800f2f8:	671a      	str	r2, [r3, #112]	; 0x70
 800f2fa:	e791      	b.n	800f220 <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 800f2fc:	f7fe ff0e 	bl	800e11c <HAL_GetTick>
 800f300:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f302:	e005      	b.n	800f310 <HAL_RCC_OscConfig+0x36c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f304:	f7fe ff0a 	bl	800e11c <HAL_GetTick>
 800f308:	1b80      	subs	r0, r0, r6
 800f30a:	2802      	cmp	r0, #2
 800f30c:	f63f af72 	bhi.w	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f310:	682b      	ldr	r3, [r5, #0]
 800f312:	0199      	lsls	r1, r3, #6
 800f314:	d4f6      	bmi.n	800f304 <HAL_RCC_OscConfig+0x360>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f316:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 800f31a:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 800f31e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f320:	4c0d      	ldr	r4, [pc, #52]	; (800f358 <HAL_RCC_OscConfig+0x3b4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f322:	4333      	orrs	r3, r6
 800f324:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800f328:	0852      	lsrs	r2, r2, #1
 800f32a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800f32e:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 800f330:	490a      	ldr	r1, [pc, #40]	; (800f35c <HAL_RCC_OscConfig+0x3b8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800f336:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f338:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800f33a:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 800f33c:	f7fe feee 	bl	800e11c <HAL_GetTick>
 800f340:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f342:	e005      	b.n	800f350 <HAL_RCC_OscConfig+0x3ac>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f344:	f7fe feea 	bl	800e11c <HAL_GetTick>
 800f348:	1b40      	subs	r0, r0, r5
 800f34a:	2802      	cmp	r0, #2
 800f34c:	f63f af52 	bhi.w	800f1f4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f350:	6823      	ldr	r3, [r4, #0]
 800f352:	019a      	lsls	r2, r3, #6
 800f354:	d5f6      	bpl.n	800f344 <HAL_RCC_OscConfig+0x3a0>
 800f356:	e6d3      	b.n	800f100 <HAL_RCC_OscConfig+0x15c>
 800f358:	40023800 	.word	0x40023800
 800f35c:	42470060 	.word	0x42470060

0800f360 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f360:	4917      	ldr	r1, [pc, #92]	; (800f3c0 <HAL_RCC_GetSysClockFreq+0x60>)
{
 800f362:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f364:	688b      	ldr	r3, [r1, #8]
 800f366:	f003 030c 	and.w	r3, r3, #12
 800f36a:	2b04      	cmp	r3, #4
 800f36c:	d01b      	beq.n	800f3a6 <HAL_RCC_GetSysClockFreq+0x46>
 800f36e:	2b08      	cmp	r3, #8
 800f370:	d117      	bne.n	800f3a2 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f372:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f374:	684b      	ldr	r3, [r1, #4]
 800f376:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f37a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f37e:	d114      	bne.n	800f3aa <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f380:	6849      	ldr	r1, [r1, #4]
 800f382:	4810      	ldr	r0, [pc, #64]	; (800f3c4 <HAL_RCC_GetSysClockFreq+0x64>)
 800f384:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800f388:	fba1 0100 	umull	r0, r1, r1, r0
 800f38c:	f7f9 fbb4 	bl	8008af8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f390:	4b0b      	ldr	r3, [pc, #44]	; (800f3c0 <HAL_RCC_GetSysClockFreq+0x60>)
 800f392:	685b      	ldr	r3, [r3, #4]
 800f394:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800f398:	3301      	adds	r3, #1
 800f39a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800f39c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800f3a0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800f3a2:	4808      	ldr	r0, [pc, #32]	; (800f3c4 <HAL_RCC_GetSysClockFreq+0x64>)
}
 800f3a4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800f3a6:	4808      	ldr	r0, [pc, #32]	; (800f3c8 <HAL_RCC_GetSysClockFreq+0x68>)
}
 800f3a8:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f3aa:	684b      	ldr	r3, [r1, #4]
 800f3ac:	4806      	ldr	r0, [pc, #24]	; (800f3c8 <HAL_RCC_GetSysClockFreq+0x68>)
 800f3ae:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800f3b2:	fba3 0100 	umull	r0, r1, r3, r0
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	f7f9 fb9e 	bl	8008af8 <__aeabi_uldivmod>
 800f3bc:	e7e8      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x30>
 800f3be:	bf00      	nop
 800f3c0:	40023800 	.word	0x40023800
 800f3c4:	00f42400 	.word	0x00f42400
 800f3c8:	007a1200 	.word	0x007a1200

0800f3cc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800f3cc:	b160      	cbz	r0, 800f3e8 <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800f3ce:	4a49      	ldr	r2, [pc, #292]	; (800f4f4 <HAL_RCC_ClockConfig+0x128>)
 800f3d0:	6813      	ldr	r3, [r2, #0]
 800f3d2:	f003 030f 	and.w	r3, r3, #15
 800f3d6:	428b      	cmp	r3, r1
 800f3d8:	d208      	bcs.n	800f3ec <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f3da:	b2cb      	uxtb	r3, r1
 800f3dc:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f3de:	6813      	ldr	r3, [r2, #0]
 800f3e0:	f003 030f 	and.w	r3, r3, #15
 800f3e4:	428b      	cmp	r3, r1
 800f3e6:	d001      	beq.n	800f3ec <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 800f3e8:	2001      	movs	r0, #1
}
 800f3ea:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f3ec:	6803      	ldr	r3, [r0, #0]
{
 800f3ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f3f2:	079d      	lsls	r5, r3, #30
 800f3f4:	d514      	bpl.n	800f420 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f3f6:	075c      	lsls	r4, r3, #29
 800f3f8:	d504      	bpl.n	800f404 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800f3fa:	4c3f      	ldr	r4, [pc, #252]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f3fc:	68a2      	ldr	r2, [r4, #8]
 800f3fe:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800f402:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f404:	071a      	lsls	r2, r3, #28
 800f406:	d504      	bpl.n	800f412 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800f408:	4c3b      	ldr	r4, [pc, #236]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f40a:	68a2      	ldr	r2, [r4, #8]
 800f40c:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800f410:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f412:	4c39      	ldr	r4, [pc, #228]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f414:	6885      	ldr	r5, [r0, #8]
 800f416:	68a2      	ldr	r2, [r4, #8]
 800f418:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800f41c:	432a      	orrs	r2, r5
 800f41e:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f420:	07df      	lsls	r7, r3, #31
 800f422:	4604      	mov	r4, r0
 800f424:	460d      	mov	r5, r1
 800f426:	d522      	bpl.n	800f46e <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f428:	6842      	ldr	r2, [r0, #4]
 800f42a:	2a01      	cmp	r2, #1
 800f42c:	d057      	beq.n	800f4de <HAL_RCC_ClockConfig+0x112>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f42e:	1e93      	subs	r3, r2, #2
 800f430:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f432:	4b31      	ldr	r3, [pc, #196]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f434:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f436:	d959      	bls.n	800f4ec <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f438:	0799      	lsls	r1, r3, #30
 800f43a:	d525      	bpl.n	800f488 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f43c:	4e2e      	ldr	r6, [pc, #184]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f43e:	68b3      	ldr	r3, [r6, #8]
 800f440:	f023 0303 	bic.w	r3, r3, #3
 800f444:	4313      	orrs	r3, r2
 800f446:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800f448:	f7fe fe68 	bl	800e11c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f44c:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800f450:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f452:	e005      	b.n	800f460 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f454:	f7fe fe62 	bl	800e11c <HAL_GetTick>
 800f458:	eba0 0008 	sub.w	r0, r0, r8
 800f45c:	42b8      	cmp	r0, r7
 800f45e:	d843      	bhi.n	800f4e8 <HAL_RCC_ClockConfig+0x11c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f460:	68b3      	ldr	r3, [r6, #8]
 800f462:	6862      	ldr	r2, [r4, #4]
 800f464:	f003 030c 	and.w	r3, r3, #12
 800f468:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800f46c:	d1f2      	bne.n	800f454 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800f46e:	4a21      	ldr	r2, [pc, #132]	; (800f4f4 <HAL_RCC_ClockConfig+0x128>)
 800f470:	6813      	ldr	r3, [r2, #0]
 800f472:	f003 030f 	and.w	r3, r3, #15
 800f476:	42ab      	cmp	r3, r5
 800f478:	d909      	bls.n	800f48e <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f47a:	b2eb      	uxtb	r3, r5
 800f47c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f47e:	6813      	ldr	r3, [r2, #0]
 800f480:	f003 030f 	and.w	r3, r3, #15
 800f484:	42ab      	cmp	r3, r5
 800f486:	d002      	beq.n	800f48e <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 800f488:	2001      	movs	r0, #1
}
 800f48a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f48e:	6823      	ldr	r3, [r4, #0]
 800f490:	075a      	lsls	r2, r3, #29
 800f492:	d506      	bpl.n	800f4a2 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f494:	4918      	ldr	r1, [pc, #96]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f496:	68e0      	ldr	r0, [r4, #12]
 800f498:	688a      	ldr	r2, [r1, #8]
 800f49a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800f49e:	4302      	orrs	r2, r0
 800f4a0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f4a2:	071b      	lsls	r3, r3, #28
 800f4a4:	d412      	bmi.n	800f4cc <HAL_RCC_ClockConfig+0x100>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f4a6:	f7ff ff5b 	bl	800f360 <HAL_RCC_GetSysClockFreq>
 800f4aa:	4b13      	ldr	r3, [pc, #76]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f4ac:	4c13      	ldr	r4, [pc, #76]	; (800f4fc <HAL_RCC_ClockConfig+0x130>)
 800f4ae:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 800f4b0:	4913      	ldr	r1, [pc, #76]	; (800f500 <HAL_RCC_ClockConfig+0x134>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f4b2:	4a14      	ldr	r2, [pc, #80]	; (800f504 <HAL_RCC_ClockConfig+0x138>)
 800f4b4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800f4b8:	5ce3      	ldrb	r3, [r4, r3]
 800f4ba:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 800f4be:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f4c0:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 800f4c2:	f7fe fde1 	bl	800e088 <HAL_InitTick>
  return HAL_OK;
 800f4c6:	2000      	movs	r0, #0
}
 800f4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f4cc:	4a0a      	ldr	r2, [pc, #40]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f4ce:	6921      	ldr	r1, [r4, #16]
 800f4d0:	6893      	ldr	r3, [r2, #8]
 800f4d2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800f4d6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800f4da:	6093      	str	r3, [r2, #8]
 800f4dc:	e7e3      	b.n	800f4a6 <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f4de:	4b06      	ldr	r3, [pc, #24]	; (800f4f8 <HAL_RCC_ClockConfig+0x12c>)
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	039e      	lsls	r6, r3, #14
 800f4e4:	d4aa      	bmi.n	800f43c <HAL_RCC_ClockConfig+0x70>
 800f4e6:	e7cf      	b.n	800f488 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 800f4e8:	2003      	movs	r0, #3
 800f4ea:	e7ed      	b.n	800f4c8 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f4ec:	0198      	lsls	r0, r3, #6
 800f4ee:	d4a5      	bmi.n	800f43c <HAL_RCC_ClockConfig+0x70>
 800f4f0:	e7ca      	b.n	800f488 <HAL_RCC_ClockConfig+0xbc>
 800f4f2:	bf00      	nop
 800f4f4:	40023c00 	.word	0x40023c00
 800f4f8:	40023800 	.word	0x40023800
 800f4fc:	08015f54 	.word	0x08015f54
 800f500:	20000028 	.word	0x20000028
 800f504:	20000020 	.word	0x20000020

0800f508 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f508:	4b04      	ldr	r3, [pc, #16]	; (800f51c <HAL_RCC_GetPCLK1Freq+0x14>)
 800f50a:	4a05      	ldr	r2, [pc, #20]	; (800f520 <HAL_RCC_GetPCLK1Freq+0x18>)
 800f50c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800f50e:	4905      	ldr	r1, [pc, #20]	; (800f524 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f510:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800f514:	6808      	ldr	r0, [r1, #0]
 800f516:	5cd3      	ldrb	r3, [r2, r3]
}
 800f518:	40d8      	lsrs	r0, r3
 800f51a:	4770      	bx	lr
 800f51c:	40023800 	.word	0x40023800
 800f520:	08015f64 	.word	0x08015f64
 800f524:	20000020 	.word	0x20000020

0800f528 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f528:	4b04      	ldr	r3, [pc, #16]	; (800f53c <HAL_RCC_GetPCLK2Freq+0x14>)
 800f52a:	4a05      	ldr	r2, [pc, #20]	; (800f540 <HAL_RCC_GetPCLK2Freq+0x18>)
 800f52c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800f52e:	4905      	ldr	r1, [pc, #20]	; (800f544 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f530:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800f534:	6808      	ldr	r0, [r1, #0]
 800f536:	5cd3      	ldrb	r3, [r2, r3]
}
 800f538:	40d8      	lsrs	r0, r3
 800f53a:	4770      	bx	lr
 800f53c:	40023800 	.word	0x40023800
 800f540:	08015f64 	.word	0x08015f64
 800f544:	20000020 	.word	0x20000020

0800f548 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800f548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f54c:	4607      	mov	r7, r0
 800f54e:	460d      	mov	r5, r1
 800f550:	4616      	mov	r6, r2
 800f552:	4698      	mov	r8, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f554:	683c      	ldr	r4, [r7, #0]
 800f556:	e001      	b.n	800f55c <SPI_WaitFlagStateUntilTimeout.constprop.7+0x14>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f558:	1c73      	adds	r3, r6, #1
 800f55a:	d106      	bne.n	800f56a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x22>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f55c:	68a0      	ldr	r0, [r4, #8]
 800f55e:	ea35 0300 	bics.w	r3, r5, r0
 800f562:	d0f9      	beq.n	800f558 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800f564:	2000      	movs	r0, #0
}
 800f566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800f56a:	f7fe fdd7 	bl	800e11c <HAL_GetTick>
 800f56e:	eba0 0008 	sub.w	r0, r0, r8
 800f572:	4286      	cmp	r6, r0
 800f574:	d8ee      	bhi.n	800f554 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f576:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f57a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f57c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f580:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f584:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f586:	d014      	beq.n	800f5b2 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x6a>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f58a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800f58e:	d007      	beq.n	800f5a0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x58>
        hspi->State = HAL_SPI_STATE_READY;
 800f590:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800f592:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800f594:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800f598:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 800f59c:	2003      	movs	r0, #3
 800f59e:	e7e2      	b.n	800f566 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x1e>
          SPI_RESET_CRC(hspi);
 800f5a0:	681a      	ldr	r2, [r3, #0]
 800f5a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f5a6:	601a      	str	r2, [r3, #0]
 800f5a8:	681a      	ldr	r2, [r3, #0]
 800f5aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f5ae:	601a      	str	r2, [r3, #0]
 800f5b0:	e7ee      	b.n	800f590 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x48>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f5b2:	68ba      	ldr	r2, [r7, #8]
 800f5b4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f5b8:	d002      	beq.n	800f5c0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f5ba:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f5be:	d1e3      	bne.n	800f588 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x40>
          __HAL_SPI_DISABLE(hspi);
 800f5c0:	681a      	ldr	r2, [r3, #0]
 800f5c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f5c6:	601a      	str	r2, [r3, #0]
 800f5c8:	e7de      	b.n	800f588 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x40>
 800f5ca:	bf00      	nop

0800f5cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f5cc:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f5ce:	6845      	ldr	r5, [r0, #4]
 800f5d0:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 800f5d4:	4604      	mov	r4, r0
 800f5d6:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f5d8:	d006      	beq.n	800f5e8 <SPI_EndRxTransaction+0x1c>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f5da:	460a      	mov	r2, r1
 800f5dc:	2101      	movs	r1, #1
 800f5de:	f7ff ffb3 	bl	800f548 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f5e2:	b998      	cbnz	r0, 800f60c <SPI_EndRxTransaction+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800f5e4:	2000      	movs	r0, #0
}
 800f5e6:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f5e8:	6882      	ldr	r2, [r0, #8]
 800f5ea:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f5ee:	d013      	beq.n	800f618 <SPI_EndRxTransaction+0x4c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f5f0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f5f4:	d115      	bne.n	800f622 <SPI_EndRxTransaction+0x56>
    __HAL_SPI_DISABLE(hspi);
 800f5f6:	6806      	ldr	r6, [r0, #0]
 800f5f8:	6835      	ldr	r5, [r6, #0]
 800f5fa:	f025 0540 	bic.w	r5, r5, #64	; 0x40
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f5fe:	460a      	mov	r2, r1
    __HAL_SPI_DISABLE(hspi);
 800f600:	6035      	str	r5, [r6, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f602:	2101      	movs	r1, #1
 800f604:	f7ff ffa0 	bl	800f548 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f608:	2800      	cmp	r0, #0
 800f60a:	d0eb      	beq.n	800f5e4 <SPI_EndRxTransaction+0x18>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f60c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f60e:	f043 0320 	orr.w	r3, r3, #32
 800f612:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800f614:	2003      	movs	r0, #3
}
 800f616:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_SPI_DISABLE(hspi);
 800f618:	6800      	ldr	r0, [r0, #0]
 800f61a:	6802      	ldr	r2, [r0, #0]
 800f61c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f620:	6002      	str	r2, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f622:	460a      	mov	r2, r1
 800f624:	4620      	mov	r0, r4
 800f626:	2180      	movs	r1, #128	; 0x80
 800f628:	f7ff ff8e 	bl	800f548 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f62c:	2800      	cmp	r0, #0
 800f62e:	d1ed      	bne.n	800f60c <SPI_EndRxTransaction+0x40>
  return HAL_OK;
 800f630:	2000      	movs	r0, #0
 800f632:	e7d8      	b.n	800f5e6 <SPI_EndRxTransaction+0x1a>

0800f634 <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f634:	4b16      	ldr	r3, [pc, #88]	; (800f690 <SPI_EndRxTxTransaction+0x5c>)
{
 800f636:	b530      	push	{r4, r5, lr}
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	4d16      	ldr	r5, [pc, #88]	; (800f694 <SPI_EndRxTxTransaction+0x60>)
 800f63c:	fba5 5303 	umull	r5, r3, r5, r3
 800f640:	0d5b      	lsrs	r3, r3, #21
 800f642:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800f646:	fb05 f303 	mul.w	r3, r5, r3
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f64a:	6845      	ldr	r5, [r0, #4]
{
 800f64c:	b083      	sub	sp, #12
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f64e:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 800f652:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f654:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f656:	d107      	bne.n	800f668 <SPI_EndRxTxTransaction+0x34>
 800f658:	e00c      	b.n	800f674 <SPI_EndRxTxTransaction+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800f65a:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f65c:	6822      	ldr	r2, [r4, #0]
      count--;
 800f65e:	3b01      	subs	r3, #1
 800f660:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f662:	6893      	ldr	r3, [r2, #8]
 800f664:	061b      	lsls	r3, r3, #24
 800f666:	d502      	bpl.n	800f66e <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 800f668:	9b01      	ldr	r3, [sp, #4]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d1f5      	bne.n	800f65a <SPI_EndRxTxTransaction+0x26>
  }

  return HAL_OK;
 800f66e:	2000      	movs	r0, #0
}
 800f670:	b003      	add	sp, #12
 800f672:	bd30      	pop	{r4, r5, pc}
 800f674:	4613      	mov	r3, r2
 800f676:	460a      	mov	r2, r1
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f678:	2180      	movs	r1, #128	; 0x80
 800f67a:	f7ff ff65 	bl	800f548 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f67e:	2800      	cmp	r0, #0
 800f680:	d0f5      	beq.n	800f66e <SPI_EndRxTxTransaction+0x3a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f682:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f684:	f043 0320 	orr.w	r3, r3, #32
 800f688:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800f68a:	2003      	movs	r0, #3
 800f68c:	e7f0      	b.n	800f670 <SPI_EndRxTxTransaction+0x3c>
 800f68e:	bf00      	nop
 800f690:	20000020 	.word	0x20000020
 800f694:	165e9f81 	.word	0x165e9f81

0800f698 <HAL_SPI_TransmitReceive.part.3>:
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 800f698:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f69c:	4604      	mov	r4, r0
 800f69e:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 800f6a0:	2001      	movs	r0, #1
 800f6a2:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 800f6a6:	4691      	mov	r9, r2
 800f6a8:	4698      	mov	r8, r3
 800f6aa:	460f      	mov	r7, r1
 800f6ac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  tickstart = HAL_GetTick();
 800f6ae:	f7fe fd35 	bl	800e11c <HAL_GetTick>
  tmp_state           = hspi->State;
 800f6b2:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 800f6b6:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 800f6b8:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f6ba:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800f6bc:	4606      	mov	r6, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f6be:	d011      	beq.n	800f6e4 <HAL_SPI_TransmitReceive.part.3+0x4c>
 800f6c0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800f6c4:	d009      	beq.n	800f6da <HAL_SPI_TransmitReceive.part.3+0x42>
    errorcode = HAL_BUSY;
 800f6c6:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800f6c8:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800f6ca:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800f6cc:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f6d0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800f6d4:	b003      	add	sp, #12
 800f6d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f6da:	68a1      	ldr	r1, [r4, #8]
 800f6dc:	2900      	cmp	r1, #0
 800f6de:	d1f2      	bne.n	800f6c6 <HAL_SPI_TransmitReceive.part.3+0x2e>
 800f6e0:	2b04      	cmp	r3, #4
 800f6e2:	d1f0      	bne.n	800f6c6 <HAL_SPI_TransmitReceive.part.3+0x2e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f6e4:	2f00      	cmp	r7, #0
 800f6e6:	d064      	beq.n	800f7b2 <HAL_SPI_TransmitReceive.part.3+0x11a>
 800f6e8:	f1b9 0f00 	cmp.w	r9, #0
 800f6ec:	d061      	beq.n	800f7b2 <HAL_SPI_TransmitReceive.part.3+0x11a>
 800f6ee:	f1b8 0f00 	cmp.w	r8, #0
 800f6f2:	d05e      	beq.n	800f7b2 <HAL_SPI_TransmitReceive.part.3+0x11a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f6f4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f6f8:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f6fa:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f6fe:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f700:	bf1c      	itt	ne
 800f702:	2305      	movne	r3, #5
 800f704:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f708:	2300      	movs	r3, #0
 800f70a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800f70c:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800f710:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f714:	6808      	ldr	r0, [r1, #0]
  hspi->RxXferSize  = Size;
 800f716:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f71a:	0640      	lsls	r0, r0, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f71c:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800f71e:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800f722:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f726:	d546      	bpl.n	800f7b6 <HAL_SPI_TransmitReceive.part.3+0x11e>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f728:	68e3      	ldr	r3, [r4, #12]
 800f72a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f72e:	d056      	beq.n	800f7de <HAL_SPI_TransmitReceive.part.3+0x146>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f730:	2a00      	cmp	r2, #0
 800f732:	d145      	bne.n	800f7c0 <HAL_SPI_TransmitReceive.part.3+0x128>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f734:	783b      	ldrb	r3, [r7, #0]
 800f736:	730b      	strb	r3, [r1, #12]
      hspi->TxXferCount--;
 800f738:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f73a:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800f73c:	3b01      	subs	r3, #1
 800f73e:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f740:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800f742:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f744:	6322      	str	r2, [r4, #48]	; 0x30
        txallowed = 1U;
 800f746:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f748:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800f74a:	b29b      	uxth	r3, r3
 800f74c:	b91b      	cbnz	r3, 800f756 <HAL_SPI_TransmitReceive.part.3+0xbe>
 800f74e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800f750:	b29b      	uxth	r3, r3
 800f752:	2b00      	cmp	r3, #0
 800f754:	d038      	beq.n	800f7c8 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f756:	6823      	ldr	r3, [r4, #0]
 800f758:	689a      	ldr	r2, [r3, #8]
 800f75a:	0791      	lsls	r1, r2, #30
 800f75c:	d50f      	bpl.n	800f77e <HAL_SPI_TransmitReceive.part.3+0xe6>
 800f75e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800f760:	b292      	uxth	r2, r2
 800f762:	b162      	cbz	r2, 800f77e <HAL_SPI_TransmitReceive.part.3+0xe6>
 800f764:	b15f      	cbz	r7, 800f77e <HAL_SPI_TransmitReceive.part.3+0xe6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f766:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800f768:	7812      	ldrb	r2, [r2, #0]
 800f76a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800f76c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800f76e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f770:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 800f772:	3a01      	subs	r2, #1
 800f774:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 800f776:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800f778:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800f77a:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800f77c:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f77e:	689a      	ldr	r2, [r3, #8]
 800f780:	07d2      	lsls	r2, r2, #31
 800f782:	d50d      	bpl.n	800f7a0 <HAL_SPI_TransmitReceive.part.3+0x108>
 800f784:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800f786:	b292      	uxth	r2, r2
 800f788:	b152      	cbz	r2, 800f7a0 <HAL_SPI_TransmitReceive.part.3+0x108>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800f78a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800f78c:	68db      	ldr	r3, [r3, #12]
 800f78e:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800f790:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800f792:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800f794:	3b01      	subs	r3, #1
 800f796:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 800f798:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 800f79a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800f79c:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 800f79e:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f7a0:	f7fe fcbc 	bl	800e11c <HAL_GetTick>
 800f7a4:	1b80      	subs	r0, r0, r6
 800f7a6:	4285      	cmp	r5, r0
 800f7a8:	d8ce      	bhi.n	800f748 <HAL_SPI_TransmitReceive.part.3+0xb0>
 800f7aa:	1c6b      	adds	r3, r5, #1
 800f7ac:	d0cc      	beq.n	800f748 <HAL_SPI_TransmitReceive.part.3+0xb0>
        errorcode = HAL_TIMEOUT;
 800f7ae:	2003      	movs	r0, #3
 800f7b0:	e78a      	b.n	800f6c8 <HAL_SPI_TransmitReceive.part.3+0x30>
    errorcode = HAL_ERROR;
 800f7b2:	2001      	movs	r0, #1
 800f7b4:	e788      	b.n	800f6c8 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_ENABLE(hspi);
 800f7b6:	680b      	ldr	r3, [r1, #0]
 800f7b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7bc:	600b      	str	r3, [r1, #0]
 800f7be:	e7b3      	b.n	800f728 <HAL_SPI_TransmitReceive.part.3+0x90>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f7c0:	f1b8 0f01 	cmp.w	r8, #1
 800f7c4:	d1bf      	bne.n	800f746 <HAL_SPI_TransmitReceive.part.3+0xae>
 800f7c6:	e7b5      	b.n	800f734 <HAL_SPI_TransmitReceive.part.3+0x9c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f7c8:	4632      	mov	r2, r6
 800f7ca:	4629      	mov	r1, r5
 800f7cc:	4620      	mov	r0, r4
 800f7ce:	f7ff ff31 	bl	800f634 <SPI_EndRxTxTransaction>
 800f7d2:	2800      	cmp	r0, #0
 800f7d4:	d043      	beq.n	800f85e <HAL_SPI_TransmitReceive.part.3+0x1c6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f7d6:	2320      	movs	r3, #32
 800f7d8:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800f7da:	2001      	movs	r0, #1
 800f7dc:	e774      	b.n	800f6c8 <HAL_SPI_TransmitReceive.part.3+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f7de:	2a00      	cmp	r2, #0
 800f7e0:	d034      	beq.n	800f84c <HAL_SPI_TransmitReceive.part.3+0x1b4>
 800f7e2:	f1b8 0f01 	cmp.w	r8, #1
 800f7e6:	d031      	beq.n	800f84c <HAL_SPI_TransmitReceive.part.3+0x1b4>
        txallowed = 1U;
 800f7e8:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f7ea:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800f7ec:	b29b      	uxth	r3, r3
 800f7ee:	b91b      	cbnz	r3, 800f7f8 <HAL_SPI_TransmitReceive.part.3+0x160>
 800f7f0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800f7f2:	b29b      	uxth	r3, r3
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d0e7      	beq.n	800f7c8 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f7f8:	6823      	ldr	r3, [r4, #0]
 800f7fa:	689a      	ldr	r2, [r3, #8]
 800f7fc:	0791      	lsls	r1, r2, #30
 800f7fe:	d50d      	bpl.n	800f81c <HAL_SPI_TransmitReceive.part.3+0x184>
 800f800:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800f802:	b292      	uxth	r2, r2
 800f804:	b152      	cbz	r2, 800f81c <HAL_SPI_TransmitReceive.part.3+0x184>
 800f806:	b14f      	cbz	r7, 800f81c <HAL_SPI_TransmitReceive.part.3+0x184>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f808:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f80a:	f831 2b02 	ldrh.w	r2, [r1], #2
 800f80e:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800f810:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f812:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800f814:	3a01      	subs	r2, #1
 800f816:	b292      	uxth	r2, r2
 800f818:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 800f81a:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f81c:	689a      	ldr	r2, [r3, #8]
 800f81e:	07d2      	lsls	r2, r2, #31
 800f820:	d50c      	bpl.n	800f83c <HAL_SPI_TransmitReceive.part.3+0x1a4>
 800f822:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800f824:	b292      	uxth	r2, r2
 800f826:	b14a      	cbz	r2, 800f83c <HAL_SPI_TransmitReceive.part.3+0x1a4>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f828:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800f82a:	68db      	ldr	r3, [r3, #12]
 800f82c:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800f830:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f832:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800f834:	3b01      	subs	r3, #1
 800f836:	b29b      	uxth	r3, r3
 800f838:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800f83a:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f83c:	f7fe fc6e 	bl	800e11c <HAL_GetTick>
 800f840:	1b80      	subs	r0, r0, r6
 800f842:	42a8      	cmp	r0, r5
 800f844:	d3d1      	bcc.n	800f7ea <HAL_SPI_TransmitReceive.part.3+0x152>
 800f846:	1c68      	adds	r0, r5, #1
 800f848:	d0cf      	beq.n	800f7ea <HAL_SPI_TransmitReceive.part.3+0x152>
 800f84a:	e7b0      	b.n	800f7ae <HAL_SPI_TransmitReceive.part.3+0x116>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f84c:	f837 3b02 	ldrh.w	r3, [r7], #2
 800f850:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 800f852:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f854:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800f856:	3b01      	subs	r3, #1
 800f858:	b29b      	uxth	r3, r3
 800f85a:	86e3      	strh	r3, [r4, #54]	; 0x36
 800f85c:	e7c4      	b.n	800f7e8 <HAL_SPI_TransmitReceive.part.3+0x150>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f85e:	68a3      	ldr	r3, [r4, #8]
 800f860:	2b00      	cmp	r3, #0
 800f862:	f47f af31 	bne.w	800f6c8 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f866:	6823      	ldr	r3, [r4, #0]
 800f868:	9001      	str	r0, [sp, #4]
 800f86a:	68da      	ldr	r2, [r3, #12]
 800f86c:	9201      	str	r2, [sp, #4]
 800f86e:	689b      	ldr	r3, [r3, #8]
 800f870:	9301      	str	r3, [sp, #4]
 800f872:	9b01      	ldr	r3, [sp, #4]
 800f874:	e728      	b.n	800f6c8 <HAL_SPI_TransmitReceive.part.3+0x30>
 800f876:	bf00      	nop

0800f878 <HAL_SPI_Init>:
  if (hspi == NULL)
 800f878:	2800      	cmp	r0, #0
 800f87a:	d03b      	beq.n	800f8f4 <HAL_SPI_Init+0x7c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800f87c:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f880:	2300      	movs	r3, #0
{
 800f882:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 800f884:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 800f888:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f88a:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800f88c:	b362      	cbz	r2, 800f8e8 <HAL_SPI_Init+0x70>
 800f88e:	4618      	mov	r0, r3
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f890:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f894:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 800f898:	432b      	orrs	r3, r5
 800f89a:	4313      	orrs	r3, r2
 800f89c:	6962      	ldr	r2, [r4, #20]
 800f89e:	69e5      	ldr	r5, [r4, #28]
 800f8a0:	6a26      	ldr	r6, [r4, #32]
 800f8a2:	430b      	orrs	r3, r1
 800f8a4:	4313      	orrs	r3, r2
 800f8a6:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800f8a8:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f8aa:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 800f8ac:	2502      	movs	r5, #2
 800f8ae:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f8b2:	4333      	orrs	r3, r6
 800f8b4:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 800f8b8:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f8ba:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f8bc:	0c12      	lsrs	r2, r2, #16
 800f8be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f8c0:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f8c4:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f8c6:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 800f8c8:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 800f8cc:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f8ce:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f8d0:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f8d2:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f8d4:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f8d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800f8da:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f8dc:	61cb      	str	r3, [r1, #28]
  return HAL_OK;
 800f8de:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f8e0:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f8e2:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 800f8e6:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 800f8e8:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800f8ec:	f7fd f8a6 	bl	800ca3c <HAL_SPI_MspInit>
 800f8f0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800f8f2:	e7cd      	b.n	800f890 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 800f8f4:	2001      	movs	r0, #1
}
 800f8f6:	4770      	bx	lr

0800f8f8 <HAL_SPI_Transmit>:
{
 800f8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hspi);
 800f8fc:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 800f900:	2c01      	cmp	r4, #1
{
 800f902:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800f904:	d073      	beq.n	800f9ee <HAL_SPI_Transmit+0xf6>
 800f906:	461d      	mov	r5, r3
 800f908:	2301      	movs	r3, #1
 800f90a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 800f90e:	4604      	mov	r4, r0
 800f910:	4617      	mov	r7, r2
 800f912:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 800f914:	f7fe fc02 	bl	800e11c <HAL_GetTick>
 800f918:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800f91a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800f91e:	b2c0      	uxtb	r0, r0
 800f920:	2801      	cmp	r0, #1
 800f922:	d009      	beq.n	800f938 <HAL_SPI_Transmit+0x40>
    errorcode = HAL_BUSY;
 800f924:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800f926:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800f928:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800f92a:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f92e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800f932:	b002      	add	sp, #8
 800f934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800f938:	f1b8 0f00 	cmp.w	r8, #0
 800f93c:	d0f3      	beq.n	800f926 <HAL_SPI_Transmit+0x2e>
 800f93e:	2f00      	cmp	r7, #0
 800f940:	d0f1      	beq.n	800f926 <HAL_SPI_Transmit+0x2e>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f942:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800f944:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f948:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f94a:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f94c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f950:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f954:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f956:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferSize  = 0U;
 800f958:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800f95a:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800f95e:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f960:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->RxXferCount = 0U;
 800f962:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800f964:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f966:	d103      	bne.n	800f970 <HAL_SPI_Transmit+0x78>
    SPI_1LINE_TX(hspi);
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f96e:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f970:	681a      	ldr	r2, [r3, #0]
 800f972:	0652      	lsls	r2, r2, #25
 800f974:	d53f      	bpl.n	800f9f6 <HAL_SPI_Transmit+0xfe>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f976:	68e2      	ldr	r2, [r4, #12]
 800f978:	6861      	ldr	r1, [r4, #4]
 800f97a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800f97e:	d04b      	beq.n	800fa18 <HAL_SPI_Transmit+0x120>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f980:	2900      	cmp	r1, #0
 800f982:	d13d      	bne.n	800fa00 <HAL_SPI_Transmit+0x108>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f984:	f898 2000 	ldrb.w	r2, [r8]
 800f988:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800f98a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f98c:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800f98e:	3b01      	subs	r3, #1
 800f990:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f992:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800f994:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f996:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800f998:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800f99a:	b29b      	uxth	r3, r3
 800f99c:	b18b      	cbz	r3, 800f9c2 <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f99e:	6823      	ldr	r3, [r4, #0]
 800f9a0:	689a      	ldr	r2, [r3, #8]
 800f9a2:	0792      	lsls	r2, r2, #30
 800f9a4:	d52f      	bpl.n	800fa06 <HAL_SPI_Transmit+0x10e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f9a6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800f9a8:	7812      	ldrb	r2, [r2, #0]
 800f9aa:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800f9ac:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f9ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800f9b0:	3b01      	subs	r3, #1
 800f9b2:	b29b      	uxth	r3, r3
 800f9b4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800f9b6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f9b8:	3101      	adds	r1, #1
    while (hspi->TxXferCount > 0U)
 800f9ba:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f9bc:	6321      	str	r1, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d1ed      	bne.n	800f99e <HAL_SPI_Transmit+0xa6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f9c2:	4632      	mov	r2, r6
 800f9c4:	4629      	mov	r1, r5
 800f9c6:	4620      	mov	r0, r4
 800f9c8:	f7ff fe34 	bl	800f634 <SPI_EndRxTxTransaction>
 800f9cc:	b108      	cbz	r0, 800f9d2 <HAL_SPI_Transmit+0xda>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f9ce:	2320      	movs	r3, #32
 800f9d0:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f9d2:	68a3      	ldr	r3, [r4, #8]
 800f9d4:	b933      	cbnz	r3, 800f9e4 <HAL_SPI_Transmit+0xec>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f9d6:	6822      	ldr	r2, [r4, #0]
 800f9d8:	9301      	str	r3, [sp, #4]
 800f9da:	68d3      	ldr	r3, [r2, #12]
 800f9dc:	9301      	str	r3, [sp, #4]
 800f9de:	6893      	ldr	r3, [r2, #8]
 800f9e0:	9301      	str	r3, [sp, #4]
 800f9e2:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f9e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800f9e6:	3000      	adds	r0, #0
 800f9e8:	bf18      	it	ne
 800f9ea:	2001      	movne	r0, #1
error:
 800f9ec:	e79b      	b.n	800f926 <HAL_SPI_Transmit+0x2e>
  __HAL_LOCK(hspi);
 800f9ee:	2002      	movs	r0, #2
}
 800f9f0:	b002      	add	sp, #8
 800f9f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_SPI_ENABLE(hspi);
 800f9f6:	681a      	ldr	r2, [r3, #0]
 800f9f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f9fc:	601a      	str	r2, [r3, #0]
 800f9fe:	e7ba      	b.n	800f976 <HAL_SPI_Transmit+0x7e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fa00:	2f01      	cmp	r7, #1
 800fa02:	d1c9      	bne.n	800f998 <HAL_SPI_Transmit+0xa0>
 800fa04:	e7be      	b.n	800f984 <HAL_SPI_Transmit+0x8c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fa06:	f7fe fb89 	bl	800e11c <HAL_GetTick>
 800fa0a:	1b80      	subs	r0, r0, r6
 800fa0c:	42a8      	cmp	r0, r5
 800fa0e:	d3c3      	bcc.n	800f998 <HAL_SPI_Transmit+0xa0>
 800fa10:	1c6b      	adds	r3, r5, #1
 800fa12:	d0c1      	beq.n	800f998 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 800fa14:	2003      	movs	r0, #3
 800fa16:	e786      	b.n	800f926 <HAL_SPI_Transmit+0x2e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fa18:	b311      	cbz	r1, 800fa60 <HAL_SPI_Transmit+0x168>
 800fa1a:	2f01      	cmp	r7, #1
 800fa1c:	d020      	beq.n	800fa60 <HAL_SPI_Transmit+0x168>
    while (hspi->TxXferCount > 0U)
 800fa1e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fa20:	b29b      	uxth	r3, r3
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d0cd      	beq.n	800f9c2 <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fa26:	6823      	ldr	r3, [r4, #0]
 800fa28:	689a      	ldr	r2, [r3, #8]
 800fa2a:	0790      	lsls	r0, r2, #30
 800fa2c:	d510      	bpl.n	800fa50 <HAL_SPI_Transmit+0x158>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fa2e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fa30:	f832 1b02 	ldrh.w	r1, [r2], #2
 800fa34:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 800fa36:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fa38:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fa3a:	3b01      	subs	r3, #1
 800fa3c:	b29b      	uxth	r3, r3
 800fa3e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800fa40:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fa42:	b29b      	uxth	r3, r3
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d0bc      	beq.n	800f9c2 <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fa48:	6823      	ldr	r3, [r4, #0]
 800fa4a:	689a      	ldr	r2, [r3, #8]
 800fa4c:	0790      	lsls	r0, r2, #30
 800fa4e:	d4ee      	bmi.n	800fa2e <HAL_SPI_Transmit+0x136>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fa50:	f7fe fb64 	bl	800e11c <HAL_GetTick>
 800fa54:	1b80      	subs	r0, r0, r6
 800fa56:	42a8      	cmp	r0, r5
 800fa58:	d3e1      	bcc.n	800fa1e <HAL_SPI_Transmit+0x126>
 800fa5a:	1c69      	adds	r1, r5, #1
 800fa5c:	d0df      	beq.n	800fa1e <HAL_SPI_Transmit+0x126>
 800fa5e:	e7d9      	b.n	800fa14 <HAL_SPI_Transmit+0x11c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fa60:	4641      	mov	r1, r8
 800fa62:	f831 2b02 	ldrh.w	r2, [r1], #2
 800fa66:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800fa68:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fa6a:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fa6c:	3b01      	subs	r3, #1
 800fa6e:	b29b      	uxth	r3, r3
 800fa70:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fa72:	e7d4      	b.n	800fa1e <HAL_SPI_Transmit+0x126>

0800fa74 <HAL_SPI_Receive>:
{
 800fa74:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 800fa78:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fa7a:	6842      	ldr	r2, [r0, #4]
 800fa7c:	f890 5050 	ldrb.w	r5, [r0, #80]	; 0x50
 800fa80:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 800fa84:	b082      	sub	sp, #8
 800fa86:	4604      	mov	r4, r0
 800fa88:	461f      	mov	r7, r3
 800fa8a:	4689      	mov	r9, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fa8c:	d016      	beq.n	800fabc <HAL_SPI_Receive+0x48>
  __HAL_LOCK(hspi);
 800fa8e:	2d01      	cmp	r5, #1
 800fa90:	d024      	beq.n	800fadc <HAL_SPI_Receive+0x68>
 800fa92:	2301      	movs	r3, #1
 800fa94:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800fa98:	f7fe fb40 	bl	800e11c <HAL_GetTick>
 800fa9c:	4605      	mov	r5, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800fa9e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800faa2:	b2c0      	uxtb	r0, r0
 800faa4:	2801      	cmp	r0, #1
 800faa6:	d01d      	beq.n	800fae4 <HAL_SPI_Receive+0x70>
    errorcode = HAL_BUSY;
 800faa8:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800faaa:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800faac:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800faae:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fab2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800fab6:	b002      	add	sp, #8
 800fab8:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fabc:	6883      	ldr	r3, [r0, #8]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d1e5      	bne.n	800fa8e <HAL_SPI_Receive+0x1a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fac2:	2304      	movs	r3, #4
  __HAL_LOCK(hspi);
 800fac4:	2d01      	cmp	r5, #1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fac6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_LOCK(hspi);
 800faca:	d007      	beq.n	800fadc <HAL_SPI_Receive+0x68>
 800facc:	9700      	str	r7, [sp, #0]
 800face:	4633      	mov	r3, r6
 800fad0:	460a      	mov	r2, r1
 800fad2:	f7ff fde1 	bl	800f698 <HAL_SPI_TransmitReceive.part.3>
}
 800fad6:	b002      	add	sp, #8
 800fad8:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  __HAL_LOCK(hspi);
 800fadc:	2002      	movs	r0, #2
}
 800fade:	b002      	add	sp, #8
 800fae0:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  if ((pData == NULL) || (Size == 0U))
 800fae4:	f1b9 0f00 	cmp.w	r9, #0
 800fae8:	d0df      	beq.n	800faaa <HAL_SPI_Receive+0x36>
 800faea:	2e00      	cmp	r6, #0
 800faec:	d0dd      	beq.n	800faaa <HAL_SPI_Receive+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800faee:	68a2      	ldr	r2, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800faf0:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800faf4:	2304      	movs	r3, #4
 800faf6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fafa:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fafe:	f04f 0300 	mov.w	r3, #0
 800fb02:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800fb04:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800fb06:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800fb08:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800fb0c:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800fb0e:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800fb10:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fb12:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fb14:	d050      	beq.n	800fbb8 <HAL_SPI_Receive+0x144>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fb16:	681a      	ldr	r2, [r3, #0]
 800fb18:	0656      	lsls	r6, r2, #25
 800fb1a:	d403      	bmi.n	800fb24 <HAL_SPI_Receive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 800fb1c:	681a      	ldr	r2, [r3, #0]
 800fb1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fb22:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800fb24:	68e3      	ldr	r3, [r4, #12]
 800fb26:	bb43      	cbnz	r3, 800fb7a <HAL_SPI_Receive+0x106>
    while (hspi->RxXferCount > 0U)
 800fb28:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800fb2a:	b289      	uxth	r1, r1
 800fb2c:	b189      	cbz	r1, 800fb52 <HAL_SPI_Receive+0xde>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fb2e:	6823      	ldr	r3, [r4, #0]
 800fb30:	689a      	ldr	r2, [r3, #8]
 800fb32:	07d0      	lsls	r0, r2, #31
 800fb34:	d537      	bpl.n	800fba6 <HAL_SPI_Receive+0x132>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800fb36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fb38:	7b1b      	ldrb	r3, [r3, #12]
 800fb3a:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800fb3c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fb3e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fb40:	3b01      	subs	r3, #1
 800fb42:	b29b      	uxth	r3, r3
 800fb44:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800fb46:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fb48:	3201      	adds	r2, #1
    while (hspi->RxXferCount > 0U)
 800fb4a:	b289      	uxth	r1, r1
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fb4c:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800fb4e:	2900      	cmp	r1, #0
 800fb50:	d1ed      	bne.n	800fb2e <HAL_SPI_Receive+0xba>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fb52:	462a      	mov	r2, r5
 800fb54:	4639      	mov	r1, r7
 800fb56:	4620      	mov	r0, r4
 800fb58:	f7ff fd38 	bl	800f5cc <SPI_EndRxTransaction>
 800fb5c:	b108      	cbz	r0, 800fb62 <HAL_SPI_Receive+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fb5e:	2320      	movs	r3, #32
 800fb60:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fb62:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800fb64:	3000      	adds	r0, #0
 800fb66:	bf18      	it	ne
 800fb68:	2001      	movne	r0, #1
error :
 800fb6a:	e79e      	b.n	800faaa <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fb6c:	f7fe fad6 	bl	800e11c <HAL_GetTick>
 800fb70:	1b40      	subs	r0, r0, r5
 800fb72:	42b8      	cmp	r0, r7
 800fb74:	d301      	bcc.n	800fb7a <HAL_SPI_Receive+0x106>
 800fb76:	1c7b      	adds	r3, r7, #1
 800fb78:	d11c      	bne.n	800fbb4 <HAL_SPI_Receive+0x140>
    while (hspi->RxXferCount > 0U)
 800fb7a:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800fb7c:	b289      	uxth	r1, r1
 800fb7e:	2900      	cmp	r1, #0
 800fb80:	d0e7      	beq.n	800fb52 <HAL_SPI_Receive+0xde>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fb82:	6823      	ldr	r3, [r4, #0]
 800fb84:	689a      	ldr	r2, [r3, #8]
 800fb86:	07d2      	lsls	r2, r2, #31
 800fb88:	d5f0      	bpl.n	800fb6c <HAL_SPI_Receive+0xf8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fb8a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fb8c:	68db      	ldr	r3, [r3, #12]
 800fb8e:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800fb92:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fb94:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fb96:	3b01      	subs	r3, #1
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800fb9c:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800fb9e:	b289      	uxth	r1, r1
 800fba0:	2900      	cmp	r1, #0
 800fba2:	d1ee      	bne.n	800fb82 <HAL_SPI_Receive+0x10e>
 800fba4:	e7d5      	b.n	800fb52 <HAL_SPI_Receive+0xde>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fba6:	f7fe fab9 	bl	800e11c <HAL_GetTick>
 800fbaa:	1b40      	subs	r0, r0, r5
 800fbac:	42b8      	cmp	r0, r7
 800fbae:	d3bb      	bcc.n	800fb28 <HAL_SPI_Receive+0xb4>
 800fbb0:	1c79      	adds	r1, r7, #1
 800fbb2:	d0b9      	beq.n	800fb28 <HAL_SPI_Receive+0xb4>
          errorcode = HAL_TIMEOUT;
 800fbb4:	2003      	movs	r0, #3
 800fbb6:	e778      	b.n	800faaa <HAL_SPI_Receive+0x36>
    SPI_1LINE_RX(hspi);
 800fbb8:	681a      	ldr	r2, [r3, #0]
 800fbba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800fbbe:	601a      	str	r2, [r3, #0]
 800fbc0:	e7a9      	b.n	800fb16 <HAL_SPI_Receive+0xa2>
 800fbc2:	bf00      	nop

0800fbc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fbc4:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fbc6:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fbc8:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800fbca:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fbcc:	4d14      	ldr	r5, [pc, #80]	; (800fc20 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fbce:	f024 0401 	bic.w	r4, r4, #1
 800fbd2:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800fbd4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800fbd6:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800fbd8:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800fbda:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fbde:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fbe2:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 800fbe4:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 800fbe8:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fbec:	d00a      	beq.n	800fc04 <TIM_OC1_SetConfig+0x40>
 800fbee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fbf2:	42a8      	cmp	r0, r5
 800fbf4:	d006      	beq.n	800fc04 <TIM_OC1_SetConfig+0x40>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fbf6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800fbf8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800fbfa:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800fbfc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 800fbfe:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800fc00:	6203      	str	r3, [r0, #32]
}
 800fc02:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 800fc04:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800fc06:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800fc0a:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800fc0c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fc10:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800fc14:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800fc16:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800fc1a:	432c      	orrs	r4, r5
 800fc1c:	e7eb      	b.n	800fbf6 <TIM_OC1_SetConfig+0x32>
 800fc1e:	bf00      	nop
 800fc20:	40010000 	.word	0x40010000

0800fc24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fc24:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fc26:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fc28:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800fc2a:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fc2c:	4d15      	ldr	r5, [pc, #84]	; (800fc84 <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fc2e:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 800fc32:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800fc34:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800fc36:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800fc38:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800fc3a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fc3e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fc42:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fc44:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800fc48:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fc4c:	d00a      	beq.n	800fc64 <TIM_OC3_SetConfig+0x40>
 800fc4e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fc52:	42a8      	cmp	r0, r5
 800fc54:	d006      	beq.n	800fc64 <TIM_OC3_SetConfig+0x40>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fc56:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800fc58:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800fc5a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800fc5c:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 800fc5e:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800fc60:	6203      	str	r3, [r0, #32]
}
 800fc62:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fc64:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800fc66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fc6a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fc6e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fc72:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fc76:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800fc78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fc7c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800fc80:	e7e9      	b.n	800fc56 <TIM_OC3_SetConfig+0x32>
 800fc82:	bf00      	nop
 800fc84:	40010000 	.word	0x40010000

0800fc88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fc88:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fc8a:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fc8c:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fc8e:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc90:	4d10      	ldr	r5, [pc, #64]	; (800fcd4 <TIM_OC4_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fc92:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800fc96:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800fc98:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800fc9a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800fc9c:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800fc9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fca2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fca6:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fca8:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fcac:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fcb0:	d00a      	beq.n	800fcc8 <TIM_OC4_SetConfig+0x40>
 800fcb2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fcb6:	42a8      	cmp	r0, r5
 800fcb8:	d006      	beq.n	800fcc8 <TIM_OC4_SetConfig+0x40>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fcba:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800fcbc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800fcbe:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800fcc0:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 800fcc2:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800fcc4:	6203      	str	r3, [r0, #32]
}
 800fcc6:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fcc8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fcca:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fcce:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800fcd2:	e7f2      	b.n	800fcba <TIM_OC4_SetConfig+0x32>
 800fcd4:	40010000 	.word	0x40010000

0800fcd8 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800fcd8:	6803      	ldr	r3, [r0, #0]
 800fcda:	68da      	ldr	r2, [r3, #12]
 800fcdc:	f042 0201 	orr.w	r2, r2, #1
 800fce0:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fce2:	689a      	ldr	r2, [r3, #8]
 800fce4:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fce8:	2a06      	cmp	r2, #6
 800fcea:	d003      	beq.n	800fcf4 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 800fcec:	681a      	ldr	r2, [r3, #0]
 800fcee:	f042 0201 	orr.w	r2, r2, #1
 800fcf2:	601a      	str	r2, [r3, #0]
}
 800fcf4:	2000      	movs	r0, #0
 800fcf6:	4770      	bx	lr

0800fcf8 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800fcf8:	6803      	ldr	r3, [r0, #0]
 800fcfa:	68da      	ldr	r2, [r3, #12]
 800fcfc:	f022 0201 	bic.w	r2, r2, #1
 800fd00:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800fd02:	6a19      	ldr	r1, [r3, #32]
 800fd04:	f241 1211 	movw	r2, #4369	; 0x1111
 800fd08:	4211      	tst	r1, r2
 800fd0a:	d108      	bne.n	800fd1e <HAL_TIM_Base_Stop_IT+0x26>
 800fd0c:	6a19      	ldr	r1, [r3, #32]
 800fd0e:	f240 4244 	movw	r2, #1092	; 0x444
 800fd12:	4211      	tst	r1, r2
 800fd14:	d103      	bne.n	800fd1e <HAL_TIM_Base_Stop_IT+0x26>
 800fd16:	681a      	ldr	r2, [r3, #0]
 800fd18:	f022 0201 	bic.w	r2, r2, #1
 800fd1c:	601a      	str	r2, [r3, #0]
}
 800fd1e:	2000      	movs	r0, #0
 800fd20:	4770      	bx	lr
 800fd22:	bf00      	nop

0800fd24 <HAL_TIM_OC_MspInit>:
 800fd24:	4770      	bx	lr
 800fd26:	bf00      	nop

0800fd28 <HAL_TIM_OC_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fd28:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fd2a:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fd2c:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fd2e:	f001 011f 	and.w	r1, r1, #31
 800fd32:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800fd36:	ea20 0001 	bic.w	r0, r0, r1
{
 800fd3a:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 800fd3c:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fd3e:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fd40:	4c0c      	ldr	r4, [pc, #48]	; (800fd74 <HAL_TIM_OC_Start+0x4c>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fd42:	4311      	orrs	r1, r2
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fd44:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fd46:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fd48:	d00f      	beq.n	800fd6a <HAL_TIM_OC_Start+0x42>
 800fd4a:	4a0b      	ldr	r2, [pc, #44]	; (800fd78 <HAL_TIM_OC_Start+0x50>)
 800fd4c:	4293      	cmp	r3, r2
 800fd4e:	d00c      	beq.n	800fd6a <HAL_TIM_OC_Start+0x42>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fd50:	689a      	ldr	r2, [r3, #8]
 800fd52:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fd56:	2a06      	cmp	r2, #6
 800fd58:	d003      	beq.n	800fd62 <HAL_TIM_OC_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 800fd5a:	681a      	ldr	r2, [r3, #0]
 800fd5c:	f042 0201 	orr.w	r2, r2, #1
 800fd60:	601a      	str	r2, [r3, #0]
}
 800fd62:	2000      	movs	r0, #0
 800fd64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd68:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 800fd6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fd6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fd70:	645a      	str	r2, [r3, #68]	; 0x44
 800fd72:	e7ed      	b.n	800fd50 <HAL_TIM_OC_Start+0x28>
 800fd74:	40010000 	.word	0x40010000
 800fd78:	40010400 	.word	0x40010400

0800fd7c <HAL_TIM_OC_Start_IT>:
{
 800fd7c:	b410      	push	{r4}
 800fd7e:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800fd80:	290c      	cmp	r1, #12
 800fd82:	d80c      	bhi.n	800fd9e <HAL_TIM_OC_Start_IT+0x22>
 800fd84:	e8df f001 	tbb	[pc, r1]
 800fd88:	0b0b0b07 	.word	0x0b0b0b07
 800fd8c:	0b0b0b39 	.word	0x0b0b0b39
 800fd90:	0b0b0b34 	.word	0x0b0b0b34
 800fd94:	2f          	.byte	0x2f
 800fd95:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800fd96:	68da      	ldr	r2, [r3, #12]
 800fd98:	f042 0202 	orr.w	r2, r2, #2
 800fd9c:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 800fd9e:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fda0:	4c18      	ldr	r4, [pc, #96]	; (800fe04 <HAL_TIM_OC_Start_IT+0x88>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fda2:	f001 021f 	and.w	r2, r1, #31
 800fda6:	2101      	movs	r1, #1
 800fda8:	4091      	lsls	r1, r2
  TIMx->CCER &= ~tmp;
 800fdaa:	ea20 0001 	bic.w	r0, r0, r1
 800fdae:	6218      	str	r0, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fdb0:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fdb2:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fdb4:	ea41 0102 	orr.w	r1, r1, r2
 800fdb8:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fdba:	d00f      	beq.n	800fddc <HAL_TIM_OC_Start_IT+0x60>
 800fdbc:	4a12      	ldr	r2, [pc, #72]	; (800fe08 <HAL_TIM_OC_Start_IT+0x8c>)
 800fdbe:	4293      	cmp	r3, r2
 800fdc0:	d00c      	beq.n	800fddc <HAL_TIM_OC_Start_IT+0x60>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fdc2:	689a      	ldr	r2, [r3, #8]
 800fdc4:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fdc8:	2a06      	cmp	r2, #6
 800fdca:	d003      	beq.n	800fdd4 <HAL_TIM_OC_Start_IT+0x58>
    __HAL_TIM_ENABLE(htim);
 800fdcc:	681a      	ldr	r2, [r3, #0]
 800fdce:	f042 0201 	orr.w	r2, r2, #1
 800fdd2:	601a      	str	r2, [r3, #0]
}
 800fdd4:	2000      	movs	r0, #0
 800fdd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdda:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 800fddc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fdde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fde2:	645a      	str	r2, [r3, #68]	; 0x44
 800fde4:	e7ed      	b.n	800fdc2 <HAL_TIM_OC_Start_IT+0x46>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800fde6:	68da      	ldr	r2, [r3, #12]
 800fde8:	f042 0210 	orr.w	r2, r2, #16
 800fdec:	60da      	str	r2, [r3, #12]
      break;
 800fdee:	e7d6      	b.n	800fd9e <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800fdf0:	68da      	ldr	r2, [r3, #12]
 800fdf2:	f042 0208 	orr.w	r2, r2, #8
 800fdf6:	60da      	str	r2, [r3, #12]
      break;
 800fdf8:	e7d1      	b.n	800fd9e <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800fdfa:	68da      	ldr	r2, [r3, #12]
 800fdfc:	f042 0204 	orr.w	r2, r2, #4
 800fe00:	60da      	str	r2, [r3, #12]
      break;
 800fe02:	e7cc      	b.n	800fd9e <HAL_TIM_OC_Start_IT+0x22>
 800fe04:	40010000 	.word	0x40010000
 800fe08:	40010400 	.word	0x40010400

0800fe0c <HAL_TIM_OC_Stop_IT>:
{
 800fe0c:	b410      	push	{r4}
 800fe0e:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800fe10:	290c      	cmp	r1, #12
 800fe12:	d80c      	bhi.n	800fe2e <HAL_TIM_OC_Stop_IT+0x22>
 800fe14:	e8df f001 	tbb	[pc, r1]
 800fe18:	0b0b0b07 	.word	0x0b0b0b07
 800fe1c:	0b0b0b47 	.word	0x0b0b0b47
 800fe20:	0b0b0b42 	.word	0x0b0b0b42
 800fe24:	3d          	.byte	0x3d
 800fe25:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800fe26:	68da      	ldr	r2, [r3, #12]
 800fe28:	f022 0202 	bic.w	r2, r2, #2
 800fe2c:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 800fe2e:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fe30:	4c1f      	ldr	r4, [pc, #124]	; (800feb0 <HAL_TIM_OC_Stop_IT+0xa4>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fe32:	f001 011f 	and.w	r1, r1, #31
 800fe36:	2001      	movs	r0, #1
 800fe38:	fa00 f101 	lsl.w	r1, r0, r1
  TIMx->CCER &= ~tmp;
 800fe3c:	ea22 0101 	bic.w	r1, r2, r1
 800fe40:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fe42:	6a1a      	ldr	r2, [r3, #32]
 800fe44:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fe46:	42a3      	cmp	r3, r4
 800fe48:	d014      	beq.n	800fe74 <HAL_TIM_OC_Stop_IT+0x68>
 800fe4a:	4a1a      	ldr	r2, [pc, #104]	; (800feb4 <HAL_TIM_OC_Stop_IT+0xa8>)
 800fe4c:	4293      	cmp	r3, r2
 800fe4e:	d011      	beq.n	800fe74 <HAL_TIM_OC_Stop_IT+0x68>
  __HAL_TIM_DISABLE(htim);
 800fe50:	6a19      	ldr	r1, [r3, #32]
 800fe52:	f241 1211 	movw	r2, #4369	; 0x1111
 800fe56:	4211      	tst	r1, r2
 800fe58:	d108      	bne.n	800fe6c <HAL_TIM_OC_Stop_IT+0x60>
 800fe5a:	6a19      	ldr	r1, [r3, #32]
 800fe5c:	f240 4244 	movw	r2, #1092	; 0x444
 800fe60:	4211      	tst	r1, r2
 800fe62:	d103      	bne.n	800fe6c <HAL_TIM_OC_Stop_IT+0x60>
 800fe64:	681a      	ldr	r2, [r3, #0]
 800fe66:	f022 0201 	bic.w	r2, r2, #1
 800fe6a:	601a      	str	r2, [r3, #0]
}
 800fe6c:	2000      	movs	r0, #0
 800fe6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe72:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 800fe74:	6a19      	ldr	r1, [r3, #32]
 800fe76:	f241 1211 	movw	r2, #4369	; 0x1111
 800fe7a:	4211      	tst	r1, r2
 800fe7c:	d1e8      	bne.n	800fe50 <HAL_TIM_OC_Stop_IT+0x44>
 800fe7e:	6a19      	ldr	r1, [r3, #32]
 800fe80:	f240 4244 	movw	r2, #1092	; 0x444
 800fe84:	4211      	tst	r1, r2
 800fe86:	d1e3      	bne.n	800fe50 <HAL_TIM_OC_Stop_IT+0x44>
 800fe88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fe8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fe8e:	645a      	str	r2, [r3, #68]	; 0x44
 800fe90:	e7de      	b.n	800fe50 <HAL_TIM_OC_Stop_IT+0x44>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800fe92:	68da      	ldr	r2, [r3, #12]
 800fe94:	f022 0210 	bic.w	r2, r2, #16
 800fe98:	60da      	str	r2, [r3, #12]
      break;
 800fe9a:	e7c8      	b.n	800fe2e <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800fe9c:	68da      	ldr	r2, [r3, #12]
 800fe9e:	f022 0208 	bic.w	r2, r2, #8
 800fea2:	60da      	str	r2, [r3, #12]
      break;
 800fea4:	e7c3      	b.n	800fe2e <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800fea6:	68da      	ldr	r2, [r3, #12]
 800fea8:	f022 0204 	bic.w	r2, r2, #4
 800feac:	60da      	str	r2, [r3, #12]
      break;
 800feae:	e7be      	b.n	800fe2e <HAL_TIM_OC_Stop_IT+0x22>
 800feb0:	40010000 	.word	0x40010000
 800feb4:	40010400 	.word	0x40010400

0800feb8 <HAL_TIM_PWM_MspInit>:
 800feb8:	4770      	bx	lr
 800feba:	bf00      	nop

0800febc <HAL_TIM_PWM_Start>:
 800febc:	f7ff bf34 	b.w	800fd28 <HAL_TIM_OC_Start>

0800fec0 <HAL_TIM_PWM_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800fec0:	6803      	ldr	r3, [r0, #0]
{
 800fec2:	b430      	push	{r4, r5}
  TIMx->CCER &= ~tmp;
 800fec4:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fec6:	4c19      	ldr	r4, [pc, #100]	; (800ff2c <HAL_TIM_PWM_Stop+0x6c>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fec8:	f001 051f 	and.w	r5, r1, #31
 800fecc:	2101      	movs	r1, #1
 800fece:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 800fed0:	ea22 0101 	bic.w	r1, r2, r1
 800fed4:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fed6:	6a1a      	ldr	r2, [r3, #32]
 800fed8:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800feda:	42a3      	cmp	r3, r4
 800fedc:	d016      	beq.n	800ff0c <HAL_TIM_PWM_Stop+0x4c>
 800fede:	4a14      	ldr	r2, [pc, #80]	; (800ff30 <HAL_TIM_PWM_Stop+0x70>)
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d013      	beq.n	800ff0c <HAL_TIM_PWM_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 800fee4:	6a19      	ldr	r1, [r3, #32]
 800fee6:	f241 1211 	movw	r2, #4369	; 0x1111
 800feea:	4211      	tst	r1, r2
 800feec:	d108      	bne.n	800ff00 <HAL_TIM_PWM_Stop+0x40>
 800feee:	6a19      	ldr	r1, [r3, #32]
 800fef0:	f240 4244 	movw	r2, #1092	; 0x444
 800fef4:	4211      	tst	r1, r2
 800fef6:	d103      	bne.n	800ff00 <HAL_TIM_PWM_Stop+0x40>
 800fef8:	681a      	ldr	r2, [r3, #0]
 800fefa:	f022 0201 	bic.w	r2, r2, #1
 800fefe:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800ff00:	2301      	movs	r3, #1
 800ff02:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800ff06:	bc30      	pop	{r4, r5}
 800ff08:	2000      	movs	r0, #0
 800ff0a:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 800ff0c:	6a19      	ldr	r1, [r3, #32]
 800ff0e:	f241 1211 	movw	r2, #4369	; 0x1111
 800ff12:	4211      	tst	r1, r2
 800ff14:	d1e6      	bne.n	800fee4 <HAL_TIM_PWM_Stop+0x24>
 800ff16:	6a19      	ldr	r1, [r3, #32]
 800ff18:	f240 4244 	movw	r2, #1092	; 0x444
 800ff1c:	4211      	tst	r1, r2
 800ff1e:	d1e1      	bne.n	800fee4 <HAL_TIM_PWM_Stop+0x24>
 800ff20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ff22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ff26:	645a      	str	r2, [r3, #68]	; 0x44
 800ff28:	e7dc      	b.n	800fee4 <HAL_TIM_PWM_Stop+0x24>
 800ff2a:	bf00      	nop
 800ff2c:	40010000 	.word	0x40010000
 800ff30:	40010400 	.word	0x40010400

0800ff34 <HAL_TIM_Encoder_Start>:
{
 800ff34:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800ff36:	b1c1      	cbz	r1, 800ff6a <HAL_TIM_Encoder_Start+0x36>
 800ff38:	2904      	cmp	r1, #4
 800ff3a:	d10d      	bne.n	800ff58 <HAL_TIM_Encoder_Start+0x24>
  TIMx->CCER &= ~tmp;
 800ff3c:	6a1a      	ldr	r2, [r3, #32]
 800ff3e:	f022 0210 	bic.w	r2, r2, #16
 800ff42:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ff44:	6a1a      	ldr	r2, [r3, #32]
 800ff46:	f042 0210 	orr.w	r2, r2, #16
 800ff4a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 800ff4c:	681a      	ldr	r2, [r3, #0]
 800ff4e:	f042 0201 	orr.w	r2, r2, #1
 800ff52:	601a      	str	r2, [r3, #0]
}
 800ff54:	2000      	movs	r0, #0
 800ff56:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 800ff58:	6a1a      	ldr	r2, [r3, #32]
 800ff5a:	f022 0201 	bic.w	r2, r2, #1
 800ff5e:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ff60:	6a1a      	ldr	r2, [r3, #32]
 800ff62:	f042 0201 	orr.w	r2, r2, #1
 800ff66:	621a      	str	r2, [r3, #32]
 800ff68:	e7e8      	b.n	800ff3c <HAL_TIM_Encoder_Start+0x8>
  TIMx->CCER &= ~tmp;
 800ff6a:	6a1a      	ldr	r2, [r3, #32]
 800ff6c:	f022 0201 	bic.w	r2, r2, #1
 800ff70:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ff72:	6a1a      	ldr	r2, [r3, #32]
 800ff74:	f042 0201 	orr.w	r2, r2, #1
 800ff78:	621a      	str	r2, [r3, #32]
 800ff7a:	e7e7      	b.n	800ff4c <HAL_TIM_Encoder_Start+0x18>

0800ff7c <HAL_TIM_Encoder_Stop>:
{
 800ff7c:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800ff7e:	b1f1      	cbz	r1, 800ffbe <HAL_TIM_Encoder_Stop+0x42>
 800ff80:	2904      	cmp	r1, #4
 800ff82:	d115      	bne.n	800ffb0 <HAL_TIM_Encoder_Stop+0x34>
  TIMx->CCER &= ~tmp;
 800ff84:	6a1a      	ldr	r2, [r3, #32]
 800ff86:	f022 0210 	bic.w	r2, r2, #16
 800ff8a:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ff8c:	6a1a      	ldr	r2, [r3, #32]
 800ff8e:	621a      	str	r2, [r3, #32]
  __HAL_TIM_DISABLE(htim);
 800ff90:	6a19      	ldr	r1, [r3, #32]
 800ff92:	f241 1211 	movw	r2, #4369	; 0x1111
 800ff96:	4211      	tst	r1, r2
 800ff98:	d108      	bne.n	800ffac <HAL_TIM_Encoder_Stop+0x30>
 800ff9a:	6a19      	ldr	r1, [r3, #32]
 800ff9c:	f240 4244 	movw	r2, #1092	; 0x444
 800ffa0:	4211      	tst	r1, r2
 800ffa2:	d103      	bne.n	800ffac <HAL_TIM_Encoder_Stop+0x30>
 800ffa4:	681a      	ldr	r2, [r3, #0]
 800ffa6:	f022 0201 	bic.w	r2, r2, #1
 800ffaa:	601a      	str	r2, [r3, #0]
}
 800ffac:	2000      	movs	r0, #0
 800ffae:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 800ffb0:	6a1a      	ldr	r2, [r3, #32]
 800ffb2:	f022 0201 	bic.w	r2, r2, #1
 800ffb6:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ffb8:	6a1a      	ldr	r2, [r3, #32]
 800ffba:	621a      	str	r2, [r3, #32]
 800ffbc:	e7e2      	b.n	800ff84 <HAL_TIM_Encoder_Stop+0x8>
  TIMx->CCER &= ~tmp;
 800ffbe:	6a1a      	ldr	r2, [r3, #32]
 800ffc0:	f022 0201 	bic.w	r2, r2, #1
 800ffc4:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ffc6:	6a1a      	ldr	r2, [r3, #32]
 800ffc8:	621a      	str	r2, [r3, #32]
 800ffca:	e7e1      	b.n	800ff90 <HAL_TIM_Encoder_Stop+0x14>

0800ffcc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800ffcc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	d05a      	beq.n	801008a <HAL_TIM_ConfigClockSource+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 800ffd4:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 800ffd6:	6803      	ldr	r3, [r0, #0]
{
 800ffd8:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 800ffda:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800ffde:	689a      	ldr	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800ffe0:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ffe2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800ffe6:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  __HAL_LOCK(htim);
 800ffea:	2501      	movs	r5, #1
  switch (sClockSourceConfig->ClockSource)
 800ffec:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 800ffee:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 800fff2:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800fff4:	d074      	beq.n	80100e0 <HAL_TIM_ConfigClockSource+0x114>
 800fff6:	d94a      	bls.n	801008e <HAL_TIM_ConfigClockSource+0xc2>
 800fff8:	2c60      	cmp	r4, #96	; 0x60
 800fffa:	d02d      	beq.n	8010058 <HAL_TIM_ConfigClockSource+0x8c>
 800fffc:	d956      	bls.n	80100ac <HAL_TIM_ConfigClockSource+0xe0>
 800fffe:	2c70      	cmp	r4, #112	; 0x70
 8010000:	d01a      	beq.n	8010038 <HAL_TIM_ConfigClockSource+0x6c>
 8010002:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8010006:	d10e      	bne.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010008:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 801000c:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 801000e:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010010:	432a      	orrs	r2, r5
 8010012:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010016:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801001a:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 801001c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801001e:	689a      	ldr	r2, [r3, #8]
 8010020:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010024:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8010026:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8010028:	2201      	movs	r2, #1
 801002a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 801002e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8010032:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8010034:	4618      	mov	r0, r3
}
 8010036:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010038:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 801003c:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 801003e:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010040:	432a      	orrs	r2, r5
 8010042:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010046:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801004a:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 801004c:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 801004e:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010050:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8010054:	609a      	str	r2, [r3, #8]
      break;
 8010056:	e7e6      	b.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010058:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801005a:	684d      	ldr	r5, [r1, #4]
 801005c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801005e:	f024 0410 	bic.w	r4, r4, #16
 8010062:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010064:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8010066:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010068:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801006c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8010070:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010074:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8010078:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 801007a:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 801007c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 801007e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010082:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8010086:	609a      	str	r2, [r3, #8]
 8010088:	e7cd      	b.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 801008a:	2002      	movs	r0, #2
}
 801008c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 801008e:	2c10      	cmp	r4, #16
 8010090:	d004      	beq.n	801009c <HAL_TIM_ConfigClockSource+0xd0>
 8010092:	d93d      	bls.n	8010110 <HAL_TIM_ConfigClockSource+0x144>
 8010094:	2c20      	cmp	r4, #32
 8010096:	d001      	beq.n	801009c <HAL_TIM_ConfigClockSource+0xd0>
 8010098:	2c30      	cmp	r4, #48	; 0x30
 801009a:	d1c4      	bne.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr = TIMx->SMCR;
 801009c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801009e:	f044 0407 	orr.w	r4, r4, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80100a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80100a6:	4314      	orrs	r4, r2
  TIMx->SMCR = tmpsmcr;
 80100a8:	609c      	str	r4, [r3, #8]
 80100aa:	e7bc      	b.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80100ac:	2c50      	cmp	r4, #80	; 0x50
 80100ae:	d1ba      	bne.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 80100b0:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80100b2:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80100b4:	684c      	ldr	r4, [r1, #4]
 80100b6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80100b8:	f026 0601 	bic.w	r6, r6, #1
 80100bc:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80100be:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80100c0:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80100c4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80100c8:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80100cc:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80100ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80100d0:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80100d2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80100d4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80100d8:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80100dc:	609a      	str	r2, [r3, #8]
 80100de:	e7a2      	b.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 80100e0:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80100e2:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80100e4:	684c      	ldr	r4, [r1, #4]
 80100e6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80100e8:	f026 0601 	bic.w	r6, r6, #1
 80100ec:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80100ee:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80100f0:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80100f4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80100f8:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80100fc:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80100fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010100:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8010102:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8010104:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010108:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 801010c:	609a      	str	r2, [r3, #8]
 801010e:	e78a      	b.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8010110:	2c00      	cmp	r4, #0
 8010112:	d0c3      	beq.n	801009c <HAL_TIM_ConfigClockSource+0xd0>
 8010114:	e787      	b.n	8010026 <HAL_TIM_ConfigClockSource+0x5a>
 8010116:	bf00      	nop

08010118 <HAL_TIM_OC_DelayElapsedCallback>:
 8010118:	4770      	bx	lr
 801011a:	bf00      	nop

0801011c <HAL_TIM_IC_CaptureCallback>:
 801011c:	4770      	bx	lr
 801011e:	bf00      	nop

08010120 <HAL_TIM_PWM_PulseFinishedCallback>:
 8010120:	4770      	bx	lr
 8010122:	bf00      	nop

08010124 <HAL_TIM_TriggerCallback>:
 8010124:	4770      	bx	lr
 8010126:	bf00      	nop

08010128 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010128:	6803      	ldr	r3, [r0, #0]
 801012a:	691a      	ldr	r2, [r3, #16]
 801012c:	0791      	lsls	r1, r2, #30
{
 801012e:	b510      	push	{r4, lr}
 8010130:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010132:	d502      	bpl.n	801013a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010134:	68da      	ldr	r2, [r3, #12]
 8010136:	0792      	lsls	r2, r2, #30
 8010138:	d45f      	bmi.n	80101fa <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801013a:	691a      	ldr	r2, [r3, #16]
 801013c:	0750      	lsls	r0, r2, #29
 801013e:	d502      	bpl.n	8010146 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010140:	68da      	ldr	r2, [r3, #12]
 8010142:	0751      	lsls	r1, r2, #29
 8010144:	d446      	bmi.n	80101d4 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010146:	691a      	ldr	r2, [r3, #16]
 8010148:	0712      	lsls	r2, r2, #28
 801014a:	d502      	bpl.n	8010152 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 801014c:	68da      	ldr	r2, [r3, #12]
 801014e:	0710      	lsls	r0, r2, #28
 8010150:	d42e      	bmi.n	80101b0 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8010152:	691a      	ldr	r2, [r3, #16]
 8010154:	06d2      	lsls	r2, r2, #27
 8010156:	d502      	bpl.n	801015e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010158:	68da      	ldr	r2, [r3, #12]
 801015a:	06d0      	lsls	r0, r2, #27
 801015c:	d418      	bmi.n	8010190 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801015e:	691a      	ldr	r2, [r3, #16]
 8010160:	07d1      	lsls	r1, r2, #31
 8010162:	d502      	bpl.n	801016a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010164:	68da      	ldr	r2, [r3, #12]
 8010166:	07d2      	lsls	r2, r2, #31
 8010168:	d45d      	bmi.n	8010226 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801016a:	691a      	ldr	r2, [r3, #16]
 801016c:	0610      	lsls	r0, r2, #24
 801016e:	d502      	bpl.n	8010176 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010170:	68da      	ldr	r2, [r3, #12]
 8010172:	0611      	lsls	r1, r2, #24
 8010174:	d45f      	bmi.n	8010236 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010176:	691a      	ldr	r2, [r3, #16]
 8010178:	0652      	lsls	r2, r2, #25
 801017a:	d502      	bpl.n	8010182 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801017c:	68da      	ldr	r2, [r3, #12]
 801017e:	0650      	lsls	r0, r2, #25
 8010180:	d461      	bmi.n	8010246 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010182:	691a      	ldr	r2, [r3, #16]
 8010184:	0691      	lsls	r1, r2, #26
 8010186:	d502      	bpl.n	801018e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010188:	68da      	ldr	r2, [r3, #12]
 801018a:	0692      	lsls	r2, r2, #26
 801018c:	d443      	bmi.n	8010216 <HAL_TIM_IRQHandler+0xee>
}
 801018e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010190:	f06f 0210 	mvn.w	r2, #16
 8010194:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010196:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010198:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801019a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801019e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80101a0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80101a2:	d064      	beq.n	801026e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80101a4:	f7ff ffba 	bl	801011c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101a8:	2200      	movs	r2, #0
 80101aa:	6823      	ldr	r3, [r4, #0]
 80101ac:	7722      	strb	r2, [r4, #28]
 80101ae:	e7d6      	b.n	801015e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80101b0:	f06f 0208 	mvn.w	r2, #8
 80101b4:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80101b6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80101b8:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80101ba:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80101bc:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80101be:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80101c0:	d152      	bne.n	8010268 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80101c2:	f7ff ffa9 	bl	8010118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80101c6:	4620      	mov	r0, r4
 80101c8:	f7ff ffaa 	bl	8010120 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101cc:	2200      	movs	r2, #0
 80101ce:	6823      	ldr	r3, [r4, #0]
 80101d0:	7722      	strb	r2, [r4, #28]
 80101d2:	e7be      	b.n	8010152 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80101d4:	f06f 0204 	mvn.w	r2, #4
 80101d8:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80101da:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80101dc:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80101de:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80101e2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80101e4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80101e6:	d13c      	bne.n	8010262 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80101e8:	f7ff ff96 	bl	8010118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80101ec:	4620      	mov	r0, r4
 80101ee:	f7ff ff97 	bl	8010120 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101f2:	2200      	movs	r2, #0
 80101f4:	6823      	ldr	r3, [r4, #0]
 80101f6:	7722      	strb	r2, [r4, #28]
 80101f8:	e7a5      	b.n	8010146 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80101fa:	f06f 0202 	mvn.w	r2, #2
 80101fe:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010200:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010202:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010204:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010206:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010208:	d025      	beq.n	8010256 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 801020a:	f7ff ff87 	bl	801011c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801020e:	2200      	movs	r2, #0
 8010210:	6823      	ldr	r3, [r4, #0]
 8010212:	7722      	strb	r2, [r4, #28]
 8010214:	e791      	b.n	801013a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010216:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 801021a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801021c:	611a      	str	r2, [r3, #16]
}
 801021e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8010222:	f000 bb11 	b.w	8010848 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010226:	f06f 0201 	mvn.w	r2, #1
 801022a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 801022c:	4620      	mov	r0, r4
 801022e:	f7fa f865 	bl	800a2fc <HAL_TIM_PeriodElapsedCallback>
 8010232:	6823      	ldr	r3, [r4, #0]
 8010234:	e799      	b.n	801016a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010236:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801023a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 801023c:	4620      	mov	r0, r4
 801023e:	f000 fb05 	bl	801084c <HAL_TIMEx_BreakCallback>
 8010242:	6823      	ldr	r3, [r4, #0]
 8010244:	e797      	b.n	8010176 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010246:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801024a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801024c:	4620      	mov	r0, r4
 801024e:	f7ff ff69 	bl	8010124 <HAL_TIM_TriggerCallback>
 8010252:	6823      	ldr	r3, [r4, #0]
 8010254:	e795      	b.n	8010182 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010256:	f7ff ff5f 	bl	8010118 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801025a:	4620      	mov	r0, r4
 801025c:	f7ff ff60 	bl	8010120 <HAL_TIM_PWM_PulseFinishedCallback>
 8010260:	e7d5      	b.n	801020e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8010262:	f7ff ff5b 	bl	801011c <HAL_TIM_IC_CaptureCallback>
 8010266:	e7c4      	b.n	80101f2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8010268:	f7ff ff58 	bl	801011c <HAL_TIM_IC_CaptureCallback>
 801026c:	e7ae      	b.n	80101cc <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801026e:	f7ff ff53 	bl	8010118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010272:	4620      	mov	r0, r4
 8010274:	f7ff ff54 	bl	8010120 <HAL_TIM_PWM_PulseFinishedCallback>
 8010278:	e796      	b.n	80101a8 <HAL_TIM_IRQHandler+0x80>
 801027a:	bf00      	nop

0801027c <TIM_Base_SetConfig>:
{
 801027c:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801027e:	4e36      	ldr	r6, [pc, #216]	; (8010358 <TIM_Base_SetConfig+0xdc>)
  tmpcr1 = TIMx->CR1;
 8010280:	6803      	ldr	r3, [r0, #0]
 8010282:	694d      	ldr	r5, [r1, #20]
 8010284:	688c      	ldr	r4, [r1, #8]
 8010286:	680a      	ldr	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010288:	42b0      	cmp	r0, r6
 801028a:	d055      	beq.n	8010338 <TIM_Base_SetConfig+0xbc>
 801028c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8010290:	d029      	beq.n	80102e6 <TIM_Base_SetConfig+0x6a>
 8010292:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8010296:	42b0      	cmp	r0, r6
 8010298:	d037      	beq.n	801030a <TIM_Base_SetConfig+0x8e>
 801029a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801029e:	42b0      	cmp	r0, r6
 80102a0:	d033      	beq.n	801030a <TIM_Base_SetConfig+0x8e>
 80102a2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80102a6:	42b0      	cmp	r0, r6
 80102a8:	d02f      	beq.n	801030a <TIM_Base_SetConfig+0x8e>
 80102aa:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 80102ae:	42b0      	cmp	r0, r6
 80102b0:	d02b      	beq.n	801030a <TIM_Base_SetConfig+0x8e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80102b2:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 80102b6:	42b0      	cmp	r0, r6
 80102b8:	d013      	beq.n	80102e2 <TIM_Base_SetConfig+0x66>
 80102ba:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80102be:	42b0      	cmp	r0, r6
 80102c0:	d00f      	beq.n	80102e2 <TIM_Base_SetConfig+0x66>
 80102c2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80102c6:	42b0      	cmp	r0, r6
 80102c8:	d00b      	beq.n	80102e2 <TIM_Base_SetConfig+0x66>
 80102ca:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 80102ce:	42b0      	cmp	r0, r6
 80102d0:	d007      	beq.n	80102e2 <TIM_Base_SetConfig+0x66>
 80102d2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80102d6:	42b0      	cmp	r0, r6
 80102d8:	d003      	beq.n	80102e2 <TIM_Base_SetConfig+0x66>
 80102da:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80102de:	42b0      	cmp	r0, r6
 80102e0:	d109      	bne.n	80102f6 <TIM_Base_SetConfig+0x7a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80102e2:	68c9      	ldr	r1, [r1, #12]
 80102e4:	e004      	b.n	80102f0 <TIM_Base_SetConfig+0x74>
    tmpcr1 |= Structure->CounterMode;
 80102e6:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80102e8:	68c9      	ldr	r1, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80102ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80102ee:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80102f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80102f4:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80102f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80102fa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80102fc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80102fe:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8010300:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8010302:	2301      	movs	r3, #1
 8010304:	6143      	str	r3, [r0, #20]
}
 8010306:	bcf0      	pop	{r4, r5, r6, r7}
 8010308:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 801030a:	684e      	ldr	r6, [r1, #4]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801030c:	4f13      	ldr	r7, [pc, #76]	; (801035c <TIM_Base_SetConfig+0xe0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801030e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8010312:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010314:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8010316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801031a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801031c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010320:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010322:	42b8      	cmp	r0, r7
  TIMx->CR1 = tmpcr1;
 8010324:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010326:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8010328:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801032a:	d1ea      	bne.n	8010302 <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 801032c:	690b      	ldr	r3, [r1, #16]
 801032e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8010330:	2301      	movs	r3, #1
 8010332:	6143      	str	r3, [r0, #20]
}
 8010334:	bcf0      	pop	{r4, r5, r6, r7}
 8010336:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8010338:	684f      	ldr	r7, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801033a:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801033c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8010340:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8010342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010346:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801034c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 801034e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010350:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8010352:	6282      	str	r2, [r0, #40]	; 0x28
 8010354:	e7ea      	b.n	801032c <TIM_Base_SetConfig+0xb0>
 8010356:	bf00      	nop
 8010358:	40010000 	.word	0x40010000
 801035c:	40010400 	.word	0x40010400

08010360 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8010360:	b1b8      	cbz	r0, 8010392 <HAL_TIM_Base_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 8010362:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8010366:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010368:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801036c:	4604      	mov	r4, r0
 801036e:	b15b      	cbz	r3, 8010388 <HAL_TIM_Base_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010370:	2302      	movs	r3, #2
 8010372:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010376:	6820      	ldr	r0, [r4, #0]
 8010378:	1d21      	adds	r1, r4, #4
 801037a:	f7ff ff7f 	bl	801027c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 801037e:	2301      	movs	r3, #1
 8010380:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8010384:	2000      	movs	r0, #0
}
 8010386:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8010388:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 801038c:	f7fc fb8e 	bl	800caac <HAL_TIM_Base_MspInit>
 8010390:	e7ee      	b.n	8010370 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8010392:	2001      	movs	r0, #1
}
 8010394:	4770      	bx	lr
 8010396:	bf00      	nop

08010398 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8010398:	b1b8      	cbz	r0, 80103ca <HAL_TIM_OC_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 801039a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 801039e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80103a0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80103a4:	4604      	mov	r4, r0
 80103a6:	b15b      	cbz	r3, 80103c0 <HAL_TIM_OC_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 80103a8:	2302      	movs	r3, #2
 80103aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80103ae:	6820      	ldr	r0, [r4, #0]
 80103b0:	1d21      	adds	r1, r4, #4
 80103b2:	f7ff ff63 	bl	801027c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80103b6:	2301      	movs	r3, #1
 80103b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80103bc:	2000      	movs	r0, #0
}
 80103be:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80103c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80103c4:	f7ff fcae 	bl	800fd24 <HAL_TIM_OC_MspInit>
 80103c8:	e7ee      	b.n	80103a8 <HAL_TIM_OC_Init+0x10>
    return HAL_ERROR;
 80103ca:	2001      	movs	r0, #1
}
 80103cc:	4770      	bx	lr
 80103ce:	bf00      	nop

080103d0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80103d0:	b1b8      	cbz	r0, 8010402 <HAL_TIM_PWM_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 80103d2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 80103d6:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80103d8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80103dc:	4604      	mov	r4, r0
 80103de:	b15b      	cbz	r3, 80103f8 <HAL_TIM_PWM_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 80103e0:	2302      	movs	r3, #2
 80103e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80103e6:	6820      	ldr	r0, [r4, #0]
 80103e8:	1d21      	adds	r1, r4, #4
 80103ea:	f7ff ff47 	bl	801027c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80103ee:	2301      	movs	r3, #1
 80103f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80103f4:	2000      	movs	r0, #0
}
 80103f6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80103f8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80103fc:	f7ff fd5c 	bl	800feb8 <HAL_TIM_PWM_MspInit>
 8010400:	e7ee      	b.n	80103e0 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 8010402:	2001      	movs	r0, #1
}
 8010404:	4770      	bx	lr
 8010406:	bf00      	nop

08010408 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8010408:	2800      	cmp	r0, #0
 801040a:	d04f      	beq.n	80104ac <HAL_TIM_Encoder_Init+0xa4>
{
 801040c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 801040e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8010412:	b083      	sub	sp, #12
 8010414:	4605      	mov	r5, r0
 8010416:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 8010418:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801041c:	2b00      	cmp	r3, #0
 801041e:	d040      	beq.n	80104a2 <HAL_TIM_Encoder_Init+0x9a>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8010420:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 8010422:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8010424:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 8010428:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801042c:	6883      	ldr	r3, [r0, #8]
 801042e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010432:	f023 0307 	bic.w	r3, r3, #7
 8010436:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010438:	f7ff ff20 	bl	801027c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 801043c:	6829      	ldr	r1, [r5, #0]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 801043e:	6923      	ldr	r3, [r4, #16]
  tmpsmcr = htim->Instance->SMCR;
 8010440:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8010442:	698e      	ldr	r6, [r1, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8010444:	69a7      	ldr	r7, [r4, #24]
 8010446:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8010448:	f8d4 c000 	ldr.w	ip, [r4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 801044c:	f426 7e40 	bic.w	lr, r6, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010450:	69e6      	ldr	r6, [r4, #28]
 8010452:	011b      	lsls	r3, r3, #4
 8010454:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8010458:	6a26      	ldr	r6, [r4, #32]
 801045a:	9601      	str	r6, [sp, #4]
 801045c:	68e6      	ldr	r6, [r4, #12]
 801045e:	4333      	orrs	r3, r6
 8010460:	9e01      	ldr	r6, [sp, #4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8010462:	f02e 0e03 	bic.w	lr, lr, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8010466:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 801046a:	ea42 020e 	orr.w	r2, r2, lr
  tmpccer = htim->Instance->CCER;
 801046e:	6a0f      	ldr	r7, [r1, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010470:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8010474:	6966      	ldr	r6, [r4, #20]
 8010476:	6864      	ldr	r4, [r4, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8010478:	f422 427c 	bic.w	r2, r2, #64512	; 0xfc00
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801047c:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8010480:	ea40 000c 	orr.w	r0, r0, ip
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8010484:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8010488:	f027 07aa 	bic.w	r7, r7, #170	; 0xaa
  htim->Instance->SMCR = tmpsmcr;
 801048c:	6088      	str	r0, [r1, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801048e:	4327      	orrs	r7, r4
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010490:	4313      	orrs	r3, r2
  htim->State = HAL_TIM_STATE_READY;
 8010492:	2401      	movs	r4, #1
  return HAL_OK;
 8010494:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 8010496:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8010498:	620f      	str	r7, [r1, #32]
  htim->State = HAL_TIM_STATE_READY;
 801049a:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
}
 801049e:	b003      	add	sp, #12
 80104a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80104a2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80104a6:	f7fc fb63 	bl	800cb70 <HAL_TIM_Encoder_MspInit>
 80104aa:	e7b9      	b.n	8010420 <HAL_TIM_Encoder_Init+0x18>
    return HAL_ERROR;
 80104ac:	2001      	movs	r0, #1
}
 80104ae:	4770      	bx	lr

080104b0 <TIM_OC2_SetConfig>:
{
 80104b0:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80104b2:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80104b4:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80104b6:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80104b8:	4d15      	ldr	r5, [pc, #84]	; (8010510 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80104ba:	f024 0410 	bic.w	r4, r4, #16
 80104be:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80104c0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80104c2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80104c4:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 80104c6:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80104ca:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80104ce:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80104d0:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80104d4:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80104d8:	d00a      	beq.n	80104f0 <TIM_OC2_SetConfig+0x40>
 80104da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80104de:	42a8      	cmp	r0, r5
 80104e0:	d006      	beq.n	80104f0 <TIM_OC2_SetConfig+0x40>
  TIMx->CCR2 = OC_Config->Pulse;
 80104e2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80104e4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80104e6:	6182      	str	r2, [r0, #24]
}
 80104e8:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80104ea:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80104ec:	6203      	str	r3, [r0, #32]
}
 80104ee:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80104f0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80104f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80104f6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80104fa:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80104fe:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010502:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8010504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010508:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 801050c:	e7e9      	b.n	80104e2 <TIM_OC2_SetConfig+0x32>
 801050e:	bf00      	nop
 8010510:	40010000 	.word	0x40010000

08010514 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8010514:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010518:	2b01      	cmp	r3, #1
 801051a:	d028      	beq.n	801056e <HAL_TIM_OC_ConfigChannel+0x5a>
{
 801051c:	b510      	push	{r4, lr}
 801051e:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8010520:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8010522:	2001      	movs	r0, #1
 8010524:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8010528:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 801052c:	2a0c      	cmp	r2, #12
 801052e:	d80b      	bhi.n	8010548 <HAL_TIM_OC_ConfigChannel+0x34>
 8010530:	e8df f002 	tbb	[pc, r2]
 8010534:	0a0a0a07 	.word	0x0a0a0a07
 8010538:	0a0a0a15 	.word	0x0a0a0a15
 801053c:	0a0a0a19 	.word	0x0a0a0a19
 8010540:	11          	.byte	0x11
 8010541:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010542:	6820      	ldr	r0, [r4, #0]
 8010544:	f7ff fb3e 	bl	800fbc4 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8010548:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 801054a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 801054c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010550:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8010554:	bd10      	pop	{r4, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010556:	6820      	ldr	r0, [r4, #0]
 8010558:	f7ff fb96 	bl	800fc88 <TIM_OC4_SetConfig>
      break;
 801055c:	e7f4      	b.n	8010548 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801055e:	6820      	ldr	r0, [r4, #0]
 8010560:	f7ff ffa6 	bl	80104b0 <TIM_OC2_SetConfig>
      break;
 8010564:	e7f0      	b.n	8010548 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010566:	6820      	ldr	r0, [r4, #0]
 8010568:	f7ff fb5c 	bl	800fc24 <TIM_OC3_SetConfig>
      break;
 801056c:	e7ec      	b.n	8010548 <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 801056e:	2002      	movs	r0, #2
}
 8010570:	4770      	bx	lr
 8010572:	bf00      	nop

08010574 <HAL_TIM_PWM_ConfigChannel>:
{
 8010574:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8010576:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 801057a:	2b01      	cmp	r3, #1
 801057c:	d074      	beq.n	8010668 <HAL_TIM_PWM_ConfigChannel+0xf4>
 801057e:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8010580:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8010582:	2101      	movs	r1, #1
 8010584:	4604      	mov	r4, r0
 8010586:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 801058a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 801058e:	2a0c      	cmp	r2, #12
 8010590:	d819      	bhi.n	80105c6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8010592:	e8df f002 	tbb	[pc, r2]
 8010596:	1807      	.short	0x1807
 8010598:	18381818 	.word	0x18381818
 801059c:	18511818 	.word	0x18511818
 80105a0:	1818      	.short	0x1818
 80105a2:	1f          	.byte	0x1f
 80105a3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80105a4:	4629      	mov	r1, r5
 80105a6:	6800      	ldr	r0, [r0, #0]
 80105a8:	f7ff fb0c 	bl	800fbc4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80105ac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80105ae:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80105b0:	6999      	ldr	r1, [r3, #24]
 80105b2:	f041 0108 	orr.w	r1, r1, #8
 80105b6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80105b8:	6999      	ldr	r1, [r3, #24]
 80105ba:	f021 0104 	bic.w	r1, r1, #4
 80105be:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80105c0:	699a      	ldr	r2, [r3, #24]
 80105c2:	4302      	orrs	r2, r0
 80105c4:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80105c6:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80105c8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80105ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80105ce:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80105d2:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80105d4:	4629      	mov	r1, r5
 80105d6:	6800      	ldr	r0, [r0, #0]
 80105d8:	f7ff fb56 	bl	800fc88 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80105dc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80105de:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80105e0:	69d9      	ldr	r1, [r3, #28]
 80105e2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80105e6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80105e8:	69d9      	ldr	r1, [r3, #28]
 80105ea:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80105ee:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80105f0:	69da      	ldr	r2, [r3, #28]
 80105f2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80105f6:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80105f8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80105fa:	2301      	movs	r3, #1
 80105fc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010600:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8010604:	e7e5      	b.n	80105d2 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010606:	4629      	mov	r1, r5
 8010608:	6800      	ldr	r0, [r0, #0]
 801060a:	f7ff ff51 	bl	80104b0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801060e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010610:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010612:	6999      	ldr	r1, [r3, #24]
 8010614:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8010618:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801061a:	6999      	ldr	r1, [r3, #24]
 801061c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8010620:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010622:	699a      	ldr	r2, [r3, #24]
 8010624:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8010628:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 801062a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 801062c:	2301      	movs	r3, #1
 801062e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010632:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8010636:	e7cc      	b.n	80105d2 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010638:	4629      	mov	r1, r5
 801063a:	6800      	ldr	r0, [r0, #0]
 801063c:	f7ff faf2 	bl	800fc24 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010640:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010642:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010644:	69d9      	ldr	r1, [r3, #28]
 8010646:	f041 0108 	orr.w	r1, r1, #8
 801064a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801064c:	69d9      	ldr	r1, [r3, #28]
 801064e:	f021 0104 	bic.w	r1, r1, #4
 8010652:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010654:	69da      	ldr	r2, [r3, #28]
 8010656:	4302      	orrs	r2, r0
 8010658:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 801065a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 801065c:	2301      	movs	r3, #1
 801065e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010662:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8010666:	e7b4      	b.n	80105d2 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8010668:	2002      	movs	r0, #2
}
 801066a:	bd38      	pop	{r3, r4, r5, pc}

0801066c <HAL_TIMEx_OCN_Start_IT>:
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801066c:	2904      	cmp	r1, #4
 801066e:	6803      	ldr	r3, [r0, #0]
 8010670:	d02a      	beq.n	80106c8 <HAL_TIMEx_OCN_Start_IT+0x5c>
 8010672:	2908      	cmp	r1, #8
 8010674:	d023      	beq.n	80106be <HAL_TIMEx_OCN_Start_IT+0x52>
 8010676:	b1e9      	cbz	r1, 80106b4 <HAL_TIMEx_OCN_Start_IT+0x48>
    default:
      break;
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8010678:	68da      	ldr	r2, [r3, #12]
 801067a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801067e:	60da      	str	r2, [r3, #12]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8010680:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010682:	f001 021f 	and.w	r2, r1, #31
 8010686:	2104      	movs	r1, #4
 8010688:	4091      	lsls	r1, r2
  TIMx->CCER &=  ~tmp;
 801068a:	ea20 0001 	bic.w	r0, r0, r1
 801068e:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010690:	6a1a      	ldr	r2, [r3, #32]
 8010692:	4311      	orrs	r1, r2
 8010694:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 8010696:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010698:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801069c:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801069e:	689a      	ldr	r2, [r3, #8]
 80106a0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106a4:	2a06      	cmp	r2, #6
 80106a6:	d003      	beq.n	80106b0 <HAL_TIMEx_OCN_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 80106a8:	681a      	ldr	r2, [r3, #0]
 80106aa:	f042 0201 	orr.w	r2, r2, #1
 80106ae:	601a      	str	r2, [r3, #0]
}
 80106b0:	2000      	movs	r0, #0
 80106b2:	4770      	bx	lr
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80106b4:	68da      	ldr	r2, [r3, #12]
 80106b6:	f042 0202 	orr.w	r2, r2, #2
 80106ba:	60da      	str	r2, [r3, #12]
      break;
 80106bc:	e7dc      	b.n	8010678 <HAL_TIMEx_OCN_Start_IT+0xc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80106be:	68da      	ldr	r2, [r3, #12]
 80106c0:	f042 0208 	orr.w	r2, r2, #8
 80106c4:	60da      	str	r2, [r3, #12]
      break;
 80106c6:	e7d7      	b.n	8010678 <HAL_TIMEx_OCN_Start_IT+0xc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80106c8:	68da      	ldr	r2, [r3, #12]
 80106ca:	f042 0204 	orr.w	r2, r2, #4
 80106ce:	60da      	str	r2, [r3, #12]
      break;
 80106d0:	e7d2      	b.n	8010678 <HAL_TIMEx_OCN_Start_IT+0xc>
 80106d2:	bf00      	nop

080106d4 <HAL_TIMEx_OCN_Stop_IT>:
  switch (Channel)
 80106d4:	2904      	cmp	r1, #4
 80106d6:	6803      	ldr	r3, [r0, #0]
 80106d8:	d040      	beq.n	801075c <HAL_TIMEx_OCN_Stop_IT+0x88>
 80106da:	2908      	cmp	r1, #8
 80106dc:	d039      	beq.n	8010752 <HAL_TIMEx_OCN_Stop_IT+0x7e>
 80106de:	2900      	cmp	r1, #0
 80106e0:	d032      	beq.n	8010748 <HAL_TIMEx_OCN_Stop_IT+0x74>
  TIMx->CCER &=  ~tmp;
 80106e2:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80106e4:	f001 011f 	and.w	r1, r1, #31
 80106e8:	2004      	movs	r0, #4
 80106ea:	fa00 f101 	lsl.w	r1, r0, r1
  TIMx->CCER &=  ~tmp;
 80106ee:	ea22 0101 	bic.w	r1, r2, r1
 80106f2:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80106f4:	6a1a      	ldr	r2, [r3, #32]
 80106f6:	621a      	str	r2, [r3, #32]
  tmpccer = htim->Instance->CCER;
 80106f8:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 80106fa:	f240 4244 	movw	r2, #1092	; 0x444
 80106fe:	4211      	tst	r1, r2
 8010700:	d103      	bne.n	801070a <HAL_TIMEx_OCN_Stop_IT+0x36>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8010702:	68da      	ldr	r2, [r3, #12]
 8010704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010708:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 801070a:	6a19      	ldr	r1, [r3, #32]
 801070c:	f241 1211 	movw	r2, #4369	; 0x1111
 8010710:	4211      	tst	r1, r2
 8010712:	d104      	bne.n	801071e <HAL_TIMEx_OCN_Stop_IT+0x4a>
 8010714:	6a19      	ldr	r1, [r3, #32]
 8010716:	f240 4244 	movw	r2, #1092	; 0x444
 801071a:	4211      	tst	r1, r2
 801071c:	d00f      	beq.n	801073e <HAL_TIMEx_OCN_Stop_IT+0x6a>
  __HAL_TIM_DISABLE(htim);
 801071e:	6a19      	ldr	r1, [r3, #32]
 8010720:	f241 1211 	movw	r2, #4369	; 0x1111
 8010724:	4211      	tst	r1, r2
 8010726:	d108      	bne.n	801073a <HAL_TIMEx_OCN_Stop_IT+0x66>
 8010728:	6a19      	ldr	r1, [r3, #32]
 801072a:	f240 4244 	movw	r2, #1092	; 0x444
 801072e:	4211      	tst	r1, r2
 8010730:	d103      	bne.n	801073a <HAL_TIMEx_OCN_Stop_IT+0x66>
 8010732:	681a      	ldr	r2, [r3, #0]
 8010734:	f022 0201 	bic.w	r2, r2, #1
 8010738:	601a      	str	r2, [r3, #0]
}
 801073a:	2000      	movs	r0, #0
 801073c:	4770      	bx	lr
  __HAL_TIM_MOE_DISABLE(htim);
 801073e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010740:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010744:	645a      	str	r2, [r3, #68]	; 0x44
 8010746:	e7ea      	b.n	801071e <HAL_TIMEx_OCN_Stop_IT+0x4a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8010748:	68da      	ldr	r2, [r3, #12]
 801074a:	f022 0202 	bic.w	r2, r2, #2
 801074e:	60da      	str	r2, [r3, #12]
      break;
 8010750:	e7c7      	b.n	80106e2 <HAL_TIMEx_OCN_Stop_IT+0xe>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8010752:	68da      	ldr	r2, [r3, #12]
 8010754:	f022 0208 	bic.w	r2, r2, #8
 8010758:	60da      	str	r2, [r3, #12]
      break;
 801075a:	e7c2      	b.n	80106e2 <HAL_TIMEx_OCN_Stop_IT+0xe>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801075c:	68da      	ldr	r2, [r3, #12]
 801075e:	f022 0204 	bic.w	r2, r2, #4
 8010762:	60da      	str	r2, [r3, #12]
      break;
 8010764:	e7bd      	b.n	80106e2 <HAL_TIMEx_OCN_Stop_IT+0xe>
 8010766:	bf00      	nop

08010768 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8010768:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 801076c:	2b01      	cmp	r3, #1
 801076e:	d03a      	beq.n	80107e6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
  tmpcr2 = htim->Instance->CR2;
 8010770:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8010772:	2202      	movs	r2, #2
{
 8010774:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8010776:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 801077a:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801077c:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801077e:	4d1b      	ldr	r5, [pc, #108]	; (80107ec <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  tmpsmcr = htim->Instance->SMCR;
 8010780:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8010782:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010786:	4332      	orrs	r2, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010788:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 801078a:	f04f 0601 	mov.w	r6, #1
 801078e:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
  htim->Instance->CR2 = tmpcr2;
 8010792:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010794:	d019      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801079a:	d016      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 801079c:	4a14      	ldr	r2, [pc, #80]	; (80107f0 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 801079e:	4293      	cmp	r3, r2
 80107a0:	d013      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80107a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80107a6:	4293      	cmp	r3, r2
 80107a8:	d00f      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80107aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80107ae:	4293      	cmp	r3, r2
 80107b0:	d00b      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80107b2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80107b6:	4293      	cmp	r3, r2
 80107b8:	d007      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80107ba:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80107be:	4293      	cmp	r3, r2
 80107c0:	d003      	beq.n	80107ca <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80107c2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80107c6:	4293      	cmp	r3, r2
 80107c8:	d104      	bne.n	80107d4 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80107ca:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80107cc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80107d0:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 80107d2:	609c      	str	r4, [r3, #8]
  __HAL_UNLOCK(htim);
 80107d4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80107d6:	2201      	movs	r2, #1
 80107d8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80107dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80107e0:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80107e2:	4618      	mov	r0, r3
}
 80107e4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80107e6:	2002      	movs	r0, #2
}
 80107e8:	4770      	bx	lr
 80107ea:	bf00      	nop
 80107ec:	40010000 	.word	0x40010000
 80107f0:	40000400 	.word	0x40000400

080107f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80107f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80107f8:	2b01      	cmp	r3, #1
 80107fa:	d021      	beq.n	8010840 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 80107fc:	b430      	push	{r4, r5}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80107fe:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010802:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801080a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801080c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010810:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010812:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010816:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801081a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801081c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010820:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010822:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010826:	69c9      	ldr	r1, [r1, #28]
  htim->Instance->BDTR = tmpbdtr;
 8010828:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801082a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801082c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010830:	430b      	orrs	r3, r1
  __HAL_UNLOCK(htim);
 8010832:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8010834:	6453      	str	r3, [r2, #68]	; 0x44
}
 8010836:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 8010838:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 801083c:	4608      	mov	r0, r1
 801083e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8010840:	2302      	movs	r3, #2
}
 8010842:	4618      	mov	r0, r3
 8010844:	4770      	bx	lr
 8010846:	bf00      	nop

08010848 <HAL_TIMEx_CommutCallback>:
 8010848:	4770      	bx	lr
 801084a:	bf00      	nop

0801084c <HAL_TIMEx_BreakCallback>:
 801084c:	4770      	bx	lr
 801084e:	bf00      	nop

08010850 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010850:	6802      	ldr	r2, [r0, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010852:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010854:	6911      	ldr	r1, [r2, #16]
{
 8010856:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010858:	68c5      	ldr	r5, [r0, #12]
 801085a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
{
 801085e:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010860:	4329      	orrs	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010862:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010864:	6111      	str	r1, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
 8010866:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010868:	6965      	ldr	r5, [r4, #20]
 801086a:	4303      	orrs	r3, r0
 801086c:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 801086e:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010872:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1,
 8010874:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010878:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 801087a:	430b      	orrs	r3, r1
 801087c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801087e:	6953      	ldr	r3, [r2, #20]
 8010880:	69a1      	ldr	r1, [r4, #24]
 8010882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010886:	430b      	orrs	r3, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010888:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801088c:	6153      	str	r3, [r2, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801088e:	4b2a      	ldr	r3, [pc, #168]	; (8010938 <UART_SetConfig+0xe8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010890:	d023      	beq.n	80108da <UART_SetConfig+0x8a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010892:	429a      	cmp	r2, r3
 8010894:	d01e      	beq.n	80108d4 <UART_SetConfig+0x84>
 8010896:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801089a:	429a      	cmp	r2, r3
 801089c:	d01a      	beq.n	80108d4 <UART_SetConfig+0x84>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801089e:	f7fe fe33 	bl	800f508 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80108a2:	6863      	ldr	r3, [r4, #4]
 80108a4:	2219      	movs	r2, #25
 80108a6:	fba0 0102 	umull	r0, r1, r0, r2
 80108aa:	009a      	lsls	r2, r3, #2
 80108ac:	0f9b      	lsrs	r3, r3, #30
 80108ae:	f7f8 f923 	bl	8008af8 <__aeabi_uldivmod>
 80108b2:	4922      	ldr	r1, [pc, #136]	; (801093c <UART_SetConfig+0xec>)
 80108b4:	6824      	ldr	r4, [r4, #0]
 80108b6:	fba1 3200 	umull	r3, r2, r1, r0
 80108ba:	0952      	lsrs	r2, r2, #5
 80108bc:	2364      	movs	r3, #100	; 0x64
 80108be:	fb03 0312 	mls	r3, r3, r2, r0
 80108c2:	011b      	lsls	r3, r3, #4
 80108c4:	3332      	adds	r3, #50	; 0x32
 80108c6:	fba1 1303 	umull	r1, r3, r1, r3
 80108ca:	0112      	lsls	r2, r2, #4
 80108cc:	eb02 1353 	add.w	r3, r2, r3, lsr #5
 80108d0:	60a3      	str	r3, [r4, #8]
    }
  }
}
 80108d2:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 80108d4:	f7fe fe28 	bl	800f528 <HAL_RCC_GetPCLK2Freq>
 80108d8:	e7e3      	b.n	80108a2 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80108da:	429a      	cmp	r2, r3
 80108dc:	d028      	beq.n	8010930 <UART_SetConfig+0xe0>
 80108de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80108e2:	429a      	cmp	r2, r3
 80108e4:	d024      	beq.n	8010930 <UART_SetConfig+0xe0>
      pclk = HAL_RCC_GetPCLK1Freq();
 80108e6:	f7fe fe0f 	bl	800f508 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80108ea:	6862      	ldr	r2, [r4, #4]
 80108ec:	4d13      	ldr	r5, [pc, #76]	; (801093c <UART_SetConfig+0xec>)
 80108ee:	1892      	adds	r2, r2, r2
 80108f0:	f04f 0119 	mov.w	r1, #25
 80108f4:	f04f 0600 	mov.w	r6, #0
 80108f8:	eb46 0306 	adc.w	r3, r6, r6
 80108fc:	fba0 0101 	umull	r0, r1, r0, r1
 8010900:	f7f8 f8fa 	bl	8008af8 <__aeabi_uldivmod>
 8010904:	fba5 3200 	umull	r3, r2, r5, r0
 8010908:	0951      	lsrs	r1, r2, #5
 801090a:	2364      	movs	r3, #100	; 0x64
 801090c:	fb03 0311 	mls	r3, r3, r1, r0
 8010910:	00db      	lsls	r3, r3, #3
 8010912:	3332      	adds	r3, #50	; 0x32
 8010914:	fba5 2303 	umull	r2, r3, r5, r3
 8010918:	095b      	lsrs	r3, r3, #5
 801091a:	f003 0207 	and.w	r2, r3, #7
 801091e:	005b      	lsls	r3, r3, #1
 8010920:	6824      	ldr	r4, [r4, #0]
 8010922:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8010926:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801092a:	4413      	add	r3, r2
 801092c:	60a3      	str	r3, [r4, #8]
}
 801092e:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8010930:	f7fe fdfa 	bl	800f528 <HAL_RCC_GetPCLK2Freq>
 8010934:	e7d9      	b.n	80108ea <UART_SetConfig+0x9a>
 8010936:	bf00      	nop
 8010938:	40011000 	.word	0x40011000
 801093c:	51eb851f 	.word	0x51eb851f

08010940 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8010940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010944:	4607      	mov	r7, r0
 8010946:	460e      	mov	r6, r1
 8010948:	4690      	mov	r8, r2
 801094a:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801094c:	683c      	ldr	r4, [r7, #0]
 801094e:	e001      	b.n	8010954 <UART_WaitOnFlagUntilTimeout.constprop.3+0x14>
    if (Timeout != HAL_MAX_DELAY)
 8010950:	1c6b      	adds	r3, r5, #1
 8010952:	d106      	bne.n	8010962 <UART_WaitOnFlagUntilTimeout.constprop.3+0x22>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010954:	6820      	ldr	r0, [r4, #0]
 8010956:	ea36 0300 	bics.w	r3, r6, r0
 801095a:	d1f9      	bne.n	8010950 <UART_WaitOnFlagUntilTimeout.constprop.3+0x10>
  return HAL_OK;
 801095c:	2000      	movs	r0, #0
}
 801095e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8010962:	b135      	cbz	r5, 8010972 <UART_WaitOnFlagUntilTimeout.constprop.3+0x32>
 8010964:	f7fd fbda 	bl	800e11c <HAL_GetTick>
 8010968:	eba0 0008 	sub.w	r0, r0, r8
 801096c:	4285      	cmp	r5, r0
 801096e:	d2ed      	bcs.n	801094c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
 8010970:	683c      	ldr	r4, [r7, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010972:	68e3      	ldr	r3, [r4, #12]
 8010974:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010978:	60e3      	str	r3, [r4, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801097a:	6963      	ldr	r3, [r4, #20]
        huart->gState  = HAL_UART_STATE_READY;
 801097c:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801097e:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8010982:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010984:	6163      	str	r3, [r4, #20]
        __HAL_UNLOCK(huart);
 8010986:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8010988:	f887 2039 	strb.w	r2, [r7, #57]	; 0x39
        __HAL_UNLOCK(huart);
 801098c:	f887 1038 	strb.w	r1, [r7, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8010990:	f887 203a 	strb.w	r2, [r7, #58]	; 0x3a
 8010994:	e7e3      	b.n	801095e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
 8010996:	bf00      	nop

08010998 <HAL_UART_Init>:
  if (huart == NULL)
 8010998:	b360      	cbz	r0, 80109f4 <HAL_UART_Init+0x5c>
{
 801099a:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 801099c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80109a0:	4604      	mov	r4, r0
 80109a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80109a6:	b303      	cbz	r3, 80109ea <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 80109a8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80109aa:	2324      	movs	r3, #36	; 0x24
 80109ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80109b0:	68d3      	ldr	r3, [r2, #12]
 80109b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80109b6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80109b8:	4620      	mov	r0, r4
 80109ba:	f7ff ff49 	bl	8010850 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80109be:	6823      	ldr	r3, [r4, #0]
 80109c0:	691a      	ldr	r2, [r3, #16]
 80109c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80109c6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80109c8:	695a      	ldr	r2, [r3, #20]
 80109ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80109ce:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80109d0:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109d2:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 80109d4:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80109d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80109da:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80109dc:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109de:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80109e0:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80109e4:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 80109e8:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 80109ea:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80109ee:	f7fc f993 	bl	800cd18 <HAL_UART_MspInit>
 80109f2:	e7d9      	b.n	80109a8 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 80109f4:	2001      	movs	r0, #1
}
 80109f6:	4770      	bx	lr

080109f8 <HAL_UART_Transmit>:
{
 80109f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80109fc:	460f      	mov	r7, r1
  if (huart->gState == HAL_UART_STATE_READY)
 80109fe:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8010a02:	2920      	cmp	r1, #32
{
 8010a04:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8010a06:	d130      	bne.n	8010a6a <HAL_UART_Transmit+0x72>
    if ((pData == NULL) || (Size == 0U))
 8010a08:	2f00      	cmp	r7, #0
 8010a0a:	d032      	beq.n	8010a72 <HAL_UART_Transmit+0x7a>
 8010a0c:	9201      	str	r2, [sp, #4]
 8010a0e:	b382      	cbz	r2, 8010a72 <HAL_UART_Transmit+0x7a>
 8010a10:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8010a12:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010a16:	2b01      	cmp	r3, #1
 8010a18:	4604      	mov	r4, r0
 8010a1a:	d026      	beq.n	8010a6a <HAL_UART_Transmit+0x72>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a1c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8010a1e:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010a20:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a22:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8010a24:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010a28:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8010a2c:	f7fd fb76 	bl	800e11c <HAL_GetTick>
    huart->TxXferSize = Size;
 8010a30:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8010a32:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8010a36:	4681      	mov	r9, r0
    huart->TxXferSize = Size;
 8010a38:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8010a3a:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8010a3c:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
 8010a3e:	b2ad      	uxth	r5, r5
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010a40:	4643      	mov	r3, r8
 8010a42:	464a      	mov	r2, r9
 8010a44:	2180      	movs	r1, #128	; 0x80
 8010a46:	4620      	mov	r0, r4
    while (huart->TxXferCount > 0U)
 8010a48:	b355      	cbz	r5, 8010aa0 <HAL_UART_Transmit+0xa8>
      huart->TxXferCount--;
 8010a4a:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010a4c:	68a6      	ldr	r6, [r4, #8]
      huart->TxXferCount--;
 8010a4e:	3d01      	subs	r5, #1
 8010a50:	b2ad      	uxth	r5, r5
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010a52:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->TxXferCount--;
 8010a56:	84e5      	strh	r5, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010a58:	d00f      	beq.n	8010a7a <HAL_UART_Transmit+0x82>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010a5a:	f7ff ff71 	bl	8010940 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010a5e:	b9e8      	cbnz	r0, 8010a9c <HAL_UART_Transmit+0xa4>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8010a60:	6823      	ldr	r3, [r4, #0]
 8010a62:	783a      	ldrb	r2, [r7, #0]
 8010a64:	605a      	str	r2, [r3, #4]
 8010a66:	3701      	adds	r7, #1
 8010a68:	e7e8      	b.n	8010a3c <HAL_UART_Transmit+0x44>
    return HAL_BUSY;
 8010a6a:	2002      	movs	r0, #2
}
 8010a6c:	b003      	add	sp, #12
 8010a6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8010a72:	2001      	movs	r0, #1
}
 8010a74:	b003      	add	sp, #12
 8010a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010a7a:	4643      	mov	r3, r8
 8010a7c:	464a      	mov	r2, r9
 8010a7e:	2180      	movs	r1, #128	; 0x80
 8010a80:	4620      	mov	r0, r4
 8010a82:	f7ff ff5d 	bl	8010940 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010a86:	b948      	cbnz	r0, 8010a9c <HAL_UART_Transmit+0xa4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010a88:	883b      	ldrh	r3, [r7, #0]
 8010a8a:	6821      	ldr	r1, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010a8c:	6922      	ldr	r2, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010a92:	604b      	str	r3, [r1, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010a94:	2a00      	cmp	r2, #0
 8010a96:	d1e6      	bne.n	8010a66 <HAL_UART_Transmit+0x6e>
          pData += 2U;
 8010a98:	3702      	adds	r7, #2
 8010a9a:	e7cf      	b.n	8010a3c <HAL_UART_Transmit+0x44>
          return HAL_TIMEOUT;
 8010a9c:	2003      	movs	r0, #3
 8010a9e:	e7e5      	b.n	8010a6c <HAL_UART_Transmit+0x74>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010aa0:	2140      	movs	r1, #64	; 0x40
 8010aa2:	f7ff ff4d 	bl	8010940 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010aa6:	2800      	cmp	r0, #0
 8010aa8:	d1f8      	bne.n	8010a9c <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8010aaa:	2320      	movs	r3, #32
 8010aac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8010ab0:	e7dc      	b.n	8010a6c <HAL_UART_Transmit+0x74>
 8010ab2:	bf00      	nop

08010ab4 <HAL_UART_Receive>:
{
 8010ab4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010ab8:	460f      	mov	r7, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8010aba:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 8010abe:	2920      	cmp	r1, #32
{
 8010ac0:	b083      	sub	sp, #12
  if (huart->RxState == HAL_UART_STATE_READY)
 8010ac2:	d135      	bne.n	8010b30 <HAL_UART_Receive+0x7c>
    if ((pData == NULL) || (Size == 0U))
 8010ac4:	2f00      	cmp	r7, #0
 8010ac6:	d037      	beq.n	8010b38 <HAL_UART_Receive+0x84>
 8010ac8:	9201      	str	r2, [sp, #4]
 8010aca:	2a00      	cmp	r2, #0
 8010acc:	d034      	beq.n	8010b38 <HAL_UART_Receive+0x84>
 8010ace:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8010ad0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010ad4:	2b01      	cmp	r3, #1
 8010ad6:	4604      	mov	r4, r0
 8010ad8:	d02a      	beq.n	8010b30 <HAL_UART_Receive+0x7c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ada:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8010adc:	2101      	movs	r1, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010ade:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ae0:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8010ae2:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010ae6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8010aea:	f7fd fb17 	bl	800e11c <HAL_GetTick>
    huart->RxXferSize = Size;
 8010aee:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8010af0:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8010af4:	4681      	mov	r9, r0
    huart->RxXferSize = Size;
 8010af6:	85a2      	strh	r2, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 8010af8:	85e2      	strh	r2, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8010afa:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
 8010afc:	b2ad      	uxth	r5, r5
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010afe:	4643      	mov	r3, r8
 8010b00:	464a      	mov	r2, r9
 8010b02:	2120      	movs	r1, #32
 8010b04:	4620      	mov	r0, r4
    while (huart->RxXferCount > 0U)
 8010b06:	2d00      	cmp	r5, #0
 8010b08:	d036      	beq.n	8010b78 <HAL_UART_Receive+0xc4>
      huart->RxXferCount--;
 8010b0a:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010b0c:	68a6      	ldr	r6, [r4, #8]
      huart->RxXferCount--;
 8010b0e:	3d01      	subs	r5, #1
 8010b10:	b2ad      	uxth	r5, r5
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010b12:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->RxXferCount--;
 8010b16:	85e5      	strh	r5, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010b18:	d012      	beq.n	8010b40 <HAL_UART_Receive+0x8c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010b1a:	f7ff ff11 	bl	8010940 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010b1e:	bb78      	cbnz	r0, 8010b80 <HAL_UART_Receive+0xcc>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010b20:	6923      	ldr	r3, [r4, #16]
 8010b22:	6821      	ldr	r1, [r4, #0]
 8010b24:	1c7a      	adds	r2, r7, #1
 8010b26:	b9db      	cbnz	r3, 8010b60 <HAL_UART_Receive+0xac>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010b28:	684b      	ldr	r3, [r1, #4]
 8010b2a:	703b      	strb	r3, [r7, #0]
 8010b2c:	4617      	mov	r7, r2
 8010b2e:	e7e4      	b.n	8010afa <HAL_UART_Receive+0x46>
    return HAL_BUSY;
 8010b30:	2002      	movs	r0, #2
}
 8010b32:	b003      	add	sp, #12
 8010b34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8010b38:	2001      	movs	r0, #1
}
 8010b3a:	b003      	add	sp, #12
 8010b3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010b40:	4643      	mov	r3, r8
 8010b42:	464a      	mov	r2, r9
 8010b44:	2120      	movs	r1, #32
 8010b46:	4620      	mov	r0, r4
 8010b48:	f7ff fefa 	bl	8010940 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010b4c:	b9c0      	cbnz	r0, 8010b80 <HAL_UART_Receive+0xcc>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010b4e:	6923      	ldr	r3, [r4, #16]
 8010b50:	b963      	cbnz	r3, 8010b6c <HAL_UART_Receive+0xb8>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010b52:	6823      	ldr	r3, [r4, #0]
 8010b54:	685b      	ldr	r3, [r3, #4]
 8010b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b5a:	f827 3b02 	strh.w	r3, [r7], #2
 8010b5e:	e7cc      	b.n	8010afa <HAL_UART_Receive+0x46>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010b60:	684b      	ldr	r3, [r1, #4]
 8010b62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b66:	703b      	strb	r3, [r7, #0]
 8010b68:	4617      	mov	r7, r2
 8010b6a:	e7c6      	b.n	8010afa <HAL_UART_Receive+0x46>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8010b6c:	6823      	ldr	r3, [r4, #0]
 8010b6e:	685b      	ldr	r3, [r3, #4]
 8010b70:	b2db      	uxtb	r3, r3
 8010b72:	f827 3b01 	strh.w	r3, [r7], #1
 8010b76:	e7c0      	b.n	8010afa <HAL_UART_Receive+0x46>
    return HAL_OK;
 8010b78:	4628      	mov	r0, r5
    huart->RxState = HAL_UART_STATE_READY;
 8010b7a:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
    return HAL_OK;
 8010b7e:	e7d8      	b.n	8010b32 <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 8010b80:	2003      	movs	r0, #3
 8010b82:	e7d6      	b.n	8010b32 <HAL_UART_Receive+0x7e>

08010b84 <round>:
 8010b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b86:	ec57 6b10 	vmov	r6, r7, d0
 8010b8a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8010b8e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8010b92:	2c13      	cmp	r4, #19
 8010b94:	463b      	mov	r3, r7
 8010b96:	463d      	mov	r5, r7
 8010b98:	dc17      	bgt.n	8010bca <round+0x46>
 8010b9a:	2c00      	cmp	r4, #0
 8010b9c:	da09      	bge.n	8010bb2 <round+0x2e>
 8010b9e:	3401      	adds	r4, #1
 8010ba0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8010ba4:	d103      	bne.n	8010bae <round+0x2a>
 8010ba6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8010baa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010bae:	2100      	movs	r1, #0
 8010bb0:	e02c      	b.n	8010c0c <round+0x88>
 8010bb2:	4a18      	ldr	r2, [pc, #96]	; (8010c14 <round+0x90>)
 8010bb4:	4122      	asrs	r2, r4
 8010bb6:	4217      	tst	r7, r2
 8010bb8:	d100      	bne.n	8010bbc <round+0x38>
 8010bba:	b19e      	cbz	r6, 8010be4 <round+0x60>
 8010bbc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010bc0:	4123      	asrs	r3, r4
 8010bc2:	442b      	add	r3, r5
 8010bc4:	ea23 0302 	bic.w	r3, r3, r2
 8010bc8:	e7f1      	b.n	8010bae <round+0x2a>
 8010bca:	2c33      	cmp	r4, #51	; 0x33
 8010bcc:	dd0d      	ble.n	8010bea <round+0x66>
 8010bce:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8010bd2:	d107      	bne.n	8010be4 <round+0x60>
 8010bd4:	4630      	mov	r0, r6
 8010bd6:	4639      	mov	r1, r7
 8010bd8:	ee10 2a10 	vmov	r2, s0
 8010bdc:	f7f7 fa8e 	bl	80080fc <__adddf3>
 8010be0:	4606      	mov	r6, r0
 8010be2:	460f      	mov	r7, r1
 8010be4:	ec47 6b10 	vmov	d0, r6, r7
 8010be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010bea:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8010bee:	f04f 30ff 	mov.w	r0, #4294967295
 8010bf2:	40d0      	lsrs	r0, r2
 8010bf4:	4206      	tst	r6, r0
 8010bf6:	d0f5      	beq.n	8010be4 <round+0x60>
 8010bf8:	2201      	movs	r2, #1
 8010bfa:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8010bfe:	fa02 f404 	lsl.w	r4, r2, r4
 8010c02:	1931      	adds	r1, r6, r4
 8010c04:	bf28      	it	cs
 8010c06:	189b      	addcs	r3, r3, r2
 8010c08:	ea21 0100 	bic.w	r1, r1, r0
 8010c0c:	461f      	mov	r7, r3
 8010c0e:	460e      	mov	r6, r1
 8010c10:	e7e8      	b.n	8010be4 <round+0x60>
 8010c12:	bf00      	nop
 8010c14:	000fffff 	.word	0x000fffff

08010c18 <__errno>:
 8010c18:	4b01      	ldr	r3, [pc, #4]	; (8010c20 <__errno+0x8>)
 8010c1a:	6818      	ldr	r0, [r3, #0]
 8010c1c:	4770      	bx	lr
 8010c1e:	bf00      	nop
 8010c20:	2000002c 	.word	0x2000002c

08010c24 <__sflush_r>:
 8010c24:	898a      	ldrh	r2, [r1, #12]
 8010c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c2a:	4605      	mov	r5, r0
 8010c2c:	0710      	lsls	r0, r2, #28
 8010c2e:	460c      	mov	r4, r1
 8010c30:	d458      	bmi.n	8010ce4 <__sflush_r+0xc0>
 8010c32:	684b      	ldr	r3, [r1, #4]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	dc05      	bgt.n	8010c44 <__sflush_r+0x20>
 8010c38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	dc02      	bgt.n	8010c44 <__sflush_r+0x20>
 8010c3e:	2000      	movs	r0, #0
 8010c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010c46:	2e00      	cmp	r6, #0
 8010c48:	d0f9      	beq.n	8010c3e <__sflush_r+0x1a>
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010c50:	682f      	ldr	r7, [r5, #0]
 8010c52:	6a21      	ldr	r1, [r4, #32]
 8010c54:	602b      	str	r3, [r5, #0]
 8010c56:	d032      	beq.n	8010cbe <__sflush_r+0x9a>
 8010c58:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010c5a:	89a3      	ldrh	r3, [r4, #12]
 8010c5c:	075a      	lsls	r2, r3, #29
 8010c5e:	d505      	bpl.n	8010c6c <__sflush_r+0x48>
 8010c60:	6863      	ldr	r3, [r4, #4]
 8010c62:	1ac0      	subs	r0, r0, r3
 8010c64:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010c66:	b10b      	cbz	r3, 8010c6c <__sflush_r+0x48>
 8010c68:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010c6a:	1ac0      	subs	r0, r0, r3
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	4602      	mov	r2, r0
 8010c70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010c72:	6a21      	ldr	r1, [r4, #32]
 8010c74:	4628      	mov	r0, r5
 8010c76:	47b0      	blx	r6
 8010c78:	1c43      	adds	r3, r0, #1
 8010c7a:	89a3      	ldrh	r3, [r4, #12]
 8010c7c:	d106      	bne.n	8010c8c <__sflush_r+0x68>
 8010c7e:	6829      	ldr	r1, [r5, #0]
 8010c80:	291d      	cmp	r1, #29
 8010c82:	d848      	bhi.n	8010d16 <__sflush_r+0xf2>
 8010c84:	4a29      	ldr	r2, [pc, #164]	; (8010d2c <__sflush_r+0x108>)
 8010c86:	40ca      	lsrs	r2, r1
 8010c88:	07d6      	lsls	r6, r2, #31
 8010c8a:	d544      	bpl.n	8010d16 <__sflush_r+0xf2>
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	6062      	str	r2, [r4, #4]
 8010c90:	04d9      	lsls	r1, r3, #19
 8010c92:	6922      	ldr	r2, [r4, #16]
 8010c94:	6022      	str	r2, [r4, #0]
 8010c96:	d504      	bpl.n	8010ca2 <__sflush_r+0x7e>
 8010c98:	1c42      	adds	r2, r0, #1
 8010c9a:	d101      	bne.n	8010ca0 <__sflush_r+0x7c>
 8010c9c:	682b      	ldr	r3, [r5, #0]
 8010c9e:	b903      	cbnz	r3, 8010ca2 <__sflush_r+0x7e>
 8010ca0:	6560      	str	r0, [r4, #84]	; 0x54
 8010ca2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010ca4:	602f      	str	r7, [r5, #0]
 8010ca6:	2900      	cmp	r1, #0
 8010ca8:	d0c9      	beq.n	8010c3e <__sflush_r+0x1a>
 8010caa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010cae:	4299      	cmp	r1, r3
 8010cb0:	d002      	beq.n	8010cb8 <__sflush_r+0x94>
 8010cb2:	4628      	mov	r0, r5
 8010cb4:	f000 f9fa 	bl	80110ac <_free_r>
 8010cb8:	2000      	movs	r0, #0
 8010cba:	6360      	str	r0, [r4, #52]	; 0x34
 8010cbc:	e7c0      	b.n	8010c40 <__sflush_r+0x1c>
 8010cbe:	2301      	movs	r3, #1
 8010cc0:	4628      	mov	r0, r5
 8010cc2:	47b0      	blx	r6
 8010cc4:	1c41      	adds	r1, r0, #1
 8010cc6:	d1c8      	bne.n	8010c5a <__sflush_r+0x36>
 8010cc8:	682b      	ldr	r3, [r5, #0]
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d0c5      	beq.n	8010c5a <__sflush_r+0x36>
 8010cce:	2b1d      	cmp	r3, #29
 8010cd0:	d001      	beq.n	8010cd6 <__sflush_r+0xb2>
 8010cd2:	2b16      	cmp	r3, #22
 8010cd4:	d101      	bne.n	8010cda <__sflush_r+0xb6>
 8010cd6:	602f      	str	r7, [r5, #0]
 8010cd8:	e7b1      	b.n	8010c3e <__sflush_r+0x1a>
 8010cda:	89a3      	ldrh	r3, [r4, #12]
 8010cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ce0:	81a3      	strh	r3, [r4, #12]
 8010ce2:	e7ad      	b.n	8010c40 <__sflush_r+0x1c>
 8010ce4:	690f      	ldr	r7, [r1, #16]
 8010ce6:	2f00      	cmp	r7, #0
 8010ce8:	d0a9      	beq.n	8010c3e <__sflush_r+0x1a>
 8010cea:	0793      	lsls	r3, r2, #30
 8010cec:	680e      	ldr	r6, [r1, #0]
 8010cee:	bf08      	it	eq
 8010cf0:	694b      	ldreq	r3, [r1, #20]
 8010cf2:	600f      	str	r7, [r1, #0]
 8010cf4:	bf18      	it	ne
 8010cf6:	2300      	movne	r3, #0
 8010cf8:	eba6 0807 	sub.w	r8, r6, r7
 8010cfc:	608b      	str	r3, [r1, #8]
 8010cfe:	f1b8 0f00 	cmp.w	r8, #0
 8010d02:	dd9c      	ble.n	8010c3e <__sflush_r+0x1a>
 8010d04:	4643      	mov	r3, r8
 8010d06:	463a      	mov	r2, r7
 8010d08:	6a21      	ldr	r1, [r4, #32]
 8010d0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010d0c:	4628      	mov	r0, r5
 8010d0e:	47b0      	blx	r6
 8010d10:	2800      	cmp	r0, #0
 8010d12:	dc06      	bgt.n	8010d22 <__sflush_r+0xfe>
 8010d14:	89a3      	ldrh	r3, [r4, #12]
 8010d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d1a:	81a3      	strh	r3, [r4, #12]
 8010d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8010d20:	e78e      	b.n	8010c40 <__sflush_r+0x1c>
 8010d22:	4407      	add	r7, r0
 8010d24:	eba8 0800 	sub.w	r8, r8, r0
 8010d28:	e7e9      	b.n	8010cfe <__sflush_r+0xda>
 8010d2a:	bf00      	nop
 8010d2c:	20400001 	.word	0x20400001

08010d30 <_fflush_r>:
 8010d30:	b538      	push	{r3, r4, r5, lr}
 8010d32:	690b      	ldr	r3, [r1, #16]
 8010d34:	4605      	mov	r5, r0
 8010d36:	460c      	mov	r4, r1
 8010d38:	b1db      	cbz	r3, 8010d72 <_fflush_r+0x42>
 8010d3a:	b118      	cbz	r0, 8010d44 <_fflush_r+0x14>
 8010d3c:	6983      	ldr	r3, [r0, #24]
 8010d3e:	b90b      	cbnz	r3, 8010d44 <_fflush_r+0x14>
 8010d40:	f000 f872 	bl	8010e28 <__sinit>
 8010d44:	4b0c      	ldr	r3, [pc, #48]	; (8010d78 <_fflush_r+0x48>)
 8010d46:	429c      	cmp	r4, r3
 8010d48:	d109      	bne.n	8010d5e <_fflush_r+0x2e>
 8010d4a:	686c      	ldr	r4, [r5, #4]
 8010d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d50:	b17b      	cbz	r3, 8010d72 <_fflush_r+0x42>
 8010d52:	4621      	mov	r1, r4
 8010d54:	4628      	mov	r0, r5
 8010d56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d5a:	f7ff bf63 	b.w	8010c24 <__sflush_r>
 8010d5e:	4b07      	ldr	r3, [pc, #28]	; (8010d7c <_fflush_r+0x4c>)
 8010d60:	429c      	cmp	r4, r3
 8010d62:	d101      	bne.n	8010d68 <_fflush_r+0x38>
 8010d64:	68ac      	ldr	r4, [r5, #8]
 8010d66:	e7f1      	b.n	8010d4c <_fflush_r+0x1c>
 8010d68:	4b05      	ldr	r3, [pc, #20]	; (8010d80 <_fflush_r+0x50>)
 8010d6a:	429c      	cmp	r4, r3
 8010d6c:	bf08      	it	eq
 8010d6e:	68ec      	ldreq	r4, [r5, #12]
 8010d70:	e7ec      	b.n	8010d4c <_fflush_r+0x1c>
 8010d72:	2000      	movs	r0, #0
 8010d74:	bd38      	pop	{r3, r4, r5, pc}
 8010d76:	bf00      	nop
 8010d78:	08016140 	.word	0x08016140
 8010d7c:	08016160 	.word	0x08016160
 8010d80:	08016120 	.word	0x08016120

08010d84 <fflush>:
 8010d84:	4601      	mov	r1, r0
 8010d86:	b920      	cbnz	r0, 8010d92 <fflush+0xe>
 8010d88:	4b04      	ldr	r3, [pc, #16]	; (8010d9c <fflush+0x18>)
 8010d8a:	4905      	ldr	r1, [pc, #20]	; (8010da0 <fflush+0x1c>)
 8010d8c:	6818      	ldr	r0, [r3, #0]
 8010d8e:	f000 b8d3 	b.w	8010f38 <_fwalk_reent>
 8010d92:	4b04      	ldr	r3, [pc, #16]	; (8010da4 <fflush+0x20>)
 8010d94:	6818      	ldr	r0, [r3, #0]
 8010d96:	f7ff bfcb 	b.w	8010d30 <_fflush_r>
 8010d9a:	bf00      	nop
 8010d9c:	08016180 	.word	0x08016180
 8010da0:	08010d31 	.word	0x08010d31
 8010da4:	2000002c 	.word	0x2000002c

08010da8 <std>:
 8010da8:	2300      	movs	r3, #0
 8010daa:	b510      	push	{r4, lr}
 8010dac:	4604      	mov	r4, r0
 8010dae:	e9c0 3300 	strd	r3, r3, [r0]
 8010db2:	6083      	str	r3, [r0, #8]
 8010db4:	8181      	strh	r1, [r0, #12]
 8010db6:	6643      	str	r3, [r0, #100]	; 0x64
 8010db8:	81c2      	strh	r2, [r0, #14]
 8010dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010dbe:	6183      	str	r3, [r0, #24]
 8010dc0:	4619      	mov	r1, r3
 8010dc2:	2208      	movs	r2, #8
 8010dc4:	305c      	adds	r0, #92	; 0x5c
 8010dc6:	f000 f968 	bl	801109a <memset>
 8010dca:	4b05      	ldr	r3, [pc, #20]	; (8010de0 <std+0x38>)
 8010dcc:	6263      	str	r3, [r4, #36]	; 0x24
 8010dce:	4b05      	ldr	r3, [pc, #20]	; (8010de4 <std+0x3c>)
 8010dd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8010dd2:	4b05      	ldr	r3, [pc, #20]	; (8010de8 <std+0x40>)
 8010dd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010dd6:	4b05      	ldr	r3, [pc, #20]	; (8010dec <std+0x44>)
 8010dd8:	6224      	str	r4, [r4, #32]
 8010dda:	6323      	str	r3, [r4, #48]	; 0x30
 8010ddc:	bd10      	pop	{r4, pc}
 8010dde:	bf00      	nop
 8010de0:	08012b51 	.word	0x08012b51
 8010de4:	08012b73 	.word	0x08012b73
 8010de8:	08012bab 	.word	0x08012bab
 8010dec:	08012bcf 	.word	0x08012bcf

08010df0 <_cleanup_r>:
 8010df0:	4901      	ldr	r1, [pc, #4]	; (8010df8 <_cleanup_r+0x8>)
 8010df2:	f000 b8a1 	b.w	8010f38 <_fwalk_reent>
 8010df6:	bf00      	nop
 8010df8:	08010d31 	.word	0x08010d31

08010dfc <__sfmoreglue>:
 8010dfc:	b570      	push	{r4, r5, r6, lr}
 8010dfe:	1e4a      	subs	r2, r1, #1
 8010e00:	2568      	movs	r5, #104	; 0x68
 8010e02:	4355      	muls	r5, r2
 8010e04:	460e      	mov	r6, r1
 8010e06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010e0a:	f000 f99d 	bl	8011148 <_malloc_r>
 8010e0e:	4604      	mov	r4, r0
 8010e10:	b140      	cbz	r0, 8010e24 <__sfmoreglue+0x28>
 8010e12:	2100      	movs	r1, #0
 8010e14:	e9c0 1600 	strd	r1, r6, [r0]
 8010e18:	300c      	adds	r0, #12
 8010e1a:	60a0      	str	r0, [r4, #8]
 8010e1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010e20:	f000 f93b 	bl	801109a <memset>
 8010e24:	4620      	mov	r0, r4
 8010e26:	bd70      	pop	{r4, r5, r6, pc}

08010e28 <__sinit>:
 8010e28:	6983      	ldr	r3, [r0, #24]
 8010e2a:	b510      	push	{r4, lr}
 8010e2c:	4604      	mov	r4, r0
 8010e2e:	bb33      	cbnz	r3, 8010e7e <__sinit+0x56>
 8010e30:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8010e34:	6503      	str	r3, [r0, #80]	; 0x50
 8010e36:	4b12      	ldr	r3, [pc, #72]	; (8010e80 <__sinit+0x58>)
 8010e38:	4a12      	ldr	r2, [pc, #72]	; (8010e84 <__sinit+0x5c>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	6282      	str	r2, [r0, #40]	; 0x28
 8010e3e:	4298      	cmp	r0, r3
 8010e40:	bf04      	itt	eq
 8010e42:	2301      	moveq	r3, #1
 8010e44:	6183      	streq	r3, [r0, #24]
 8010e46:	f000 f81f 	bl	8010e88 <__sfp>
 8010e4a:	6060      	str	r0, [r4, #4]
 8010e4c:	4620      	mov	r0, r4
 8010e4e:	f000 f81b 	bl	8010e88 <__sfp>
 8010e52:	60a0      	str	r0, [r4, #8]
 8010e54:	4620      	mov	r0, r4
 8010e56:	f000 f817 	bl	8010e88 <__sfp>
 8010e5a:	2200      	movs	r2, #0
 8010e5c:	60e0      	str	r0, [r4, #12]
 8010e5e:	2104      	movs	r1, #4
 8010e60:	6860      	ldr	r0, [r4, #4]
 8010e62:	f7ff ffa1 	bl	8010da8 <std>
 8010e66:	2201      	movs	r2, #1
 8010e68:	2109      	movs	r1, #9
 8010e6a:	68a0      	ldr	r0, [r4, #8]
 8010e6c:	f7ff ff9c 	bl	8010da8 <std>
 8010e70:	2202      	movs	r2, #2
 8010e72:	2112      	movs	r1, #18
 8010e74:	68e0      	ldr	r0, [r4, #12]
 8010e76:	f7ff ff97 	bl	8010da8 <std>
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	61a3      	str	r3, [r4, #24]
 8010e7e:	bd10      	pop	{r4, pc}
 8010e80:	08016180 	.word	0x08016180
 8010e84:	08010df1 	.word	0x08010df1

08010e88 <__sfp>:
 8010e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e8a:	4b1b      	ldr	r3, [pc, #108]	; (8010ef8 <__sfp+0x70>)
 8010e8c:	681e      	ldr	r6, [r3, #0]
 8010e8e:	69b3      	ldr	r3, [r6, #24]
 8010e90:	4607      	mov	r7, r0
 8010e92:	b913      	cbnz	r3, 8010e9a <__sfp+0x12>
 8010e94:	4630      	mov	r0, r6
 8010e96:	f7ff ffc7 	bl	8010e28 <__sinit>
 8010e9a:	3648      	adds	r6, #72	; 0x48
 8010e9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010ea0:	3b01      	subs	r3, #1
 8010ea2:	d503      	bpl.n	8010eac <__sfp+0x24>
 8010ea4:	6833      	ldr	r3, [r6, #0]
 8010ea6:	b133      	cbz	r3, 8010eb6 <__sfp+0x2e>
 8010ea8:	6836      	ldr	r6, [r6, #0]
 8010eaa:	e7f7      	b.n	8010e9c <__sfp+0x14>
 8010eac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010eb0:	b16d      	cbz	r5, 8010ece <__sfp+0x46>
 8010eb2:	3468      	adds	r4, #104	; 0x68
 8010eb4:	e7f4      	b.n	8010ea0 <__sfp+0x18>
 8010eb6:	2104      	movs	r1, #4
 8010eb8:	4638      	mov	r0, r7
 8010eba:	f7ff ff9f 	bl	8010dfc <__sfmoreglue>
 8010ebe:	6030      	str	r0, [r6, #0]
 8010ec0:	2800      	cmp	r0, #0
 8010ec2:	d1f1      	bne.n	8010ea8 <__sfp+0x20>
 8010ec4:	230c      	movs	r3, #12
 8010ec6:	603b      	str	r3, [r7, #0]
 8010ec8:	4604      	mov	r4, r0
 8010eca:	4620      	mov	r0, r4
 8010ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ece:	4b0b      	ldr	r3, [pc, #44]	; (8010efc <__sfp+0x74>)
 8010ed0:	6665      	str	r5, [r4, #100]	; 0x64
 8010ed2:	e9c4 5500 	strd	r5, r5, [r4]
 8010ed6:	60a5      	str	r5, [r4, #8]
 8010ed8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010edc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010ee0:	2208      	movs	r2, #8
 8010ee2:	4629      	mov	r1, r5
 8010ee4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010ee8:	f000 f8d7 	bl	801109a <memset>
 8010eec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010ef0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010ef4:	e7e9      	b.n	8010eca <__sfp+0x42>
 8010ef6:	bf00      	nop
 8010ef8:	08016180 	.word	0x08016180
 8010efc:	ffff0001 	.word	0xffff0001

08010f00 <_fwalk>:
 8010f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f04:	4688      	mov	r8, r1
 8010f06:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010f0a:	2600      	movs	r6, #0
 8010f0c:	b914      	cbnz	r4, 8010f14 <_fwalk+0x14>
 8010f0e:	4630      	mov	r0, r6
 8010f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f14:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010f18:	3f01      	subs	r7, #1
 8010f1a:	d501      	bpl.n	8010f20 <_fwalk+0x20>
 8010f1c:	6824      	ldr	r4, [r4, #0]
 8010f1e:	e7f5      	b.n	8010f0c <_fwalk+0xc>
 8010f20:	89ab      	ldrh	r3, [r5, #12]
 8010f22:	2b01      	cmp	r3, #1
 8010f24:	d906      	bls.n	8010f34 <_fwalk+0x34>
 8010f26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010f2a:	3301      	adds	r3, #1
 8010f2c:	d002      	beq.n	8010f34 <_fwalk+0x34>
 8010f2e:	4628      	mov	r0, r5
 8010f30:	47c0      	blx	r8
 8010f32:	4306      	orrs	r6, r0
 8010f34:	3568      	adds	r5, #104	; 0x68
 8010f36:	e7ef      	b.n	8010f18 <_fwalk+0x18>

08010f38 <_fwalk_reent>:
 8010f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f3c:	4680      	mov	r8, r0
 8010f3e:	4689      	mov	r9, r1
 8010f40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010f44:	2600      	movs	r6, #0
 8010f46:	b914      	cbnz	r4, 8010f4e <_fwalk_reent+0x16>
 8010f48:	4630      	mov	r0, r6
 8010f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f4e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010f52:	3f01      	subs	r7, #1
 8010f54:	d501      	bpl.n	8010f5a <_fwalk_reent+0x22>
 8010f56:	6824      	ldr	r4, [r4, #0]
 8010f58:	e7f5      	b.n	8010f46 <_fwalk_reent+0xe>
 8010f5a:	89ab      	ldrh	r3, [r5, #12]
 8010f5c:	2b01      	cmp	r3, #1
 8010f5e:	d907      	bls.n	8010f70 <_fwalk_reent+0x38>
 8010f60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010f64:	3301      	adds	r3, #1
 8010f66:	d003      	beq.n	8010f70 <_fwalk_reent+0x38>
 8010f68:	4629      	mov	r1, r5
 8010f6a:	4640      	mov	r0, r8
 8010f6c:	47c8      	blx	r9
 8010f6e:	4306      	orrs	r6, r0
 8010f70:	3568      	adds	r5, #104	; 0x68
 8010f72:	e7ee      	b.n	8010f52 <_fwalk_reent+0x1a>

08010f74 <__libc_init_array>:
 8010f74:	b570      	push	{r4, r5, r6, lr}
 8010f76:	4e0d      	ldr	r6, [pc, #52]	; (8010fac <__libc_init_array+0x38>)
 8010f78:	4c0d      	ldr	r4, [pc, #52]	; (8010fb0 <__libc_init_array+0x3c>)
 8010f7a:	1ba4      	subs	r4, r4, r6
 8010f7c:	10a4      	asrs	r4, r4, #2
 8010f7e:	2500      	movs	r5, #0
 8010f80:	42a5      	cmp	r5, r4
 8010f82:	d109      	bne.n	8010f98 <__libc_init_array+0x24>
 8010f84:	4e0b      	ldr	r6, [pc, #44]	; (8010fb4 <__libc_init_array+0x40>)
 8010f86:	4c0c      	ldr	r4, [pc, #48]	; (8010fb8 <__libc_init_array+0x44>)
 8010f88:	f004 fed8 	bl	8015d3c <_init>
 8010f8c:	1ba4      	subs	r4, r4, r6
 8010f8e:	10a4      	asrs	r4, r4, #2
 8010f90:	2500      	movs	r5, #0
 8010f92:	42a5      	cmp	r5, r4
 8010f94:	d105      	bne.n	8010fa2 <__libc_init_array+0x2e>
 8010f96:	bd70      	pop	{r4, r5, r6, pc}
 8010f98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010f9c:	4798      	blx	r3
 8010f9e:	3501      	adds	r5, #1
 8010fa0:	e7ee      	b.n	8010f80 <__libc_init_array+0xc>
 8010fa2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010fa6:	4798      	blx	r3
 8010fa8:	3501      	adds	r5, #1
 8010faa:	e7f2      	b.n	8010f92 <__libc_init_array+0x1e>
 8010fac:	08016458 	.word	0x08016458
 8010fb0:	08016458 	.word	0x08016458
 8010fb4:	08016458 	.word	0x08016458
 8010fb8:	0801645c 	.word	0x0801645c

08010fbc <__swhatbuf_r>:
 8010fbc:	b570      	push	{r4, r5, r6, lr}
 8010fbe:	460e      	mov	r6, r1
 8010fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fc4:	2900      	cmp	r1, #0
 8010fc6:	b096      	sub	sp, #88	; 0x58
 8010fc8:	4614      	mov	r4, r2
 8010fca:	461d      	mov	r5, r3
 8010fcc:	da07      	bge.n	8010fde <__swhatbuf_r+0x22>
 8010fce:	2300      	movs	r3, #0
 8010fd0:	602b      	str	r3, [r5, #0]
 8010fd2:	89b3      	ldrh	r3, [r6, #12]
 8010fd4:	061a      	lsls	r2, r3, #24
 8010fd6:	d410      	bmi.n	8010ffa <__swhatbuf_r+0x3e>
 8010fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010fdc:	e00e      	b.n	8010ffc <__swhatbuf_r+0x40>
 8010fde:	466a      	mov	r2, sp
 8010fe0:	f003 fd06 	bl	80149f0 <_fstat_r>
 8010fe4:	2800      	cmp	r0, #0
 8010fe6:	dbf2      	blt.n	8010fce <__swhatbuf_r+0x12>
 8010fe8:	9a01      	ldr	r2, [sp, #4]
 8010fea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010fee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010ff2:	425a      	negs	r2, r3
 8010ff4:	415a      	adcs	r2, r3
 8010ff6:	602a      	str	r2, [r5, #0]
 8010ff8:	e7ee      	b.n	8010fd8 <__swhatbuf_r+0x1c>
 8010ffa:	2340      	movs	r3, #64	; 0x40
 8010ffc:	2000      	movs	r0, #0
 8010ffe:	6023      	str	r3, [r4, #0]
 8011000:	b016      	add	sp, #88	; 0x58
 8011002:	bd70      	pop	{r4, r5, r6, pc}

08011004 <__smakebuf_r>:
 8011004:	898b      	ldrh	r3, [r1, #12]
 8011006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011008:	079d      	lsls	r5, r3, #30
 801100a:	4606      	mov	r6, r0
 801100c:	460c      	mov	r4, r1
 801100e:	d507      	bpl.n	8011020 <__smakebuf_r+0x1c>
 8011010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011014:	6023      	str	r3, [r4, #0]
 8011016:	6123      	str	r3, [r4, #16]
 8011018:	2301      	movs	r3, #1
 801101a:	6163      	str	r3, [r4, #20]
 801101c:	b002      	add	sp, #8
 801101e:	bd70      	pop	{r4, r5, r6, pc}
 8011020:	ab01      	add	r3, sp, #4
 8011022:	466a      	mov	r2, sp
 8011024:	f7ff ffca 	bl	8010fbc <__swhatbuf_r>
 8011028:	9900      	ldr	r1, [sp, #0]
 801102a:	4605      	mov	r5, r0
 801102c:	4630      	mov	r0, r6
 801102e:	f000 f88b 	bl	8011148 <_malloc_r>
 8011032:	b948      	cbnz	r0, 8011048 <__smakebuf_r+0x44>
 8011034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011038:	059a      	lsls	r2, r3, #22
 801103a:	d4ef      	bmi.n	801101c <__smakebuf_r+0x18>
 801103c:	f023 0303 	bic.w	r3, r3, #3
 8011040:	f043 0302 	orr.w	r3, r3, #2
 8011044:	81a3      	strh	r3, [r4, #12]
 8011046:	e7e3      	b.n	8011010 <__smakebuf_r+0xc>
 8011048:	4b0d      	ldr	r3, [pc, #52]	; (8011080 <__smakebuf_r+0x7c>)
 801104a:	62b3      	str	r3, [r6, #40]	; 0x28
 801104c:	89a3      	ldrh	r3, [r4, #12]
 801104e:	6020      	str	r0, [r4, #0]
 8011050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011054:	81a3      	strh	r3, [r4, #12]
 8011056:	9b00      	ldr	r3, [sp, #0]
 8011058:	6163      	str	r3, [r4, #20]
 801105a:	9b01      	ldr	r3, [sp, #4]
 801105c:	6120      	str	r0, [r4, #16]
 801105e:	b15b      	cbz	r3, 8011078 <__smakebuf_r+0x74>
 8011060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011064:	4630      	mov	r0, r6
 8011066:	f003 fffb 	bl	8015060 <_isatty_r>
 801106a:	b128      	cbz	r0, 8011078 <__smakebuf_r+0x74>
 801106c:	89a3      	ldrh	r3, [r4, #12]
 801106e:	f023 0303 	bic.w	r3, r3, #3
 8011072:	f043 0301 	orr.w	r3, r3, #1
 8011076:	81a3      	strh	r3, [r4, #12]
 8011078:	89a3      	ldrh	r3, [r4, #12]
 801107a:	431d      	orrs	r5, r3
 801107c:	81a5      	strh	r5, [r4, #12]
 801107e:	e7cd      	b.n	801101c <__smakebuf_r+0x18>
 8011080:	08010df1 	.word	0x08010df1

08011084 <memcpy>:
 8011084:	b510      	push	{r4, lr}
 8011086:	1e43      	subs	r3, r0, #1
 8011088:	440a      	add	r2, r1
 801108a:	4291      	cmp	r1, r2
 801108c:	d100      	bne.n	8011090 <memcpy+0xc>
 801108e:	bd10      	pop	{r4, pc}
 8011090:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011094:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011098:	e7f7      	b.n	801108a <memcpy+0x6>

0801109a <memset>:
 801109a:	4402      	add	r2, r0
 801109c:	4603      	mov	r3, r0
 801109e:	4293      	cmp	r3, r2
 80110a0:	d100      	bne.n	80110a4 <memset+0xa>
 80110a2:	4770      	bx	lr
 80110a4:	f803 1b01 	strb.w	r1, [r3], #1
 80110a8:	e7f9      	b.n	801109e <memset+0x4>
	...

080110ac <_free_r>:
 80110ac:	b538      	push	{r3, r4, r5, lr}
 80110ae:	4605      	mov	r5, r0
 80110b0:	2900      	cmp	r1, #0
 80110b2:	d045      	beq.n	8011140 <_free_r+0x94>
 80110b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110b8:	1f0c      	subs	r4, r1, #4
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	bfb8      	it	lt
 80110be:	18e4      	addlt	r4, r4, r3
 80110c0:	f004 f845 	bl	801514e <__malloc_lock>
 80110c4:	4a1f      	ldr	r2, [pc, #124]	; (8011144 <_free_r+0x98>)
 80110c6:	6813      	ldr	r3, [r2, #0]
 80110c8:	4610      	mov	r0, r2
 80110ca:	b933      	cbnz	r3, 80110da <_free_r+0x2e>
 80110cc:	6063      	str	r3, [r4, #4]
 80110ce:	6014      	str	r4, [r2, #0]
 80110d0:	4628      	mov	r0, r5
 80110d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80110d6:	f004 b83b 	b.w	8015150 <__malloc_unlock>
 80110da:	42a3      	cmp	r3, r4
 80110dc:	d90c      	bls.n	80110f8 <_free_r+0x4c>
 80110de:	6821      	ldr	r1, [r4, #0]
 80110e0:	1862      	adds	r2, r4, r1
 80110e2:	4293      	cmp	r3, r2
 80110e4:	bf04      	itt	eq
 80110e6:	681a      	ldreq	r2, [r3, #0]
 80110e8:	685b      	ldreq	r3, [r3, #4]
 80110ea:	6063      	str	r3, [r4, #4]
 80110ec:	bf04      	itt	eq
 80110ee:	1852      	addeq	r2, r2, r1
 80110f0:	6022      	streq	r2, [r4, #0]
 80110f2:	6004      	str	r4, [r0, #0]
 80110f4:	e7ec      	b.n	80110d0 <_free_r+0x24>
 80110f6:	4613      	mov	r3, r2
 80110f8:	685a      	ldr	r2, [r3, #4]
 80110fa:	b10a      	cbz	r2, 8011100 <_free_r+0x54>
 80110fc:	42a2      	cmp	r2, r4
 80110fe:	d9fa      	bls.n	80110f6 <_free_r+0x4a>
 8011100:	6819      	ldr	r1, [r3, #0]
 8011102:	1858      	adds	r0, r3, r1
 8011104:	42a0      	cmp	r0, r4
 8011106:	d10b      	bne.n	8011120 <_free_r+0x74>
 8011108:	6820      	ldr	r0, [r4, #0]
 801110a:	4401      	add	r1, r0
 801110c:	1858      	adds	r0, r3, r1
 801110e:	4282      	cmp	r2, r0
 8011110:	6019      	str	r1, [r3, #0]
 8011112:	d1dd      	bne.n	80110d0 <_free_r+0x24>
 8011114:	6810      	ldr	r0, [r2, #0]
 8011116:	6852      	ldr	r2, [r2, #4]
 8011118:	605a      	str	r2, [r3, #4]
 801111a:	4401      	add	r1, r0
 801111c:	6019      	str	r1, [r3, #0]
 801111e:	e7d7      	b.n	80110d0 <_free_r+0x24>
 8011120:	d902      	bls.n	8011128 <_free_r+0x7c>
 8011122:	230c      	movs	r3, #12
 8011124:	602b      	str	r3, [r5, #0]
 8011126:	e7d3      	b.n	80110d0 <_free_r+0x24>
 8011128:	6820      	ldr	r0, [r4, #0]
 801112a:	1821      	adds	r1, r4, r0
 801112c:	428a      	cmp	r2, r1
 801112e:	bf04      	itt	eq
 8011130:	6811      	ldreq	r1, [r2, #0]
 8011132:	6852      	ldreq	r2, [r2, #4]
 8011134:	6062      	str	r2, [r4, #4]
 8011136:	bf04      	itt	eq
 8011138:	1809      	addeq	r1, r1, r0
 801113a:	6021      	streq	r1, [r4, #0]
 801113c:	605c      	str	r4, [r3, #4]
 801113e:	e7c7      	b.n	80110d0 <_free_r+0x24>
 8011140:	bd38      	pop	{r3, r4, r5, pc}
 8011142:	bf00      	nop
 8011144:	200004d4 	.word	0x200004d4

08011148 <_malloc_r>:
 8011148:	b570      	push	{r4, r5, r6, lr}
 801114a:	1ccd      	adds	r5, r1, #3
 801114c:	f025 0503 	bic.w	r5, r5, #3
 8011150:	3508      	adds	r5, #8
 8011152:	2d0c      	cmp	r5, #12
 8011154:	bf38      	it	cc
 8011156:	250c      	movcc	r5, #12
 8011158:	2d00      	cmp	r5, #0
 801115a:	4606      	mov	r6, r0
 801115c:	db01      	blt.n	8011162 <_malloc_r+0x1a>
 801115e:	42a9      	cmp	r1, r5
 8011160:	d903      	bls.n	801116a <_malloc_r+0x22>
 8011162:	230c      	movs	r3, #12
 8011164:	6033      	str	r3, [r6, #0]
 8011166:	2000      	movs	r0, #0
 8011168:	bd70      	pop	{r4, r5, r6, pc}
 801116a:	f003 fff0 	bl	801514e <__malloc_lock>
 801116e:	4a21      	ldr	r2, [pc, #132]	; (80111f4 <_malloc_r+0xac>)
 8011170:	6814      	ldr	r4, [r2, #0]
 8011172:	4621      	mov	r1, r4
 8011174:	b991      	cbnz	r1, 801119c <_malloc_r+0x54>
 8011176:	4c20      	ldr	r4, [pc, #128]	; (80111f8 <_malloc_r+0xb0>)
 8011178:	6823      	ldr	r3, [r4, #0]
 801117a:	b91b      	cbnz	r3, 8011184 <_malloc_r+0x3c>
 801117c:	4630      	mov	r0, r6
 801117e:	f001 fbb1 	bl	80128e4 <_sbrk_r>
 8011182:	6020      	str	r0, [r4, #0]
 8011184:	4629      	mov	r1, r5
 8011186:	4630      	mov	r0, r6
 8011188:	f001 fbac 	bl	80128e4 <_sbrk_r>
 801118c:	1c43      	adds	r3, r0, #1
 801118e:	d124      	bne.n	80111da <_malloc_r+0x92>
 8011190:	230c      	movs	r3, #12
 8011192:	6033      	str	r3, [r6, #0]
 8011194:	4630      	mov	r0, r6
 8011196:	f003 ffdb 	bl	8015150 <__malloc_unlock>
 801119a:	e7e4      	b.n	8011166 <_malloc_r+0x1e>
 801119c:	680b      	ldr	r3, [r1, #0]
 801119e:	1b5b      	subs	r3, r3, r5
 80111a0:	d418      	bmi.n	80111d4 <_malloc_r+0x8c>
 80111a2:	2b0b      	cmp	r3, #11
 80111a4:	d90f      	bls.n	80111c6 <_malloc_r+0x7e>
 80111a6:	600b      	str	r3, [r1, #0]
 80111a8:	50cd      	str	r5, [r1, r3]
 80111aa:	18cc      	adds	r4, r1, r3
 80111ac:	4630      	mov	r0, r6
 80111ae:	f003 ffcf 	bl	8015150 <__malloc_unlock>
 80111b2:	f104 000b 	add.w	r0, r4, #11
 80111b6:	1d23      	adds	r3, r4, #4
 80111b8:	f020 0007 	bic.w	r0, r0, #7
 80111bc:	1ac3      	subs	r3, r0, r3
 80111be:	d0d3      	beq.n	8011168 <_malloc_r+0x20>
 80111c0:	425a      	negs	r2, r3
 80111c2:	50e2      	str	r2, [r4, r3]
 80111c4:	e7d0      	b.n	8011168 <_malloc_r+0x20>
 80111c6:	428c      	cmp	r4, r1
 80111c8:	684b      	ldr	r3, [r1, #4]
 80111ca:	bf16      	itet	ne
 80111cc:	6063      	strne	r3, [r4, #4]
 80111ce:	6013      	streq	r3, [r2, #0]
 80111d0:	460c      	movne	r4, r1
 80111d2:	e7eb      	b.n	80111ac <_malloc_r+0x64>
 80111d4:	460c      	mov	r4, r1
 80111d6:	6849      	ldr	r1, [r1, #4]
 80111d8:	e7cc      	b.n	8011174 <_malloc_r+0x2c>
 80111da:	1cc4      	adds	r4, r0, #3
 80111dc:	f024 0403 	bic.w	r4, r4, #3
 80111e0:	42a0      	cmp	r0, r4
 80111e2:	d005      	beq.n	80111f0 <_malloc_r+0xa8>
 80111e4:	1a21      	subs	r1, r4, r0
 80111e6:	4630      	mov	r0, r6
 80111e8:	f001 fb7c 	bl	80128e4 <_sbrk_r>
 80111ec:	3001      	adds	r0, #1
 80111ee:	d0cf      	beq.n	8011190 <_malloc_r+0x48>
 80111f0:	6025      	str	r5, [r4, #0]
 80111f2:	e7db      	b.n	80111ac <_malloc_r+0x64>
 80111f4:	200004d4 	.word	0x200004d4
 80111f8:	200004d8 	.word	0x200004d8

080111fc <__sfputc_r>:
 80111fc:	6893      	ldr	r3, [r2, #8]
 80111fe:	3b01      	subs	r3, #1
 8011200:	2b00      	cmp	r3, #0
 8011202:	b410      	push	{r4}
 8011204:	6093      	str	r3, [r2, #8]
 8011206:	da08      	bge.n	801121a <__sfputc_r+0x1e>
 8011208:	6994      	ldr	r4, [r2, #24]
 801120a:	42a3      	cmp	r3, r4
 801120c:	db01      	blt.n	8011212 <__sfputc_r+0x16>
 801120e:	290a      	cmp	r1, #10
 8011210:	d103      	bne.n	801121a <__sfputc_r+0x1e>
 8011212:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011216:	f002 bcc5 	b.w	8013ba4 <__swbuf_r>
 801121a:	6813      	ldr	r3, [r2, #0]
 801121c:	1c58      	adds	r0, r3, #1
 801121e:	6010      	str	r0, [r2, #0]
 8011220:	7019      	strb	r1, [r3, #0]
 8011222:	4608      	mov	r0, r1
 8011224:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011228:	4770      	bx	lr

0801122a <__sfputs_r>:
 801122a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801122c:	4606      	mov	r6, r0
 801122e:	460f      	mov	r7, r1
 8011230:	4614      	mov	r4, r2
 8011232:	18d5      	adds	r5, r2, r3
 8011234:	42ac      	cmp	r4, r5
 8011236:	d101      	bne.n	801123c <__sfputs_r+0x12>
 8011238:	2000      	movs	r0, #0
 801123a:	e007      	b.n	801124c <__sfputs_r+0x22>
 801123c:	463a      	mov	r2, r7
 801123e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011242:	4630      	mov	r0, r6
 8011244:	f7ff ffda 	bl	80111fc <__sfputc_r>
 8011248:	1c43      	adds	r3, r0, #1
 801124a:	d1f3      	bne.n	8011234 <__sfputs_r+0xa>
 801124c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011250 <_vfiprintf_r>:
 8011250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011254:	460c      	mov	r4, r1
 8011256:	b09d      	sub	sp, #116	; 0x74
 8011258:	4617      	mov	r7, r2
 801125a:	461d      	mov	r5, r3
 801125c:	4606      	mov	r6, r0
 801125e:	b118      	cbz	r0, 8011268 <_vfiprintf_r+0x18>
 8011260:	6983      	ldr	r3, [r0, #24]
 8011262:	b90b      	cbnz	r3, 8011268 <_vfiprintf_r+0x18>
 8011264:	f7ff fde0 	bl	8010e28 <__sinit>
 8011268:	4b7c      	ldr	r3, [pc, #496]	; (801145c <_vfiprintf_r+0x20c>)
 801126a:	429c      	cmp	r4, r3
 801126c:	d158      	bne.n	8011320 <_vfiprintf_r+0xd0>
 801126e:	6874      	ldr	r4, [r6, #4]
 8011270:	89a3      	ldrh	r3, [r4, #12]
 8011272:	0718      	lsls	r0, r3, #28
 8011274:	d55e      	bpl.n	8011334 <_vfiprintf_r+0xe4>
 8011276:	6923      	ldr	r3, [r4, #16]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d05b      	beq.n	8011334 <_vfiprintf_r+0xe4>
 801127c:	2300      	movs	r3, #0
 801127e:	9309      	str	r3, [sp, #36]	; 0x24
 8011280:	2320      	movs	r3, #32
 8011282:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011286:	2330      	movs	r3, #48	; 0x30
 8011288:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801128c:	9503      	str	r5, [sp, #12]
 801128e:	f04f 0b01 	mov.w	fp, #1
 8011292:	46b8      	mov	r8, r7
 8011294:	4645      	mov	r5, r8
 8011296:	f815 3b01 	ldrb.w	r3, [r5], #1
 801129a:	b10b      	cbz	r3, 80112a0 <_vfiprintf_r+0x50>
 801129c:	2b25      	cmp	r3, #37	; 0x25
 801129e:	d154      	bne.n	801134a <_vfiprintf_r+0xfa>
 80112a0:	ebb8 0a07 	subs.w	sl, r8, r7
 80112a4:	d00b      	beq.n	80112be <_vfiprintf_r+0x6e>
 80112a6:	4653      	mov	r3, sl
 80112a8:	463a      	mov	r2, r7
 80112aa:	4621      	mov	r1, r4
 80112ac:	4630      	mov	r0, r6
 80112ae:	f7ff ffbc 	bl	801122a <__sfputs_r>
 80112b2:	3001      	adds	r0, #1
 80112b4:	f000 80c2 	beq.w	801143c <_vfiprintf_r+0x1ec>
 80112b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112ba:	4453      	add	r3, sl
 80112bc:	9309      	str	r3, [sp, #36]	; 0x24
 80112be:	f898 3000 	ldrb.w	r3, [r8]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	f000 80ba 	beq.w	801143c <_vfiprintf_r+0x1ec>
 80112c8:	2300      	movs	r3, #0
 80112ca:	f04f 32ff 	mov.w	r2, #4294967295
 80112ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112d2:	9304      	str	r3, [sp, #16]
 80112d4:	9307      	str	r3, [sp, #28]
 80112d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80112da:	931a      	str	r3, [sp, #104]	; 0x68
 80112dc:	46a8      	mov	r8, r5
 80112de:	2205      	movs	r2, #5
 80112e0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80112e4:	485e      	ldr	r0, [pc, #376]	; (8011460 <_vfiprintf_r+0x210>)
 80112e6:	f7f6 feb3 	bl	8008050 <memchr>
 80112ea:	9b04      	ldr	r3, [sp, #16]
 80112ec:	bb78      	cbnz	r0, 801134e <_vfiprintf_r+0xfe>
 80112ee:	06d9      	lsls	r1, r3, #27
 80112f0:	bf44      	itt	mi
 80112f2:	2220      	movmi	r2, #32
 80112f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80112f8:	071a      	lsls	r2, r3, #28
 80112fa:	bf44      	itt	mi
 80112fc:	222b      	movmi	r2, #43	; 0x2b
 80112fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011302:	782a      	ldrb	r2, [r5, #0]
 8011304:	2a2a      	cmp	r2, #42	; 0x2a
 8011306:	d02a      	beq.n	801135e <_vfiprintf_r+0x10e>
 8011308:	9a07      	ldr	r2, [sp, #28]
 801130a:	46a8      	mov	r8, r5
 801130c:	2000      	movs	r0, #0
 801130e:	250a      	movs	r5, #10
 8011310:	4641      	mov	r1, r8
 8011312:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011316:	3b30      	subs	r3, #48	; 0x30
 8011318:	2b09      	cmp	r3, #9
 801131a:	d969      	bls.n	80113f0 <_vfiprintf_r+0x1a0>
 801131c:	b360      	cbz	r0, 8011378 <_vfiprintf_r+0x128>
 801131e:	e024      	b.n	801136a <_vfiprintf_r+0x11a>
 8011320:	4b50      	ldr	r3, [pc, #320]	; (8011464 <_vfiprintf_r+0x214>)
 8011322:	429c      	cmp	r4, r3
 8011324:	d101      	bne.n	801132a <_vfiprintf_r+0xda>
 8011326:	68b4      	ldr	r4, [r6, #8]
 8011328:	e7a2      	b.n	8011270 <_vfiprintf_r+0x20>
 801132a:	4b4f      	ldr	r3, [pc, #316]	; (8011468 <_vfiprintf_r+0x218>)
 801132c:	429c      	cmp	r4, r3
 801132e:	bf08      	it	eq
 8011330:	68f4      	ldreq	r4, [r6, #12]
 8011332:	e79d      	b.n	8011270 <_vfiprintf_r+0x20>
 8011334:	4621      	mov	r1, r4
 8011336:	4630      	mov	r0, r6
 8011338:	f002 fc98 	bl	8013c6c <__swsetup_r>
 801133c:	2800      	cmp	r0, #0
 801133e:	d09d      	beq.n	801127c <_vfiprintf_r+0x2c>
 8011340:	f04f 30ff 	mov.w	r0, #4294967295
 8011344:	b01d      	add	sp, #116	; 0x74
 8011346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801134a:	46a8      	mov	r8, r5
 801134c:	e7a2      	b.n	8011294 <_vfiprintf_r+0x44>
 801134e:	4a44      	ldr	r2, [pc, #272]	; (8011460 <_vfiprintf_r+0x210>)
 8011350:	1a80      	subs	r0, r0, r2
 8011352:	fa0b f000 	lsl.w	r0, fp, r0
 8011356:	4318      	orrs	r0, r3
 8011358:	9004      	str	r0, [sp, #16]
 801135a:	4645      	mov	r5, r8
 801135c:	e7be      	b.n	80112dc <_vfiprintf_r+0x8c>
 801135e:	9a03      	ldr	r2, [sp, #12]
 8011360:	1d11      	adds	r1, r2, #4
 8011362:	6812      	ldr	r2, [r2, #0]
 8011364:	9103      	str	r1, [sp, #12]
 8011366:	2a00      	cmp	r2, #0
 8011368:	db01      	blt.n	801136e <_vfiprintf_r+0x11e>
 801136a:	9207      	str	r2, [sp, #28]
 801136c:	e004      	b.n	8011378 <_vfiprintf_r+0x128>
 801136e:	4252      	negs	r2, r2
 8011370:	f043 0302 	orr.w	r3, r3, #2
 8011374:	9207      	str	r2, [sp, #28]
 8011376:	9304      	str	r3, [sp, #16]
 8011378:	f898 3000 	ldrb.w	r3, [r8]
 801137c:	2b2e      	cmp	r3, #46	; 0x2e
 801137e:	d10e      	bne.n	801139e <_vfiprintf_r+0x14e>
 8011380:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011384:	2b2a      	cmp	r3, #42	; 0x2a
 8011386:	d138      	bne.n	80113fa <_vfiprintf_r+0x1aa>
 8011388:	9b03      	ldr	r3, [sp, #12]
 801138a:	1d1a      	adds	r2, r3, #4
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	9203      	str	r2, [sp, #12]
 8011390:	2b00      	cmp	r3, #0
 8011392:	bfb8      	it	lt
 8011394:	f04f 33ff 	movlt.w	r3, #4294967295
 8011398:	f108 0802 	add.w	r8, r8, #2
 801139c:	9305      	str	r3, [sp, #20]
 801139e:	4d33      	ldr	r5, [pc, #204]	; (801146c <_vfiprintf_r+0x21c>)
 80113a0:	f898 1000 	ldrb.w	r1, [r8]
 80113a4:	2203      	movs	r2, #3
 80113a6:	4628      	mov	r0, r5
 80113a8:	f7f6 fe52 	bl	8008050 <memchr>
 80113ac:	b140      	cbz	r0, 80113c0 <_vfiprintf_r+0x170>
 80113ae:	2340      	movs	r3, #64	; 0x40
 80113b0:	1b40      	subs	r0, r0, r5
 80113b2:	fa03 f000 	lsl.w	r0, r3, r0
 80113b6:	9b04      	ldr	r3, [sp, #16]
 80113b8:	4303      	orrs	r3, r0
 80113ba:	f108 0801 	add.w	r8, r8, #1
 80113be:	9304      	str	r3, [sp, #16]
 80113c0:	f898 1000 	ldrb.w	r1, [r8]
 80113c4:	482a      	ldr	r0, [pc, #168]	; (8011470 <_vfiprintf_r+0x220>)
 80113c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80113ca:	2206      	movs	r2, #6
 80113cc:	f108 0701 	add.w	r7, r8, #1
 80113d0:	f7f6 fe3e 	bl	8008050 <memchr>
 80113d4:	2800      	cmp	r0, #0
 80113d6:	d037      	beq.n	8011448 <_vfiprintf_r+0x1f8>
 80113d8:	4b26      	ldr	r3, [pc, #152]	; (8011474 <_vfiprintf_r+0x224>)
 80113da:	bb1b      	cbnz	r3, 8011424 <_vfiprintf_r+0x1d4>
 80113dc:	9b03      	ldr	r3, [sp, #12]
 80113de:	3307      	adds	r3, #7
 80113e0:	f023 0307 	bic.w	r3, r3, #7
 80113e4:	3308      	adds	r3, #8
 80113e6:	9303      	str	r3, [sp, #12]
 80113e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113ea:	444b      	add	r3, r9
 80113ec:	9309      	str	r3, [sp, #36]	; 0x24
 80113ee:	e750      	b.n	8011292 <_vfiprintf_r+0x42>
 80113f0:	fb05 3202 	mla	r2, r5, r2, r3
 80113f4:	2001      	movs	r0, #1
 80113f6:	4688      	mov	r8, r1
 80113f8:	e78a      	b.n	8011310 <_vfiprintf_r+0xc0>
 80113fa:	2300      	movs	r3, #0
 80113fc:	f108 0801 	add.w	r8, r8, #1
 8011400:	9305      	str	r3, [sp, #20]
 8011402:	4619      	mov	r1, r3
 8011404:	250a      	movs	r5, #10
 8011406:	4640      	mov	r0, r8
 8011408:	f810 2b01 	ldrb.w	r2, [r0], #1
 801140c:	3a30      	subs	r2, #48	; 0x30
 801140e:	2a09      	cmp	r2, #9
 8011410:	d903      	bls.n	801141a <_vfiprintf_r+0x1ca>
 8011412:	2b00      	cmp	r3, #0
 8011414:	d0c3      	beq.n	801139e <_vfiprintf_r+0x14e>
 8011416:	9105      	str	r1, [sp, #20]
 8011418:	e7c1      	b.n	801139e <_vfiprintf_r+0x14e>
 801141a:	fb05 2101 	mla	r1, r5, r1, r2
 801141e:	2301      	movs	r3, #1
 8011420:	4680      	mov	r8, r0
 8011422:	e7f0      	b.n	8011406 <_vfiprintf_r+0x1b6>
 8011424:	ab03      	add	r3, sp, #12
 8011426:	9300      	str	r3, [sp, #0]
 8011428:	4622      	mov	r2, r4
 801142a:	4b13      	ldr	r3, [pc, #76]	; (8011478 <_vfiprintf_r+0x228>)
 801142c:	a904      	add	r1, sp, #16
 801142e:	4630      	mov	r0, r6
 8011430:	f000 f8b8 	bl	80115a4 <_printf_float>
 8011434:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011438:	4681      	mov	r9, r0
 801143a:	d1d5      	bne.n	80113e8 <_vfiprintf_r+0x198>
 801143c:	89a3      	ldrh	r3, [r4, #12]
 801143e:	065b      	lsls	r3, r3, #25
 8011440:	f53f af7e 	bmi.w	8011340 <_vfiprintf_r+0xf0>
 8011444:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011446:	e77d      	b.n	8011344 <_vfiprintf_r+0xf4>
 8011448:	ab03      	add	r3, sp, #12
 801144a:	9300      	str	r3, [sp, #0]
 801144c:	4622      	mov	r2, r4
 801144e:	4b0a      	ldr	r3, [pc, #40]	; (8011478 <_vfiprintf_r+0x228>)
 8011450:	a904      	add	r1, sp, #16
 8011452:	4630      	mov	r0, r6
 8011454:	f000 fb5c 	bl	8011b10 <_printf_i>
 8011458:	e7ec      	b.n	8011434 <_vfiprintf_r+0x1e4>
 801145a:	bf00      	nop
 801145c:	08016140 	.word	0x08016140
 8011460:	08016184 	.word	0x08016184
 8011464:	08016160 	.word	0x08016160
 8011468:	08016120 	.word	0x08016120
 801146c:	0801618a 	.word	0x0801618a
 8011470:	0801618e 	.word	0x0801618e
 8011474:	080115a5 	.word	0x080115a5
 8011478:	0801122b 	.word	0x0801122b

0801147c <__cvt>:
 801147c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011480:	ec55 4b10 	vmov	r4, r5, d0
 8011484:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011486:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801148a:	2d00      	cmp	r5, #0
 801148c:	460e      	mov	r6, r1
 801148e:	4691      	mov	r9, r2
 8011490:	4619      	mov	r1, r3
 8011492:	bfb8      	it	lt
 8011494:	4622      	movlt	r2, r4
 8011496:	462b      	mov	r3, r5
 8011498:	f027 0720 	bic.w	r7, r7, #32
 801149c:	bfbb      	ittet	lt
 801149e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80114a2:	461d      	movlt	r5, r3
 80114a4:	2300      	movge	r3, #0
 80114a6:	232d      	movlt	r3, #45	; 0x2d
 80114a8:	bfb8      	it	lt
 80114aa:	4614      	movlt	r4, r2
 80114ac:	2f46      	cmp	r7, #70	; 0x46
 80114ae:	700b      	strb	r3, [r1, #0]
 80114b0:	d004      	beq.n	80114bc <__cvt+0x40>
 80114b2:	2f45      	cmp	r7, #69	; 0x45
 80114b4:	d100      	bne.n	80114b8 <__cvt+0x3c>
 80114b6:	3601      	adds	r6, #1
 80114b8:	2102      	movs	r1, #2
 80114ba:	e000      	b.n	80114be <__cvt+0x42>
 80114bc:	2103      	movs	r1, #3
 80114be:	ab03      	add	r3, sp, #12
 80114c0:	9301      	str	r3, [sp, #4]
 80114c2:	ab02      	add	r3, sp, #8
 80114c4:	9300      	str	r3, [sp, #0]
 80114c6:	4632      	mov	r2, r6
 80114c8:	4653      	mov	r3, sl
 80114ca:	ec45 4b10 	vmov	d0, r4, r5
 80114ce:	f002 fcd7 	bl	8013e80 <_dtoa_r>
 80114d2:	2f47      	cmp	r7, #71	; 0x47
 80114d4:	4680      	mov	r8, r0
 80114d6:	d102      	bne.n	80114de <__cvt+0x62>
 80114d8:	f019 0f01 	tst.w	r9, #1
 80114dc:	d026      	beq.n	801152c <__cvt+0xb0>
 80114de:	2f46      	cmp	r7, #70	; 0x46
 80114e0:	eb08 0906 	add.w	r9, r8, r6
 80114e4:	d111      	bne.n	801150a <__cvt+0x8e>
 80114e6:	f898 3000 	ldrb.w	r3, [r8]
 80114ea:	2b30      	cmp	r3, #48	; 0x30
 80114ec:	d10a      	bne.n	8011504 <__cvt+0x88>
 80114ee:	2200      	movs	r2, #0
 80114f0:	2300      	movs	r3, #0
 80114f2:	4620      	mov	r0, r4
 80114f4:	4629      	mov	r1, r5
 80114f6:	f7f7 fa1f 	bl	8008938 <__aeabi_dcmpeq>
 80114fa:	b918      	cbnz	r0, 8011504 <__cvt+0x88>
 80114fc:	f1c6 0601 	rsb	r6, r6, #1
 8011500:	f8ca 6000 	str.w	r6, [sl]
 8011504:	f8da 3000 	ldr.w	r3, [sl]
 8011508:	4499      	add	r9, r3
 801150a:	2200      	movs	r2, #0
 801150c:	2300      	movs	r3, #0
 801150e:	4620      	mov	r0, r4
 8011510:	4629      	mov	r1, r5
 8011512:	f7f7 fa11 	bl	8008938 <__aeabi_dcmpeq>
 8011516:	b938      	cbnz	r0, 8011528 <__cvt+0xac>
 8011518:	2230      	movs	r2, #48	; 0x30
 801151a:	9b03      	ldr	r3, [sp, #12]
 801151c:	454b      	cmp	r3, r9
 801151e:	d205      	bcs.n	801152c <__cvt+0xb0>
 8011520:	1c59      	adds	r1, r3, #1
 8011522:	9103      	str	r1, [sp, #12]
 8011524:	701a      	strb	r2, [r3, #0]
 8011526:	e7f8      	b.n	801151a <__cvt+0x9e>
 8011528:	f8cd 900c 	str.w	r9, [sp, #12]
 801152c:	9b03      	ldr	r3, [sp, #12]
 801152e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011530:	eba3 0308 	sub.w	r3, r3, r8
 8011534:	4640      	mov	r0, r8
 8011536:	6013      	str	r3, [r2, #0]
 8011538:	b004      	add	sp, #16
 801153a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801153e <__exponent>:
 801153e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011540:	2900      	cmp	r1, #0
 8011542:	4604      	mov	r4, r0
 8011544:	bfba      	itte	lt
 8011546:	4249      	neglt	r1, r1
 8011548:	232d      	movlt	r3, #45	; 0x2d
 801154a:	232b      	movge	r3, #43	; 0x2b
 801154c:	2909      	cmp	r1, #9
 801154e:	f804 2b02 	strb.w	r2, [r4], #2
 8011552:	7043      	strb	r3, [r0, #1]
 8011554:	dd20      	ble.n	8011598 <__exponent+0x5a>
 8011556:	f10d 0307 	add.w	r3, sp, #7
 801155a:	461f      	mov	r7, r3
 801155c:	260a      	movs	r6, #10
 801155e:	fb91 f5f6 	sdiv	r5, r1, r6
 8011562:	fb06 1115 	mls	r1, r6, r5, r1
 8011566:	3130      	adds	r1, #48	; 0x30
 8011568:	2d09      	cmp	r5, #9
 801156a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801156e:	f103 32ff 	add.w	r2, r3, #4294967295
 8011572:	4629      	mov	r1, r5
 8011574:	dc09      	bgt.n	801158a <__exponent+0x4c>
 8011576:	3130      	adds	r1, #48	; 0x30
 8011578:	3b02      	subs	r3, #2
 801157a:	f802 1c01 	strb.w	r1, [r2, #-1]
 801157e:	42bb      	cmp	r3, r7
 8011580:	4622      	mov	r2, r4
 8011582:	d304      	bcc.n	801158e <__exponent+0x50>
 8011584:	1a10      	subs	r0, r2, r0
 8011586:	b003      	add	sp, #12
 8011588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801158a:	4613      	mov	r3, r2
 801158c:	e7e7      	b.n	801155e <__exponent+0x20>
 801158e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011592:	f804 2b01 	strb.w	r2, [r4], #1
 8011596:	e7f2      	b.n	801157e <__exponent+0x40>
 8011598:	2330      	movs	r3, #48	; 0x30
 801159a:	4419      	add	r1, r3
 801159c:	7083      	strb	r3, [r0, #2]
 801159e:	1d02      	adds	r2, r0, #4
 80115a0:	70c1      	strb	r1, [r0, #3]
 80115a2:	e7ef      	b.n	8011584 <__exponent+0x46>

080115a4 <_printf_float>:
 80115a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115a8:	b08d      	sub	sp, #52	; 0x34
 80115aa:	460c      	mov	r4, r1
 80115ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80115b0:	4616      	mov	r6, r2
 80115b2:	461f      	mov	r7, r3
 80115b4:	4605      	mov	r5, r0
 80115b6:	f003 fd77 	bl	80150a8 <_localeconv_r>
 80115ba:	6803      	ldr	r3, [r0, #0]
 80115bc:	9304      	str	r3, [sp, #16]
 80115be:	4618      	mov	r0, r3
 80115c0:	f7f6 fd3e 	bl	8008040 <strlen>
 80115c4:	2300      	movs	r3, #0
 80115c6:	930a      	str	r3, [sp, #40]	; 0x28
 80115c8:	f8d8 3000 	ldr.w	r3, [r8]
 80115cc:	9005      	str	r0, [sp, #20]
 80115ce:	3307      	adds	r3, #7
 80115d0:	f023 0307 	bic.w	r3, r3, #7
 80115d4:	f103 0208 	add.w	r2, r3, #8
 80115d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80115dc:	f8d4 b000 	ldr.w	fp, [r4]
 80115e0:	f8c8 2000 	str.w	r2, [r8]
 80115e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80115ec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80115f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80115f4:	9307      	str	r3, [sp, #28]
 80115f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80115fa:	f04f 32ff 	mov.w	r2, #4294967295
 80115fe:	4ba7      	ldr	r3, [pc, #668]	; (801189c <_printf_float+0x2f8>)
 8011600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011604:	f7f7 f9ca 	bl	800899c <__aeabi_dcmpun>
 8011608:	bb70      	cbnz	r0, 8011668 <_printf_float+0xc4>
 801160a:	f04f 32ff 	mov.w	r2, #4294967295
 801160e:	4ba3      	ldr	r3, [pc, #652]	; (801189c <_printf_float+0x2f8>)
 8011610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011614:	f7f7 f9a4 	bl	8008960 <__aeabi_dcmple>
 8011618:	bb30      	cbnz	r0, 8011668 <_printf_float+0xc4>
 801161a:	2200      	movs	r2, #0
 801161c:	2300      	movs	r3, #0
 801161e:	4640      	mov	r0, r8
 8011620:	4649      	mov	r1, r9
 8011622:	f7f7 f993 	bl	800894c <__aeabi_dcmplt>
 8011626:	b110      	cbz	r0, 801162e <_printf_float+0x8a>
 8011628:	232d      	movs	r3, #45	; 0x2d
 801162a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801162e:	4a9c      	ldr	r2, [pc, #624]	; (80118a0 <_printf_float+0x2fc>)
 8011630:	4b9c      	ldr	r3, [pc, #624]	; (80118a4 <_printf_float+0x300>)
 8011632:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011636:	bf8c      	ite	hi
 8011638:	4690      	movhi	r8, r2
 801163a:	4698      	movls	r8, r3
 801163c:	2303      	movs	r3, #3
 801163e:	f02b 0204 	bic.w	r2, fp, #4
 8011642:	6123      	str	r3, [r4, #16]
 8011644:	6022      	str	r2, [r4, #0]
 8011646:	f04f 0900 	mov.w	r9, #0
 801164a:	9700      	str	r7, [sp, #0]
 801164c:	4633      	mov	r3, r6
 801164e:	aa0b      	add	r2, sp, #44	; 0x2c
 8011650:	4621      	mov	r1, r4
 8011652:	4628      	mov	r0, r5
 8011654:	f000 f9e6 	bl	8011a24 <_printf_common>
 8011658:	3001      	adds	r0, #1
 801165a:	f040 808d 	bne.w	8011778 <_printf_float+0x1d4>
 801165e:	f04f 30ff 	mov.w	r0, #4294967295
 8011662:	b00d      	add	sp, #52	; 0x34
 8011664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011668:	4642      	mov	r2, r8
 801166a:	464b      	mov	r3, r9
 801166c:	4640      	mov	r0, r8
 801166e:	4649      	mov	r1, r9
 8011670:	f7f7 f994 	bl	800899c <__aeabi_dcmpun>
 8011674:	b110      	cbz	r0, 801167c <_printf_float+0xd8>
 8011676:	4a8c      	ldr	r2, [pc, #560]	; (80118a8 <_printf_float+0x304>)
 8011678:	4b8c      	ldr	r3, [pc, #560]	; (80118ac <_printf_float+0x308>)
 801167a:	e7da      	b.n	8011632 <_printf_float+0x8e>
 801167c:	6861      	ldr	r1, [r4, #4]
 801167e:	1c4b      	adds	r3, r1, #1
 8011680:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8011684:	a80a      	add	r0, sp, #40	; 0x28
 8011686:	d13e      	bne.n	8011706 <_printf_float+0x162>
 8011688:	2306      	movs	r3, #6
 801168a:	6063      	str	r3, [r4, #4]
 801168c:	2300      	movs	r3, #0
 801168e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011692:	ab09      	add	r3, sp, #36	; 0x24
 8011694:	9300      	str	r3, [sp, #0]
 8011696:	ec49 8b10 	vmov	d0, r8, r9
 801169a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801169e:	6022      	str	r2, [r4, #0]
 80116a0:	f8cd a004 	str.w	sl, [sp, #4]
 80116a4:	6861      	ldr	r1, [r4, #4]
 80116a6:	4628      	mov	r0, r5
 80116a8:	f7ff fee8 	bl	801147c <__cvt>
 80116ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80116b0:	2b47      	cmp	r3, #71	; 0x47
 80116b2:	4680      	mov	r8, r0
 80116b4:	d109      	bne.n	80116ca <_printf_float+0x126>
 80116b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116b8:	1cd8      	adds	r0, r3, #3
 80116ba:	db02      	blt.n	80116c2 <_printf_float+0x11e>
 80116bc:	6862      	ldr	r2, [r4, #4]
 80116be:	4293      	cmp	r3, r2
 80116c0:	dd47      	ble.n	8011752 <_printf_float+0x1ae>
 80116c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80116c6:	fa5f fa8a 	uxtb.w	sl, sl
 80116ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80116ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80116d0:	d824      	bhi.n	801171c <_printf_float+0x178>
 80116d2:	3901      	subs	r1, #1
 80116d4:	4652      	mov	r2, sl
 80116d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80116da:	9109      	str	r1, [sp, #36]	; 0x24
 80116dc:	f7ff ff2f 	bl	801153e <__exponent>
 80116e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116e2:	1813      	adds	r3, r2, r0
 80116e4:	2a01      	cmp	r2, #1
 80116e6:	4681      	mov	r9, r0
 80116e8:	6123      	str	r3, [r4, #16]
 80116ea:	dc02      	bgt.n	80116f2 <_printf_float+0x14e>
 80116ec:	6822      	ldr	r2, [r4, #0]
 80116ee:	07d1      	lsls	r1, r2, #31
 80116f0:	d501      	bpl.n	80116f6 <_printf_float+0x152>
 80116f2:	3301      	adds	r3, #1
 80116f4:	6123      	str	r3, [r4, #16]
 80116f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d0a5      	beq.n	801164a <_printf_float+0xa6>
 80116fe:	232d      	movs	r3, #45	; 0x2d
 8011700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011704:	e7a1      	b.n	801164a <_printf_float+0xa6>
 8011706:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801170a:	f000 8177 	beq.w	80119fc <_printf_float+0x458>
 801170e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011712:	d1bb      	bne.n	801168c <_printf_float+0xe8>
 8011714:	2900      	cmp	r1, #0
 8011716:	d1b9      	bne.n	801168c <_printf_float+0xe8>
 8011718:	2301      	movs	r3, #1
 801171a:	e7b6      	b.n	801168a <_printf_float+0xe6>
 801171c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8011720:	d119      	bne.n	8011756 <_printf_float+0x1b2>
 8011722:	2900      	cmp	r1, #0
 8011724:	6863      	ldr	r3, [r4, #4]
 8011726:	dd0c      	ble.n	8011742 <_printf_float+0x19e>
 8011728:	6121      	str	r1, [r4, #16]
 801172a:	b913      	cbnz	r3, 8011732 <_printf_float+0x18e>
 801172c:	6822      	ldr	r2, [r4, #0]
 801172e:	07d2      	lsls	r2, r2, #31
 8011730:	d502      	bpl.n	8011738 <_printf_float+0x194>
 8011732:	3301      	adds	r3, #1
 8011734:	440b      	add	r3, r1
 8011736:	6123      	str	r3, [r4, #16]
 8011738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801173a:	65a3      	str	r3, [r4, #88]	; 0x58
 801173c:	f04f 0900 	mov.w	r9, #0
 8011740:	e7d9      	b.n	80116f6 <_printf_float+0x152>
 8011742:	b913      	cbnz	r3, 801174a <_printf_float+0x1a6>
 8011744:	6822      	ldr	r2, [r4, #0]
 8011746:	07d0      	lsls	r0, r2, #31
 8011748:	d501      	bpl.n	801174e <_printf_float+0x1aa>
 801174a:	3302      	adds	r3, #2
 801174c:	e7f3      	b.n	8011736 <_printf_float+0x192>
 801174e:	2301      	movs	r3, #1
 8011750:	e7f1      	b.n	8011736 <_printf_float+0x192>
 8011752:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8011756:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801175a:	4293      	cmp	r3, r2
 801175c:	db05      	blt.n	801176a <_printf_float+0x1c6>
 801175e:	6822      	ldr	r2, [r4, #0]
 8011760:	6123      	str	r3, [r4, #16]
 8011762:	07d1      	lsls	r1, r2, #31
 8011764:	d5e8      	bpl.n	8011738 <_printf_float+0x194>
 8011766:	3301      	adds	r3, #1
 8011768:	e7e5      	b.n	8011736 <_printf_float+0x192>
 801176a:	2b00      	cmp	r3, #0
 801176c:	bfd4      	ite	le
 801176e:	f1c3 0302 	rsble	r3, r3, #2
 8011772:	2301      	movgt	r3, #1
 8011774:	4413      	add	r3, r2
 8011776:	e7de      	b.n	8011736 <_printf_float+0x192>
 8011778:	6823      	ldr	r3, [r4, #0]
 801177a:	055a      	lsls	r2, r3, #21
 801177c:	d407      	bmi.n	801178e <_printf_float+0x1ea>
 801177e:	6923      	ldr	r3, [r4, #16]
 8011780:	4642      	mov	r2, r8
 8011782:	4631      	mov	r1, r6
 8011784:	4628      	mov	r0, r5
 8011786:	47b8      	blx	r7
 8011788:	3001      	adds	r0, #1
 801178a:	d12b      	bne.n	80117e4 <_printf_float+0x240>
 801178c:	e767      	b.n	801165e <_printf_float+0xba>
 801178e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011792:	f240 80dc 	bls.w	801194e <_printf_float+0x3aa>
 8011796:	2200      	movs	r2, #0
 8011798:	2300      	movs	r3, #0
 801179a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801179e:	f7f7 f8cb 	bl	8008938 <__aeabi_dcmpeq>
 80117a2:	2800      	cmp	r0, #0
 80117a4:	d033      	beq.n	801180e <_printf_float+0x26a>
 80117a6:	2301      	movs	r3, #1
 80117a8:	4a41      	ldr	r2, [pc, #260]	; (80118b0 <_printf_float+0x30c>)
 80117aa:	4631      	mov	r1, r6
 80117ac:	4628      	mov	r0, r5
 80117ae:	47b8      	blx	r7
 80117b0:	3001      	adds	r0, #1
 80117b2:	f43f af54 	beq.w	801165e <_printf_float+0xba>
 80117b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80117ba:	429a      	cmp	r2, r3
 80117bc:	db02      	blt.n	80117c4 <_printf_float+0x220>
 80117be:	6823      	ldr	r3, [r4, #0]
 80117c0:	07d8      	lsls	r0, r3, #31
 80117c2:	d50f      	bpl.n	80117e4 <_printf_float+0x240>
 80117c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80117c8:	4631      	mov	r1, r6
 80117ca:	4628      	mov	r0, r5
 80117cc:	47b8      	blx	r7
 80117ce:	3001      	adds	r0, #1
 80117d0:	f43f af45 	beq.w	801165e <_printf_float+0xba>
 80117d4:	f04f 0800 	mov.w	r8, #0
 80117d8:	f104 091a 	add.w	r9, r4, #26
 80117dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117de:	3b01      	subs	r3, #1
 80117e0:	4543      	cmp	r3, r8
 80117e2:	dc09      	bgt.n	80117f8 <_printf_float+0x254>
 80117e4:	6823      	ldr	r3, [r4, #0]
 80117e6:	079b      	lsls	r3, r3, #30
 80117e8:	f100 8103 	bmi.w	80119f2 <_printf_float+0x44e>
 80117ec:	68e0      	ldr	r0, [r4, #12]
 80117ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117f0:	4298      	cmp	r0, r3
 80117f2:	bfb8      	it	lt
 80117f4:	4618      	movlt	r0, r3
 80117f6:	e734      	b.n	8011662 <_printf_float+0xbe>
 80117f8:	2301      	movs	r3, #1
 80117fa:	464a      	mov	r2, r9
 80117fc:	4631      	mov	r1, r6
 80117fe:	4628      	mov	r0, r5
 8011800:	47b8      	blx	r7
 8011802:	3001      	adds	r0, #1
 8011804:	f43f af2b 	beq.w	801165e <_printf_float+0xba>
 8011808:	f108 0801 	add.w	r8, r8, #1
 801180c:	e7e6      	b.n	80117dc <_printf_float+0x238>
 801180e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011810:	2b00      	cmp	r3, #0
 8011812:	dc2b      	bgt.n	801186c <_printf_float+0x2c8>
 8011814:	2301      	movs	r3, #1
 8011816:	4a26      	ldr	r2, [pc, #152]	; (80118b0 <_printf_float+0x30c>)
 8011818:	4631      	mov	r1, r6
 801181a:	4628      	mov	r0, r5
 801181c:	47b8      	blx	r7
 801181e:	3001      	adds	r0, #1
 8011820:	f43f af1d 	beq.w	801165e <_printf_float+0xba>
 8011824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011826:	b923      	cbnz	r3, 8011832 <_printf_float+0x28e>
 8011828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801182a:	b913      	cbnz	r3, 8011832 <_printf_float+0x28e>
 801182c:	6823      	ldr	r3, [r4, #0]
 801182e:	07d9      	lsls	r1, r3, #31
 8011830:	d5d8      	bpl.n	80117e4 <_printf_float+0x240>
 8011832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011836:	4631      	mov	r1, r6
 8011838:	4628      	mov	r0, r5
 801183a:	47b8      	blx	r7
 801183c:	3001      	adds	r0, #1
 801183e:	f43f af0e 	beq.w	801165e <_printf_float+0xba>
 8011842:	f04f 0900 	mov.w	r9, #0
 8011846:	f104 0a1a 	add.w	sl, r4, #26
 801184a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801184c:	425b      	negs	r3, r3
 801184e:	454b      	cmp	r3, r9
 8011850:	dc01      	bgt.n	8011856 <_printf_float+0x2b2>
 8011852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011854:	e794      	b.n	8011780 <_printf_float+0x1dc>
 8011856:	2301      	movs	r3, #1
 8011858:	4652      	mov	r2, sl
 801185a:	4631      	mov	r1, r6
 801185c:	4628      	mov	r0, r5
 801185e:	47b8      	blx	r7
 8011860:	3001      	adds	r0, #1
 8011862:	f43f aefc 	beq.w	801165e <_printf_float+0xba>
 8011866:	f109 0901 	add.w	r9, r9, #1
 801186a:	e7ee      	b.n	801184a <_printf_float+0x2a6>
 801186c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801186e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011870:	429a      	cmp	r2, r3
 8011872:	bfa8      	it	ge
 8011874:	461a      	movge	r2, r3
 8011876:	2a00      	cmp	r2, #0
 8011878:	4691      	mov	r9, r2
 801187a:	dd07      	ble.n	801188c <_printf_float+0x2e8>
 801187c:	4613      	mov	r3, r2
 801187e:	4631      	mov	r1, r6
 8011880:	4642      	mov	r2, r8
 8011882:	4628      	mov	r0, r5
 8011884:	47b8      	blx	r7
 8011886:	3001      	adds	r0, #1
 8011888:	f43f aee9 	beq.w	801165e <_printf_float+0xba>
 801188c:	f104 031a 	add.w	r3, r4, #26
 8011890:	f04f 0b00 	mov.w	fp, #0
 8011894:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011898:	9306      	str	r3, [sp, #24]
 801189a:	e015      	b.n	80118c8 <_printf_float+0x324>
 801189c:	7fefffff 	.word	0x7fefffff
 80118a0:	08016199 	.word	0x08016199
 80118a4:	08016195 	.word	0x08016195
 80118a8:	080161a1 	.word	0x080161a1
 80118ac:	0801619d 	.word	0x0801619d
 80118b0:	080161e2 	.word	0x080161e2
 80118b4:	2301      	movs	r3, #1
 80118b6:	9a06      	ldr	r2, [sp, #24]
 80118b8:	4631      	mov	r1, r6
 80118ba:	4628      	mov	r0, r5
 80118bc:	47b8      	blx	r7
 80118be:	3001      	adds	r0, #1
 80118c0:	f43f aecd 	beq.w	801165e <_printf_float+0xba>
 80118c4:	f10b 0b01 	add.w	fp, fp, #1
 80118c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80118cc:	ebaa 0309 	sub.w	r3, sl, r9
 80118d0:	455b      	cmp	r3, fp
 80118d2:	dcef      	bgt.n	80118b4 <_printf_float+0x310>
 80118d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118d8:	429a      	cmp	r2, r3
 80118da:	44d0      	add	r8, sl
 80118dc:	db15      	blt.n	801190a <_printf_float+0x366>
 80118de:	6823      	ldr	r3, [r4, #0]
 80118e0:	07da      	lsls	r2, r3, #31
 80118e2:	d412      	bmi.n	801190a <_printf_float+0x366>
 80118e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80118e8:	eba3 020a 	sub.w	r2, r3, sl
 80118ec:	eba3 0a01 	sub.w	sl, r3, r1
 80118f0:	4592      	cmp	sl, r2
 80118f2:	bfa8      	it	ge
 80118f4:	4692      	movge	sl, r2
 80118f6:	f1ba 0f00 	cmp.w	sl, #0
 80118fa:	dc0e      	bgt.n	801191a <_printf_float+0x376>
 80118fc:	f04f 0800 	mov.w	r8, #0
 8011900:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011904:	f104 091a 	add.w	r9, r4, #26
 8011908:	e019      	b.n	801193e <_printf_float+0x39a>
 801190a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801190e:	4631      	mov	r1, r6
 8011910:	4628      	mov	r0, r5
 8011912:	47b8      	blx	r7
 8011914:	3001      	adds	r0, #1
 8011916:	d1e5      	bne.n	80118e4 <_printf_float+0x340>
 8011918:	e6a1      	b.n	801165e <_printf_float+0xba>
 801191a:	4653      	mov	r3, sl
 801191c:	4642      	mov	r2, r8
 801191e:	4631      	mov	r1, r6
 8011920:	4628      	mov	r0, r5
 8011922:	47b8      	blx	r7
 8011924:	3001      	adds	r0, #1
 8011926:	d1e9      	bne.n	80118fc <_printf_float+0x358>
 8011928:	e699      	b.n	801165e <_printf_float+0xba>
 801192a:	2301      	movs	r3, #1
 801192c:	464a      	mov	r2, r9
 801192e:	4631      	mov	r1, r6
 8011930:	4628      	mov	r0, r5
 8011932:	47b8      	blx	r7
 8011934:	3001      	adds	r0, #1
 8011936:	f43f ae92 	beq.w	801165e <_printf_float+0xba>
 801193a:	f108 0801 	add.w	r8, r8, #1
 801193e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011942:	1a9b      	subs	r3, r3, r2
 8011944:	eba3 030a 	sub.w	r3, r3, sl
 8011948:	4543      	cmp	r3, r8
 801194a:	dcee      	bgt.n	801192a <_printf_float+0x386>
 801194c:	e74a      	b.n	80117e4 <_printf_float+0x240>
 801194e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011950:	2a01      	cmp	r2, #1
 8011952:	dc01      	bgt.n	8011958 <_printf_float+0x3b4>
 8011954:	07db      	lsls	r3, r3, #31
 8011956:	d53a      	bpl.n	80119ce <_printf_float+0x42a>
 8011958:	2301      	movs	r3, #1
 801195a:	4642      	mov	r2, r8
 801195c:	4631      	mov	r1, r6
 801195e:	4628      	mov	r0, r5
 8011960:	47b8      	blx	r7
 8011962:	3001      	adds	r0, #1
 8011964:	f43f ae7b 	beq.w	801165e <_printf_float+0xba>
 8011968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801196c:	4631      	mov	r1, r6
 801196e:	4628      	mov	r0, r5
 8011970:	47b8      	blx	r7
 8011972:	3001      	adds	r0, #1
 8011974:	f108 0801 	add.w	r8, r8, #1
 8011978:	f43f ae71 	beq.w	801165e <_printf_float+0xba>
 801197c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801197e:	2200      	movs	r2, #0
 8011980:	f103 3aff 	add.w	sl, r3, #4294967295
 8011984:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011988:	2300      	movs	r3, #0
 801198a:	f7f6 ffd5 	bl	8008938 <__aeabi_dcmpeq>
 801198e:	b9c8      	cbnz	r0, 80119c4 <_printf_float+0x420>
 8011990:	4653      	mov	r3, sl
 8011992:	4642      	mov	r2, r8
 8011994:	4631      	mov	r1, r6
 8011996:	4628      	mov	r0, r5
 8011998:	47b8      	blx	r7
 801199a:	3001      	adds	r0, #1
 801199c:	d10e      	bne.n	80119bc <_printf_float+0x418>
 801199e:	e65e      	b.n	801165e <_printf_float+0xba>
 80119a0:	2301      	movs	r3, #1
 80119a2:	4652      	mov	r2, sl
 80119a4:	4631      	mov	r1, r6
 80119a6:	4628      	mov	r0, r5
 80119a8:	47b8      	blx	r7
 80119aa:	3001      	adds	r0, #1
 80119ac:	f43f ae57 	beq.w	801165e <_printf_float+0xba>
 80119b0:	f108 0801 	add.w	r8, r8, #1
 80119b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119b6:	3b01      	subs	r3, #1
 80119b8:	4543      	cmp	r3, r8
 80119ba:	dcf1      	bgt.n	80119a0 <_printf_float+0x3fc>
 80119bc:	464b      	mov	r3, r9
 80119be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80119c2:	e6de      	b.n	8011782 <_printf_float+0x1de>
 80119c4:	f04f 0800 	mov.w	r8, #0
 80119c8:	f104 0a1a 	add.w	sl, r4, #26
 80119cc:	e7f2      	b.n	80119b4 <_printf_float+0x410>
 80119ce:	2301      	movs	r3, #1
 80119d0:	e7df      	b.n	8011992 <_printf_float+0x3ee>
 80119d2:	2301      	movs	r3, #1
 80119d4:	464a      	mov	r2, r9
 80119d6:	4631      	mov	r1, r6
 80119d8:	4628      	mov	r0, r5
 80119da:	47b8      	blx	r7
 80119dc:	3001      	adds	r0, #1
 80119de:	f43f ae3e 	beq.w	801165e <_printf_float+0xba>
 80119e2:	f108 0801 	add.w	r8, r8, #1
 80119e6:	68e3      	ldr	r3, [r4, #12]
 80119e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80119ea:	1a9b      	subs	r3, r3, r2
 80119ec:	4543      	cmp	r3, r8
 80119ee:	dcf0      	bgt.n	80119d2 <_printf_float+0x42e>
 80119f0:	e6fc      	b.n	80117ec <_printf_float+0x248>
 80119f2:	f04f 0800 	mov.w	r8, #0
 80119f6:	f104 0919 	add.w	r9, r4, #25
 80119fa:	e7f4      	b.n	80119e6 <_printf_float+0x442>
 80119fc:	2900      	cmp	r1, #0
 80119fe:	f43f ae8b 	beq.w	8011718 <_printf_float+0x174>
 8011a02:	2300      	movs	r3, #0
 8011a04:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011a08:	ab09      	add	r3, sp, #36	; 0x24
 8011a0a:	9300      	str	r3, [sp, #0]
 8011a0c:	ec49 8b10 	vmov	d0, r8, r9
 8011a10:	6022      	str	r2, [r4, #0]
 8011a12:	f8cd a004 	str.w	sl, [sp, #4]
 8011a16:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011a1a:	4628      	mov	r0, r5
 8011a1c:	f7ff fd2e 	bl	801147c <__cvt>
 8011a20:	4680      	mov	r8, r0
 8011a22:	e648      	b.n	80116b6 <_printf_float+0x112>

08011a24 <_printf_common>:
 8011a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a28:	4691      	mov	r9, r2
 8011a2a:	461f      	mov	r7, r3
 8011a2c:	688a      	ldr	r2, [r1, #8]
 8011a2e:	690b      	ldr	r3, [r1, #16]
 8011a30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011a34:	4293      	cmp	r3, r2
 8011a36:	bfb8      	it	lt
 8011a38:	4613      	movlt	r3, r2
 8011a3a:	f8c9 3000 	str.w	r3, [r9]
 8011a3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011a42:	4606      	mov	r6, r0
 8011a44:	460c      	mov	r4, r1
 8011a46:	b112      	cbz	r2, 8011a4e <_printf_common+0x2a>
 8011a48:	3301      	adds	r3, #1
 8011a4a:	f8c9 3000 	str.w	r3, [r9]
 8011a4e:	6823      	ldr	r3, [r4, #0]
 8011a50:	0699      	lsls	r1, r3, #26
 8011a52:	bf42      	ittt	mi
 8011a54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011a58:	3302      	addmi	r3, #2
 8011a5a:	f8c9 3000 	strmi.w	r3, [r9]
 8011a5e:	6825      	ldr	r5, [r4, #0]
 8011a60:	f015 0506 	ands.w	r5, r5, #6
 8011a64:	d107      	bne.n	8011a76 <_printf_common+0x52>
 8011a66:	f104 0a19 	add.w	sl, r4, #25
 8011a6a:	68e3      	ldr	r3, [r4, #12]
 8011a6c:	f8d9 2000 	ldr.w	r2, [r9]
 8011a70:	1a9b      	subs	r3, r3, r2
 8011a72:	42ab      	cmp	r3, r5
 8011a74:	dc28      	bgt.n	8011ac8 <_printf_common+0xa4>
 8011a76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011a7a:	6822      	ldr	r2, [r4, #0]
 8011a7c:	3300      	adds	r3, #0
 8011a7e:	bf18      	it	ne
 8011a80:	2301      	movne	r3, #1
 8011a82:	0692      	lsls	r2, r2, #26
 8011a84:	d42d      	bmi.n	8011ae2 <_printf_common+0xbe>
 8011a86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011a8a:	4639      	mov	r1, r7
 8011a8c:	4630      	mov	r0, r6
 8011a8e:	47c0      	blx	r8
 8011a90:	3001      	adds	r0, #1
 8011a92:	d020      	beq.n	8011ad6 <_printf_common+0xb2>
 8011a94:	6823      	ldr	r3, [r4, #0]
 8011a96:	68e5      	ldr	r5, [r4, #12]
 8011a98:	f8d9 2000 	ldr.w	r2, [r9]
 8011a9c:	f003 0306 	and.w	r3, r3, #6
 8011aa0:	2b04      	cmp	r3, #4
 8011aa2:	bf08      	it	eq
 8011aa4:	1aad      	subeq	r5, r5, r2
 8011aa6:	68a3      	ldr	r3, [r4, #8]
 8011aa8:	6922      	ldr	r2, [r4, #16]
 8011aaa:	bf0c      	ite	eq
 8011aac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011ab0:	2500      	movne	r5, #0
 8011ab2:	4293      	cmp	r3, r2
 8011ab4:	bfc4      	itt	gt
 8011ab6:	1a9b      	subgt	r3, r3, r2
 8011ab8:	18ed      	addgt	r5, r5, r3
 8011aba:	f04f 0900 	mov.w	r9, #0
 8011abe:	341a      	adds	r4, #26
 8011ac0:	454d      	cmp	r5, r9
 8011ac2:	d11a      	bne.n	8011afa <_printf_common+0xd6>
 8011ac4:	2000      	movs	r0, #0
 8011ac6:	e008      	b.n	8011ada <_printf_common+0xb6>
 8011ac8:	2301      	movs	r3, #1
 8011aca:	4652      	mov	r2, sl
 8011acc:	4639      	mov	r1, r7
 8011ace:	4630      	mov	r0, r6
 8011ad0:	47c0      	blx	r8
 8011ad2:	3001      	adds	r0, #1
 8011ad4:	d103      	bne.n	8011ade <_printf_common+0xba>
 8011ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8011ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ade:	3501      	adds	r5, #1
 8011ae0:	e7c3      	b.n	8011a6a <_printf_common+0x46>
 8011ae2:	18e1      	adds	r1, r4, r3
 8011ae4:	1c5a      	adds	r2, r3, #1
 8011ae6:	2030      	movs	r0, #48	; 0x30
 8011ae8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011aec:	4422      	add	r2, r4
 8011aee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011af2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011af6:	3302      	adds	r3, #2
 8011af8:	e7c5      	b.n	8011a86 <_printf_common+0x62>
 8011afa:	2301      	movs	r3, #1
 8011afc:	4622      	mov	r2, r4
 8011afe:	4639      	mov	r1, r7
 8011b00:	4630      	mov	r0, r6
 8011b02:	47c0      	blx	r8
 8011b04:	3001      	adds	r0, #1
 8011b06:	d0e6      	beq.n	8011ad6 <_printf_common+0xb2>
 8011b08:	f109 0901 	add.w	r9, r9, #1
 8011b0c:	e7d8      	b.n	8011ac0 <_printf_common+0x9c>
	...

08011b10 <_printf_i>:
 8011b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011b14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011b18:	460c      	mov	r4, r1
 8011b1a:	7e09      	ldrb	r1, [r1, #24]
 8011b1c:	b085      	sub	sp, #20
 8011b1e:	296e      	cmp	r1, #110	; 0x6e
 8011b20:	4617      	mov	r7, r2
 8011b22:	4606      	mov	r6, r0
 8011b24:	4698      	mov	r8, r3
 8011b26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b28:	f000 80b3 	beq.w	8011c92 <_printf_i+0x182>
 8011b2c:	d822      	bhi.n	8011b74 <_printf_i+0x64>
 8011b2e:	2963      	cmp	r1, #99	; 0x63
 8011b30:	d036      	beq.n	8011ba0 <_printf_i+0x90>
 8011b32:	d80a      	bhi.n	8011b4a <_printf_i+0x3a>
 8011b34:	2900      	cmp	r1, #0
 8011b36:	f000 80b9 	beq.w	8011cac <_printf_i+0x19c>
 8011b3a:	2958      	cmp	r1, #88	; 0x58
 8011b3c:	f000 8083 	beq.w	8011c46 <_printf_i+0x136>
 8011b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011b48:	e032      	b.n	8011bb0 <_printf_i+0xa0>
 8011b4a:	2964      	cmp	r1, #100	; 0x64
 8011b4c:	d001      	beq.n	8011b52 <_printf_i+0x42>
 8011b4e:	2969      	cmp	r1, #105	; 0x69
 8011b50:	d1f6      	bne.n	8011b40 <_printf_i+0x30>
 8011b52:	6820      	ldr	r0, [r4, #0]
 8011b54:	6813      	ldr	r3, [r2, #0]
 8011b56:	0605      	lsls	r5, r0, #24
 8011b58:	f103 0104 	add.w	r1, r3, #4
 8011b5c:	d52a      	bpl.n	8011bb4 <_printf_i+0xa4>
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	6011      	str	r1, [r2, #0]
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	da03      	bge.n	8011b6e <_printf_i+0x5e>
 8011b66:	222d      	movs	r2, #45	; 0x2d
 8011b68:	425b      	negs	r3, r3
 8011b6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011b6e:	486f      	ldr	r0, [pc, #444]	; (8011d2c <_printf_i+0x21c>)
 8011b70:	220a      	movs	r2, #10
 8011b72:	e039      	b.n	8011be8 <_printf_i+0xd8>
 8011b74:	2973      	cmp	r1, #115	; 0x73
 8011b76:	f000 809d 	beq.w	8011cb4 <_printf_i+0x1a4>
 8011b7a:	d808      	bhi.n	8011b8e <_printf_i+0x7e>
 8011b7c:	296f      	cmp	r1, #111	; 0x6f
 8011b7e:	d020      	beq.n	8011bc2 <_printf_i+0xb2>
 8011b80:	2970      	cmp	r1, #112	; 0x70
 8011b82:	d1dd      	bne.n	8011b40 <_printf_i+0x30>
 8011b84:	6823      	ldr	r3, [r4, #0]
 8011b86:	f043 0320 	orr.w	r3, r3, #32
 8011b8a:	6023      	str	r3, [r4, #0]
 8011b8c:	e003      	b.n	8011b96 <_printf_i+0x86>
 8011b8e:	2975      	cmp	r1, #117	; 0x75
 8011b90:	d017      	beq.n	8011bc2 <_printf_i+0xb2>
 8011b92:	2978      	cmp	r1, #120	; 0x78
 8011b94:	d1d4      	bne.n	8011b40 <_printf_i+0x30>
 8011b96:	2378      	movs	r3, #120	; 0x78
 8011b98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011b9c:	4864      	ldr	r0, [pc, #400]	; (8011d30 <_printf_i+0x220>)
 8011b9e:	e055      	b.n	8011c4c <_printf_i+0x13c>
 8011ba0:	6813      	ldr	r3, [r2, #0]
 8011ba2:	1d19      	adds	r1, r3, #4
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	6011      	str	r1, [r2, #0]
 8011ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011bac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	e08c      	b.n	8011cce <_printf_i+0x1be>
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	6011      	str	r1, [r2, #0]
 8011bb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011bbc:	bf18      	it	ne
 8011bbe:	b21b      	sxthne	r3, r3
 8011bc0:	e7cf      	b.n	8011b62 <_printf_i+0x52>
 8011bc2:	6813      	ldr	r3, [r2, #0]
 8011bc4:	6825      	ldr	r5, [r4, #0]
 8011bc6:	1d18      	adds	r0, r3, #4
 8011bc8:	6010      	str	r0, [r2, #0]
 8011bca:	0628      	lsls	r0, r5, #24
 8011bcc:	d501      	bpl.n	8011bd2 <_printf_i+0xc2>
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	e002      	b.n	8011bd8 <_printf_i+0xc8>
 8011bd2:	0668      	lsls	r0, r5, #25
 8011bd4:	d5fb      	bpl.n	8011bce <_printf_i+0xbe>
 8011bd6:	881b      	ldrh	r3, [r3, #0]
 8011bd8:	4854      	ldr	r0, [pc, #336]	; (8011d2c <_printf_i+0x21c>)
 8011bda:	296f      	cmp	r1, #111	; 0x6f
 8011bdc:	bf14      	ite	ne
 8011bde:	220a      	movne	r2, #10
 8011be0:	2208      	moveq	r2, #8
 8011be2:	2100      	movs	r1, #0
 8011be4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011be8:	6865      	ldr	r5, [r4, #4]
 8011bea:	60a5      	str	r5, [r4, #8]
 8011bec:	2d00      	cmp	r5, #0
 8011bee:	f2c0 8095 	blt.w	8011d1c <_printf_i+0x20c>
 8011bf2:	6821      	ldr	r1, [r4, #0]
 8011bf4:	f021 0104 	bic.w	r1, r1, #4
 8011bf8:	6021      	str	r1, [r4, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d13d      	bne.n	8011c7a <_printf_i+0x16a>
 8011bfe:	2d00      	cmp	r5, #0
 8011c00:	f040 808e 	bne.w	8011d20 <_printf_i+0x210>
 8011c04:	4665      	mov	r5, ip
 8011c06:	2a08      	cmp	r2, #8
 8011c08:	d10b      	bne.n	8011c22 <_printf_i+0x112>
 8011c0a:	6823      	ldr	r3, [r4, #0]
 8011c0c:	07db      	lsls	r3, r3, #31
 8011c0e:	d508      	bpl.n	8011c22 <_printf_i+0x112>
 8011c10:	6923      	ldr	r3, [r4, #16]
 8011c12:	6862      	ldr	r2, [r4, #4]
 8011c14:	429a      	cmp	r2, r3
 8011c16:	bfde      	ittt	le
 8011c18:	2330      	movle	r3, #48	; 0x30
 8011c1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011c1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011c22:	ebac 0305 	sub.w	r3, ip, r5
 8011c26:	6123      	str	r3, [r4, #16]
 8011c28:	f8cd 8000 	str.w	r8, [sp]
 8011c2c:	463b      	mov	r3, r7
 8011c2e:	aa03      	add	r2, sp, #12
 8011c30:	4621      	mov	r1, r4
 8011c32:	4630      	mov	r0, r6
 8011c34:	f7ff fef6 	bl	8011a24 <_printf_common>
 8011c38:	3001      	adds	r0, #1
 8011c3a:	d14d      	bne.n	8011cd8 <_printf_i+0x1c8>
 8011c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011c40:	b005      	add	sp, #20
 8011c42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c46:	4839      	ldr	r0, [pc, #228]	; (8011d2c <_printf_i+0x21c>)
 8011c48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011c4c:	6813      	ldr	r3, [r2, #0]
 8011c4e:	6821      	ldr	r1, [r4, #0]
 8011c50:	1d1d      	adds	r5, r3, #4
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	6015      	str	r5, [r2, #0]
 8011c56:	060a      	lsls	r2, r1, #24
 8011c58:	d50b      	bpl.n	8011c72 <_printf_i+0x162>
 8011c5a:	07ca      	lsls	r2, r1, #31
 8011c5c:	bf44      	itt	mi
 8011c5e:	f041 0120 	orrmi.w	r1, r1, #32
 8011c62:	6021      	strmi	r1, [r4, #0]
 8011c64:	b91b      	cbnz	r3, 8011c6e <_printf_i+0x15e>
 8011c66:	6822      	ldr	r2, [r4, #0]
 8011c68:	f022 0220 	bic.w	r2, r2, #32
 8011c6c:	6022      	str	r2, [r4, #0]
 8011c6e:	2210      	movs	r2, #16
 8011c70:	e7b7      	b.n	8011be2 <_printf_i+0xd2>
 8011c72:	064d      	lsls	r5, r1, #25
 8011c74:	bf48      	it	mi
 8011c76:	b29b      	uxthmi	r3, r3
 8011c78:	e7ef      	b.n	8011c5a <_printf_i+0x14a>
 8011c7a:	4665      	mov	r5, ip
 8011c7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011c80:	fb02 3311 	mls	r3, r2, r1, r3
 8011c84:	5cc3      	ldrb	r3, [r0, r3]
 8011c86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011c8a:	460b      	mov	r3, r1
 8011c8c:	2900      	cmp	r1, #0
 8011c8e:	d1f5      	bne.n	8011c7c <_printf_i+0x16c>
 8011c90:	e7b9      	b.n	8011c06 <_printf_i+0xf6>
 8011c92:	6813      	ldr	r3, [r2, #0]
 8011c94:	6825      	ldr	r5, [r4, #0]
 8011c96:	6961      	ldr	r1, [r4, #20]
 8011c98:	1d18      	adds	r0, r3, #4
 8011c9a:	6010      	str	r0, [r2, #0]
 8011c9c:	0628      	lsls	r0, r5, #24
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	d501      	bpl.n	8011ca6 <_printf_i+0x196>
 8011ca2:	6019      	str	r1, [r3, #0]
 8011ca4:	e002      	b.n	8011cac <_printf_i+0x19c>
 8011ca6:	066a      	lsls	r2, r5, #25
 8011ca8:	d5fb      	bpl.n	8011ca2 <_printf_i+0x192>
 8011caa:	8019      	strh	r1, [r3, #0]
 8011cac:	2300      	movs	r3, #0
 8011cae:	6123      	str	r3, [r4, #16]
 8011cb0:	4665      	mov	r5, ip
 8011cb2:	e7b9      	b.n	8011c28 <_printf_i+0x118>
 8011cb4:	6813      	ldr	r3, [r2, #0]
 8011cb6:	1d19      	adds	r1, r3, #4
 8011cb8:	6011      	str	r1, [r2, #0]
 8011cba:	681d      	ldr	r5, [r3, #0]
 8011cbc:	6862      	ldr	r2, [r4, #4]
 8011cbe:	2100      	movs	r1, #0
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	f7f6 f9c5 	bl	8008050 <memchr>
 8011cc6:	b108      	cbz	r0, 8011ccc <_printf_i+0x1bc>
 8011cc8:	1b40      	subs	r0, r0, r5
 8011cca:	6060      	str	r0, [r4, #4]
 8011ccc:	6863      	ldr	r3, [r4, #4]
 8011cce:	6123      	str	r3, [r4, #16]
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011cd6:	e7a7      	b.n	8011c28 <_printf_i+0x118>
 8011cd8:	6923      	ldr	r3, [r4, #16]
 8011cda:	462a      	mov	r2, r5
 8011cdc:	4639      	mov	r1, r7
 8011cde:	4630      	mov	r0, r6
 8011ce0:	47c0      	blx	r8
 8011ce2:	3001      	adds	r0, #1
 8011ce4:	d0aa      	beq.n	8011c3c <_printf_i+0x12c>
 8011ce6:	6823      	ldr	r3, [r4, #0]
 8011ce8:	079b      	lsls	r3, r3, #30
 8011cea:	d413      	bmi.n	8011d14 <_printf_i+0x204>
 8011cec:	68e0      	ldr	r0, [r4, #12]
 8011cee:	9b03      	ldr	r3, [sp, #12]
 8011cf0:	4298      	cmp	r0, r3
 8011cf2:	bfb8      	it	lt
 8011cf4:	4618      	movlt	r0, r3
 8011cf6:	e7a3      	b.n	8011c40 <_printf_i+0x130>
 8011cf8:	2301      	movs	r3, #1
 8011cfa:	464a      	mov	r2, r9
 8011cfc:	4639      	mov	r1, r7
 8011cfe:	4630      	mov	r0, r6
 8011d00:	47c0      	blx	r8
 8011d02:	3001      	adds	r0, #1
 8011d04:	d09a      	beq.n	8011c3c <_printf_i+0x12c>
 8011d06:	3501      	adds	r5, #1
 8011d08:	68e3      	ldr	r3, [r4, #12]
 8011d0a:	9a03      	ldr	r2, [sp, #12]
 8011d0c:	1a9b      	subs	r3, r3, r2
 8011d0e:	42ab      	cmp	r3, r5
 8011d10:	dcf2      	bgt.n	8011cf8 <_printf_i+0x1e8>
 8011d12:	e7eb      	b.n	8011cec <_printf_i+0x1dc>
 8011d14:	2500      	movs	r5, #0
 8011d16:	f104 0919 	add.w	r9, r4, #25
 8011d1a:	e7f5      	b.n	8011d08 <_printf_i+0x1f8>
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d1ac      	bne.n	8011c7a <_printf_i+0x16a>
 8011d20:	7803      	ldrb	r3, [r0, #0]
 8011d22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011d26:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d2a:	e76c      	b.n	8011c06 <_printf_i+0xf6>
 8011d2c:	080161a5 	.word	0x080161a5
 8011d30:	080161b6 	.word	0x080161b6

08011d34 <__svfiscanf_r>:
 8011d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d38:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8011d3c:	460c      	mov	r4, r1
 8011d3e:	2100      	movs	r1, #0
 8011d40:	9144      	str	r1, [sp, #272]	; 0x110
 8011d42:	9145      	str	r1, [sp, #276]	; 0x114
 8011d44:	499f      	ldr	r1, [pc, #636]	; (8011fc4 <__svfiscanf_r+0x290>)
 8011d46:	91a0      	str	r1, [sp, #640]	; 0x280
 8011d48:	f10d 0804 	add.w	r8, sp, #4
 8011d4c:	499e      	ldr	r1, [pc, #632]	; (8011fc8 <__svfiscanf_r+0x294>)
 8011d4e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8011fcc <__svfiscanf_r+0x298>
 8011d52:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8011d56:	4606      	mov	r6, r0
 8011d58:	4692      	mov	sl, r2
 8011d5a:	91a1      	str	r1, [sp, #644]	; 0x284
 8011d5c:	9300      	str	r3, [sp, #0]
 8011d5e:	270a      	movs	r7, #10
 8011d60:	f89a 3000 	ldrb.w	r3, [sl]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	f000 812a 	beq.w	8011fbe <__svfiscanf_r+0x28a>
 8011d6a:	4655      	mov	r5, sl
 8011d6c:	f003 f98c 	bl	8015088 <__locale_ctype_ptr>
 8011d70:	f815 bb01 	ldrb.w	fp, [r5], #1
 8011d74:	4458      	add	r0, fp
 8011d76:	7843      	ldrb	r3, [r0, #1]
 8011d78:	f013 0308 	ands.w	r3, r3, #8
 8011d7c:	d01c      	beq.n	8011db8 <__svfiscanf_r+0x84>
 8011d7e:	6863      	ldr	r3, [r4, #4]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	dd12      	ble.n	8011daa <__svfiscanf_r+0x76>
 8011d84:	f003 f980 	bl	8015088 <__locale_ctype_ptr>
 8011d88:	6823      	ldr	r3, [r4, #0]
 8011d8a:	781a      	ldrb	r2, [r3, #0]
 8011d8c:	4410      	add	r0, r2
 8011d8e:	7842      	ldrb	r2, [r0, #1]
 8011d90:	0712      	lsls	r2, r2, #28
 8011d92:	d401      	bmi.n	8011d98 <__svfiscanf_r+0x64>
 8011d94:	46aa      	mov	sl, r5
 8011d96:	e7e3      	b.n	8011d60 <__svfiscanf_r+0x2c>
 8011d98:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011d9a:	3201      	adds	r2, #1
 8011d9c:	9245      	str	r2, [sp, #276]	; 0x114
 8011d9e:	6862      	ldr	r2, [r4, #4]
 8011da0:	3301      	adds	r3, #1
 8011da2:	3a01      	subs	r2, #1
 8011da4:	6062      	str	r2, [r4, #4]
 8011da6:	6023      	str	r3, [r4, #0]
 8011da8:	e7e9      	b.n	8011d7e <__svfiscanf_r+0x4a>
 8011daa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011dac:	4621      	mov	r1, r4
 8011dae:	4630      	mov	r0, r6
 8011db0:	4798      	blx	r3
 8011db2:	2800      	cmp	r0, #0
 8011db4:	d0e6      	beq.n	8011d84 <__svfiscanf_r+0x50>
 8011db6:	e7ed      	b.n	8011d94 <__svfiscanf_r+0x60>
 8011db8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8011dbc:	f040 8082 	bne.w	8011ec4 <__svfiscanf_r+0x190>
 8011dc0:	9343      	str	r3, [sp, #268]	; 0x10c
 8011dc2:	9341      	str	r3, [sp, #260]	; 0x104
 8011dc4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8011dc8:	2b2a      	cmp	r3, #42	; 0x2a
 8011dca:	d103      	bne.n	8011dd4 <__svfiscanf_r+0xa0>
 8011dcc:	2310      	movs	r3, #16
 8011dce:	9341      	str	r3, [sp, #260]	; 0x104
 8011dd0:	f10a 0502 	add.w	r5, sl, #2
 8011dd4:	46aa      	mov	sl, r5
 8011dd6:	f815 1b01 	ldrb.w	r1, [r5], #1
 8011dda:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8011dde:	2a09      	cmp	r2, #9
 8011de0:	d922      	bls.n	8011e28 <__svfiscanf_r+0xf4>
 8011de2:	2203      	movs	r2, #3
 8011de4:	4879      	ldr	r0, [pc, #484]	; (8011fcc <__svfiscanf_r+0x298>)
 8011de6:	f7f6 f933 	bl	8008050 <memchr>
 8011dea:	b138      	cbz	r0, 8011dfc <__svfiscanf_r+0xc8>
 8011dec:	eba0 0309 	sub.w	r3, r0, r9
 8011df0:	2001      	movs	r0, #1
 8011df2:	4098      	lsls	r0, r3
 8011df4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011df6:	4318      	orrs	r0, r3
 8011df8:	9041      	str	r0, [sp, #260]	; 0x104
 8011dfa:	46aa      	mov	sl, r5
 8011dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8011e00:	2b67      	cmp	r3, #103	; 0x67
 8011e02:	f10a 0501 	add.w	r5, sl, #1
 8011e06:	d82b      	bhi.n	8011e60 <__svfiscanf_r+0x12c>
 8011e08:	2b65      	cmp	r3, #101	; 0x65
 8011e0a:	f080 809f 	bcs.w	8011f4c <__svfiscanf_r+0x218>
 8011e0e:	2b47      	cmp	r3, #71	; 0x47
 8011e10:	d810      	bhi.n	8011e34 <__svfiscanf_r+0x100>
 8011e12:	2b45      	cmp	r3, #69	; 0x45
 8011e14:	f080 809a 	bcs.w	8011f4c <__svfiscanf_r+0x218>
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d06c      	beq.n	8011ef6 <__svfiscanf_r+0x1c2>
 8011e1c:	2b25      	cmp	r3, #37	; 0x25
 8011e1e:	d051      	beq.n	8011ec4 <__svfiscanf_r+0x190>
 8011e20:	2303      	movs	r3, #3
 8011e22:	9347      	str	r3, [sp, #284]	; 0x11c
 8011e24:	9742      	str	r7, [sp, #264]	; 0x108
 8011e26:	e027      	b.n	8011e78 <__svfiscanf_r+0x144>
 8011e28:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8011e2a:	fb07 1303 	mla	r3, r7, r3, r1
 8011e2e:	3b30      	subs	r3, #48	; 0x30
 8011e30:	9343      	str	r3, [sp, #268]	; 0x10c
 8011e32:	e7cf      	b.n	8011dd4 <__svfiscanf_r+0xa0>
 8011e34:	2b5b      	cmp	r3, #91	; 0x5b
 8011e36:	d06a      	beq.n	8011f0e <__svfiscanf_r+0x1da>
 8011e38:	d80c      	bhi.n	8011e54 <__svfiscanf_r+0x120>
 8011e3a:	2b58      	cmp	r3, #88	; 0x58
 8011e3c:	d1f0      	bne.n	8011e20 <__svfiscanf_r+0xec>
 8011e3e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011e44:	9241      	str	r2, [sp, #260]	; 0x104
 8011e46:	2210      	movs	r2, #16
 8011e48:	9242      	str	r2, [sp, #264]	; 0x108
 8011e4a:	2b6e      	cmp	r3, #110	; 0x6e
 8011e4c:	bf8c      	ite	hi
 8011e4e:	2304      	movhi	r3, #4
 8011e50:	2303      	movls	r3, #3
 8011e52:	e010      	b.n	8011e76 <__svfiscanf_r+0x142>
 8011e54:	2b63      	cmp	r3, #99	; 0x63
 8011e56:	d065      	beq.n	8011f24 <__svfiscanf_r+0x1f0>
 8011e58:	2b64      	cmp	r3, #100	; 0x64
 8011e5a:	d1e1      	bne.n	8011e20 <__svfiscanf_r+0xec>
 8011e5c:	9742      	str	r7, [sp, #264]	; 0x108
 8011e5e:	e7f4      	b.n	8011e4a <__svfiscanf_r+0x116>
 8011e60:	2b70      	cmp	r3, #112	; 0x70
 8011e62:	d04b      	beq.n	8011efc <__svfiscanf_r+0x1c8>
 8011e64:	d826      	bhi.n	8011eb4 <__svfiscanf_r+0x180>
 8011e66:	2b6e      	cmp	r3, #110	; 0x6e
 8011e68:	d062      	beq.n	8011f30 <__svfiscanf_r+0x1fc>
 8011e6a:	d84c      	bhi.n	8011f06 <__svfiscanf_r+0x1d2>
 8011e6c:	2b69      	cmp	r3, #105	; 0x69
 8011e6e:	d1d7      	bne.n	8011e20 <__svfiscanf_r+0xec>
 8011e70:	2300      	movs	r3, #0
 8011e72:	9342      	str	r3, [sp, #264]	; 0x108
 8011e74:	2303      	movs	r3, #3
 8011e76:	9347      	str	r3, [sp, #284]	; 0x11c
 8011e78:	6863      	ldr	r3, [r4, #4]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	dd68      	ble.n	8011f50 <__svfiscanf_r+0x21c>
 8011e7e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011e80:	0659      	lsls	r1, r3, #25
 8011e82:	d407      	bmi.n	8011e94 <__svfiscanf_r+0x160>
 8011e84:	f003 f900 	bl	8015088 <__locale_ctype_ptr>
 8011e88:	6823      	ldr	r3, [r4, #0]
 8011e8a:	781a      	ldrb	r2, [r3, #0]
 8011e8c:	4410      	add	r0, r2
 8011e8e:	7842      	ldrb	r2, [r0, #1]
 8011e90:	0712      	lsls	r2, r2, #28
 8011e92:	d464      	bmi.n	8011f5e <__svfiscanf_r+0x22a>
 8011e94:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8011e96:	2b02      	cmp	r3, #2
 8011e98:	dc73      	bgt.n	8011f82 <__svfiscanf_r+0x24e>
 8011e9a:	466b      	mov	r3, sp
 8011e9c:	4622      	mov	r2, r4
 8011e9e:	a941      	add	r1, sp, #260	; 0x104
 8011ea0:	4630      	mov	r0, r6
 8011ea2:	f000 faa1 	bl	80123e8 <_scanf_chars>
 8011ea6:	2801      	cmp	r0, #1
 8011ea8:	f000 8089 	beq.w	8011fbe <__svfiscanf_r+0x28a>
 8011eac:	2802      	cmp	r0, #2
 8011eae:	f47f af71 	bne.w	8011d94 <__svfiscanf_r+0x60>
 8011eb2:	e01d      	b.n	8011ef0 <__svfiscanf_r+0x1bc>
 8011eb4:	2b75      	cmp	r3, #117	; 0x75
 8011eb6:	d0d1      	beq.n	8011e5c <__svfiscanf_r+0x128>
 8011eb8:	2b78      	cmp	r3, #120	; 0x78
 8011eba:	d0c0      	beq.n	8011e3e <__svfiscanf_r+0x10a>
 8011ebc:	2b73      	cmp	r3, #115	; 0x73
 8011ebe:	d1af      	bne.n	8011e20 <__svfiscanf_r+0xec>
 8011ec0:	2302      	movs	r3, #2
 8011ec2:	e7d8      	b.n	8011e76 <__svfiscanf_r+0x142>
 8011ec4:	6863      	ldr	r3, [r4, #4]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	dd0c      	ble.n	8011ee4 <__svfiscanf_r+0x1b0>
 8011eca:	6823      	ldr	r3, [r4, #0]
 8011ecc:	781a      	ldrb	r2, [r3, #0]
 8011ece:	455a      	cmp	r2, fp
 8011ed0:	d175      	bne.n	8011fbe <__svfiscanf_r+0x28a>
 8011ed2:	3301      	adds	r3, #1
 8011ed4:	6862      	ldr	r2, [r4, #4]
 8011ed6:	6023      	str	r3, [r4, #0]
 8011ed8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8011eda:	3a01      	subs	r2, #1
 8011edc:	3301      	adds	r3, #1
 8011ede:	6062      	str	r2, [r4, #4]
 8011ee0:	9345      	str	r3, [sp, #276]	; 0x114
 8011ee2:	e757      	b.n	8011d94 <__svfiscanf_r+0x60>
 8011ee4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011ee6:	4621      	mov	r1, r4
 8011ee8:	4630      	mov	r0, r6
 8011eea:	4798      	blx	r3
 8011eec:	2800      	cmp	r0, #0
 8011eee:	d0ec      	beq.n	8011eca <__svfiscanf_r+0x196>
 8011ef0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011ef2:	2800      	cmp	r0, #0
 8011ef4:	d159      	bne.n	8011faa <__svfiscanf_r+0x276>
 8011ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8011efa:	e05c      	b.n	8011fb6 <__svfiscanf_r+0x282>
 8011efc:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011efe:	f042 0220 	orr.w	r2, r2, #32
 8011f02:	9241      	str	r2, [sp, #260]	; 0x104
 8011f04:	e79b      	b.n	8011e3e <__svfiscanf_r+0x10a>
 8011f06:	2308      	movs	r3, #8
 8011f08:	9342      	str	r3, [sp, #264]	; 0x108
 8011f0a:	2304      	movs	r3, #4
 8011f0c:	e7b3      	b.n	8011e76 <__svfiscanf_r+0x142>
 8011f0e:	4629      	mov	r1, r5
 8011f10:	4640      	mov	r0, r8
 8011f12:	f000 fd0f 	bl	8012934 <__sccl>
 8011f16:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f1c:	9341      	str	r3, [sp, #260]	; 0x104
 8011f1e:	4605      	mov	r5, r0
 8011f20:	2301      	movs	r3, #1
 8011f22:	e7a8      	b.n	8011e76 <__svfiscanf_r+0x142>
 8011f24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f2a:	9341      	str	r3, [sp, #260]	; 0x104
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	e7a2      	b.n	8011e76 <__svfiscanf_r+0x142>
 8011f30:	9841      	ldr	r0, [sp, #260]	; 0x104
 8011f32:	06c3      	lsls	r3, r0, #27
 8011f34:	f53f af2e 	bmi.w	8011d94 <__svfiscanf_r+0x60>
 8011f38:	9b00      	ldr	r3, [sp, #0]
 8011f3a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011f3c:	1d19      	adds	r1, r3, #4
 8011f3e:	9100      	str	r1, [sp, #0]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	07c0      	lsls	r0, r0, #31
 8011f44:	bf4c      	ite	mi
 8011f46:	801a      	strhmi	r2, [r3, #0]
 8011f48:	601a      	strpl	r2, [r3, #0]
 8011f4a:	e723      	b.n	8011d94 <__svfiscanf_r+0x60>
 8011f4c:	2305      	movs	r3, #5
 8011f4e:	e792      	b.n	8011e76 <__svfiscanf_r+0x142>
 8011f50:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011f52:	4621      	mov	r1, r4
 8011f54:	4630      	mov	r0, r6
 8011f56:	4798      	blx	r3
 8011f58:	2800      	cmp	r0, #0
 8011f5a:	d090      	beq.n	8011e7e <__svfiscanf_r+0x14a>
 8011f5c:	e7c8      	b.n	8011ef0 <__svfiscanf_r+0x1bc>
 8011f5e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011f60:	3201      	adds	r2, #1
 8011f62:	9245      	str	r2, [sp, #276]	; 0x114
 8011f64:	6862      	ldr	r2, [r4, #4]
 8011f66:	3a01      	subs	r2, #1
 8011f68:	2a00      	cmp	r2, #0
 8011f6a:	6062      	str	r2, [r4, #4]
 8011f6c:	dd02      	ble.n	8011f74 <__svfiscanf_r+0x240>
 8011f6e:	3301      	adds	r3, #1
 8011f70:	6023      	str	r3, [r4, #0]
 8011f72:	e787      	b.n	8011e84 <__svfiscanf_r+0x150>
 8011f74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011f76:	4621      	mov	r1, r4
 8011f78:	4630      	mov	r0, r6
 8011f7a:	4798      	blx	r3
 8011f7c:	2800      	cmp	r0, #0
 8011f7e:	d081      	beq.n	8011e84 <__svfiscanf_r+0x150>
 8011f80:	e7b6      	b.n	8011ef0 <__svfiscanf_r+0x1bc>
 8011f82:	2b04      	cmp	r3, #4
 8011f84:	dc06      	bgt.n	8011f94 <__svfiscanf_r+0x260>
 8011f86:	466b      	mov	r3, sp
 8011f88:	4622      	mov	r2, r4
 8011f8a:	a941      	add	r1, sp, #260	; 0x104
 8011f8c:	4630      	mov	r0, r6
 8011f8e:	f000 fa8f 	bl	80124b0 <_scanf_i>
 8011f92:	e788      	b.n	8011ea6 <__svfiscanf_r+0x172>
 8011f94:	4b0e      	ldr	r3, [pc, #56]	; (8011fd0 <__svfiscanf_r+0x29c>)
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	f43f aefc 	beq.w	8011d94 <__svfiscanf_r+0x60>
 8011f9c:	466b      	mov	r3, sp
 8011f9e:	4622      	mov	r2, r4
 8011fa0:	a941      	add	r1, sp, #260	; 0x104
 8011fa2:	4630      	mov	r0, r6
 8011fa4:	f000 f83e 	bl	8012024 <_scanf_float>
 8011fa8:	e77d      	b.n	8011ea6 <__svfiscanf_r+0x172>
 8011faa:	89a3      	ldrh	r3, [r4, #12]
 8011fac:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011fb0:	bf18      	it	ne
 8011fb2:	f04f 30ff 	movne.w	r0, #4294967295
 8011fb6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8011fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fbe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011fc0:	e7f9      	b.n	8011fb6 <__svfiscanf_r+0x282>
 8011fc2:	bf00      	nop
 8011fc4:	08013ac1 	.word	0x08013ac1
 8011fc8:	080127cd 	.word	0x080127cd
 8011fcc:	0801618a 	.word	0x0801618a
 8011fd0:	08012025 	.word	0x08012025

08011fd4 <_vfiscanf_r>:
 8011fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fd8:	460c      	mov	r4, r1
 8011fda:	4616      	mov	r6, r2
 8011fdc:	461f      	mov	r7, r3
 8011fde:	4605      	mov	r5, r0
 8011fe0:	b118      	cbz	r0, 8011fea <_vfiscanf_r+0x16>
 8011fe2:	6983      	ldr	r3, [r0, #24]
 8011fe4:	b90b      	cbnz	r3, 8011fea <_vfiscanf_r+0x16>
 8011fe6:	f7fe ff1f 	bl	8010e28 <__sinit>
 8011fea:	4b0b      	ldr	r3, [pc, #44]	; (8012018 <_vfiscanf_r+0x44>)
 8011fec:	429c      	cmp	r4, r3
 8011fee:	d108      	bne.n	8012002 <_vfiscanf_r+0x2e>
 8011ff0:	686c      	ldr	r4, [r5, #4]
 8011ff2:	463b      	mov	r3, r7
 8011ff4:	4632      	mov	r2, r6
 8011ff6:	4621      	mov	r1, r4
 8011ff8:	4628      	mov	r0, r5
 8011ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ffe:	f7ff be99 	b.w	8011d34 <__svfiscanf_r>
 8012002:	4b06      	ldr	r3, [pc, #24]	; (801201c <_vfiscanf_r+0x48>)
 8012004:	429c      	cmp	r4, r3
 8012006:	d101      	bne.n	801200c <_vfiscanf_r+0x38>
 8012008:	68ac      	ldr	r4, [r5, #8]
 801200a:	e7f2      	b.n	8011ff2 <_vfiscanf_r+0x1e>
 801200c:	4b04      	ldr	r3, [pc, #16]	; (8012020 <_vfiscanf_r+0x4c>)
 801200e:	429c      	cmp	r4, r3
 8012010:	bf08      	it	eq
 8012012:	68ec      	ldreq	r4, [r5, #12]
 8012014:	e7ed      	b.n	8011ff2 <_vfiscanf_r+0x1e>
 8012016:	bf00      	nop
 8012018:	08016140 	.word	0x08016140
 801201c:	08016160 	.word	0x08016160
 8012020:	08016120 	.word	0x08016120

08012024 <_scanf_float>:
 8012024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012028:	469a      	mov	sl, r3
 801202a:	688b      	ldr	r3, [r1, #8]
 801202c:	4616      	mov	r6, r2
 801202e:	1e5a      	subs	r2, r3, #1
 8012030:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8012034:	b087      	sub	sp, #28
 8012036:	bf83      	ittte	hi
 8012038:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 801203c:	189b      	addhi	r3, r3, r2
 801203e:	9301      	strhi	r3, [sp, #4]
 8012040:	2300      	movls	r3, #0
 8012042:	bf86      	itte	hi
 8012044:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012048:	608b      	strhi	r3, [r1, #8]
 801204a:	9301      	strls	r3, [sp, #4]
 801204c:	680b      	ldr	r3, [r1, #0]
 801204e:	4688      	mov	r8, r1
 8012050:	f04f 0b00 	mov.w	fp, #0
 8012054:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8012058:	f848 3b1c 	str.w	r3, [r8], #28
 801205c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8012060:	4607      	mov	r7, r0
 8012062:	460c      	mov	r4, r1
 8012064:	4645      	mov	r5, r8
 8012066:	465a      	mov	r2, fp
 8012068:	46d9      	mov	r9, fp
 801206a:	f8cd b008 	str.w	fp, [sp, #8]
 801206e:	68a1      	ldr	r1, [r4, #8]
 8012070:	b181      	cbz	r1, 8012094 <_scanf_float+0x70>
 8012072:	6833      	ldr	r3, [r6, #0]
 8012074:	781b      	ldrb	r3, [r3, #0]
 8012076:	2b49      	cmp	r3, #73	; 0x49
 8012078:	d071      	beq.n	801215e <_scanf_float+0x13a>
 801207a:	d84d      	bhi.n	8012118 <_scanf_float+0xf4>
 801207c:	2b39      	cmp	r3, #57	; 0x39
 801207e:	d840      	bhi.n	8012102 <_scanf_float+0xde>
 8012080:	2b31      	cmp	r3, #49	; 0x31
 8012082:	f080 8088 	bcs.w	8012196 <_scanf_float+0x172>
 8012086:	2b2d      	cmp	r3, #45	; 0x2d
 8012088:	f000 8090 	beq.w	80121ac <_scanf_float+0x188>
 801208c:	d815      	bhi.n	80120ba <_scanf_float+0x96>
 801208e:	2b2b      	cmp	r3, #43	; 0x2b
 8012090:	f000 808c 	beq.w	80121ac <_scanf_float+0x188>
 8012094:	f1b9 0f00 	cmp.w	r9, #0
 8012098:	d003      	beq.n	80120a2 <_scanf_float+0x7e>
 801209a:	6823      	ldr	r3, [r4, #0]
 801209c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80120a0:	6023      	str	r3, [r4, #0]
 80120a2:	3a01      	subs	r2, #1
 80120a4:	2a01      	cmp	r2, #1
 80120a6:	f200 80ea 	bhi.w	801227e <_scanf_float+0x25a>
 80120aa:	4545      	cmp	r5, r8
 80120ac:	f200 80dc 	bhi.w	8012268 <_scanf_float+0x244>
 80120b0:	2601      	movs	r6, #1
 80120b2:	4630      	mov	r0, r6
 80120b4:	b007      	add	sp, #28
 80120b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ba:	2b2e      	cmp	r3, #46	; 0x2e
 80120bc:	f000 809f 	beq.w	80121fe <_scanf_float+0x1da>
 80120c0:	2b30      	cmp	r3, #48	; 0x30
 80120c2:	d1e7      	bne.n	8012094 <_scanf_float+0x70>
 80120c4:	6820      	ldr	r0, [r4, #0]
 80120c6:	f410 7f80 	tst.w	r0, #256	; 0x100
 80120ca:	d064      	beq.n	8012196 <_scanf_float+0x172>
 80120cc:	9b01      	ldr	r3, [sp, #4]
 80120ce:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80120d2:	6020      	str	r0, [r4, #0]
 80120d4:	f109 0901 	add.w	r9, r9, #1
 80120d8:	b11b      	cbz	r3, 80120e2 <_scanf_float+0xbe>
 80120da:	3b01      	subs	r3, #1
 80120dc:	3101      	adds	r1, #1
 80120de:	9301      	str	r3, [sp, #4]
 80120e0:	60a1      	str	r1, [r4, #8]
 80120e2:	68a3      	ldr	r3, [r4, #8]
 80120e4:	3b01      	subs	r3, #1
 80120e6:	60a3      	str	r3, [r4, #8]
 80120e8:	6923      	ldr	r3, [r4, #16]
 80120ea:	3301      	adds	r3, #1
 80120ec:	6123      	str	r3, [r4, #16]
 80120ee:	6873      	ldr	r3, [r6, #4]
 80120f0:	3b01      	subs	r3, #1
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	6073      	str	r3, [r6, #4]
 80120f6:	f340 80ac 	ble.w	8012252 <_scanf_float+0x22e>
 80120fa:	6833      	ldr	r3, [r6, #0]
 80120fc:	3301      	adds	r3, #1
 80120fe:	6033      	str	r3, [r6, #0]
 8012100:	e7b5      	b.n	801206e <_scanf_float+0x4a>
 8012102:	2b45      	cmp	r3, #69	; 0x45
 8012104:	f000 8085 	beq.w	8012212 <_scanf_float+0x1ee>
 8012108:	2b46      	cmp	r3, #70	; 0x46
 801210a:	d06a      	beq.n	80121e2 <_scanf_float+0x1be>
 801210c:	2b41      	cmp	r3, #65	; 0x41
 801210e:	d1c1      	bne.n	8012094 <_scanf_float+0x70>
 8012110:	2a01      	cmp	r2, #1
 8012112:	d1bf      	bne.n	8012094 <_scanf_float+0x70>
 8012114:	2202      	movs	r2, #2
 8012116:	e046      	b.n	80121a6 <_scanf_float+0x182>
 8012118:	2b65      	cmp	r3, #101	; 0x65
 801211a:	d07a      	beq.n	8012212 <_scanf_float+0x1ee>
 801211c:	d818      	bhi.n	8012150 <_scanf_float+0x12c>
 801211e:	2b54      	cmp	r3, #84	; 0x54
 8012120:	d066      	beq.n	80121f0 <_scanf_float+0x1cc>
 8012122:	d811      	bhi.n	8012148 <_scanf_float+0x124>
 8012124:	2b4e      	cmp	r3, #78	; 0x4e
 8012126:	d1b5      	bne.n	8012094 <_scanf_float+0x70>
 8012128:	2a00      	cmp	r2, #0
 801212a:	d146      	bne.n	80121ba <_scanf_float+0x196>
 801212c:	f1b9 0f00 	cmp.w	r9, #0
 8012130:	d145      	bne.n	80121be <_scanf_float+0x19a>
 8012132:	6821      	ldr	r1, [r4, #0]
 8012134:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8012138:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801213c:	d13f      	bne.n	80121be <_scanf_float+0x19a>
 801213e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012142:	6021      	str	r1, [r4, #0]
 8012144:	2201      	movs	r2, #1
 8012146:	e02e      	b.n	80121a6 <_scanf_float+0x182>
 8012148:	2b59      	cmp	r3, #89	; 0x59
 801214a:	d01e      	beq.n	801218a <_scanf_float+0x166>
 801214c:	2b61      	cmp	r3, #97	; 0x61
 801214e:	e7de      	b.n	801210e <_scanf_float+0xea>
 8012150:	2b6e      	cmp	r3, #110	; 0x6e
 8012152:	d0e9      	beq.n	8012128 <_scanf_float+0x104>
 8012154:	d815      	bhi.n	8012182 <_scanf_float+0x15e>
 8012156:	2b66      	cmp	r3, #102	; 0x66
 8012158:	d043      	beq.n	80121e2 <_scanf_float+0x1be>
 801215a:	2b69      	cmp	r3, #105	; 0x69
 801215c:	d19a      	bne.n	8012094 <_scanf_float+0x70>
 801215e:	f1bb 0f00 	cmp.w	fp, #0
 8012162:	d138      	bne.n	80121d6 <_scanf_float+0x1b2>
 8012164:	f1b9 0f00 	cmp.w	r9, #0
 8012168:	d197      	bne.n	801209a <_scanf_float+0x76>
 801216a:	6821      	ldr	r1, [r4, #0]
 801216c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8012170:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8012174:	d195      	bne.n	80120a2 <_scanf_float+0x7e>
 8012176:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801217a:	6021      	str	r1, [r4, #0]
 801217c:	f04f 0b01 	mov.w	fp, #1
 8012180:	e011      	b.n	80121a6 <_scanf_float+0x182>
 8012182:	2b74      	cmp	r3, #116	; 0x74
 8012184:	d034      	beq.n	80121f0 <_scanf_float+0x1cc>
 8012186:	2b79      	cmp	r3, #121	; 0x79
 8012188:	d184      	bne.n	8012094 <_scanf_float+0x70>
 801218a:	f1bb 0f07 	cmp.w	fp, #7
 801218e:	d181      	bne.n	8012094 <_scanf_float+0x70>
 8012190:	f04f 0b08 	mov.w	fp, #8
 8012194:	e007      	b.n	80121a6 <_scanf_float+0x182>
 8012196:	eb12 0f0b 	cmn.w	r2, fp
 801219a:	f47f af7b 	bne.w	8012094 <_scanf_float+0x70>
 801219e:	6821      	ldr	r1, [r4, #0]
 80121a0:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80121a4:	6021      	str	r1, [r4, #0]
 80121a6:	702b      	strb	r3, [r5, #0]
 80121a8:	3501      	adds	r5, #1
 80121aa:	e79a      	b.n	80120e2 <_scanf_float+0xbe>
 80121ac:	6821      	ldr	r1, [r4, #0]
 80121ae:	0608      	lsls	r0, r1, #24
 80121b0:	f57f af70 	bpl.w	8012094 <_scanf_float+0x70>
 80121b4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80121b8:	e7f4      	b.n	80121a4 <_scanf_float+0x180>
 80121ba:	2a02      	cmp	r2, #2
 80121bc:	d047      	beq.n	801224e <_scanf_float+0x22a>
 80121be:	f1bb 0f01 	cmp.w	fp, #1
 80121c2:	d003      	beq.n	80121cc <_scanf_float+0x1a8>
 80121c4:	f1bb 0f04 	cmp.w	fp, #4
 80121c8:	f47f af64 	bne.w	8012094 <_scanf_float+0x70>
 80121cc:	f10b 0b01 	add.w	fp, fp, #1
 80121d0:	fa5f fb8b 	uxtb.w	fp, fp
 80121d4:	e7e7      	b.n	80121a6 <_scanf_float+0x182>
 80121d6:	f1bb 0f03 	cmp.w	fp, #3
 80121da:	d0f7      	beq.n	80121cc <_scanf_float+0x1a8>
 80121dc:	f1bb 0f05 	cmp.w	fp, #5
 80121e0:	e7f2      	b.n	80121c8 <_scanf_float+0x1a4>
 80121e2:	f1bb 0f02 	cmp.w	fp, #2
 80121e6:	f47f af55 	bne.w	8012094 <_scanf_float+0x70>
 80121ea:	f04f 0b03 	mov.w	fp, #3
 80121ee:	e7da      	b.n	80121a6 <_scanf_float+0x182>
 80121f0:	f1bb 0f06 	cmp.w	fp, #6
 80121f4:	f47f af4e 	bne.w	8012094 <_scanf_float+0x70>
 80121f8:	f04f 0b07 	mov.w	fp, #7
 80121fc:	e7d3      	b.n	80121a6 <_scanf_float+0x182>
 80121fe:	6821      	ldr	r1, [r4, #0]
 8012200:	0588      	lsls	r0, r1, #22
 8012202:	f57f af47 	bpl.w	8012094 <_scanf_float+0x70>
 8012206:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801220a:	6021      	str	r1, [r4, #0]
 801220c:	f8cd 9008 	str.w	r9, [sp, #8]
 8012210:	e7c9      	b.n	80121a6 <_scanf_float+0x182>
 8012212:	6821      	ldr	r1, [r4, #0]
 8012214:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8012218:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801221c:	d006      	beq.n	801222c <_scanf_float+0x208>
 801221e:	0548      	lsls	r0, r1, #21
 8012220:	f57f af38 	bpl.w	8012094 <_scanf_float+0x70>
 8012224:	f1b9 0f00 	cmp.w	r9, #0
 8012228:	f43f af3b 	beq.w	80120a2 <_scanf_float+0x7e>
 801222c:	0588      	lsls	r0, r1, #22
 801222e:	bf58      	it	pl
 8012230:	9802      	ldrpl	r0, [sp, #8]
 8012232:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012236:	bf58      	it	pl
 8012238:	eba9 0000 	subpl.w	r0, r9, r0
 801223c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8012240:	bf58      	it	pl
 8012242:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8012246:	6021      	str	r1, [r4, #0]
 8012248:	f04f 0900 	mov.w	r9, #0
 801224c:	e7ab      	b.n	80121a6 <_scanf_float+0x182>
 801224e:	2203      	movs	r2, #3
 8012250:	e7a9      	b.n	80121a6 <_scanf_float+0x182>
 8012252:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012256:	9205      	str	r2, [sp, #20]
 8012258:	4631      	mov	r1, r6
 801225a:	4638      	mov	r0, r7
 801225c:	4798      	blx	r3
 801225e:	9a05      	ldr	r2, [sp, #20]
 8012260:	2800      	cmp	r0, #0
 8012262:	f43f af04 	beq.w	801206e <_scanf_float+0x4a>
 8012266:	e715      	b.n	8012094 <_scanf_float+0x70>
 8012268:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801226c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012270:	4632      	mov	r2, r6
 8012272:	4638      	mov	r0, r7
 8012274:	4798      	blx	r3
 8012276:	6923      	ldr	r3, [r4, #16]
 8012278:	3b01      	subs	r3, #1
 801227a:	6123      	str	r3, [r4, #16]
 801227c:	e715      	b.n	80120aa <_scanf_float+0x86>
 801227e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8012282:	2b06      	cmp	r3, #6
 8012284:	d80a      	bhi.n	801229c <_scanf_float+0x278>
 8012286:	f1bb 0f02 	cmp.w	fp, #2
 801228a:	d968      	bls.n	801235e <_scanf_float+0x33a>
 801228c:	f1ab 0b03 	sub.w	fp, fp, #3
 8012290:	fa5f fb8b 	uxtb.w	fp, fp
 8012294:	eba5 0b0b 	sub.w	fp, r5, fp
 8012298:	455d      	cmp	r5, fp
 801229a:	d14b      	bne.n	8012334 <_scanf_float+0x310>
 801229c:	6823      	ldr	r3, [r4, #0]
 801229e:	05da      	lsls	r2, r3, #23
 80122a0:	d51f      	bpl.n	80122e2 <_scanf_float+0x2be>
 80122a2:	055b      	lsls	r3, r3, #21
 80122a4:	d468      	bmi.n	8012378 <_scanf_float+0x354>
 80122a6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80122aa:	6923      	ldr	r3, [r4, #16]
 80122ac:	2965      	cmp	r1, #101	; 0x65
 80122ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80122b2:	f105 3bff 	add.w	fp, r5, #4294967295
 80122b6:	6123      	str	r3, [r4, #16]
 80122b8:	d00d      	beq.n	80122d6 <_scanf_float+0x2b2>
 80122ba:	2945      	cmp	r1, #69	; 0x45
 80122bc:	d00b      	beq.n	80122d6 <_scanf_float+0x2b2>
 80122be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80122c2:	4632      	mov	r2, r6
 80122c4:	4638      	mov	r0, r7
 80122c6:	4798      	blx	r3
 80122c8:	6923      	ldr	r3, [r4, #16]
 80122ca:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80122ce:	3b01      	subs	r3, #1
 80122d0:	f1a5 0b02 	sub.w	fp, r5, #2
 80122d4:	6123      	str	r3, [r4, #16]
 80122d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80122da:	4632      	mov	r2, r6
 80122dc:	4638      	mov	r0, r7
 80122de:	4798      	blx	r3
 80122e0:	465d      	mov	r5, fp
 80122e2:	6826      	ldr	r6, [r4, #0]
 80122e4:	f016 0610 	ands.w	r6, r6, #16
 80122e8:	d17a      	bne.n	80123e0 <_scanf_float+0x3bc>
 80122ea:	702e      	strb	r6, [r5, #0]
 80122ec:	6823      	ldr	r3, [r4, #0]
 80122ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80122f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80122f6:	d142      	bne.n	801237e <_scanf_float+0x35a>
 80122f8:	9b02      	ldr	r3, [sp, #8]
 80122fa:	eba9 0303 	sub.w	r3, r9, r3
 80122fe:	425a      	negs	r2, r3
 8012300:	2b00      	cmp	r3, #0
 8012302:	d149      	bne.n	8012398 <_scanf_float+0x374>
 8012304:	2200      	movs	r2, #0
 8012306:	4641      	mov	r1, r8
 8012308:	4638      	mov	r0, r7
 801230a:	f001 fa75 	bl	80137f8 <_strtod_r>
 801230e:	6825      	ldr	r5, [r4, #0]
 8012310:	f8da 3000 	ldr.w	r3, [sl]
 8012314:	f015 0f02 	tst.w	r5, #2
 8012318:	f103 0204 	add.w	r2, r3, #4
 801231c:	ec59 8b10 	vmov	r8, r9, d0
 8012320:	f8ca 2000 	str.w	r2, [sl]
 8012324:	d043      	beq.n	80123ae <_scanf_float+0x38a>
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	e9c3 8900 	strd	r8, r9, [r3]
 801232c:	68e3      	ldr	r3, [r4, #12]
 801232e:	3301      	adds	r3, #1
 8012330:	60e3      	str	r3, [r4, #12]
 8012332:	e6be      	b.n	80120b2 <_scanf_float+0x8e>
 8012334:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012338:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801233c:	4632      	mov	r2, r6
 801233e:	4638      	mov	r0, r7
 8012340:	4798      	blx	r3
 8012342:	6923      	ldr	r3, [r4, #16]
 8012344:	3b01      	subs	r3, #1
 8012346:	6123      	str	r3, [r4, #16]
 8012348:	e7a6      	b.n	8012298 <_scanf_float+0x274>
 801234a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801234e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012352:	4632      	mov	r2, r6
 8012354:	4638      	mov	r0, r7
 8012356:	4798      	blx	r3
 8012358:	6923      	ldr	r3, [r4, #16]
 801235a:	3b01      	subs	r3, #1
 801235c:	6123      	str	r3, [r4, #16]
 801235e:	4545      	cmp	r5, r8
 8012360:	d8f3      	bhi.n	801234a <_scanf_float+0x326>
 8012362:	e6a5      	b.n	80120b0 <_scanf_float+0x8c>
 8012364:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012368:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801236c:	4632      	mov	r2, r6
 801236e:	4638      	mov	r0, r7
 8012370:	4798      	blx	r3
 8012372:	6923      	ldr	r3, [r4, #16]
 8012374:	3b01      	subs	r3, #1
 8012376:	6123      	str	r3, [r4, #16]
 8012378:	4545      	cmp	r5, r8
 801237a:	d8f3      	bhi.n	8012364 <_scanf_float+0x340>
 801237c:	e698      	b.n	80120b0 <_scanf_float+0x8c>
 801237e:	9b03      	ldr	r3, [sp, #12]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d0bf      	beq.n	8012304 <_scanf_float+0x2e0>
 8012384:	9904      	ldr	r1, [sp, #16]
 8012386:	230a      	movs	r3, #10
 8012388:	4632      	mov	r2, r6
 801238a:	3101      	adds	r1, #1
 801238c:	4638      	mov	r0, r7
 801238e:	f001 fabf 	bl	8013910 <_strtol_r>
 8012392:	9b03      	ldr	r3, [sp, #12]
 8012394:	9d04      	ldr	r5, [sp, #16]
 8012396:	1ac2      	subs	r2, r0, r3
 8012398:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801239c:	429d      	cmp	r5, r3
 801239e:	bf28      	it	cs
 80123a0:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80123a4:	490f      	ldr	r1, [pc, #60]	; (80123e4 <_scanf_float+0x3c0>)
 80123a6:	4628      	mov	r0, r5
 80123a8:	f000 fbb2 	bl	8012b10 <siprintf>
 80123ac:	e7aa      	b.n	8012304 <_scanf_float+0x2e0>
 80123ae:	f015 0504 	ands.w	r5, r5, #4
 80123b2:	d1b8      	bne.n	8012326 <_scanf_float+0x302>
 80123b4:	681f      	ldr	r7, [r3, #0]
 80123b6:	ee10 2a10 	vmov	r2, s0
 80123ba:	464b      	mov	r3, r9
 80123bc:	ee10 0a10 	vmov	r0, s0
 80123c0:	4649      	mov	r1, r9
 80123c2:	f7f6 faeb 	bl	800899c <__aeabi_dcmpun>
 80123c6:	b128      	cbz	r0, 80123d4 <_scanf_float+0x3b0>
 80123c8:	4628      	mov	r0, r5
 80123ca:	f000 fb9b 	bl	8012b04 <nanf>
 80123ce:	ed87 0a00 	vstr	s0, [r7]
 80123d2:	e7ab      	b.n	801232c <_scanf_float+0x308>
 80123d4:	4640      	mov	r0, r8
 80123d6:	4649      	mov	r1, r9
 80123d8:	f7f6 fb3e 	bl	8008a58 <__aeabi_d2f>
 80123dc:	6038      	str	r0, [r7, #0]
 80123de:	e7a5      	b.n	801232c <_scanf_float+0x308>
 80123e0:	2600      	movs	r6, #0
 80123e2:	e666      	b.n	80120b2 <_scanf_float+0x8e>
 80123e4:	080161c7 	.word	0x080161c7

080123e8 <_scanf_chars>:
 80123e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123ec:	4615      	mov	r5, r2
 80123ee:	688a      	ldr	r2, [r1, #8]
 80123f0:	4680      	mov	r8, r0
 80123f2:	460c      	mov	r4, r1
 80123f4:	b932      	cbnz	r2, 8012404 <_scanf_chars+0x1c>
 80123f6:	698a      	ldr	r2, [r1, #24]
 80123f8:	2a00      	cmp	r2, #0
 80123fa:	bf14      	ite	ne
 80123fc:	f04f 32ff 	movne.w	r2, #4294967295
 8012400:	2201      	moveq	r2, #1
 8012402:	608a      	str	r2, [r1, #8]
 8012404:	6822      	ldr	r2, [r4, #0]
 8012406:	06d1      	lsls	r1, r2, #27
 8012408:	bf5f      	itttt	pl
 801240a:	681a      	ldrpl	r2, [r3, #0]
 801240c:	1d11      	addpl	r1, r2, #4
 801240e:	6019      	strpl	r1, [r3, #0]
 8012410:	6817      	ldrpl	r7, [r2, #0]
 8012412:	2600      	movs	r6, #0
 8012414:	69a3      	ldr	r3, [r4, #24]
 8012416:	b1db      	cbz	r3, 8012450 <_scanf_chars+0x68>
 8012418:	2b01      	cmp	r3, #1
 801241a:	d107      	bne.n	801242c <_scanf_chars+0x44>
 801241c:	682b      	ldr	r3, [r5, #0]
 801241e:	6962      	ldr	r2, [r4, #20]
 8012420:	781b      	ldrb	r3, [r3, #0]
 8012422:	5cd3      	ldrb	r3, [r2, r3]
 8012424:	b9a3      	cbnz	r3, 8012450 <_scanf_chars+0x68>
 8012426:	2e00      	cmp	r6, #0
 8012428:	d132      	bne.n	8012490 <_scanf_chars+0xa8>
 801242a:	e006      	b.n	801243a <_scanf_chars+0x52>
 801242c:	2b02      	cmp	r3, #2
 801242e:	d007      	beq.n	8012440 <_scanf_chars+0x58>
 8012430:	2e00      	cmp	r6, #0
 8012432:	d12d      	bne.n	8012490 <_scanf_chars+0xa8>
 8012434:	69a3      	ldr	r3, [r4, #24]
 8012436:	2b01      	cmp	r3, #1
 8012438:	d12a      	bne.n	8012490 <_scanf_chars+0xa8>
 801243a:	2001      	movs	r0, #1
 801243c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012440:	f002 fe22 	bl	8015088 <__locale_ctype_ptr>
 8012444:	682b      	ldr	r3, [r5, #0]
 8012446:	781b      	ldrb	r3, [r3, #0]
 8012448:	4418      	add	r0, r3
 801244a:	7843      	ldrb	r3, [r0, #1]
 801244c:	071b      	lsls	r3, r3, #28
 801244e:	d4ef      	bmi.n	8012430 <_scanf_chars+0x48>
 8012450:	6823      	ldr	r3, [r4, #0]
 8012452:	06da      	lsls	r2, r3, #27
 8012454:	bf5e      	ittt	pl
 8012456:	682b      	ldrpl	r3, [r5, #0]
 8012458:	781b      	ldrbpl	r3, [r3, #0]
 801245a:	703b      	strbpl	r3, [r7, #0]
 801245c:	682a      	ldr	r2, [r5, #0]
 801245e:	686b      	ldr	r3, [r5, #4]
 8012460:	f102 0201 	add.w	r2, r2, #1
 8012464:	602a      	str	r2, [r5, #0]
 8012466:	68a2      	ldr	r2, [r4, #8]
 8012468:	f103 33ff 	add.w	r3, r3, #4294967295
 801246c:	f102 32ff 	add.w	r2, r2, #4294967295
 8012470:	606b      	str	r3, [r5, #4]
 8012472:	f106 0601 	add.w	r6, r6, #1
 8012476:	bf58      	it	pl
 8012478:	3701      	addpl	r7, #1
 801247a:	60a2      	str	r2, [r4, #8]
 801247c:	b142      	cbz	r2, 8012490 <_scanf_chars+0xa8>
 801247e:	2b00      	cmp	r3, #0
 8012480:	dcc8      	bgt.n	8012414 <_scanf_chars+0x2c>
 8012482:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012486:	4629      	mov	r1, r5
 8012488:	4640      	mov	r0, r8
 801248a:	4798      	blx	r3
 801248c:	2800      	cmp	r0, #0
 801248e:	d0c1      	beq.n	8012414 <_scanf_chars+0x2c>
 8012490:	6823      	ldr	r3, [r4, #0]
 8012492:	f013 0310 	ands.w	r3, r3, #16
 8012496:	d105      	bne.n	80124a4 <_scanf_chars+0xbc>
 8012498:	68e2      	ldr	r2, [r4, #12]
 801249a:	3201      	adds	r2, #1
 801249c:	60e2      	str	r2, [r4, #12]
 801249e:	69a2      	ldr	r2, [r4, #24]
 80124a0:	b102      	cbz	r2, 80124a4 <_scanf_chars+0xbc>
 80124a2:	703b      	strb	r3, [r7, #0]
 80124a4:	6923      	ldr	r3, [r4, #16]
 80124a6:	441e      	add	r6, r3
 80124a8:	6126      	str	r6, [r4, #16]
 80124aa:	2000      	movs	r0, #0
 80124ac:	e7c6      	b.n	801243c <_scanf_chars+0x54>
	...

080124b0 <_scanf_i>:
 80124b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124b4:	469a      	mov	sl, r3
 80124b6:	4b74      	ldr	r3, [pc, #464]	; (8012688 <_scanf_i+0x1d8>)
 80124b8:	460c      	mov	r4, r1
 80124ba:	4683      	mov	fp, r0
 80124bc:	4616      	mov	r6, r2
 80124be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80124c2:	b087      	sub	sp, #28
 80124c4:	ab03      	add	r3, sp, #12
 80124c6:	68a7      	ldr	r7, [r4, #8]
 80124c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80124cc:	4b6f      	ldr	r3, [pc, #444]	; (801268c <_scanf_i+0x1dc>)
 80124ce:	69a1      	ldr	r1, [r4, #24]
 80124d0:	4a6f      	ldr	r2, [pc, #444]	; (8012690 <_scanf_i+0x1e0>)
 80124d2:	2903      	cmp	r1, #3
 80124d4:	bf08      	it	eq
 80124d6:	461a      	moveq	r2, r3
 80124d8:	1e7b      	subs	r3, r7, #1
 80124da:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80124de:	bf84      	itt	hi
 80124e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80124e4:	60a3      	strhi	r3, [r4, #8]
 80124e6:	6823      	ldr	r3, [r4, #0]
 80124e8:	9200      	str	r2, [sp, #0]
 80124ea:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80124ee:	bf88      	it	hi
 80124f0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80124f4:	f104 091c 	add.w	r9, r4, #28
 80124f8:	6023      	str	r3, [r4, #0]
 80124fa:	bf8c      	ite	hi
 80124fc:	197f      	addhi	r7, r7, r5
 80124fe:	2700      	movls	r7, #0
 8012500:	464b      	mov	r3, r9
 8012502:	f04f 0800 	mov.w	r8, #0
 8012506:	9301      	str	r3, [sp, #4]
 8012508:	6831      	ldr	r1, [r6, #0]
 801250a:	ab03      	add	r3, sp, #12
 801250c:	2202      	movs	r2, #2
 801250e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8012512:	7809      	ldrb	r1, [r1, #0]
 8012514:	f7f5 fd9c 	bl	8008050 <memchr>
 8012518:	9b01      	ldr	r3, [sp, #4]
 801251a:	b330      	cbz	r0, 801256a <_scanf_i+0xba>
 801251c:	f1b8 0f01 	cmp.w	r8, #1
 8012520:	d15a      	bne.n	80125d8 <_scanf_i+0x128>
 8012522:	6862      	ldr	r2, [r4, #4]
 8012524:	b92a      	cbnz	r2, 8012532 <_scanf_i+0x82>
 8012526:	6822      	ldr	r2, [r4, #0]
 8012528:	2108      	movs	r1, #8
 801252a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801252e:	6061      	str	r1, [r4, #4]
 8012530:	6022      	str	r2, [r4, #0]
 8012532:	6822      	ldr	r2, [r4, #0]
 8012534:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8012538:	6022      	str	r2, [r4, #0]
 801253a:	68a2      	ldr	r2, [r4, #8]
 801253c:	1e51      	subs	r1, r2, #1
 801253e:	60a1      	str	r1, [r4, #8]
 8012540:	b19a      	cbz	r2, 801256a <_scanf_i+0xba>
 8012542:	6832      	ldr	r2, [r6, #0]
 8012544:	1c51      	adds	r1, r2, #1
 8012546:	6031      	str	r1, [r6, #0]
 8012548:	7812      	ldrb	r2, [r2, #0]
 801254a:	701a      	strb	r2, [r3, #0]
 801254c:	1c5d      	adds	r5, r3, #1
 801254e:	6873      	ldr	r3, [r6, #4]
 8012550:	3b01      	subs	r3, #1
 8012552:	2b00      	cmp	r3, #0
 8012554:	6073      	str	r3, [r6, #4]
 8012556:	dc07      	bgt.n	8012568 <_scanf_i+0xb8>
 8012558:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801255c:	4631      	mov	r1, r6
 801255e:	4658      	mov	r0, fp
 8012560:	4798      	blx	r3
 8012562:	2800      	cmp	r0, #0
 8012564:	f040 8086 	bne.w	8012674 <_scanf_i+0x1c4>
 8012568:	462b      	mov	r3, r5
 801256a:	f108 0801 	add.w	r8, r8, #1
 801256e:	f1b8 0f03 	cmp.w	r8, #3
 8012572:	d1c8      	bne.n	8012506 <_scanf_i+0x56>
 8012574:	6862      	ldr	r2, [r4, #4]
 8012576:	b90a      	cbnz	r2, 801257c <_scanf_i+0xcc>
 8012578:	220a      	movs	r2, #10
 801257a:	6062      	str	r2, [r4, #4]
 801257c:	6862      	ldr	r2, [r4, #4]
 801257e:	4945      	ldr	r1, [pc, #276]	; (8012694 <_scanf_i+0x1e4>)
 8012580:	6960      	ldr	r0, [r4, #20]
 8012582:	9301      	str	r3, [sp, #4]
 8012584:	1a89      	subs	r1, r1, r2
 8012586:	f000 f9d5 	bl	8012934 <__sccl>
 801258a:	9b01      	ldr	r3, [sp, #4]
 801258c:	f04f 0800 	mov.w	r8, #0
 8012590:	461d      	mov	r5, r3
 8012592:	68a3      	ldr	r3, [r4, #8]
 8012594:	6822      	ldr	r2, [r4, #0]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d03a      	beq.n	8012610 <_scanf_i+0x160>
 801259a:	6831      	ldr	r1, [r6, #0]
 801259c:	6960      	ldr	r0, [r4, #20]
 801259e:	f891 c000 	ldrb.w	ip, [r1]
 80125a2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80125a6:	2800      	cmp	r0, #0
 80125a8:	d032      	beq.n	8012610 <_scanf_i+0x160>
 80125aa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80125ae:	d121      	bne.n	80125f4 <_scanf_i+0x144>
 80125b0:	0510      	lsls	r0, r2, #20
 80125b2:	d51f      	bpl.n	80125f4 <_scanf_i+0x144>
 80125b4:	f108 0801 	add.w	r8, r8, #1
 80125b8:	b117      	cbz	r7, 80125c0 <_scanf_i+0x110>
 80125ba:	3301      	adds	r3, #1
 80125bc:	3f01      	subs	r7, #1
 80125be:	60a3      	str	r3, [r4, #8]
 80125c0:	6873      	ldr	r3, [r6, #4]
 80125c2:	3b01      	subs	r3, #1
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	6073      	str	r3, [r6, #4]
 80125c8:	dd1b      	ble.n	8012602 <_scanf_i+0x152>
 80125ca:	6833      	ldr	r3, [r6, #0]
 80125cc:	3301      	adds	r3, #1
 80125ce:	6033      	str	r3, [r6, #0]
 80125d0:	68a3      	ldr	r3, [r4, #8]
 80125d2:	3b01      	subs	r3, #1
 80125d4:	60a3      	str	r3, [r4, #8]
 80125d6:	e7dc      	b.n	8012592 <_scanf_i+0xe2>
 80125d8:	f1b8 0f02 	cmp.w	r8, #2
 80125dc:	d1ad      	bne.n	801253a <_scanf_i+0x8a>
 80125de:	6822      	ldr	r2, [r4, #0]
 80125e0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80125e4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80125e8:	d1bf      	bne.n	801256a <_scanf_i+0xba>
 80125ea:	2110      	movs	r1, #16
 80125ec:	6061      	str	r1, [r4, #4]
 80125ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80125f2:	e7a1      	b.n	8012538 <_scanf_i+0x88>
 80125f4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80125f8:	6022      	str	r2, [r4, #0]
 80125fa:	780b      	ldrb	r3, [r1, #0]
 80125fc:	702b      	strb	r3, [r5, #0]
 80125fe:	3501      	adds	r5, #1
 8012600:	e7de      	b.n	80125c0 <_scanf_i+0x110>
 8012602:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012606:	4631      	mov	r1, r6
 8012608:	4658      	mov	r0, fp
 801260a:	4798      	blx	r3
 801260c:	2800      	cmp	r0, #0
 801260e:	d0df      	beq.n	80125d0 <_scanf_i+0x120>
 8012610:	6823      	ldr	r3, [r4, #0]
 8012612:	05d9      	lsls	r1, r3, #23
 8012614:	d50c      	bpl.n	8012630 <_scanf_i+0x180>
 8012616:	454d      	cmp	r5, r9
 8012618:	d908      	bls.n	801262c <_scanf_i+0x17c>
 801261a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801261e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012622:	4632      	mov	r2, r6
 8012624:	4658      	mov	r0, fp
 8012626:	4798      	blx	r3
 8012628:	1e6f      	subs	r7, r5, #1
 801262a:	463d      	mov	r5, r7
 801262c:	454d      	cmp	r5, r9
 801262e:	d029      	beq.n	8012684 <_scanf_i+0x1d4>
 8012630:	6822      	ldr	r2, [r4, #0]
 8012632:	f012 0210 	ands.w	r2, r2, #16
 8012636:	d113      	bne.n	8012660 <_scanf_i+0x1b0>
 8012638:	702a      	strb	r2, [r5, #0]
 801263a:	6863      	ldr	r3, [r4, #4]
 801263c:	9e00      	ldr	r6, [sp, #0]
 801263e:	4649      	mov	r1, r9
 8012640:	4658      	mov	r0, fp
 8012642:	47b0      	blx	r6
 8012644:	f8da 3000 	ldr.w	r3, [sl]
 8012648:	6821      	ldr	r1, [r4, #0]
 801264a:	1d1a      	adds	r2, r3, #4
 801264c:	f8ca 2000 	str.w	r2, [sl]
 8012650:	f011 0f20 	tst.w	r1, #32
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	d010      	beq.n	801267a <_scanf_i+0x1ca>
 8012658:	6018      	str	r0, [r3, #0]
 801265a:	68e3      	ldr	r3, [r4, #12]
 801265c:	3301      	adds	r3, #1
 801265e:	60e3      	str	r3, [r4, #12]
 8012660:	eba5 0509 	sub.w	r5, r5, r9
 8012664:	44a8      	add	r8, r5
 8012666:	6925      	ldr	r5, [r4, #16]
 8012668:	4445      	add	r5, r8
 801266a:	6125      	str	r5, [r4, #16]
 801266c:	2000      	movs	r0, #0
 801266e:	b007      	add	sp, #28
 8012670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012674:	f04f 0800 	mov.w	r8, #0
 8012678:	e7ca      	b.n	8012610 <_scanf_i+0x160>
 801267a:	07ca      	lsls	r2, r1, #31
 801267c:	bf4c      	ite	mi
 801267e:	8018      	strhmi	r0, [r3, #0]
 8012680:	6018      	strpl	r0, [r3, #0]
 8012682:	e7ea      	b.n	801265a <_scanf_i+0x1aa>
 8012684:	2001      	movs	r0, #1
 8012686:	e7f2      	b.n	801266e <_scanf_i+0x1be>
 8012688:	08015d58 	.word	0x08015d58
 801268c:	08013911 	.word	0x08013911
 8012690:	08013a29 	.word	0x08013a29
 8012694:	080161dc 	.word	0x080161dc

08012698 <iprintf>:
 8012698:	b40f      	push	{r0, r1, r2, r3}
 801269a:	4b0a      	ldr	r3, [pc, #40]	; (80126c4 <iprintf+0x2c>)
 801269c:	b513      	push	{r0, r1, r4, lr}
 801269e:	681c      	ldr	r4, [r3, #0]
 80126a0:	b124      	cbz	r4, 80126ac <iprintf+0x14>
 80126a2:	69a3      	ldr	r3, [r4, #24]
 80126a4:	b913      	cbnz	r3, 80126ac <iprintf+0x14>
 80126a6:	4620      	mov	r0, r4
 80126a8:	f7fe fbbe 	bl	8010e28 <__sinit>
 80126ac:	ab05      	add	r3, sp, #20
 80126ae:	9a04      	ldr	r2, [sp, #16]
 80126b0:	68a1      	ldr	r1, [r4, #8]
 80126b2:	9301      	str	r3, [sp, #4]
 80126b4:	4620      	mov	r0, r4
 80126b6:	f7fe fdcb 	bl	8011250 <_vfiprintf_r>
 80126ba:	b002      	add	sp, #8
 80126bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126c0:	b004      	add	sp, #16
 80126c2:	4770      	bx	lr
 80126c4:	2000002c 	.word	0x2000002c

080126c8 <putchar>:
 80126c8:	b538      	push	{r3, r4, r5, lr}
 80126ca:	4b08      	ldr	r3, [pc, #32]	; (80126ec <putchar+0x24>)
 80126cc:	681c      	ldr	r4, [r3, #0]
 80126ce:	4605      	mov	r5, r0
 80126d0:	b124      	cbz	r4, 80126dc <putchar+0x14>
 80126d2:	69a3      	ldr	r3, [r4, #24]
 80126d4:	b913      	cbnz	r3, 80126dc <putchar+0x14>
 80126d6:	4620      	mov	r0, r4
 80126d8:	f7fe fba6 	bl	8010e28 <__sinit>
 80126dc:	68a2      	ldr	r2, [r4, #8]
 80126de:	4629      	mov	r1, r5
 80126e0:	4620      	mov	r0, r4
 80126e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126e6:	f003 bab9 	b.w	8015c5c <_putc_r>
 80126ea:	bf00      	nop
 80126ec:	2000002c 	.word	0x2000002c

080126f0 <_puts_r>:
 80126f0:	b570      	push	{r4, r5, r6, lr}
 80126f2:	460e      	mov	r6, r1
 80126f4:	4605      	mov	r5, r0
 80126f6:	b118      	cbz	r0, 8012700 <_puts_r+0x10>
 80126f8:	6983      	ldr	r3, [r0, #24]
 80126fa:	b90b      	cbnz	r3, 8012700 <_puts_r+0x10>
 80126fc:	f7fe fb94 	bl	8010e28 <__sinit>
 8012700:	69ab      	ldr	r3, [r5, #24]
 8012702:	68ac      	ldr	r4, [r5, #8]
 8012704:	b913      	cbnz	r3, 801270c <_puts_r+0x1c>
 8012706:	4628      	mov	r0, r5
 8012708:	f7fe fb8e 	bl	8010e28 <__sinit>
 801270c:	4b23      	ldr	r3, [pc, #140]	; (801279c <_puts_r+0xac>)
 801270e:	429c      	cmp	r4, r3
 8012710:	d117      	bne.n	8012742 <_puts_r+0x52>
 8012712:	686c      	ldr	r4, [r5, #4]
 8012714:	89a3      	ldrh	r3, [r4, #12]
 8012716:	071b      	lsls	r3, r3, #28
 8012718:	d51d      	bpl.n	8012756 <_puts_r+0x66>
 801271a:	6923      	ldr	r3, [r4, #16]
 801271c:	b1db      	cbz	r3, 8012756 <_puts_r+0x66>
 801271e:	3e01      	subs	r6, #1
 8012720:	68a3      	ldr	r3, [r4, #8]
 8012722:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012726:	3b01      	subs	r3, #1
 8012728:	60a3      	str	r3, [r4, #8]
 801272a:	b9e9      	cbnz	r1, 8012768 <_puts_r+0x78>
 801272c:	2b00      	cmp	r3, #0
 801272e:	da2e      	bge.n	801278e <_puts_r+0x9e>
 8012730:	4622      	mov	r2, r4
 8012732:	210a      	movs	r1, #10
 8012734:	4628      	mov	r0, r5
 8012736:	f001 fa35 	bl	8013ba4 <__swbuf_r>
 801273a:	3001      	adds	r0, #1
 801273c:	d011      	beq.n	8012762 <_puts_r+0x72>
 801273e:	200a      	movs	r0, #10
 8012740:	e011      	b.n	8012766 <_puts_r+0x76>
 8012742:	4b17      	ldr	r3, [pc, #92]	; (80127a0 <_puts_r+0xb0>)
 8012744:	429c      	cmp	r4, r3
 8012746:	d101      	bne.n	801274c <_puts_r+0x5c>
 8012748:	68ac      	ldr	r4, [r5, #8]
 801274a:	e7e3      	b.n	8012714 <_puts_r+0x24>
 801274c:	4b15      	ldr	r3, [pc, #84]	; (80127a4 <_puts_r+0xb4>)
 801274e:	429c      	cmp	r4, r3
 8012750:	bf08      	it	eq
 8012752:	68ec      	ldreq	r4, [r5, #12]
 8012754:	e7de      	b.n	8012714 <_puts_r+0x24>
 8012756:	4621      	mov	r1, r4
 8012758:	4628      	mov	r0, r5
 801275a:	f001 fa87 	bl	8013c6c <__swsetup_r>
 801275e:	2800      	cmp	r0, #0
 8012760:	d0dd      	beq.n	801271e <_puts_r+0x2e>
 8012762:	f04f 30ff 	mov.w	r0, #4294967295
 8012766:	bd70      	pop	{r4, r5, r6, pc}
 8012768:	2b00      	cmp	r3, #0
 801276a:	da04      	bge.n	8012776 <_puts_r+0x86>
 801276c:	69a2      	ldr	r2, [r4, #24]
 801276e:	429a      	cmp	r2, r3
 8012770:	dc06      	bgt.n	8012780 <_puts_r+0x90>
 8012772:	290a      	cmp	r1, #10
 8012774:	d004      	beq.n	8012780 <_puts_r+0x90>
 8012776:	6823      	ldr	r3, [r4, #0]
 8012778:	1c5a      	adds	r2, r3, #1
 801277a:	6022      	str	r2, [r4, #0]
 801277c:	7019      	strb	r1, [r3, #0]
 801277e:	e7cf      	b.n	8012720 <_puts_r+0x30>
 8012780:	4622      	mov	r2, r4
 8012782:	4628      	mov	r0, r5
 8012784:	f001 fa0e 	bl	8013ba4 <__swbuf_r>
 8012788:	3001      	adds	r0, #1
 801278a:	d1c9      	bne.n	8012720 <_puts_r+0x30>
 801278c:	e7e9      	b.n	8012762 <_puts_r+0x72>
 801278e:	6823      	ldr	r3, [r4, #0]
 8012790:	200a      	movs	r0, #10
 8012792:	1c5a      	adds	r2, r3, #1
 8012794:	6022      	str	r2, [r4, #0]
 8012796:	7018      	strb	r0, [r3, #0]
 8012798:	e7e5      	b.n	8012766 <_puts_r+0x76>
 801279a:	bf00      	nop
 801279c:	08016140 	.word	0x08016140
 80127a0:	08016160 	.word	0x08016160
 80127a4:	08016120 	.word	0x08016120

080127a8 <puts>:
 80127a8:	4b02      	ldr	r3, [pc, #8]	; (80127b4 <puts+0xc>)
 80127aa:	4601      	mov	r1, r0
 80127ac:	6818      	ldr	r0, [r3, #0]
 80127ae:	f7ff bf9f 	b.w	80126f0 <_puts_r>
 80127b2:	bf00      	nop
 80127b4:	2000002c 	.word	0x2000002c

080127b8 <lflush>:
 80127b8:	8983      	ldrh	r3, [r0, #12]
 80127ba:	f003 0309 	and.w	r3, r3, #9
 80127be:	2b09      	cmp	r3, #9
 80127c0:	d101      	bne.n	80127c6 <lflush+0xe>
 80127c2:	f7fe badf 	b.w	8010d84 <fflush>
 80127c6:	2000      	movs	r0, #0
 80127c8:	4770      	bx	lr
	...

080127cc <__srefill_r>:
 80127cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127ce:	460c      	mov	r4, r1
 80127d0:	4605      	mov	r5, r0
 80127d2:	b118      	cbz	r0, 80127dc <__srefill_r+0x10>
 80127d4:	6983      	ldr	r3, [r0, #24]
 80127d6:	b90b      	cbnz	r3, 80127dc <__srefill_r+0x10>
 80127d8:	f7fe fb26 	bl	8010e28 <__sinit>
 80127dc:	4b3c      	ldr	r3, [pc, #240]	; (80128d0 <__srefill_r+0x104>)
 80127de:	429c      	cmp	r4, r3
 80127e0:	d10a      	bne.n	80127f8 <__srefill_r+0x2c>
 80127e2:	686c      	ldr	r4, [r5, #4]
 80127e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80127e8:	2300      	movs	r3, #0
 80127ea:	6063      	str	r3, [r4, #4]
 80127ec:	b293      	uxth	r3, r2
 80127ee:	069e      	lsls	r6, r3, #26
 80127f0:	d50c      	bpl.n	801280c <__srefill_r+0x40>
 80127f2:	f04f 30ff 	mov.w	r0, #4294967295
 80127f6:	e067      	b.n	80128c8 <__srefill_r+0xfc>
 80127f8:	4b36      	ldr	r3, [pc, #216]	; (80128d4 <__srefill_r+0x108>)
 80127fa:	429c      	cmp	r4, r3
 80127fc:	d101      	bne.n	8012802 <__srefill_r+0x36>
 80127fe:	68ac      	ldr	r4, [r5, #8]
 8012800:	e7f0      	b.n	80127e4 <__srefill_r+0x18>
 8012802:	4b35      	ldr	r3, [pc, #212]	; (80128d8 <__srefill_r+0x10c>)
 8012804:	429c      	cmp	r4, r3
 8012806:	bf08      	it	eq
 8012808:	68ec      	ldreq	r4, [r5, #12]
 801280a:	e7eb      	b.n	80127e4 <__srefill_r+0x18>
 801280c:	0758      	lsls	r0, r3, #29
 801280e:	d449      	bmi.n	80128a4 <__srefill_r+0xd8>
 8012810:	06d9      	lsls	r1, r3, #27
 8012812:	d405      	bmi.n	8012820 <__srefill_r+0x54>
 8012814:	2309      	movs	r3, #9
 8012816:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801281a:	602b      	str	r3, [r5, #0]
 801281c:	81a2      	strh	r2, [r4, #12]
 801281e:	e7e8      	b.n	80127f2 <__srefill_r+0x26>
 8012820:	071a      	lsls	r2, r3, #28
 8012822:	d50b      	bpl.n	801283c <__srefill_r+0x70>
 8012824:	4621      	mov	r1, r4
 8012826:	4628      	mov	r0, r5
 8012828:	f7fe fa82 	bl	8010d30 <_fflush_r>
 801282c:	2800      	cmp	r0, #0
 801282e:	d1e0      	bne.n	80127f2 <__srefill_r+0x26>
 8012830:	89a3      	ldrh	r3, [r4, #12]
 8012832:	60a0      	str	r0, [r4, #8]
 8012834:	f023 0308 	bic.w	r3, r3, #8
 8012838:	81a3      	strh	r3, [r4, #12]
 801283a:	61a0      	str	r0, [r4, #24]
 801283c:	89a3      	ldrh	r3, [r4, #12]
 801283e:	f043 0304 	orr.w	r3, r3, #4
 8012842:	81a3      	strh	r3, [r4, #12]
 8012844:	6923      	ldr	r3, [r4, #16]
 8012846:	b91b      	cbnz	r3, 8012850 <__srefill_r+0x84>
 8012848:	4621      	mov	r1, r4
 801284a:	4628      	mov	r0, r5
 801284c:	f7fe fbda 	bl	8011004 <__smakebuf_r>
 8012850:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8012854:	b2be      	uxth	r6, r7
 8012856:	07b3      	lsls	r3, r6, #30
 8012858:	d00f      	beq.n	801287a <__srefill_r+0xae>
 801285a:	2301      	movs	r3, #1
 801285c:	81a3      	strh	r3, [r4, #12]
 801285e:	4b1f      	ldr	r3, [pc, #124]	; (80128dc <__srefill_r+0x110>)
 8012860:	491f      	ldr	r1, [pc, #124]	; (80128e0 <__srefill_r+0x114>)
 8012862:	6818      	ldr	r0, [r3, #0]
 8012864:	f006 0609 	and.w	r6, r6, #9
 8012868:	f7fe fb4a 	bl	8010f00 <_fwalk>
 801286c:	2e09      	cmp	r6, #9
 801286e:	81a7      	strh	r7, [r4, #12]
 8012870:	d103      	bne.n	801287a <__srefill_r+0xae>
 8012872:	4621      	mov	r1, r4
 8012874:	4628      	mov	r0, r5
 8012876:	f7fe f9d5 	bl	8010c24 <__sflush_r>
 801287a:	6922      	ldr	r2, [r4, #16]
 801287c:	6022      	str	r2, [r4, #0]
 801287e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012880:	6963      	ldr	r3, [r4, #20]
 8012882:	6a21      	ldr	r1, [r4, #32]
 8012884:	4628      	mov	r0, r5
 8012886:	47b0      	blx	r6
 8012888:	2800      	cmp	r0, #0
 801288a:	6060      	str	r0, [r4, #4]
 801288c:	dc1d      	bgt.n	80128ca <__srefill_r+0xfe>
 801288e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012892:	bf17      	itett	ne
 8012894:	2200      	movne	r2, #0
 8012896:	f043 0320 	orreq.w	r3, r3, #32
 801289a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 801289e:	6062      	strne	r2, [r4, #4]
 80128a0:	81a3      	strh	r3, [r4, #12]
 80128a2:	e7a6      	b.n	80127f2 <__srefill_r+0x26>
 80128a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80128a6:	2900      	cmp	r1, #0
 80128a8:	d0cc      	beq.n	8012844 <__srefill_r+0x78>
 80128aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128ae:	4299      	cmp	r1, r3
 80128b0:	d002      	beq.n	80128b8 <__srefill_r+0xec>
 80128b2:	4628      	mov	r0, r5
 80128b4:	f7fe fbfa 	bl	80110ac <_free_r>
 80128b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80128ba:	6063      	str	r3, [r4, #4]
 80128bc:	2000      	movs	r0, #0
 80128be:	6360      	str	r0, [r4, #52]	; 0x34
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d0bf      	beq.n	8012844 <__srefill_r+0x78>
 80128c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80128c6:	6023      	str	r3, [r4, #0]
 80128c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80128ca:	2000      	movs	r0, #0
 80128cc:	e7fc      	b.n	80128c8 <__srefill_r+0xfc>
 80128ce:	bf00      	nop
 80128d0:	08016140 	.word	0x08016140
 80128d4:	08016160 	.word	0x08016160
 80128d8:	08016120 	.word	0x08016120
 80128dc:	08016180 	.word	0x08016180
 80128e0:	080127b9 	.word	0x080127b9

080128e4 <_sbrk_r>:
 80128e4:	b538      	push	{r3, r4, r5, lr}
 80128e6:	4c06      	ldr	r4, [pc, #24]	; (8012900 <_sbrk_r+0x1c>)
 80128e8:	2300      	movs	r3, #0
 80128ea:	4605      	mov	r5, r0
 80128ec:	4608      	mov	r0, r1
 80128ee:	6023      	str	r3, [r4, #0]
 80128f0:	f7fa fc30 	bl	800d154 <_sbrk>
 80128f4:	1c43      	adds	r3, r0, #1
 80128f6:	d102      	bne.n	80128fe <_sbrk_r+0x1a>
 80128f8:	6823      	ldr	r3, [r4, #0]
 80128fa:	b103      	cbz	r3, 80128fe <_sbrk_r+0x1a>
 80128fc:	602b      	str	r3, [r5, #0]
 80128fe:	bd38      	pop	{r3, r4, r5, pc}
 8012900:	20001d4c 	.word	0x20001d4c

08012904 <iscanf>:
 8012904:	b40f      	push	{r0, r1, r2, r3}
 8012906:	4b0a      	ldr	r3, [pc, #40]	; (8012930 <iscanf+0x2c>)
 8012908:	b513      	push	{r0, r1, r4, lr}
 801290a:	681c      	ldr	r4, [r3, #0]
 801290c:	b124      	cbz	r4, 8012918 <iscanf+0x14>
 801290e:	69a3      	ldr	r3, [r4, #24]
 8012910:	b913      	cbnz	r3, 8012918 <iscanf+0x14>
 8012912:	4620      	mov	r0, r4
 8012914:	f7fe fa88 	bl	8010e28 <__sinit>
 8012918:	ab05      	add	r3, sp, #20
 801291a:	9a04      	ldr	r2, [sp, #16]
 801291c:	6861      	ldr	r1, [r4, #4]
 801291e:	9301      	str	r3, [sp, #4]
 8012920:	4620      	mov	r0, r4
 8012922:	f7ff fb57 	bl	8011fd4 <_vfiscanf_r>
 8012926:	b002      	add	sp, #8
 8012928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801292c:	b004      	add	sp, #16
 801292e:	4770      	bx	lr
 8012930:	2000002c 	.word	0x2000002c

08012934 <__sccl>:
 8012934:	b570      	push	{r4, r5, r6, lr}
 8012936:	780b      	ldrb	r3, [r1, #0]
 8012938:	2b5e      	cmp	r3, #94	; 0x5e
 801293a:	bf13      	iteet	ne
 801293c:	1c4a      	addne	r2, r1, #1
 801293e:	1c8a      	addeq	r2, r1, #2
 8012940:	784b      	ldrbeq	r3, [r1, #1]
 8012942:	2100      	movne	r1, #0
 8012944:	bf08      	it	eq
 8012946:	2101      	moveq	r1, #1
 8012948:	1e44      	subs	r4, r0, #1
 801294a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801294e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8012952:	42ac      	cmp	r4, r5
 8012954:	d1fb      	bne.n	801294e <__sccl+0x1a>
 8012956:	b913      	cbnz	r3, 801295e <__sccl+0x2a>
 8012958:	3a01      	subs	r2, #1
 801295a:	4610      	mov	r0, r2
 801295c:	bd70      	pop	{r4, r5, r6, pc}
 801295e:	f081 0401 	eor.w	r4, r1, #1
 8012962:	54c4      	strb	r4, [r0, r3]
 8012964:	1c51      	adds	r1, r2, #1
 8012966:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801296a:	2d2d      	cmp	r5, #45	; 0x2d
 801296c:	f101 36ff 	add.w	r6, r1, #4294967295
 8012970:	460a      	mov	r2, r1
 8012972:	d006      	beq.n	8012982 <__sccl+0x4e>
 8012974:	2d5d      	cmp	r5, #93	; 0x5d
 8012976:	d0f0      	beq.n	801295a <__sccl+0x26>
 8012978:	b90d      	cbnz	r5, 801297e <__sccl+0x4a>
 801297a:	4632      	mov	r2, r6
 801297c:	e7ed      	b.n	801295a <__sccl+0x26>
 801297e:	462b      	mov	r3, r5
 8012980:	e7ef      	b.n	8012962 <__sccl+0x2e>
 8012982:	780e      	ldrb	r6, [r1, #0]
 8012984:	2e5d      	cmp	r6, #93	; 0x5d
 8012986:	d0fa      	beq.n	801297e <__sccl+0x4a>
 8012988:	42b3      	cmp	r3, r6
 801298a:	dcf8      	bgt.n	801297e <__sccl+0x4a>
 801298c:	3301      	adds	r3, #1
 801298e:	429e      	cmp	r6, r3
 8012990:	54c4      	strb	r4, [r0, r3]
 8012992:	dcfb      	bgt.n	801298c <__sccl+0x58>
 8012994:	3102      	adds	r1, #2
 8012996:	e7e6      	b.n	8012966 <__sccl+0x32>

08012998 <setbuf>:
 8012998:	2900      	cmp	r1, #0
 801299a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801299e:	bf0c      	ite	eq
 80129a0:	2202      	moveq	r2, #2
 80129a2:	2200      	movne	r2, #0
 80129a4:	f000 b800 	b.w	80129a8 <setvbuf>

080129a8 <setvbuf>:
 80129a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80129ac:	461d      	mov	r5, r3
 80129ae:	4b51      	ldr	r3, [pc, #324]	; (8012af4 <setvbuf+0x14c>)
 80129b0:	681e      	ldr	r6, [r3, #0]
 80129b2:	4604      	mov	r4, r0
 80129b4:	460f      	mov	r7, r1
 80129b6:	4690      	mov	r8, r2
 80129b8:	b126      	cbz	r6, 80129c4 <setvbuf+0x1c>
 80129ba:	69b3      	ldr	r3, [r6, #24]
 80129bc:	b913      	cbnz	r3, 80129c4 <setvbuf+0x1c>
 80129be:	4630      	mov	r0, r6
 80129c0:	f7fe fa32 	bl	8010e28 <__sinit>
 80129c4:	4b4c      	ldr	r3, [pc, #304]	; (8012af8 <setvbuf+0x150>)
 80129c6:	429c      	cmp	r4, r3
 80129c8:	d152      	bne.n	8012a70 <setvbuf+0xc8>
 80129ca:	6874      	ldr	r4, [r6, #4]
 80129cc:	f1b8 0f02 	cmp.w	r8, #2
 80129d0:	d006      	beq.n	80129e0 <setvbuf+0x38>
 80129d2:	f1b8 0f01 	cmp.w	r8, #1
 80129d6:	f200 8089 	bhi.w	8012aec <setvbuf+0x144>
 80129da:	2d00      	cmp	r5, #0
 80129dc:	f2c0 8086 	blt.w	8012aec <setvbuf+0x144>
 80129e0:	4621      	mov	r1, r4
 80129e2:	4630      	mov	r0, r6
 80129e4:	f7fe f9a4 	bl	8010d30 <_fflush_r>
 80129e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80129ea:	b141      	cbz	r1, 80129fe <setvbuf+0x56>
 80129ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80129f0:	4299      	cmp	r1, r3
 80129f2:	d002      	beq.n	80129fa <setvbuf+0x52>
 80129f4:	4630      	mov	r0, r6
 80129f6:	f7fe fb59 	bl	80110ac <_free_r>
 80129fa:	2300      	movs	r3, #0
 80129fc:	6363      	str	r3, [r4, #52]	; 0x34
 80129fe:	2300      	movs	r3, #0
 8012a00:	61a3      	str	r3, [r4, #24]
 8012a02:	6063      	str	r3, [r4, #4]
 8012a04:	89a3      	ldrh	r3, [r4, #12]
 8012a06:	061b      	lsls	r3, r3, #24
 8012a08:	d503      	bpl.n	8012a12 <setvbuf+0x6a>
 8012a0a:	6921      	ldr	r1, [r4, #16]
 8012a0c:	4630      	mov	r0, r6
 8012a0e:	f7fe fb4d 	bl	80110ac <_free_r>
 8012a12:	89a3      	ldrh	r3, [r4, #12]
 8012a14:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8012a18:	f023 0303 	bic.w	r3, r3, #3
 8012a1c:	f1b8 0f02 	cmp.w	r8, #2
 8012a20:	81a3      	strh	r3, [r4, #12]
 8012a22:	d05d      	beq.n	8012ae0 <setvbuf+0x138>
 8012a24:	ab01      	add	r3, sp, #4
 8012a26:	466a      	mov	r2, sp
 8012a28:	4621      	mov	r1, r4
 8012a2a:	4630      	mov	r0, r6
 8012a2c:	f7fe fac6 	bl	8010fbc <__swhatbuf_r>
 8012a30:	89a3      	ldrh	r3, [r4, #12]
 8012a32:	4318      	orrs	r0, r3
 8012a34:	81a0      	strh	r0, [r4, #12]
 8012a36:	bb2d      	cbnz	r5, 8012a84 <setvbuf+0xdc>
 8012a38:	9d00      	ldr	r5, [sp, #0]
 8012a3a:	4628      	mov	r0, r5
 8012a3c:	f002 fb54 	bl	80150e8 <malloc>
 8012a40:	4607      	mov	r7, r0
 8012a42:	2800      	cmp	r0, #0
 8012a44:	d14e      	bne.n	8012ae4 <setvbuf+0x13c>
 8012a46:	f8dd 9000 	ldr.w	r9, [sp]
 8012a4a:	45a9      	cmp	r9, r5
 8012a4c:	d13c      	bne.n	8012ac8 <setvbuf+0x120>
 8012a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012a52:	89a3      	ldrh	r3, [r4, #12]
 8012a54:	f043 0302 	orr.w	r3, r3, #2
 8012a58:	81a3      	strh	r3, [r4, #12]
 8012a5a:	2300      	movs	r3, #0
 8012a5c:	60a3      	str	r3, [r4, #8]
 8012a5e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012a62:	6023      	str	r3, [r4, #0]
 8012a64:	6123      	str	r3, [r4, #16]
 8012a66:	2301      	movs	r3, #1
 8012a68:	6163      	str	r3, [r4, #20]
 8012a6a:	b003      	add	sp, #12
 8012a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a70:	4b22      	ldr	r3, [pc, #136]	; (8012afc <setvbuf+0x154>)
 8012a72:	429c      	cmp	r4, r3
 8012a74:	d101      	bne.n	8012a7a <setvbuf+0xd2>
 8012a76:	68b4      	ldr	r4, [r6, #8]
 8012a78:	e7a8      	b.n	80129cc <setvbuf+0x24>
 8012a7a:	4b21      	ldr	r3, [pc, #132]	; (8012b00 <setvbuf+0x158>)
 8012a7c:	429c      	cmp	r4, r3
 8012a7e:	bf08      	it	eq
 8012a80:	68f4      	ldreq	r4, [r6, #12]
 8012a82:	e7a3      	b.n	80129cc <setvbuf+0x24>
 8012a84:	2f00      	cmp	r7, #0
 8012a86:	d0d8      	beq.n	8012a3a <setvbuf+0x92>
 8012a88:	69b3      	ldr	r3, [r6, #24]
 8012a8a:	b913      	cbnz	r3, 8012a92 <setvbuf+0xea>
 8012a8c:	4630      	mov	r0, r6
 8012a8e:	f7fe f9cb 	bl	8010e28 <__sinit>
 8012a92:	f1b8 0f01 	cmp.w	r8, #1
 8012a96:	bf08      	it	eq
 8012a98:	89a3      	ldrheq	r3, [r4, #12]
 8012a9a:	6027      	str	r7, [r4, #0]
 8012a9c:	bf04      	itt	eq
 8012a9e:	f043 0301 	orreq.w	r3, r3, #1
 8012aa2:	81a3      	strheq	r3, [r4, #12]
 8012aa4:	89a3      	ldrh	r3, [r4, #12]
 8012aa6:	f013 0008 	ands.w	r0, r3, #8
 8012aaa:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8012aae:	d01b      	beq.n	8012ae8 <setvbuf+0x140>
 8012ab0:	f013 0001 	ands.w	r0, r3, #1
 8012ab4:	bf18      	it	ne
 8012ab6:	426d      	negne	r5, r5
 8012ab8:	f04f 0300 	mov.w	r3, #0
 8012abc:	bf1d      	ittte	ne
 8012abe:	60a3      	strne	r3, [r4, #8]
 8012ac0:	61a5      	strne	r5, [r4, #24]
 8012ac2:	4618      	movne	r0, r3
 8012ac4:	60a5      	streq	r5, [r4, #8]
 8012ac6:	e7d0      	b.n	8012a6a <setvbuf+0xc2>
 8012ac8:	4648      	mov	r0, r9
 8012aca:	f002 fb0d 	bl	80150e8 <malloc>
 8012ace:	4607      	mov	r7, r0
 8012ad0:	2800      	cmp	r0, #0
 8012ad2:	d0bc      	beq.n	8012a4e <setvbuf+0xa6>
 8012ad4:	89a3      	ldrh	r3, [r4, #12]
 8012ad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ada:	81a3      	strh	r3, [r4, #12]
 8012adc:	464d      	mov	r5, r9
 8012ade:	e7d3      	b.n	8012a88 <setvbuf+0xe0>
 8012ae0:	2000      	movs	r0, #0
 8012ae2:	e7b6      	b.n	8012a52 <setvbuf+0xaa>
 8012ae4:	46a9      	mov	r9, r5
 8012ae6:	e7f5      	b.n	8012ad4 <setvbuf+0x12c>
 8012ae8:	60a0      	str	r0, [r4, #8]
 8012aea:	e7be      	b.n	8012a6a <setvbuf+0xc2>
 8012aec:	f04f 30ff 	mov.w	r0, #4294967295
 8012af0:	e7bb      	b.n	8012a6a <setvbuf+0xc2>
 8012af2:	bf00      	nop
 8012af4:	2000002c 	.word	0x2000002c
 8012af8:	08016140 	.word	0x08016140
 8012afc:	08016160 	.word	0x08016160
 8012b00:	08016120 	.word	0x08016120

08012b04 <nanf>:
 8012b04:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012b0c <nanf+0x8>
 8012b08:	4770      	bx	lr
 8012b0a:	bf00      	nop
 8012b0c:	7fc00000 	.word	0x7fc00000

08012b10 <siprintf>:
 8012b10:	b40e      	push	{r1, r2, r3}
 8012b12:	b500      	push	{lr}
 8012b14:	b09c      	sub	sp, #112	; 0x70
 8012b16:	ab1d      	add	r3, sp, #116	; 0x74
 8012b18:	9002      	str	r0, [sp, #8]
 8012b1a:	9006      	str	r0, [sp, #24]
 8012b1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012b20:	4809      	ldr	r0, [pc, #36]	; (8012b48 <siprintf+0x38>)
 8012b22:	9107      	str	r1, [sp, #28]
 8012b24:	9104      	str	r1, [sp, #16]
 8012b26:	4909      	ldr	r1, [pc, #36]	; (8012b4c <siprintf+0x3c>)
 8012b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b2c:	9105      	str	r1, [sp, #20]
 8012b2e:	6800      	ldr	r0, [r0, #0]
 8012b30:	9301      	str	r3, [sp, #4]
 8012b32:	a902      	add	r1, sp, #8
 8012b34:	f002 ff9a 	bl	8015a6c <_svfiprintf_r>
 8012b38:	9b02      	ldr	r3, [sp, #8]
 8012b3a:	2200      	movs	r2, #0
 8012b3c:	701a      	strb	r2, [r3, #0]
 8012b3e:	b01c      	add	sp, #112	; 0x70
 8012b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8012b44:	b003      	add	sp, #12
 8012b46:	4770      	bx	lr
 8012b48:	2000002c 	.word	0x2000002c
 8012b4c:	ffff0208 	.word	0xffff0208

08012b50 <__sread>:
 8012b50:	b510      	push	{r4, lr}
 8012b52:	460c      	mov	r4, r1
 8012b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b58:	f003 f8b6 	bl	8015cc8 <_read_r>
 8012b5c:	2800      	cmp	r0, #0
 8012b5e:	bfab      	itete	ge
 8012b60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012b62:	89a3      	ldrhlt	r3, [r4, #12]
 8012b64:	181b      	addge	r3, r3, r0
 8012b66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012b6a:	bfac      	ite	ge
 8012b6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012b6e:	81a3      	strhlt	r3, [r4, #12]
 8012b70:	bd10      	pop	{r4, pc}

08012b72 <__swrite>:
 8012b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b76:	461f      	mov	r7, r3
 8012b78:	898b      	ldrh	r3, [r1, #12]
 8012b7a:	05db      	lsls	r3, r3, #23
 8012b7c:	4605      	mov	r5, r0
 8012b7e:	460c      	mov	r4, r1
 8012b80:	4616      	mov	r6, r2
 8012b82:	d505      	bpl.n	8012b90 <__swrite+0x1e>
 8012b84:	2302      	movs	r3, #2
 8012b86:	2200      	movs	r2, #0
 8012b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b8c:	f002 fa9a 	bl	80150c4 <_lseek_r>
 8012b90:	89a3      	ldrh	r3, [r4, #12]
 8012b92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012b9a:	81a3      	strh	r3, [r4, #12]
 8012b9c:	4632      	mov	r2, r6
 8012b9e:	463b      	mov	r3, r7
 8012ba0:	4628      	mov	r0, r5
 8012ba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012ba6:	f001 b84f 	b.w	8013c48 <_write_r>

08012baa <__sseek>:
 8012baa:	b510      	push	{r4, lr}
 8012bac:	460c      	mov	r4, r1
 8012bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bb2:	f002 fa87 	bl	80150c4 <_lseek_r>
 8012bb6:	1c43      	adds	r3, r0, #1
 8012bb8:	89a3      	ldrh	r3, [r4, #12]
 8012bba:	bf15      	itete	ne
 8012bbc:	6560      	strne	r0, [r4, #84]	; 0x54
 8012bbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012bc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012bc6:	81a3      	strheq	r3, [r4, #12]
 8012bc8:	bf18      	it	ne
 8012bca:	81a3      	strhne	r3, [r4, #12]
 8012bcc:	bd10      	pop	{r4, pc}

08012bce <__sclose>:
 8012bce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bd2:	f001 b8b9 	b.w	8013d48 <_close_r>

08012bd6 <sulp>:
 8012bd6:	b570      	push	{r4, r5, r6, lr}
 8012bd8:	4604      	mov	r4, r0
 8012bda:	460d      	mov	r5, r1
 8012bdc:	ec45 4b10 	vmov	d0, r4, r5
 8012be0:	4616      	mov	r6, r2
 8012be2:	f002 fd81 	bl	80156e8 <__ulp>
 8012be6:	ec51 0b10 	vmov	r0, r1, d0
 8012bea:	b17e      	cbz	r6, 8012c0c <sulp+0x36>
 8012bec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012bf0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	dd09      	ble.n	8012c0c <sulp+0x36>
 8012bf8:	051b      	lsls	r3, r3, #20
 8012bfa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012bfe:	2400      	movs	r4, #0
 8012c00:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012c04:	4622      	mov	r2, r4
 8012c06:	462b      	mov	r3, r5
 8012c08:	f7f5 fc2e 	bl	8008468 <__aeabi_dmul>
 8012c0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08012c10 <_strtod_l>:
 8012c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c14:	461f      	mov	r7, r3
 8012c16:	b0a1      	sub	sp, #132	; 0x84
 8012c18:	2300      	movs	r3, #0
 8012c1a:	4681      	mov	r9, r0
 8012c1c:	4638      	mov	r0, r7
 8012c1e:	460e      	mov	r6, r1
 8012c20:	9217      	str	r2, [sp, #92]	; 0x5c
 8012c22:	931c      	str	r3, [sp, #112]	; 0x70
 8012c24:	f002 fa3e 	bl	80150a4 <__localeconv_l>
 8012c28:	4680      	mov	r8, r0
 8012c2a:	6800      	ldr	r0, [r0, #0]
 8012c2c:	f7f5 fa08 	bl	8008040 <strlen>
 8012c30:	f04f 0a00 	mov.w	sl, #0
 8012c34:	4604      	mov	r4, r0
 8012c36:	f04f 0b00 	mov.w	fp, #0
 8012c3a:	961b      	str	r6, [sp, #108]	; 0x6c
 8012c3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012c3e:	781a      	ldrb	r2, [r3, #0]
 8012c40:	2a0d      	cmp	r2, #13
 8012c42:	d832      	bhi.n	8012caa <_strtod_l+0x9a>
 8012c44:	2a09      	cmp	r2, #9
 8012c46:	d236      	bcs.n	8012cb6 <_strtod_l+0xa6>
 8012c48:	2a00      	cmp	r2, #0
 8012c4a:	d03e      	beq.n	8012cca <_strtod_l+0xba>
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	930d      	str	r3, [sp, #52]	; 0x34
 8012c50:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8012c52:	782b      	ldrb	r3, [r5, #0]
 8012c54:	2b30      	cmp	r3, #48	; 0x30
 8012c56:	f040 80ac 	bne.w	8012db2 <_strtod_l+0x1a2>
 8012c5a:	786b      	ldrb	r3, [r5, #1]
 8012c5c:	2b58      	cmp	r3, #88	; 0x58
 8012c5e:	d001      	beq.n	8012c64 <_strtod_l+0x54>
 8012c60:	2b78      	cmp	r3, #120	; 0x78
 8012c62:	d167      	bne.n	8012d34 <_strtod_l+0x124>
 8012c64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c66:	9301      	str	r3, [sp, #4]
 8012c68:	ab1c      	add	r3, sp, #112	; 0x70
 8012c6a:	9300      	str	r3, [sp, #0]
 8012c6c:	9702      	str	r7, [sp, #8]
 8012c6e:	ab1d      	add	r3, sp, #116	; 0x74
 8012c70:	4a88      	ldr	r2, [pc, #544]	; (8012e94 <_strtod_l+0x284>)
 8012c72:	a91b      	add	r1, sp, #108	; 0x6c
 8012c74:	4648      	mov	r0, r9
 8012c76:	f001 ff1c 	bl	8014ab2 <__gethex>
 8012c7a:	f010 0407 	ands.w	r4, r0, #7
 8012c7e:	4606      	mov	r6, r0
 8012c80:	d005      	beq.n	8012c8e <_strtod_l+0x7e>
 8012c82:	2c06      	cmp	r4, #6
 8012c84:	d12b      	bne.n	8012cde <_strtod_l+0xce>
 8012c86:	3501      	adds	r5, #1
 8012c88:	2300      	movs	r3, #0
 8012c8a:	951b      	str	r5, [sp, #108]	; 0x6c
 8012c8c:	930d      	str	r3, [sp, #52]	; 0x34
 8012c8e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	f040 859a 	bne.w	80137ca <_strtod_l+0xbba>
 8012c96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c98:	b1e3      	cbz	r3, 8012cd4 <_strtod_l+0xc4>
 8012c9a:	4652      	mov	r2, sl
 8012c9c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012ca0:	ec43 2b10 	vmov	d0, r2, r3
 8012ca4:	b021      	add	sp, #132	; 0x84
 8012ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012caa:	2a2b      	cmp	r2, #43	; 0x2b
 8012cac:	d015      	beq.n	8012cda <_strtod_l+0xca>
 8012cae:	2a2d      	cmp	r2, #45	; 0x2d
 8012cb0:	d004      	beq.n	8012cbc <_strtod_l+0xac>
 8012cb2:	2a20      	cmp	r2, #32
 8012cb4:	d1ca      	bne.n	8012c4c <_strtod_l+0x3c>
 8012cb6:	3301      	adds	r3, #1
 8012cb8:	931b      	str	r3, [sp, #108]	; 0x6c
 8012cba:	e7bf      	b.n	8012c3c <_strtod_l+0x2c>
 8012cbc:	2201      	movs	r2, #1
 8012cbe:	920d      	str	r2, [sp, #52]	; 0x34
 8012cc0:	1c5a      	adds	r2, r3, #1
 8012cc2:	921b      	str	r2, [sp, #108]	; 0x6c
 8012cc4:	785b      	ldrb	r3, [r3, #1]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d1c2      	bne.n	8012c50 <_strtod_l+0x40>
 8012cca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012ccc:	961b      	str	r6, [sp, #108]	; 0x6c
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	f040 8579 	bne.w	80137c6 <_strtod_l+0xbb6>
 8012cd4:	4652      	mov	r2, sl
 8012cd6:	465b      	mov	r3, fp
 8012cd8:	e7e2      	b.n	8012ca0 <_strtod_l+0x90>
 8012cda:	2200      	movs	r2, #0
 8012cdc:	e7ef      	b.n	8012cbe <_strtod_l+0xae>
 8012cde:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012ce0:	b13a      	cbz	r2, 8012cf2 <_strtod_l+0xe2>
 8012ce2:	2135      	movs	r1, #53	; 0x35
 8012ce4:	a81e      	add	r0, sp, #120	; 0x78
 8012ce6:	f002 fdf7 	bl	80158d8 <__copybits>
 8012cea:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012cec:	4648      	mov	r0, r9
 8012cee:	f002 fa64 	bl	80151ba <_Bfree>
 8012cf2:	3c01      	subs	r4, #1
 8012cf4:	2c04      	cmp	r4, #4
 8012cf6:	d806      	bhi.n	8012d06 <_strtod_l+0xf6>
 8012cf8:	e8df f004 	tbb	[pc, r4]
 8012cfc:	1714030a 	.word	0x1714030a
 8012d00:	0a          	.byte	0x0a
 8012d01:	00          	.byte	0x00
 8012d02:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8012d06:	0730      	lsls	r0, r6, #28
 8012d08:	d5c1      	bpl.n	8012c8e <_strtod_l+0x7e>
 8012d0a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8012d0e:	e7be      	b.n	8012c8e <_strtod_l+0x7e>
 8012d10:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8012d14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012d16:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012d1a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012d1e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012d22:	e7f0      	b.n	8012d06 <_strtod_l+0xf6>
 8012d24:	f8df b170 	ldr.w	fp, [pc, #368]	; 8012e98 <_strtod_l+0x288>
 8012d28:	e7ed      	b.n	8012d06 <_strtod_l+0xf6>
 8012d2a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8012d2e:	f04f 3aff 	mov.w	sl, #4294967295
 8012d32:	e7e8      	b.n	8012d06 <_strtod_l+0xf6>
 8012d34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012d36:	1c5a      	adds	r2, r3, #1
 8012d38:	921b      	str	r2, [sp, #108]	; 0x6c
 8012d3a:	785b      	ldrb	r3, [r3, #1]
 8012d3c:	2b30      	cmp	r3, #48	; 0x30
 8012d3e:	d0f9      	beq.n	8012d34 <_strtod_l+0x124>
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d0a4      	beq.n	8012c8e <_strtod_l+0x7e>
 8012d44:	2301      	movs	r3, #1
 8012d46:	2500      	movs	r5, #0
 8012d48:	9306      	str	r3, [sp, #24]
 8012d4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012d4c:	9308      	str	r3, [sp, #32]
 8012d4e:	9507      	str	r5, [sp, #28]
 8012d50:	9505      	str	r5, [sp, #20]
 8012d52:	220a      	movs	r2, #10
 8012d54:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8012d56:	7807      	ldrb	r7, [r0, #0]
 8012d58:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8012d5c:	b2d9      	uxtb	r1, r3
 8012d5e:	2909      	cmp	r1, #9
 8012d60:	d929      	bls.n	8012db6 <_strtod_l+0x1a6>
 8012d62:	4622      	mov	r2, r4
 8012d64:	f8d8 1000 	ldr.w	r1, [r8]
 8012d68:	f002 ffc0 	bl	8015cec <strncmp>
 8012d6c:	2800      	cmp	r0, #0
 8012d6e:	d031      	beq.n	8012dd4 <_strtod_l+0x1c4>
 8012d70:	2000      	movs	r0, #0
 8012d72:	9c05      	ldr	r4, [sp, #20]
 8012d74:	9004      	str	r0, [sp, #16]
 8012d76:	463b      	mov	r3, r7
 8012d78:	4602      	mov	r2, r0
 8012d7a:	2b65      	cmp	r3, #101	; 0x65
 8012d7c:	d001      	beq.n	8012d82 <_strtod_l+0x172>
 8012d7e:	2b45      	cmp	r3, #69	; 0x45
 8012d80:	d114      	bne.n	8012dac <_strtod_l+0x19c>
 8012d82:	b924      	cbnz	r4, 8012d8e <_strtod_l+0x17e>
 8012d84:	b910      	cbnz	r0, 8012d8c <_strtod_l+0x17c>
 8012d86:	9b06      	ldr	r3, [sp, #24]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d09e      	beq.n	8012cca <_strtod_l+0xba>
 8012d8c:	2400      	movs	r4, #0
 8012d8e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8012d90:	1c73      	adds	r3, r6, #1
 8012d92:	931b      	str	r3, [sp, #108]	; 0x6c
 8012d94:	7873      	ldrb	r3, [r6, #1]
 8012d96:	2b2b      	cmp	r3, #43	; 0x2b
 8012d98:	d078      	beq.n	8012e8c <_strtod_l+0x27c>
 8012d9a:	2b2d      	cmp	r3, #45	; 0x2d
 8012d9c:	d070      	beq.n	8012e80 <_strtod_l+0x270>
 8012d9e:	f04f 0c00 	mov.w	ip, #0
 8012da2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8012da6:	2f09      	cmp	r7, #9
 8012da8:	d97c      	bls.n	8012ea4 <_strtod_l+0x294>
 8012daa:	961b      	str	r6, [sp, #108]	; 0x6c
 8012dac:	f04f 0e00 	mov.w	lr, #0
 8012db0:	e09a      	b.n	8012ee8 <_strtod_l+0x2d8>
 8012db2:	2300      	movs	r3, #0
 8012db4:	e7c7      	b.n	8012d46 <_strtod_l+0x136>
 8012db6:	9905      	ldr	r1, [sp, #20]
 8012db8:	2908      	cmp	r1, #8
 8012dba:	bfdd      	ittte	le
 8012dbc:	9907      	ldrle	r1, [sp, #28]
 8012dbe:	fb02 3301 	mlale	r3, r2, r1, r3
 8012dc2:	9307      	strle	r3, [sp, #28]
 8012dc4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8012dc8:	9b05      	ldr	r3, [sp, #20]
 8012dca:	3001      	adds	r0, #1
 8012dcc:	3301      	adds	r3, #1
 8012dce:	9305      	str	r3, [sp, #20]
 8012dd0:	901b      	str	r0, [sp, #108]	; 0x6c
 8012dd2:	e7bf      	b.n	8012d54 <_strtod_l+0x144>
 8012dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012dd6:	191a      	adds	r2, r3, r4
 8012dd8:	921b      	str	r2, [sp, #108]	; 0x6c
 8012dda:	9a05      	ldr	r2, [sp, #20]
 8012ddc:	5d1b      	ldrb	r3, [r3, r4]
 8012dde:	2a00      	cmp	r2, #0
 8012de0:	d037      	beq.n	8012e52 <_strtod_l+0x242>
 8012de2:	9c05      	ldr	r4, [sp, #20]
 8012de4:	4602      	mov	r2, r0
 8012de6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012dea:	2909      	cmp	r1, #9
 8012dec:	d913      	bls.n	8012e16 <_strtod_l+0x206>
 8012dee:	2101      	movs	r1, #1
 8012df0:	9104      	str	r1, [sp, #16]
 8012df2:	e7c2      	b.n	8012d7a <_strtod_l+0x16a>
 8012df4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012df6:	1c5a      	adds	r2, r3, #1
 8012df8:	921b      	str	r2, [sp, #108]	; 0x6c
 8012dfa:	785b      	ldrb	r3, [r3, #1]
 8012dfc:	3001      	adds	r0, #1
 8012dfe:	2b30      	cmp	r3, #48	; 0x30
 8012e00:	d0f8      	beq.n	8012df4 <_strtod_l+0x1e4>
 8012e02:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8012e06:	2a08      	cmp	r2, #8
 8012e08:	f200 84e4 	bhi.w	80137d4 <_strtod_l+0xbc4>
 8012e0c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012e0e:	9208      	str	r2, [sp, #32]
 8012e10:	4602      	mov	r2, r0
 8012e12:	2000      	movs	r0, #0
 8012e14:	4604      	mov	r4, r0
 8012e16:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8012e1a:	f100 0101 	add.w	r1, r0, #1
 8012e1e:	d012      	beq.n	8012e46 <_strtod_l+0x236>
 8012e20:	440a      	add	r2, r1
 8012e22:	eb00 0c04 	add.w	ip, r0, r4
 8012e26:	4621      	mov	r1, r4
 8012e28:	270a      	movs	r7, #10
 8012e2a:	458c      	cmp	ip, r1
 8012e2c:	d113      	bne.n	8012e56 <_strtod_l+0x246>
 8012e2e:	1821      	adds	r1, r4, r0
 8012e30:	2908      	cmp	r1, #8
 8012e32:	f104 0401 	add.w	r4, r4, #1
 8012e36:	4404      	add	r4, r0
 8012e38:	dc19      	bgt.n	8012e6e <_strtod_l+0x25e>
 8012e3a:	9b07      	ldr	r3, [sp, #28]
 8012e3c:	210a      	movs	r1, #10
 8012e3e:	fb01 e303 	mla	r3, r1, r3, lr
 8012e42:	9307      	str	r3, [sp, #28]
 8012e44:	2100      	movs	r1, #0
 8012e46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012e48:	1c58      	adds	r0, r3, #1
 8012e4a:	901b      	str	r0, [sp, #108]	; 0x6c
 8012e4c:	785b      	ldrb	r3, [r3, #1]
 8012e4e:	4608      	mov	r0, r1
 8012e50:	e7c9      	b.n	8012de6 <_strtod_l+0x1d6>
 8012e52:	9805      	ldr	r0, [sp, #20]
 8012e54:	e7d3      	b.n	8012dfe <_strtod_l+0x1ee>
 8012e56:	2908      	cmp	r1, #8
 8012e58:	f101 0101 	add.w	r1, r1, #1
 8012e5c:	dc03      	bgt.n	8012e66 <_strtod_l+0x256>
 8012e5e:	9b07      	ldr	r3, [sp, #28]
 8012e60:	437b      	muls	r3, r7
 8012e62:	9307      	str	r3, [sp, #28]
 8012e64:	e7e1      	b.n	8012e2a <_strtod_l+0x21a>
 8012e66:	2910      	cmp	r1, #16
 8012e68:	bfd8      	it	le
 8012e6a:	437d      	mulle	r5, r7
 8012e6c:	e7dd      	b.n	8012e2a <_strtod_l+0x21a>
 8012e6e:	2c10      	cmp	r4, #16
 8012e70:	bfdc      	itt	le
 8012e72:	210a      	movle	r1, #10
 8012e74:	fb01 e505 	mlale	r5, r1, r5, lr
 8012e78:	e7e4      	b.n	8012e44 <_strtod_l+0x234>
 8012e7a:	2301      	movs	r3, #1
 8012e7c:	9304      	str	r3, [sp, #16]
 8012e7e:	e781      	b.n	8012d84 <_strtod_l+0x174>
 8012e80:	f04f 0c01 	mov.w	ip, #1
 8012e84:	1cb3      	adds	r3, r6, #2
 8012e86:	931b      	str	r3, [sp, #108]	; 0x6c
 8012e88:	78b3      	ldrb	r3, [r6, #2]
 8012e8a:	e78a      	b.n	8012da2 <_strtod_l+0x192>
 8012e8c:	f04f 0c00 	mov.w	ip, #0
 8012e90:	e7f8      	b.n	8012e84 <_strtod_l+0x274>
 8012e92:	bf00      	nop
 8012e94:	080161e8 	.word	0x080161e8
 8012e98:	7ff00000 	.word	0x7ff00000
 8012e9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012e9e:	1c5f      	adds	r7, r3, #1
 8012ea0:	971b      	str	r7, [sp, #108]	; 0x6c
 8012ea2:	785b      	ldrb	r3, [r3, #1]
 8012ea4:	2b30      	cmp	r3, #48	; 0x30
 8012ea6:	d0f9      	beq.n	8012e9c <_strtod_l+0x28c>
 8012ea8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8012eac:	2f08      	cmp	r7, #8
 8012eae:	f63f af7d 	bhi.w	8012dac <_strtod_l+0x19c>
 8012eb2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8012eb6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012eb8:	930a      	str	r3, [sp, #40]	; 0x28
 8012eba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012ebc:	1c5f      	adds	r7, r3, #1
 8012ebe:	971b      	str	r7, [sp, #108]	; 0x6c
 8012ec0:	785b      	ldrb	r3, [r3, #1]
 8012ec2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8012ec6:	f1b8 0f09 	cmp.w	r8, #9
 8012eca:	d937      	bls.n	8012f3c <_strtod_l+0x32c>
 8012ecc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012ece:	1a7f      	subs	r7, r7, r1
 8012ed0:	2f08      	cmp	r7, #8
 8012ed2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8012ed6:	dc37      	bgt.n	8012f48 <_strtod_l+0x338>
 8012ed8:	45be      	cmp	lr, r7
 8012eda:	bfa8      	it	ge
 8012edc:	46be      	movge	lr, r7
 8012ede:	f1bc 0f00 	cmp.w	ip, #0
 8012ee2:	d001      	beq.n	8012ee8 <_strtod_l+0x2d8>
 8012ee4:	f1ce 0e00 	rsb	lr, lr, #0
 8012ee8:	2c00      	cmp	r4, #0
 8012eea:	d151      	bne.n	8012f90 <_strtod_l+0x380>
 8012eec:	2800      	cmp	r0, #0
 8012eee:	f47f aece 	bne.w	8012c8e <_strtod_l+0x7e>
 8012ef2:	9a06      	ldr	r2, [sp, #24]
 8012ef4:	2a00      	cmp	r2, #0
 8012ef6:	f47f aeca 	bne.w	8012c8e <_strtod_l+0x7e>
 8012efa:	9a04      	ldr	r2, [sp, #16]
 8012efc:	2a00      	cmp	r2, #0
 8012efe:	f47f aee4 	bne.w	8012cca <_strtod_l+0xba>
 8012f02:	2b4e      	cmp	r3, #78	; 0x4e
 8012f04:	d027      	beq.n	8012f56 <_strtod_l+0x346>
 8012f06:	dc21      	bgt.n	8012f4c <_strtod_l+0x33c>
 8012f08:	2b49      	cmp	r3, #73	; 0x49
 8012f0a:	f47f aede 	bne.w	8012cca <_strtod_l+0xba>
 8012f0e:	49a0      	ldr	r1, [pc, #640]	; (8013190 <_strtod_l+0x580>)
 8012f10:	a81b      	add	r0, sp, #108	; 0x6c
 8012f12:	f002 f801 	bl	8014f18 <__match>
 8012f16:	2800      	cmp	r0, #0
 8012f18:	f43f aed7 	beq.w	8012cca <_strtod_l+0xba>
 8012f1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f1e:	499d      	ldr	r1, [pc, #628]	; (8013194 <_strtod_l+0x584>)
 8012f20:	3b01      	subs	r3, #1
 8012f22:	a81b      	add	r0, sp, #108	; 0x6c
 8012f24:	931b      	str	r3, [sp, #108]	; 0x6c
 8012f26:	f001 fff7 	bl	8014f18 <__match>
 8012f2a:	b910      	cbnz	r0, 8012f32 <_strtod_l+0x322>
 8012f2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f2e:	3301      	adds	r3, #1
 8012f30:	931b      	str	r3, [sp, #108]	; 0x6c
 8012f32:	f8df b274 	ldr.w	fp, [pc, #628]	; 80131a8 <_strtod_l+0x598>
 8012f36:	f04f 0a00 	mov.w	sl, #0
 8012f3a:	e6a8      	b.n	8012c8e <_strtod_l+0x7e>
 8012f3c:	210a      	movs	r1, #10
 8012f3e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8012f42:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8012f46:	e7b8      	b.n	8012eba <_strtod_l+0x2aa>
 8012f48:	46be      	mov	lr, r7
 8012f4a:	e7c8      	b.n	8012ede <_strtod_l+0x2ce>
 8012f4c:	2b69      	cmp	r3, #105	; 0x69
 8012f4e:	d0de      	beq.n	8012f0e <_strtod_l+0x2fe>
 8012f50:	2b6e      	cmp	r3, #110	; 0x6e
 8012f52:	f47f aeba 	bne.w	8012cca <_strtod_l+0xba>
 8012f56:	4990      	ldr	r1, [pc, #576]	; (8013198 <_strtod_l+0x588>)
 8012f58:	a81b      	add	r0, sp, #108	; 0x6c
 8012f5a:	f001 ffdd 	bl	8014f18 <__match>
 8012f5e:	2800      	cmp	r0, #0
 8012f60:	f43f aeb3 	beq.w	8012cca <_strtod_l+0xba>
 8012f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f66:	781b      	ldrb	r3, [r3, #0]
 8012f68:	2b28      	cmp	r3, #40	; 0x28
 8012f6a:	d10e      	bne.n	8012f8a <_strtod_l+0x37a>
 8012f6c:	aa1e      	add	r2, sp, #120	; 0x78
 8012f6e:	498b      	ldr	r1, [pc, #556]	; (801319c <_strtod_l+0x58c>)
 8012f70:	a81b      	add	r0, sp, #108	; 0x6c
 8012f72:	f001 ffe5 	bl	8014f40 <__hexnan>
 8012f76:	2805      	cmp	r0, #5
 8012f78:	d107      	bne.n	8012f8a <_strtod_l+0x37a>
 8012f7a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012f7c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8012f80:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8012f84:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8012f88:	e681      	b.n	8012c8e <_strtod_l+0x7e>
 8012f8a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80131b0 <_strtod_l+0x5a0>
 8012f8e:	e7d2      	b.n	8012f36 <_strtod_l+0x326>
 8012f90:	ebae 0302 	sub.w	r3, lr, r2
 8012f94:	9306      	str	r3, [sp, #24]
 8012f96:	9b05      	ldr	r3, [sp, #20]
 8012f98:	9807      	ldr	r0, [sp, #28]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	bf08      	it	eq
 8012f9e:	4623      	moveq	r3, r4
 8012fa0:	2c10      	cmp	r4, #16
 8012fa2:	9305      	str	r3, [sp, #20]
 8012fa4:	46a0      	mov	r8, r4
 8012fa6:	bfa8      	it	ge
 8012fa8:	f04f 0810 	movge.w	r8, #16
 8012fac:	f7f5 f9e2 	bl	8008374 <__aeabi_ui2d>
 8012fb0:	2c09      	cmp	r4, #9
 8012fb2:	4682      	mov	sl, r0
 8012fb4:	468b      	mov	fp, r1
 8012fb6:	dc13      	bgt.n	8012fe0 <_strtod_l+0x3d0>
 8012fb8:	9b06      	ldr	r3, [sp, #24]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	f43f ae67 	beq.w	8012c8e <_strtod_l+0x7e>
 8012fc0:	9b06      	ldr	r3, [sp, #24]
 8012fc2:	dd7a      	ble.n	80130ba <_strtod_l+0x4aa>
 8012fc4:	2b16      	cmp	r3, #22
 8012fc6:	dc61      	bgt.n	801308c <_strtod_l+0x47c>
 8012fc8:	4a75      	ldr	r2, [pc, #468]	; (80131a0 <_strtod_l+0x590>)
 8012fca:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8012fce:	e9de 0100 	ldrd	r0, r1, [lr]
 8012fd2:	4652      	mov	r2, sl
 8012fd4:	465b      	mov	r3, fp
 8012fd6:	f7f5 fa47 	bl	8008468 <__aeabi_dmul>
 8012fda:	4682      	mov	sl, r0
 8012fdc:	468b      	mov	fp, r1
 8012fde:	e656      	b.n	8012c8e <_strtod_l+0x7e>
 8012fe0:	4b6f      	ldr	r3, [pc, #444]	; (80131a0 <_strtod_l+0x590>)
 8012fe2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012fe6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8012fea:	f7f5 fa3d 	bl	8008468 <__aeabi_dmul>
 8012fee:	4606      	mov	r6, r0
 8012ff0:	4628      	mov	r0, r5
 8012ff2:	460f      	mov	r7, r1
 8012ff4:	f7f5 f9be 	bl	8008374 <__aeabi_ui2d>
 8012ff8:	4602      	mov	r2, r0
 8012ffa:	460b      	mov	r3, r1
 8012ffc:	4630      	mov	r0, r6
 8012ffe:	4639      	mov	r1, r7
 8013000:	f7f5 f87c 	bl	80080fc <__adddf3>
 8013004:	2c0f      	cmp	r4, #15
 8013006:	4682      	mov	sl, r0
 8013008:	468b      	mov	fp, r1
 801300a:	ddd5      	ble.n	8012fb8 <_strtod_l+0x3a8>
 801300c:	9b06      	ldr	r3, [sp, #24]
 801300e:	eba4 0808 	sub.w	r8, r4, r8
 8013012:	4498      	add	r8, r3
 8013014:	f1b8 0f00 	cmp.w	r8, #0
 8013018:	f340 8096 	ble.w	8013148 <_strtod_l+0x538>
 801301c:	f018 030f 	ands.w	r3, r8, #15
 8013020:	d00a      	beq.n	8013038 <_strtod_l+0x428>
 8013022:	495f      	ldr	r1, [pc, #380]	; (80131a0 <_strtod_l+0x590>)
 8013024:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013028:	4652      	mov	r2, sl
 801302a:	465b      	mov	r3, fp
 801302c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013030:	f7f5 fa1a 	bl	8008468 <__aeabi_dmul>
 8013034:	4682      	mov	sl, r0
 8013036:	468b      	mov	fp, r1
 8013038:	f038 080f 	bics.w	r8, r8, #15
 801303c:	d073      	beq.n	8013126 <_strtod_l+0x516>
 801303e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013042:	dd47      	ble.n	80130d4 <_strtod_l+0x4c4>
 8013044:	2400      	movs	r4, #0
 8013046:	46a0      	mov	r8, r4
 8013048:	9407      	str	r4, [sp, #28]
 801304a:	9405      	str	r4, [sp, #20]
 801304c:	2322      	movs	r3, #34	; 0x22
 801304e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80131a8 <_strtod_l+0x598>
 8013052:	f8c9 3000 	str.w	r3, [r9]
 8013056:	f04f 0a00 	mov.w	sl, #0
 801305a:	9b07      	ldr	r3, [sp, #28]
 801305c:	2b00      	cmp	r3, #0
 801305e:	f43f ae16 	beq.w	8012c8e <_strtod_l+0x7e>
 8013062:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013064:	4648      	mov	r0, r9
 8013066:	f002 f8a8 	bl	80151ba <_Bfree>
 801306a:	9905      	ldr	r1, [sp, #20]
 801306c:	4648      	mov	r0, r9
 801306e:	f002 f8a4 	bl	80151ba <_Bfree>
 8013072:	4641      	mov	r1, r8
 8013074:	4648      	mov	r0, r9
 8013076:	f002 f8a0 	bl	80151ba <_Bfree>
 801307a:	9907      	ldr	r1, [sp, #28]
 801307c:	4648      	mov	r0, r9
 801307e:	f002 f89c 	bl	80151ba <_Bfree>
 8013082:	4621      	mov	r1, r4
 8013084:	4648      	mov	r0, r9
 8013086:	f002 f898 	bl	80151ba <_Bfree>
 801308a:	e600      	b.n	8012c8e <_strtod_l+0x7e>
 801308c:	9a06      	ldr	r2, [sp, #24]
 801308e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013092:	4293      	cmp	r3, r2
 8013094:	dbba      	blt.n	801300c <_strtod_l+0x3fc>
 8013096:	4d42      	ldr	r5, [pc, #264]	; (80131a0 <_strtod_l+0x590>)
 8013098:	f1c4 040f 	rsb	r4, r4, #15
 801309c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80130a0:	4652      	mov	r2, sl
 80130a2:	465b      	mov	r3, fp
 80130a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130a8:	f7f5 f9de 	bl	8008468 <__aeabi_dmul>
 80130ac:	9b06      	ldr	r3, [sp, #24]
 80130ae:	1b1c      	subs	r4, r3, r4
 80130b0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80130b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80130b8:	e78d      	b.n	8012fd6 <_strtod_l+0x3c6>
 80130ba:	f113 0f16 	cmn.w	r3, #22
 80130be:	dba5      	blt.n	801300c <_strtod_l+0x3fc>
 80130c0:	4a37      	ldr	r2, [pc, #220]	; (80131a0 <_strtod_l+0x590>)
 80130c2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80130c6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80130ca:	4650      	mov	r0, sl
 80130cc:	4659      	mov	r1, fp
 80130ce:	f7f5 faf5 	bl	80086bc <__aeabi_ddiv>
 80130d2:	e782      	b.n	8012fda <_strtod_l+0x3ca>
 80130d4:	2300      	movs	r3, #0
 80130d6:	4e33      	ldr	r6, [pc, #204]	; (80131a4 <_strtod_l+0x594>)
 80130d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80130dc:	4650      	mov	r0, sl
 80130de:	4659      	mov	r1, fp
 80130e0:	461d      	mov	r5, r3
 80130e2:	f1b8 0f01 	cmp.w	r8, #1
 80130e6:	dc21      	bgt.n	801312c <_strtod_l+0x51c>
 80130e8:	b10b      	cbz	r3, 80130ee <_strtod_l+0x4de>
 80130ea:	4682      	mov	sl, r0
 80130ec:	468b      	mov	fp, r1
 80130ee:	4b2d      	ldr	r3, [pc, #180]	; (80131a4 <_strtod_l+0x594>)
 80130f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80130f4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80130f8:	4652      	mov	r2, sl
 80130fa:	465b      	mov	r3, fp
 80130fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013100:	f7f5 f9b2 	bl	8008468 <__aeabi_dmul>
 8013104:	4b28      	ldr	r3, [pc, #160]	; (80131a8 <_strtod_l+0x598>)
 8013106:	460a      	mov	r2, r1
 8013108:	400b      	ands	r3, r1
 801310a:	4928      	ldr	r1, [pc, #160]	; (80131ac <_strtod_l+0x59c>)
 801310c:	428b      	cmp	r3, r1
 801310e:	4682      	mov	sl, r0
 8013110:	d898      	bhi.n	8013044 <_strtod_l+0x434>
 8013112:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013116:	428b      	cmp	r3, r1
 8013118:	bf86      	itte	hi
 801311a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80131b4 <_strtod_l+0x5a4>
 801311e:	f04f 3aff 	movhi.w	sl, #4294967295
 8013122:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013126:	2300      	movs	r3, #0
 8013128:	9304      	str	r3, [sp, #16]
 801312a:	e077      	b.n	801321c <_strtod_l+0x60c>
 801312c:	f018 0f01 	tst.w	r8, #1
 8013130:	d006      	beq.n	8013140 <_strtod_l+0x530>
 8013132:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801313a:	f7f5 f995 	bl	8008468 <__aeabi_dmul>
 801313e:	2301      	movs	r3, #1
 8013140:	3501      	adds	r5, #1
 8013142:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013146:	e7cc      	b.n	80130e2 <_strtod_l+0x4d2>
 8013148:	d0ed      	beq.n	8013126 <_strtod_l+0x516>
 801314a:	f1c8 0800 	rsb	r8, r8, #0
 801314e:	f018 020f 	ands.w	r2, r8, #15
 8013152:	d00a      	beq.n	801316a <_strtod_l+0x55a>
 8013154:	4b12      	ldr	r3, [pc, #72]	; (80131a0 <_strtod_l+0x590>)
 8013156:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801315a:	4650      	mov	r0, sl
 801315c:	4659      	mov	r1, fp
 801315e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013162:	f7f5 faab 	bl	80086bc <__aeabi_ddiv>
 8013166:	4682      	mov	sl, r0
 8013168:	468b      	mov	fp, r1
 801316a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801316e:	d0da      	beq.n	8013126 <_strtod_l+0x516>
 8013170:	f1b8 0f1f 	cmp.w	r8, #31
 8013174:	dd20      	ble.n	80131b8 <_strtod_l+0x5a8>
 8013176:	2400      	movs	r4, #0
 8013178:	46a0      	mov	r8, r4
 801317a:	9407      	str	r4, [sp, #28]
 801317c:	9405      	str	r4, [sp, #20]
 801317e:	2322      	movs	r3, #34	; 0x22
 8013180:	f04f 0a00 	mov.w	sl, #0
 8013184:	f04f 0b00 	mov.w	fp, #0
 8013188:	f8c9 3000 	str.w	r3, [r9]
 801318c:	e765      	b.n	801305a <_strtod_l+0x44a>
 801318e:	bf00      	nop
 8013190:	0801619a 	.word	0x0801619a
 8013194:	0801623b 	.word	0x0801623b
 8013198:	080161a2 	.word	0x080161a2
 801319c:	080161fc 	.word	0x080161fc
 80131a0:	08016278 	.word	0x08016278
 80131a4:	08016250 	.word	0x08016250
 80131a8:	7ff00000 	.word	0x7ff00000
 80131ac:	7ca00000 	.word	0x7ca00000
 80131b0:	fff80000 	.word	0xfff80000
 80131b4:	7fefffff 	.word	0x7fefffff
 80131b8:	f018 0310 	ands.w	r3, r8, #16
 80131bc:	bf18      	it	ne
 80131be:	236a      	movne	r3, #106	; 0x6a
 80131c0:	4da0      	ldr	r5, [pc, #640]	; (8013444 <_strtod_l+0x834>)
 80131c2:	9304      	str	r3, [sp, #16]
 80131c4:	4650      	mov	r0, sl
 80131c6:	4659      	mov	r1, fp
 80131c8:	2300      	movs	r3, #0
 80131ca:	f1b8 0f00 	cmp.w	r8, #0
 80131ce:	f300 810a 	bgt.w	80133e6 <_strtod_l+0x7d6>
 80131d2:	b10b      	cbz	r3, 80131d8 <_strtod_l+0x5c8>
 80131d4:	4682      	mov	sl, r0
 80131d6:	468b      	mov	fp, r1
 80131d8:	9b04      	ldr	r3, [sp, #16]
 80131da:	b1bb      	cbz	r3, 801320c <_strtod_l+0x5fc>
 80131dc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80131e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	4659      	mov	r1, fp
 80131e8:	dd10      	ble.n	801320c <_strtod_l+0x5fc>
 80131ea:	2b1f      	cmp	r3, #31
 80131ec:	f340 8107 	ble.w	80133fe <_strtod_l+0x7ee>
 80131f0:	2b34      	cmp	r3, #52	; 0x34
 80131f2:	bfde      	ittt	le
 80131f4:	3b20      	suble	r3, #32
 80131f6:	f04f 32ff 	movle.w	r2, #4294967295
 80131fa:	fa02 f303 	lslle.w	r3, r2, r3
 80131fe:	f04f 0a00 	mov.w	sl, #0
 8013202:	bfcc      	ite	gt
 8013204:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013208:	ea03 0b01 	andle.w	fp, r3, r1
 801320c:	2200      	movs	r2, #0
 801320e:	2300      	movs	r3, #0
 8013210:	4650      	mov	r0, sl
 8013212:	4659      	mov	r1, fp
 8013214:	f7f5 fb90 	bl	8008938 <__aeabi_dcmpeq>
 8013218:	2800      	cmp	r0, #0
 801321a:	d1ac      	bne.n	8013176 <_strtod_l+0x566>
 801321c:	9b07      	ldr	r3, [sp, #28]
 801321e:	9300      	str	r3, [sp, #0]
 8013220:	9a05      	ldr	r2, [sp, #20]
 8013222:	9908      	ldr	r1, [sp, #32]
 8013224:	4623      	mov	r3, r4
 8013226:	4648      	mov	r0, r9
 8013228:	f002 f819 	bl	801525e <__s2b>
 801322c:	9007      	str	r0, [sp, #28]
 801322e:	2800      	cmp	r0, #0
 8013230:	f43f af08 	beq.w	8013044 <_strtod_l+0x434>
 8013234:	9a06      	ldr	r2, [sp, #24]
 8013236:	9b06      	ldr	r3, [sp, #24]
 8013238:	2a00      	cmp	r2, #0
 801323a:	f1c3 0300 	rsb	r3, r3, #0
 801323e:	bfa8      	it	ge
 8013240:	2300      	movge	r3, #0
 8013242:	930e      	str	r3, [sp, #56]	; 0x38
 8013244:	2400      	movs	r4, #0
 8013246:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801324a:	9316      	str	r3, [sp, #88]	; 0x58
 801324c:	46a0      	mov	r8, r4
 801324e:	9b07      	ldr	r3, [sp, #28]
 8013250:	4648      	mov	r0, r9
 8013252:	6859      	ldr	r1, [r3, #4]
 8013254:	f001 ff7d 	bl	8015152 <_Balloc>
 8013258:	9005      	str	r0, [sp, #20]
 801325a:	2800      	cmp	r0, #0
 801325c:	f43f aef6 	beq.w	801304c <_strtod_l+0x43c>
 8013260:	9b07      	ldr	r3, [sp, #28]
 8013262:	691a      	ldr	r2, [r3, #16]
 8013264:	3202      	adds	r2, #2
 8013266:	f103 010c 	add.w	r1, r3, #12
 801326a:	0092      	lsls	r2, r2, #2
 801326c:	300c      	adds	r0, #12
 801326e:	f7fd ff09 	bl	8011084 <memcpy>
 8013272:	aa1e      	add	r2, sp, #120	; 0x78
 8013274:	a91d      	add	r1, sp, #116	; 0x74
 8013276:	ec4b ab10 	vmov	d0, sl, fp
 801327a:	4648      	mov	r0, r9
 801327c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013280:	f002 faa8 	bl	80157d4 <__d2b>
 8013284:	901c      	str	r0, [sp, #112]	; 0x70
 8013286:	2800      	cmp	r0, #0
 8013288:	f43f aee0 	beq.w	801304c <_strtod_l+0x43c>
 801328c:	2101      	movs	r1, #1
 801328e:	4648      	mov	r0, r9
 8013290:	f002 f871 	bl	8015376 <__i2b>
 8013294:	4680      	mov	r8, r0
 8013296:	2800      	cmp	r0, #0
 8013298:	f43f aed8 	beq.w	801304c <_strtod_l+0x43c>
 801329c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801329e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80132a0:	2e00      	cmp	r6, #0
 80132a2:	bfab      	itete	ge
 80132a4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80132a6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80132a8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80132aa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80132ac:	bfac      	ite	ge
 80132ae:	18f7      	addge	r7, r6, r3
 80132b0:	1b9d      	sublt	r5, r3, r6
 80132b2:	9b04      	ldr	r3, [sp, #16]
 80132b4:	1af6      	subs	r6, r6, r3
 80132b6:	4416      	add	r6, r2
 80132b8:	4b63      	ldr	r3, [pc, #396]	; (8013448 <_strtod_l+0x838>)
 80132ba:	3e01      	subs	r6, #1
 80132bc:	429e      	cmp	r6, r3
 80132be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80132c2:	f280 80af 	bge.w	8013424 <_strtod_l+0x814>
 80132c6:	1b9b      	subs	r3, r3, r6
 80132c8:	2b1f      	cmp	r3, #31
 80132ca:	eba2 0203 	sub.w	r2, r2, r3
 80132ce:	f04f 0101 	mov.w	r1, #1
 80132d2:	f300 809b 	bgt.w	801340c <_strtod_l+0x7fc>
 80132d6:	fa01 f303 	lsl.w	r3, r1, r3
 80132da:	930f      	str	r3, [sp, #60]	; 0x3c
 80132dc:	2300      	movs	r3, #0
 80132de:	930a      	str	r3, [sp, #40]	; 0x28
 80132e0:	18be      	adds	r6, r7, r2
 80132e2:	9b04      	ldr	r3, [sp, #16]
 80132e4:	42b7      	cmp	r7, r6
 80132e6:	4415      	add	r5, r2
 80132e8:	441d      	add	r5, r3
 80132ea:	463b      	mov	r3, r7
 80132ec:	bfa8      	it	ge
 80132ee:	4633      	movge	r3, r6
 80132f0:	42ab      	cmp	r3, r5
 80132f2:	bfa8      	it	ge
 80132f4:	462b      	movge	r3, r5
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	bfc2      	ittt	gt
 80132fa:	1af6      	subgt	r6, r6, r3
 80132fc:	1aed      	subgt	r5, r5, r3
 80132fe:	1aff      	subgt	r7, r7, r3
 8013300:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013302:	b1bb      	cbz	r3, 8013334 <_strtod_l+0x724>
 8013304:	4641      	mov	r1, r8
 8013306:	461a      	mov	r2, r3
 8013308:	4648      	mov	r0, r9
 801330a:	f002 f8d3 	bl	80154b4 <__pow5mult>
 801330e:	4680      	mov	r8, r0
 8013310:	2800      	cmp	r0, #0
 8013312:	f43f ae9b 	beq.w	801304c <_strtod_l+0x43c>
 8013316:	4601      	mov	r1, r0
 8013318:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801331a:	4648      	mov	r0, r9
 801331c:	f002 f834 	bl	8015388 <__multiply>
 8013320:	900c      	str	r0, [sp, #48]	; 0x30
 8013322:	2800      	cmp	r0, #0
 8013324:	f43f ae92 	beq.w	801304c <_strtod_l+0x43c>
 8013328:	991c      	ldr	r1, [sp, #112]	; 0x70
 801332a:	4648      	mov	r0, r9
 801332c:	f001 ff45 	bl	80151ba <_Bfree>
 8013330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013332:	931c      	str	r3, [sp, #112]	; 0x70
 8013334:	2e00      	cmp	r6, #0
 8013336:	dc7a      	bgt.n	801342e <_strtod_l+0x81e>
 8013338:	9b06      	ldr	r3, [sp, #24]
 801333a:	2b00      	cmp	r3, #0
 801333c:	dd08      	ble.n	8013350 <_strtod_l+0x740>
 801333e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013340:	9905      	ldr	r1, [sp, #20]
 8013342:	4648      	mov	r0, r9
 8013344:	f002 f8b6 	bl	80154b4 <__pow5mult>
 8013348:	9005      	str	r0, [sp, #20]
 801334a:	2800      	cmp	r0, #0
 801334c:	f43f ae7e 	beq.w	801304c <_strtod_l+0x43c>
 8013350:	2d00      	cmp	r5, #0
 8013352:	dd08      	ble.n	8013366 <_strtod_l+0x756>
 8013354:	462a      	mov	r2, r5
 8013356:	9905      	ldr	r1, [sp, #20]
 8013358:	4648      	mov	r0, r9
 801335a:	f002 f8f9 	bl	8015550 <__lshift>
 801335e:	9005      	str	r0, [sp, #20]
 8013360:	2800      	cmp	r0, #0
 8013362:	f43f ae73 	beq.w	801304c <_strtod_l+0x43c>
 8013366:	2f00      	cmp	r7, #0
 8013368:	dd08      	ble.n	801337c <_strtod_l+0x76c>
 801336a:	4641      	mov	r1, r8
 801336c:	463a      	mov	r2, r7
 801336e:	4648      	mov	r0, r9
 8013370:	f002 f8ee 	bl	8015550 <__lshift>
 8013374:	4680      	mov	r8, r0
 8013376:	2800      	cmp	r0, #0
 8013378:	f43f ae68 	beq.w	801304c <_strtod_l+0x43c>
 801337c:	9a05      	ldr	r2, [sp, #20]
 801337e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013380:	4648      	mov	r0, r9
 8013382:	f002 f953 	bl	801562c <__mdiff>
 8013386:	4604      	mov	r4, r0
 8013388:	2800      	cmp	r0, #0
 801338a:	f43f ae5f 	beq.w	801304c <_strtod_l+0x43c>
 801338e:	68c3      	ldr	r3, [r0, #12]
 8013390:	930c      	str	r3, [sp, #48]	; 0x30
 8013392:	2300      	movs	r3, #0
 8013394:	60c3      	str	r3, [r0, #12]
 8013396:	4641      	mov	r1, r8
 8013398:	f002 f92e 	bl	80155f8 <__mcmp>
 801339c:	2800      	cmp	r0, #0
 801339e:	da55      	bge.n	801344c <_strtod_l+0x83c>
 80133a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80133a2:	b9e3      	cbnz	r3, 80133de <_strtod_l+0x7ce>
 80133a4:	f1ba 0f00 	cmp.w	sl, #0
 80133a8:	d119      	bne.n	80133de <_strtod_l+0x7ce>
 80133aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80133ae:	b9b3      	cbnz	r3, 80133de <_strtod_l+0x7ce>
 80133b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80133b4:	0d1b      	lsrs	r3, r3, #20
 80133b6:	051b      	lsls	r3, r3, #20
 80133b8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80133bc:	d90f      	bls.n	80133de <_strtod_l+0x7ce>
 80133be:	6963      	ldr	r3, [r4, #20]
 80133c0:	b913      	cbnz	r3, 80133c8 <_strtod_l+0x7b8>
 80133c2:	6923      	ldr	r3, [r4, #16]
 80133c4:	2b01      	cmp	r3, #1
 80133c6:	dd0a      	ble.n	80133de <_strtod_l+0x7ce>
 80133c8:	4621      	mov	r1, r4
 80133ca:	2201      	movs	r2, #1
 80133cc:	4648      	mov	r0, r9
 80133ce:	f002 f8bf 	bl	8015550 <__lshift>
 80133d2:	4641      	mov	r1, r8
 80133d4:	4604      	mov	r4, r0
 80133d6:	f002 f90f 	bl	80155f8 <__mcmp>
 80133da:	2800      	cmp	r0, #0
 80133dc:	dc67      	bgt.n	80134ae <_strtod_l+0x89e>
 80133de:	9b04      	ldr	r3, [sp, #16]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d171      	bne.n	80134c8 <_strtod_l+0x8b8>
 80133e4:	e63d      	b.n	8013062 <_strtod_l+0x452>
 80133e6:	f018 0f01 	tst.w	r8, #1
 80133ea:	d004      	beq.n	80133f6 <_strtod_l+0x7e6>
 80133ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80133f0:	f7f5 f83a 	bl	8008468 <__aeabi_dmul>
 80133f4:	2301      	movs	r3, #1
 80133f6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80133fa:	3508      	adds	r5, #8
 80133fc:	e6e5      	b.n	80131ca <_strtod_l+0x5ba>
 80133fe:	f04f 32ff 	mov.w	r2, #4294967295
 8013402:	fa02 f303 	lsl.w	r3, r2, r3
 8013406:	ea03 0a0a 	and.w	sl, r3, sl
 801340a:	e6ff      	b.n	801320c <_strtod_l+0x5fc>
 801340c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8013410:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8013414:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013418:	36e2      	adds	r6, #226	; 0xe2
 801341a:	fa01 f306 	lsl.w	r3, r1, r6
 801341e:	930a      	str	r3, [sp, #40]	; 0x28
 8013420:	910f      	str	r1, [sp, #60]	; 0x3c
 8013422:	e75d      	b.n	80132e0 <_strtod_l+0x6d0>
 8013424:	2300      	movs	r3, #0
 8013426:	930a      	str	r3, [sp, #40]	; 0x28
 8013428:	2301      	movs	r3, #1
 801342a:	930f      	str	r3, [sp, #60]	; 0x3c
 801342c:	e758      	b.n	80132e0 <_strtod_l+0x6d0>
 801342e:	4632      	mov	r2, r6
 8013430:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013432:	4648      	mov	r0, r9
 8013434:	f002 f88c 	bl	8015550 <__lshift>
 8013438:	901c      	str	r0, [sp, #112]	; 0x70
 801343a:	2800      	cmp	r0, #0
 801343c:	f47f af7c 	bne.w	8013338 <_strtod_l+0x728>
 8013440:	e604      	b.n	801304c <_strtod_l+0x43c>
 8013442:	bf00      	nop
 8013444:	08016210 	.word	0x08016210
 8013448:	fffffc02 	.word	0xfffffc02
 801344c:	465d      	mov	r5, fp
 801344e:	f040 8086 	bne.w	801355e <_strtod_l+0x94e>
 8013452:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013454:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013458:	b32a      	cbz	r2, 80134a6 <_strtod_l+0x896>
 801345a:	4aaf      	ldr	r2, [pc, #700]	; (8013718 <_strtod_l+0xb08>)
 801345c:	4293      	cmp	r3, r2
 801345e:	d153      	bne.n	8013508 <_strtod_l+0x8f8>
 8013460:	9b04      	ldr	r3, [sp, #16]
 8013462:	4650      	mov	r0, sl
 8013464:	b1d3      	cbz	r3, 801349c <_strtod_l+0x88c>
 8013466:	4aad      	ldr	r2, [pc, #692]	; (801371c <_strtod_l+0xb0c>)
 8013468:	402a      	ands	r2, r5
 801346a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801346e:	f04f 31ff 	mov.w	r1, #4294967295
 8013472:	d816      	bhi.n	80134a2 <_strtod_l+0x892>
 8013474:	0d12      	lsrs	r2, r2, #20
 8013476:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801347a:	fa01 f303 	lsl.w	r3, r1, r3
 801347e:	4298      	cmp	r0, r3
 8013480:	d142      	bne.n	8013508 <_strtod_l+0x8f8>
 8013482:	4ba7      	ldr	r3, [pc, #668]	; (8013720 <_strtod_l+0xb10>)
 8013484:	429d      	cmp	r5, r3
 8013486:	d102      	bne.n	801348e <_strtod_l+0x87e>
 8013488:	3001      	adds	r0, #1
 801348a:	f43f addf 	beq.w	801304c <_strtod_l+0x43c>
 801348e:	4ba3      	ldr	r3, [pc, #652]	; (801371c <_strtod_l+0xb0c>)
 8013490:	402b      	ands	r3, r5
 8013492:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8013496:	f04f 0a00 	mov.w	sl, #0
 801349a:	e7a0      	b.n	80133de <_strtod_l+0x7ce>
 801349c:	f04f 33ff 	mov.w	r3, #4294967295
 80134a0:	e7ed      	b.n	801347e <_strtod_l+0x86e>
 80134a2:	460b      	mov	r3, r1
 80134a4:	e7eb      	b.n	801347e <_strtod_l+0x86e>
 80134a6:	bb7b      	cbnz	r3, 8013508 <_strtod_l+0x8f8>
 80134a8:	f1ba 0f00 	cmp.w	sl, #0
 80134ac:	d12c      	bne.n	8013508 <_strtod_l+0x8f8>
 80134ae:	9904      	ldr	r1, [sp, #16]
 80134b0:	4a9a      	ldr	r2, [pc, #616]	; (801371c <_strtod_l+0xb0c>)
 80134b2:	465b      	mov	r3, fp
 80134b4:	b1f1      	cbz	r1, 80134f4 <_strtod_l+0x8e4>
 80134b6:	ea02 010b 	and.w	r1, r2, fp
 80134ba:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80134be:	dc19      	bgt.n	80134f4 <_strtod_l+0x8e4>
 80134c0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80134c4:	f77f ae5b 	ble.w	801317e <_strtod_l+0x56e>
 80134c8:	4a96      	ldr	r2, [pc, #600]	; (8013724 <_strtod_l+0xb14>)
 80134ca:	2300      	movs	r3, #0
 80134cc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80134d0:	4650      	mov	r0, sl
 80134d2:	4659      	mov	r1, fp
 80134d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80134d8:	f7f4 ffc6 	bl	8008468 <__aeabi_dmul>
 80134dc:	4682      	mov	sl, r0
 80134de:	468b      	mov	fp, r1
 80134e0:	2900      	cmp	r1, #0
 80134e2:	f47f adbe 	bne.w	8013062 <_strtod_l+0x452>
 80134e6:	2800      	cmp	r0, #0
 80134e8:	f47f adbb 	bne.w	8013062 <_strtod_l+0x452>
 80134ec:	2322      	movs	r3, #34	; 0x22
 80134ee:	f8c9 3000 	str.w	r3, [r9]
 80134f2:	e5b6      	b.n	8013062 <_strtod_l+0x452>
 80134f4:	4013      	ands	r3, r2
 80134f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80134fa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80134fe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013502:	f04f 3aff 	mov.w	sl, #4294967295
 8013506:	e76a      	b.n	80133de <_strtod_l+0x7ce>
 8013508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801350a:	b193      	cbz	r3, 8013532 <_strtod_l+0x922>
 801350c:	422b      	tst	r3, r5
 801350e:	f43f af66 	beq.w	80133de <_strtod_l+0x7ce>
 8013512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013514:	9a04      	ldr	r2, [sp, #16]
 8013516:	4650      	mov	r0, sl
 8013518:	4659      	mov	r1, fp
 801351a:	b173      	cbz	r3, 801353a <_strtod_l+0x92a>
 801351c:	f7ff fb5b 	bl	8012bd6 <sulp>
 8013520:	4602      	mov	r2, r0
 8013522:	460b      	mov	r3, r1
 8013524:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013528:	f7f4 fde8 	bl	80080fc <__adddf3>
 801352c:	4682      	mov	sl, r0
 801352e:	468b      	mov	fp, r1
 8013530:	e755      	b.n	80133de <_strtod_l+0x7ce>
 8013532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013534:	ea13 0f0a 	tst.w	r3, sl
 8013538:	e7e9      	b.n	801350e <_strtod_l+0x8fe>
 801353a:	f7ff fb4c 	bl	8012bd6 <sulp>
 801353e:	4602      	mov	r2, r0
 8013540:	460b      	mov	r3, r1
 8013542:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013546:	f7f4 fdd7 	bl	80080f8 <__aeabi_dsub>
 801354a:	2200      	movs	r2, #0
 801354c:	2300      	movs	r3, #0
 801354e:	4682      	mov	sl, r0
 8013550:	468b      	mov	fp, r1
 8013552:	f7f5 f9f1 	bl	8008938 <__aeabi_dcmpeq>
 8013556:	2800      	cmp	r0, #0
 8013558:	f47f ae11 	bne.w	801317e <_strtod_l+0x56e>
 801355c:	e73f      	b.n	80133de <_strtod_l+0x7ce>
 801355e:	4641      	mov	r1, r8
 8013560:	4620      	mov	r0, r4
 8013562:	f002 f986 	bl	8015872 <__ratio>
 8013566:	ec57 6b10 	vmov	r6, r7, d0
 801356a:	2200      	movs	r2, #0
 801356c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013570:	ee10 0a10 	vmov	r0, s0
 8013574:	4639      	mov	r1, r7
 8013576:	f7f5 f9f3 	bl	8008960 <__aeabi_dcmple>
 801357a:	2800      	cmp	r0, #0
 801357c:	d077      	beq.n	801366e <_strtod_l+0xa5e>
 801357e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013580:	2b00      	cmp	r3, #0
 8013582:	d04a      	beq.n	801361a <_strtod_l+0xa0a>
 8013584:	4b68      	ldr	r3, [pc, #416]	; (8013728 <_strtod_l+0xb18>)
 8013586:	2200      	movs	r2, #0
 8013588:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801358c:	4f66      	ldr	r7, [pc, #408]	; (8013728 <_strtod_l+0xb18>)
 801358e:	2600      	movs	r6, #0
 8013590:	4b62      	ldr	r3, [pc, #392]	; (801371c <_strtod_l+0xb0c>)
 8013592:	402b      	ands	r3, r5
 8013594:	930f      	str	r3, [sp, #60]	; 0x3c
 8013596:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013598:	4b64      	ldr	r3, [pc, #400]	; (801372c <_strtod_l+0xb1c>)
 801359a:	429a      	cmp	r2, r3
 801359c:	f040 80ce 	bne.w	801373c <_strtod_l+0xb2c>
 80135a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80135a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80135a8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80135ac:	ec4b ab10 	vmov	d0, sl, fp
 80135b0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80135b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80135b8:	f002 f896 	bl	80156e8 <__ulp>
 80135bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80135c0:	ec53 2b10 	vmov	r2, r3, d0
 80135c4:	f7f4 ff50 	bl	8008468 <__aeabi_dmul>
 80135c8:	4652      	mov	r2, sl
 80135ca:	465b      	mov	r3, fp
 80135cc:	f7f4 fd96 	bl	80080fc <__adddf3>
 80135d0:	460b      	mov	r3, r1
 80135d2:	4952      	ldr	r1, [pc, #328]	; (801371c <_strtod_l+0xb0c>)
 80135d4:	4a56      	ldr	r2, [pc, #344]	; (8013730 <_strtod_l+0xb20>)
 80135d6:	4019      	ands	r1, r3
 80135d8:	4291      	cmp	r1, r2
 80135da:	4682      	mov	sl, r0
 80135dc:	d95b      	bls.n	8013696 <_strtod_l+0xa86>
 80135de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135e0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80135e4:	4293      	cmp	r3, r2
 80135e6:	d103      	bne.n	80135f0 <_strtod_l+0x9e0>
 80135e8:	9b08      	ldr	r3, [sp, #32]
 80135ea:	3301      	adds	r3, #1
 80135ec:	f43f ad2e 	beq.w	801304c <_strtod_l+0x43c>
 80135f0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8013720 <_strtod_l+0xb10>
 80135f4:	f04f 3aff 	mov.w	sl, #4294967295
 80135f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80135fa:	4648      	mov	r0, r9
 80135fc:	f001 fddd 	bl	80151ba <_Bfree>
 8013600:	9905      	ldr	r1, [sp, #20]
 8013602:	4648      	mov	r0, r9
 8013604:	f001 fdd9 	bl	80151ba <_Bfree>
 8013608:	4641      	mov	r1, r8
 801360a:	4648      	mov	r0, r9
 801360c:	f001 fdd5 	bl	80151ba <_Bfree>
 8013610:	4621      	mov	r1, r4
 8013612:	4648      	mov	r0, r9
 8013614:	f001 fdd1 	bl	80151ba <_Bfree>
 8013618:	e619      	b.n	801324e <_strtod_l+0x63e>
 801361a:	f1ba 0f00 	cmp.w	sl, #0
 801361e:	d11a      	bne.n	8013656 <_strtod_l+0xa46>
 8013620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013624:	b9eb      	cbnz	r3, 8013662 <_strtod_l+0xa52>
 8013626:	2200      	movs	r2, #0
 8013628:	4b3f      	ldr	r3, [pc, #252]	; (8013728 <_strtod_l+0xb18>)
 801362a:	4630      	mov	r0, r6
 801362c:	4639      	mov	r1, r7
 801362e:	f7f5 f98d 	bl	800894c <__aeabi_dcmplt>
 8013632:	b9c8      	cbnz	r0, 8013668 <_strtod_l+0xa58>
 8013634:	4630      	mov	r0, r6
 8013636:	4639      	mov	r1, r7
 8013638:	2200      	movs	r2, #0
 801363a:	4b3e      	ldr	r3, [pc, #248]	; (8013734 <_strtod_l+0xb24>)
 801363c:	f7f4 ff14 	bl	8008468 <__aeabi_dmul>
 8013640:	4606      	mov	r6, r0
 8013642:	460f      	mov	r7, r1
 8013644:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8013648:	9618      	str	r6, [sp, #96]	; 0x60
 801364a:	9319      	str	r3, [sp, #100]	; 0x64
 801364c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8013650:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013654:	e79c      	b.n	8013590 <_strtod_l+0x980>
 8013656:	f1ba 0f01 	cmp.w	sl, #1
 801365a:	d102      	bne.n	8013662 <_strtod_l+0xa52>
 801365c:	2d00      	cmp	r5, #0
 801365e:	f43f ad8e 	beq.w	801317e <_strtod_l+0x56e>
 8013662:	2200      	movs	r2, #0
 8013664:	4b34      	ldr	r3, [pc, #208]	; (8013738 <_strtod_l+0xb28>)
 8013666:	e78f      	b.n	8013588 <_strtod_l+0x978>
 8013668:	2600      	movs	r6, #0
 801366a:	4f32      	ldr	r7, [pc, #200]	; (8013734 <_strtod_l+0xb24>)
 801366c:	e7ea      	b.n	8013644 <_strtod_l+0xa34>
 801366e:	4b31      	ldr	r3, [pc, #196]	; (8013734 <_strtod_l+0xb24>)
 8013670:	4630      	mov	r0, r6
 8013672:	4639      	mov	r1, r7
 8013674:	2200      	movs	r2, #0
 8013676:	f7f4 fef7 	bl	8008468 <__aeabi_dmul>
 801367a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801367c:	4606      	mov	r6, r0
 801367e:	460f      	mov	r7, r1
 8013680:	b933      	cbnz	r3, 8013690 <_strtod_l+0xa80>
 8013682:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013686:	9010      	str	r0, [sp, #64]	; 0x40
 8013688:	9311      	str	r3, [sp, #68]	; 0x44
 801368a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801368e:	e7df      	b.n	8013650 <_strtod_l+0xa40>
 8013690:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8013694:	e7f9      	b.n	801368a <_strtod_l+0xa7a>
 8013696:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801369a:	9b04      	ldr	r3, [sp, #16]
 801369c:	2b00      	cmp	r3, #0
 801369e:	d1ab      	bne.n	80135f8 <_strtod_l+0x9e8>
 80136a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80136a4:	0d1b      	lsrs	r3, r3, #20
 80136a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80136a8:	051b      	lsls	r3, r3, #20
 80136aa:	429a      	cmp	r2, r3
 80136ac:	465d      	mov	r5, fp
 80136ae:	d1a3      	bne.n	80135f8 <_strtod_l+0x9e8>
 80136b0:	4639      	mov	r1, r7
 80136b2:	4630      	mov	r0, r6
 80136b4:	f7f5 f988 	bl	80089c8 <__aeabi_d2iz>
 80136b8:	f7f4 fe6c 	bl	8008394 <__aeabi_i2d>
 80136bc:	460b      	mov	r3, r1
 80136be:	4602      	mov	r2, r0
 80136c0:	4639      	mov	r1, r7
 80136c2:	4630      	mov	r0, r6
 80136c4:	f7f4 fd18 	bl	80080f8 <__aeabi_dsub>
 80136c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80136ca:	4606      	mov	r6, r0
 80136cc:	460f      	mov	r7, r1
 80136ce:	b933      	cbnz	r3, 80136de <_strtod_l+0xace>
 80136d0:	f1ba 0f00 	cmp.w	sl, #0
 80136d4:	d103      	bne.n	80136de <_strtod_l+0xace>
 80136d6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80136da:	2d00      	cmp	r5, #0
 80136dc:	d06d      	beq.n	80137ba <_strtod_l+0xbaa>
 80136de:	a30a      	add	r3, pc, #40	; (adr r3, 8013708 <_strtod_l+0xaf8>)
 80136e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136e4:	4630      	mov	r0, r6
 80136e6:	4639      	mov	r1, r7
 80136e8:	f7f5 f930 	bl	800894c <__aeabi_dcmplt>
 80136ec:	2800      	cmp	r0, #0
 80136ee:	f47f acb8 	bne.w	8013062 <_strtod_l+0x452>
 80136f2:	a307      	add	r3, pc, #28	; (adr r3, 8013710 <_strtod_l+0xb00>)
 80136f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136f8:	4630      	mov	r0, r6
 80136fa:	4639      	mov	r1, r7
 80136fc:	f7f5 f944 	bl	8008988 <__aeabi_dcmpgt>
 8013700:	2800      	cmp	r0, #0
 8013702:	f43f af79 	beq.w	80135f8 <_strtod_l+0x9e8>
 8013706:	e4ac      	b.n	8013062 <_strtod_l+0x452>
 8013708:	94a03595 	.word	0x94a03595
 801370c:	3fdfffff 	.word	0x3fdfffff
 8013710:	35afe535 	.word	0x35afe535
 8013714:	3fe00000 	.word	0x3fe00000
 8013718:	000fffff 	.word	0x000fffff
 801371c:	7ff00000 	.word	0x7ff00000
 8013720:	7fefffff 	.word	0x7fefffff
 8013724:	39500000 	.word	0x39500000
 8013728:	3ff00000 	.word	0x3ff00000
 801372c:	7fe00000 	.word	0x7fe00000
 8013730:	7c9fffff 	.word	0x7c9fffff
 8013734:	3fe00000 	.word	0x3fe00000
 8013738:	bff00000 	.word	0xbff00000
 801373c:	9b04      	ldr	r3, [sp, #16]
 801373e:	b333      	cbz	r3, 801378e <_strtod_l+0xb7e>
 8013740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013742:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013746:	d822      	bhi.n	801378e <_strtod_l+0xb7e>
 8013748:	a327      	add	r3, pc, #156	; (adr r3, 80137e8 <_strtod_l+0xbd8>)
 801374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801374e:	4630      	mov	r0, r6
 8013750:	4639      	mov	r1, r7
 8013752:	f7f5 f905 	bl	8008960 <__aeabi_dcmple>
 8013756:	b1a0      	cbz	r0, 8013782 <_strtod_l+0xb72>
 8013758:	4639      	mov	r1, r7
 801375a:	4630      	mov	r0, r6
 801375c:	f7f5 f95c 	bl	8008a18 <__aeabi_d2uiz>
 8013760:	2800      	cmp	r0, #0
 8013762:	bf08      	it	eq
 8013764:	2001      	moveq	r0, #1
 8013766:	f7f4 fe05 	bl	8008374 <__aeabi_ui2d>
 801376a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801376c:	4606      	mov	r6, r0
 801376e:	460f      	mov	r7, r1
 8013770:	bb03      	cbnz	r3, 80137b4 <_strtod_l+0xba4>
 8013772:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013776:	9012      	str	r0, [sp, #72]	; 0x48
 8013778:	9313      	str	r3, [sp, #76]	; 0x4c
 801377a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801377e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013784:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013786:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801378a:	1a9b      	subs	r3, r3, r2
 801378c:	930b      	str	r3, [sp, #44]	; 0x2c
 801378e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8013792:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8013796:	f001 ffa7 	bl	80156e8 <__ulp>
 801379a:	4650      	mov	r0, sl
 801379c:	ec53 2b10 	vmov	r2, r3, d0
 80137a0:	4659      	mov	r1, fp
 80137a2:	f7f4 fe61 	bl	8008468 <__aeabi_dmul>
 80137a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80137aa:	f7f4 fca7 	bl	80080fc <__adddf3>
 80137ae:	4682      	mov	sl, r0
 80137b0:	468b      	mov	fp, r1
 80137b2:	e772      	b.n	801369a <_strtod_l+0xa8a>
 80137b4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80137b8:	e7df      	b.n	801377a <_strtod_l+0xb6a>
 80137ba:	a30d      	add	r3, pc, #52	; (adr r3, 80137f0 <_strtod_l+0xbe0>)
 80137bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c0:	f7f5 f8c4 	bl	800894c <__aeabi_dcmplt>
 80137c4:	e79c      	b.n	8013700 <_strtod_l+0xaf0>
 80137c6:	2300      	movs	r3, #0
 80137c8:	930d      	str	r3, [sp, #52]	; 0x34
 80137ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80137cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80137ce:	6013      	str	r3, [r2, #0]
 80137d0:	f7ff ba61 	b.w	8012c96 <_strtod_l+0x86>
 80137d4:	2b65      	cmp	r3, #101	; 0x65
 80137d6:	f04f 0200 	mov.w	r2, #0
 80137da:	f43f ab4e 	beq.w	8012e7a <_strtod_l+0x26a>
 80137de:	2101      	movs	r1, #1
 80137e0:	4614      	mov	r4, r2
 80137e2:	9104      	str	r1, [sp, #16]
 80137e4:	f7ff bacb 	b.w	8012d7e <_strtod_l+0x16e>
 80137e8:	ffc00000 	.word	0xffc00000
 80137ec:	41dfffff 	.word	0x41dfffff
 80137f0:	94a03595 	.word	0x94a03595
 80137f4:	3fcfffff 	.word	0x3fcfffff

080137f8 <_strtod_r>:
 80137f8:	4b05      	ldr	r3, [pc, #20]	; (8013810 <_strtod_r+0x18>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	b410      	push	{r4}
 80137fe:	6a1b      	ldr	r3, [r3, #32]
 8013800:	4c04      	ldr	r4, [pc, #16]	; (8013814 <_strtod_r+0x1c>)
 8013802:	2b00      	cmp	r3, #0
 8013804:	bf08      	it	eq
 8013806:	4623      	moveq	r3, r4
 8013808:	f85d 4b04 	ldr.w	r4, [sp], #4
 801380c:	f7ff ba00 	b.w	8012c10 <_strtod_l>
 8013810:	2000002c 	.word	0x2000002c
 8013814:	20000090 	.word	0x20000090

08013818 <_strtol_l.isra.0>:
 8013818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801381c:	4680      	mov	r8, r0
 801381e:	4689      	mov	r9, r1
 8013820:	4692      	mov	sl, r2
 8013822:	461e      	mov	r6, r3
 8013824:	460f      	mov	r7, r1
 8013826:	463d      	mov	r5, r7
 8013828:	9808      	ldr	r0, [sp, #32]
 801382a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801382e:	f001 fc27 	bl	8015080 <__locale_ctype_ptr_l>
 8013832:	4420      	add	r0, r4
 8013834:	7843      	ldrb	r3, [r0, #1]
 8013836:	f013 0308 	ands.w	r3, r3, #8
 801383a:	d132      	bne.n	80138a2 <_strtol_l.isra.0+0x8a>
 801383c:	2c2d      	cmp	r4, #45	; 0x2d
 801383e:	d132      	bne.n	80138a6 <_strtol_l.isra.0+0x8e>
 8013840:	787c      	ldrb	r4, [r7, #1]
 8013842:	1cbd      	adds	r5, r7, #2
 8013844:	2201      	movs	r2, #1
 8013846:	2e00      	cmp	r6, #0
 8013848:	d05d      	beq.n	8013906 <_strtol_l.isra.0+0xee>
 801384a:	2e10      	cmp	r6, #16
 801384c:	d109      	bne.n	8013862 <_strtol_l.isra.0+0x4a>
 801384e:	2c30      	cmp	r4, #48	; 0x30
 8013850:	d107      	bne.n	8013862 <_strtol_l.isra.0+0x4a>
 8013852:	782b      	ldrb	r3, [r5, #0]
 8013854:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013858:	2b58      	cmp	r3, #88	; 0x58
 801385a:	d14f      	bne.n	80138fc <_strtol_l.isra.0+0xe4>
 801385c:	786c      	ldrb	r4, [r5, #1]
 801385e:	2610      	movs	r6, #16
 8013860:	3502      	adds	r5, #2
 8013862:	2a00      	cmp	r2, #0
 8013864:	bf14      	ite	ne
 8013866:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801386a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801386e:	2700      	movs	r7, #0
 8013870:	fbb1 fcf6 	udiv	ip, r1, r6
 8013874:	4638      	mov	r0, r7
 8013876:	fb06 1e1c 	mls	lr, r6, ip, r1
 801387a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801387e:	2b09      	cmp	r3, #9
 8013880:	d817      	bhi.n	80138b2 <_strtol_l.isra.0+0x9a>
 8013882:	461c      	mov	r4, r3
 8013884:	42a6      	cmp	r6, r4
 8013886:	dd23      	ble.n	80138d0 <_strtol_l.isra.0+0xb8>
 8013888:	1c7b      	adds	r3, r7, #1
 801388a:	d007      	beq.n	801389c <_strtol_l.isra.0+0x84>
 801388c:	4584      	cmp	ip, r0
 801388e:	d31c      	bcc.n	80138ca <_strtol_l.isra.0+0xb2>
 8013890:	d101      	bne.n	8013896 <_strtol_l.isra.0+0x7e>
 8013892:	45a6      	cmp	lr, r4
 8013894:	db19      	blt.n	80138ca <_strtol_l.isra.0+0xb2>
 8013896:	fb00 4006 	mla	r0, r0, r6, r4
 801389a:	2701      	movs	r7, #1
 801389c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80138a0:	e7eb      	b.n	801387a <_strtol_l.isra.0+0x62>
 80138a2:	462f      	mov	r7, r5
 80138a4:	e7bf      	b.n	8013826 <_strtol_l.isra.0+0xe>
 80138a6:	2c2b      	cmp	r4, #43	; 0x2b
 80138a8:	bf04      	itt	eq
 80138aa:	1cbd      	addeq	r5, r7, #2
 80138ac:	787c      	ldrbeq	r4, [r7, #1]
 80138ae:	461a      	mov	r2, r3
 80138b0:	e7c9      	b.n	8013846 <_strtol_l.isra.0+0x2e>
 80138b2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80138b6:	2b19      	cmp	r3, #25
 80138b8:	d801      	bhi.n	80138be <_strtol_l.isra.0+0xa6>
 80138ba:	3c37      	subs	r4, #55	; 0x37
 80138bc:	e7e2      	b.n	8013884 <_strtol_l.isra.0+0x6c>
 80138be:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80138c2:	2b19      	cmp	r3, #25
 80138c4:	d804      	bhi.n	80138d0 <_strtol_l.isra.0+0xb8>
 80138c6:	3c57      	subs	r4, #87	; 0x57
 80138c8:	e7dc      	b.n	8013884 <_strtol_l.isra.0+0x6c>
 80138ca:	f04f 37ff 	mov.w	r7, #4294967295
 80138ce:	e7e5      	b.n	801389c <_strtol_l.isra.0+0x84>
 80138d0:	1c7b      	adds	r3, r7, #1
 80138d2:	d108      	bne.n	80138e6 <_strtol_l.isra.0+0xce>
 80138d4:	2322      	movs	r3, #34	; 0x22
 80138d6:	f8c8 3000 	str.w	r3, [r8]
 80138da:	4608      	mov	r0, r1
 80138dc:	f1ba 0f00 	cmp.w	sl, #0
 80138e0:	d107      	bne.n	80138f2 <_strtol_l.isra.0+0xda>
 80138e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138e6:	b102      	cbz	r2, 80138ea <_strtol_l.isra.0+0xd2>
 80138e8:	4240      	negs	r0, r0
 80138ea:	f1ba 0f00 	cmp.w	sl, #0
 80138ee:	d0f8      	beq.n	80138e2 <_strtol_l.isra.0+0xca>
 80138f0:	b10f      	cbz	r7, 80138f6 <_strtol_l.isra.0+0xde>
 80138f2:	f105 39ff 	add.w	r9, r5, #4294967295
 80138f6:	f8ca 9000 	str.w	r9, [sl]
 80138fa:	e7f2      	b.n	80138e2 <_strtol_l.isra.0+0xca>
 80138fc:	2430      	movs	r4, #48	; 0x30
 80138fe:	2e00      	cmp	r6, #0
 8013900:	d1af      	bne.n	8013862 <_strtol_l.isra.0+0x4a>
 8013902:	2608      	movs	r6, #8
 8013904:	e7ad      	b.n	8013862 <_strtol_l.isra.0+0x4a>
 8013906:	2c30      	cmp	r4, #48	; 0x30
 8013908:	d0a3      	beq.n	8013852 <_strtol_l.isra.0+0x3a>
 801390a:	260a      	movs	r6, #10
 801390c:	e7a9      	b.n	8013862 <_strtol_l.isra.0+0x4a>
	...

08013910 <_strtol_r>:
 8013910:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013912:	4c06      	ldr	r4, [pc, #24]	; (801392c <_strtol_r+0x1c>)
 8013914:	4d06      	ldr	r5, [pc, #24]	; (8013930 <_strtol_r+0x20>)
 8013916:	6824      	ldr	r4, [r4, #0]
 8013918:	6a24      	ldr	r4, [r4, #32]
 801391a:	2c00      	cmp	r4, #0
 801391c:	bf08      	it	eq
 801391e:	462c      	moveq	r4, r5
 8013920:	9400      	str	r4, [sp, #0]
 8013922:	f7ff ff79 	bl	8013818 <_strtol_l.isra.0>
 8013926:	b003      	add	sp, #12
 8013928:	bd30      	pop	{r4, r5, pc}
 801392a:	bf00      	nop
 801392c:	2000002c 	.word	0x2000002c
 8013930:	20000090 	.word	0x20000090

08013934 <_strtoul_l.isra.0>:
 8013934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013938:	4680      	mov	r8, r0
 801393a:	4689      	mov	r9, r1
 801393c:	4692      	mov	sl, r2
 801393e:	461e      	mov	r6, r3
 8013940:	460f      	mov	r7, r1
 8013942:	463d      	mov	r5, r7
 8013944:	9808      	ldr	r0, [sp, #32]
 8013946:	f815 4b01 	ldrb.w	r4, [r5], #1
 801394a:	f001 fb99 	bl	8015080 <__locale_ctype_ptr_l>
 801394e:	4420      	add	r0, r4
 8013950:	7843      	ldrb	r3, [r0, #1]
 8013952:	f013 0308 	ands.w	r3, r3, #8
 8013956:	d130      	bne.n	80139ba <_strtoul_l.isra.0+0x86>
 8013958:	2c2d      	cmp	r4, #45	; 0x2d
 801395a:	d130      	bne.n	80139be <_strtoul_l.isra.0+0x8a>
 801395c:	787c      	ldrb	r4, [r7, #1]
 801395e:	1cbd      	adds	r5, r7, #2
 8013960:	2101      	movs	r1, #1
 8013962:	2e00      	cmp	r6, #0
 8013964:	d05c      	beq.n	8013a20 <_strtoul_l.isra.0+0xec>
 8013966:	2e10      	cmp	r6, #16
 8013968:	d109      	bne.n	801397e <_strtoul_l.isra.0+0x4a>
 801396a:	2c30      	cmp	r4, #48	; 0x30
 801396c:	d107      	bne.n	801397e <_strtoul_l.isra.0+0x4a>
 801396e:	782b      	ldrb	r3, [r5, #0]
 8013970:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013974:	2b58      	cmp	r3, #88	; 0x58
 8013976:	d14e      	bne.n	8013a16 <_strtoul_l.isra.0+0xe2>
 8013978:	786c      	ldrb	r4, [r5, #1]
 801397a:	2610      	movs	r6, #16
 801397c:	3502      	adds	r5, #2
 801397e:	f04f 32ff 	mov.w	r2, #4294967295
 8013982:	2300      	movs	r3, #0
 8013984:	fbb2 f2f6 	udiv	r2, r2, r6
 8013988:	fb06 fc02 	mul.w	ip, r6, r2
 801398c:	ea6f 0c0c 	mvn.w	ip, ip
 8013990:	4618      	mov	r0, r3
 8013992:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013996:	2f09      	cmp	r7, #9
 8013998:	d817      	bhi.n	80139ca <_strtoul_l.isra.0+0x96>
 801399a:	463c      	mov	r4, r7
 801399c:	42a6      	cmp	r6, r4
 801399e:	dd23      	ble.n	80139e8 <_strtoul_l.isra.0+0xb4>
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	db1e      	blt.n	80139e2 <_strtoul_l.isra.0+0xae>
 80139a4:	4282      	cmp	r2, r0
 80139a6:	d31c      	bcc.n	80139e2 <_strtoul_l.isra.0+0xae>
 80139a8:	d101      	bne.n	80139ae <_strtoul_l.isra.0+0x7a>
 80139aa:	45a4      	cmp	ip, r4
 80139ac:	db19      	blt.n	80139e2 <_strtoul_l.isra.0+0xae>
 80139ae:	fb00 4006 	mla	r0, r0, r6, r4
 80139b2:	2301      	movs	r3, #1
 80139b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80139b8:	e7eb      	b.n	8013992 <_strtoul_l.isra.0+0x5e>
 80139ba:	462f      	mov	r7, r5
 80139bc:	e7c1      	b.n	8013942 <_strtoul_l.isra.0+0xe>
 80139be:	2c2b      	cmp	r4, #43	; 0x2b
 80139c0:	bf04      	itt	eq
 80139c2:	1cbd      	addeq	r5, r7, #2
 80139c4:	787c      	ldrbeq	r4, [r7, #1]
 80139c6:	4619      	mov	r1, r3
 80139c8:	e7cb      	b.n	8013962 <_strtoul_l.isra.0+0x2e>
 80139ca:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80139ce:	2f19      	cmp	r7, #25
 80139d0:	d801      	bhi.n	80139d6 <_strtoul_l.isra.0+0xa2>
 80139d2:	3c37      	subs	r4, #55	; 0x37
 80139d4:	e7e2      	b.n	801399c <_strtoul_l.isra.0+0x68>
 80139d6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80139da:	2f19      	cmp	r7, #25
 80139dc:	d804      	bhi.n	80139e8 <_strtoul_l.isra.0+0xb4>
 80139de:	3c57      	subs	r4, #87	; 0x57
 80139e0:	e7dc      	b.n	801399c <_strtoul_l.isra.0+0x68>
 80139e2:	f04f 33ff 	mov.w	r3, #4294967295
 80139e6:	e7e5      	b.n	80139b4 <_strtoul_l.isra.0+0x80>
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	da09      	bge.n	8013a00 <_strtoul_l.isra.0+0xcc>
 80139ec:	2322      	movs	r3, #34	; 0x22
 80139ee:	f8c8 3000 	str.w	r3, [r8]
 80139f2:	f04f 30ff 	mov.w	r0, #4294967295
 80139f6:	f1ba 0f00 	cmp.w	sl, #0
 80139fa:	d107      	bne.n	8013a0c <_strtoul_l.isra.0+0xd8>
 80139fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a00:	b101      	cbz	r1, 8013a04 <_strtoul_l.isra.0+0xd0>
 8013a02:	4240      	negs	r0, r0
 8013a04:	f1ba 0f00 	cmp.w	sl, #0
 8013a08:	d0f8      	beq.n	80139fc <_strtoul_l.isra.0+0xc8>
 8013a0a:	b10b      	cbz	r3, 8013a10 <_strtoul_l.isra.0+0xdc>
 8013a0c:	f105 39ff 	add.w	r9, r5, #4294967295
 8013a10:	f8ca 9000 	str.w	r9, [sl]
 8013a14:	e7f2      	b.n	80139fc <_strtoul_l.isra.0+0xc8>
 8013a16:	2430      	movs	r4, #48	; 0x30
 8013a18:	2e00      	cmp	r6, #0
 8013a1a:	d1b0      	bne.n	801397e <_strtoul_l.isra.0+0x4a>
 8013a1c:	2608      	movs	r6, #8
 8013a1e:	e7ae      	b.n	801397e <_strtoul_l.isra.0+0x4a>
 8013a20:	2c30      	cmp	r4, #48	; 0x30
 8013a22:	d0a4      	beq.n	801396e <_strtoul_l.isra.0+0x3a>
 8013a24:	260a      	movs	r6, #10
 8013a26:	e7aa      	b.n	801397e <_strtoul_l.isra.0+0x4a>

08013a28 <_strtoul_r>:
 8013a28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013a2a:	4c06      	ldr	r4, [pc, #24]	; (8013a44 <_strtoul_r+0x1c>)
 8013a2c:	4d06      	ldr	r5, [pc, #24]	; (8013a48 <_strtoul_r+0x20>)
 8013a2e:	6824      	ldr	r4, [r4, #0]
 8013a30:	6a24      	ldr	r4, [r4, #32]
 8013a32:	2c00      	cmp	r4, #0
 8013a34:	bf08      	it	eq
 8013a36:	462c      	moveq	r4, r5
 8013a38:	9400      	str	r4, [sp, #0]
 8013a3a:	f7ff ff7b 	bl	8013934 <_strtoul_l.isra.0>
 8013a3e:	b003      	add	sp, #12
 8013a40:	bd30      	pop	{r4, r5, pc}
 8013a42:	bf00      	nop
 8013a44:	2000002c 	.word	0x2000002c
 8013a48:	20000090 	.word	0x20000090

08013a4c <__submore>:
 8013a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a50:	460c      	mov	r4, r1
 8013a52:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013a54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013a58:	4299      	cmp	r1, r3
 8013a5a:	d11d      	bne.n	8013a98 <__submore+0x4c>
 8013a5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013a60:	f7fd fb72 	bl	8011148 <_malloc_r>
 8013a64:	b918      	cbnz	r0, 8013a6e <__submore+0x22>
 8013a66:	f04f 30ff 	mov.w	r0, #4294967295
 8013a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013a72:	63a3      	str	r3, [r4, #56]	; 0x38
 8013a74:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8013a78:	6360      	str	r0, [r4, #52]	; 0x34
 8013a7a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8013a7e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013a82:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8013a86:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013a8a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8013a8e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8013a92:	6020      	str	r0, [r4, #0]
 8013a94:	2000      	movs	r0, #0
 8013a96:	e7e8      	b.n	8013a6a <__submore+0x1e>
 8013a98:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8013a9a:	0077      	lsls	r7, r6, #1
 8013a9c:	463a      	mov	r2, r7
 8013a9e:	f001 ff64 	bl	801596a <_realloc_r>
 8013aa2:	4605      	mov	r5, r0
 8013aa4:	2800      	cmp	r0, #0
 8013aa6:	d0de      	beq.n	8013a66 <__submore+0x1a>
 8013aa8:	eb00 0806 	add.w	r8, r0, r6
 8013aac:	4601      	mov	r1, r0
 8013aae:	4632      	mov	r2, r6
 8013ab0:	4640      	mov	r0, r8
 8013ab2:	f7fd fae7 	bl	8011084 <memcpy>
 8013ab6:	f8c4 8000 	str.w	r8, [r4]
 8013aba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8013abe:	e7e9      	b.n	8013a94 <__submore+0x48>

08013ac0 <_ungetc_r>:
 8013ac0:	1c4b      	adds	r3, r1, #1
 8013ac2:	b570      	push	{r4, r5, r6, lr}
 8013ac4:	4606      	mov	r6, r0
 8013ac6:	460d      	mov	r5, r1
 8013ac8:	4614      	mov	r4, r2
 8013aca:	d103      	bne.n	8013ad4 <_ungetc_r+0x14>
 8013acc:	f04f 35ff 	mov.w	r5, #4294967295
 8013ad0:	4628      	mov	r0, r5
 8013ad2:	bd70      	pop	{r4, r5, r6, pc}
 8013ad4:	b118      	cbz	r0, 8013ade <_ungetc_r+0x1e>
 8013ad6:	6983      	ldr	r3, [r0, #24]
 8013ad8:	b90b      	cbnz	r3, 8013ade <_ungetc_r+0x1e>
 8013ada:	f7fd f9a5 	bl	8010e28 <__sinit>
 8013ade:	4b2e      	ldr	r3, [pc, #184]	; (8013b98 <_ungetc_r+0xd8>)
 8013ae0:	429c      	cmp	r4, r3
 8013ae2:	d12c      	bne.n	8013b3e <_ungetc_r+0x7e>
 8013ae4:	6874      	ldr	r4, [r6, #4]
 8013ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013aea:	f023 0320 	bic.w	r3, r3, #32
 8013aee:	81a3      	strh	r3, [r4, #12]
 8013af0:	b29b      	uxth	r3, r3
 8013af2:	0759      	lsls	r1, r3, #29
 8013af4:	d413      	bmi.n	8013b1e <_ungetc_r+0x5e>
 8013af6:	06da      	lsls	r2, r3, #27
 8013af8:	d5e8      	bpl.n	8013acc <_ungetc_r+0xc>
 8013afa:	071b      	lsls	r3, r3, #28
 8013afc:	d50b      	bpl.n	8013b16 <_ungetc_r+0x56>
 8013afe:	4621      	mov	r1, r4
 8013b00:	4630      	mov	r0, r6
 8013b02:	f7fd f915 	bl	8010d30 <_fflush_r>
 8013b06:	2800      	cmp	r0, #0
 8013b08:	d1e0      	bne.n	8013acc <_ungetc_r+0xc>
 8013b0a:	89a3      	ldrh	r3, [r4, #12]
 8013b0c:	60a0      	str	r0, [r4, #8]
 8013b0e:	f023 0308 	bic.w	r3, r3, #8
 8013b12:	81a3      	strh	r3, [r4, #12]
 8013b14:	61a0      	str	r0, [r4, #24]
 8013b16:	89a3      	ldrh	r3, [r4, #12]
 8013b18:	f043 0304 	orr.w	r3, r3, #4
 8013b1c:	81a3      	strh	r3, [r4, #12]
 8013b1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013b20:	6862      	ldr	r2, [r4, #4]
 8013b22:	b2ed      	uxtb	r5, r5
 8013b24:	b1e3      	cbz	r3, 8013b60 <_ungetc_r+0xa0>
 8013b26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	dd12      	ble.n	8013b52 <_ungetc_r+0x92>
 8013b2c:	6823      	ldr	r3, [r4, #0]
 8013b2e:	1e5a      	subs	r2, r3, #1
 8013b30:	6022      	str	r2, [r4, #0]
 8013b32:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013b36:	6863      	ldr	r3, [r4, #4]
 8013b38:	3301      	adds	r3, #1
 8013b3a:	6063      	str	r3, [r4, #4]
 8013b3c:	e7c8      	b.n	8013ad0 <_ungetc_r+0x10>
 8013b3e:	4b17      	ldr	r3, [pc, #92]	; (8013b9c <_ungetc_r+0xdc>)
 8013b40:	429c      	cmp	r4, r3
 8013b42:	d101      	bne.n	8013b48 <_ungetc_r+0x88>
 8013b44:	68b4      	ldr	r4, [r6, #8]
 8013b46:	e7ce      	b.n	8013ae6 <_ungetc_r+0x26>
 8013b48:	4b15      	ldr	r3, [pc, #84]	; (8013ba0 <_ungetc_r+0xe0>)
 8013b4a:	429c      	cmp	r4, r3
 8013b4c:	bf08      	it	eq
 8013b4e:	68f4      	ldreq	r4, [r6, #12]
 8013b50:	e7c9      	b.n	8013ae6 <_ungetc_r+0x26>
 8013b52:	4621      	mov	r1, r4
 8013b54:	4630      	mov	r0, r6
 8013b56:	f7ff ff79 	bl	8013a4c <__submore>
 8013b5a:	2800      	cmp	r0, #0
 8013b5c:	d0e6      	beq.n	8013b2c <_ungetc_r+0x6c>
 8013b5e:	e7b5      	b.n	8013acc <_ungetc_r+0xc>
 8013b60:	6921      	ldr	r1, [r4, #16]
 8013b62:	6823      	ldr	r3, [r4, #0]
 8013b64:	b151      	cbz	r1, 8013b7c <_ungetc_r+0xbc>
 8013b66:	4299      	cmp	r1, r3
 8013b68:	d208      	bcs.n	8013b7c <_ungetc_r+0xbc>
 8013b6a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013b6e:	42a9      	cmp	r1, r5
 8013b70:	d104      	bne.n	8013b7c <_ungetc_r+0xbc>
 8013b72:	3b01      	subs	r3, #1
 8013b74:	3201      	adds	r2, #1
 8013b76:	6023      	str	r3, [r4, #0]
 8013b78:	6062      	str	r2, [r4, #4]
 8013b7a:	e7a9      	b.n	8013ad0 <_ungetc_r+0x10>
 8013b7c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013b80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013b84:	6363      	str	r3, [r4, #52]	; 0x34
 8013b86:	2303      	movs	r3, #3
 8013b88:	63a3      	str	r3, [r4, #56]	; 0x38
 8013b8a:	4623      	mov	r3, r4
 8013b8c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013b90:	6023      	str	r3, [r4, #0]
 8013b92:	2301      	movs	r3, #1
 8013b94:	e7d1      	b.n	8013b3a <_ungetc_r+0x7a>
 8013b96:	bf00      	nop
 8013b98:	08016140 	.word	0x08016140
 8013b9c:	08016160 	.word	0x08016160
 8013ba0:	08016120 	.word	0x08016120

08013ba4 <__swbuf_r>:
 8013ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ba6:	460e      	mov	r6, r1
 8013ba8:	4614      	mov	r4, r2
 8013baa:	4605      	mov	r5, r0
 8013bac:	b118      	cbz	r0, 8013bb6 <__swbuf_r+0x12>
 8013bae:	6983      	ldr	r3, [r0, #24]
 8013bb0:	b90b      	cbnz	r3, 8013bb6 <__swbuf_r+0x12>
 8013bb2:	f7fd f939 	bl	8010e28 <__sinit>
 8013bb6:	4b21      	ldr	r3, [pc, #132]	; (8013c3c <__swbuf_r+0x98>)
 8013bb8:	429c      	cmp	r4, r3
 8013bba:	d12a      	bne.n	8013c12 <__swbuf_r+0x6e>
 8013bbc:	686c      	ldr	r4, [r5, #4]
 8013bbe:	69a3      	ldr	r3, [r4, #24]
 8013bc0:	60a3      	str	r3, [r4, #8]
 8013bc2:	89a3      	ldrh	r3, [r4, #12]
 8013bc4:	071a      	lsls	r2, r3, #28
 8013bc6:	d52e      	bpl.n	8013c26 <__swbuf_r+0x82>
 8013bc8:	6923      	ldr	r3, [r4, #16]
 8013bca:	b363      	cbz	r3, 8013c26 <__swbuf_r+0x82>
 8013bcc:	6923      	ldr	r3, [r4, #16]
 8013bce:	6820      	ldr	r0, [r4, #0]
 8013bd0:	1ac0      	subs	r0, r0, r3
 8013bd2:	6963      	ldr	r3, [r4, #20]
 8013bd4:	b2f6      	uxtb	r6, r6
 8013bd6:	4283      	cmp	r3, r0
 8013bd8:	4637      	mov	r7, r6
 8013bda:	dc04      	bgt.n	8013be6 <__swbuf_r+0x42>
 8013bdc:	4621      	mov	r1, r4
 8013bde:	4628      	mov	r0, r5
 8013be0:	f7fd f8a6 	bl	8010d30 <_fflush_r>
 8013be4:	bb28      	cbnz	r0, 8013c32 <__swbuf_r+0x8e>
 8013be6:	68a3      	ldr	r3, [r4, #8]
 8013be8:	3b01      	subs	r3, #1
 8013bea:	60a3      	str	r3, [r4, #8]
 8013bec:	6823      	ldr	r3, [r4, #0]
 8013bee:	1c5a      	adds	r2, r3, #1
 8013bf0:	6022      	str	r2, [r4, #0]
 8013bf2:	701e      	strb	r6, [r3, #0]
 8013bf4:	6963      	ldr	r3, [r4, #20]
 8013bf6:	3001      	adds	r0, #1
 8013bf8:	4283      	cmp	r3, r0
 8013bfa:	d004      	beq.n	8013c06 <__swbuf_r+0x62>
 8013bfc:	89a3      	ldrh	r3, [r4, #12]
 8013bfe:	07db      	lsls	r3, r3, #31
 8013c00:	d519      	bpl.n	8013c36 <__swbuf_r+0x92>
 8013c02:	2e0a      	cmp	r6, #10
 8013c04:	d117      	bne.n	8013c36 <__swbuf_r+0x92>
 8013c06:	4621      	mov	r1, r4
 8013c08:	4628      	mov	r0, r5
 8013c0a:	f7fd f891 	bl	8010d30 <_fflush_r>
 8013c0e:	b190      	cbz	r0, 8013c36 <__swbuf_r+0x92>
 8013c10:	e00f      	b.n	8013c32 <__swbuf_r+0x8e>
 8013c12:	4b0b      	ldr	r3, [pc, #44]	; (8013c40 <__swbuf_r+0x9c>)
 8013c14:	429c      	cmp	r4, r3
 8013c16:	d101      	bne.n	8013c1c <__swbuf_r+0x78>
 8013c18:	68ac      	ldr	r4, [r5, #8]
 8013c1a:	e7d0      	b.n	8013bbe <__swbuf_r+0x1a>
 8013c1c:	4b09      	ldr	r3, [pc, #36]	; (8013c44 <__swbuf_r+0xa0>)
 8013c1e:	429c      	cmp	r4, r3
 8013c20:	bf08      	it	eq
 8013c22:	68ec      	ldreq	r4, [r5, #12]
 8013c24:	e7cb      	b.n	8013bbe <__swbuf_r+0x1a>
 8013c26:	4621      	mov	r1, r4
 8013c28:	4628      	mov	r0, r5
 8013c2a:	f000 f81f 	bl	8013c6c <__swsetup_r>
 8013c2e:	2800      	cmp	r0, #0
 8013c30:	d0cc      	beq.n	8013bcc <__swbuf_r+0x28>
 8013c32:	f04f 37ff 	mov.w	r7, #4294967295
 8013c36:	4638      	mov	r0, r7
 8013c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013c3a:	bf00      	nop
 8013c3c:	08016140 	.word	0x08016140
 8013c40:	08016160 	.word	0x08016160
 8013c44:	08016120 	.word	0x08016120

08013c48 <_write_r>:
 8013c48:	b538      	push	{r3, r4, r5, lr}
 8013c4a:	4c07      	ldr	r4, [pc, #28]	; (8013c68 <_write_r+0x20>)
 8013c4c:	4605      	mov	r5, r0
 8013c4e:	4608      	mov	r0, r1
 8013c50:	4611      	mov	r1, r2
 8013c52:	2200      	movs	r2, #0
 8013c54:	6022      	str	r2, [r4, #0]
 8013c56:	461a      	mov	r2, r3
 8013c58:	f7f9 fa60 	bl	800d11c <_write>
 8013c5c:	1c43      	adds	r3, r0, #1
 8013c5e:	d102      	bne.n	8013c66 <_write_r+0x1e>
 8013c60:	6823      	ldr	r3, [r4, #0]
 8013c62:	b103      	cbz	r3, 8013c66 <_write_r+0x1e>
 8013c64:	602b      	str	r3, [r5, #0]
 8013c66:	bd38      	pop	{r3, r4, r5, pc}
 8013c68:	20001d4c 	.word	0x20001d4c

08013c6c <__swsetup_r>:
 8013c6c:	4b32      	ldr	r3, [pc, #200]	; (8013d38 <__swsetup_r+0xcc>)
 8013c6e:	b570      	push	{r4, r5, r6, lr}
 8013c70:	681d      	ldr	r5, [r3, #0]
 8013c72:	4606      	mov	r6, r0
 8013c74:	460c      	mov	r4, r1
 8013c76:	b125      	cbz	r5, 8013c82 <__swsetup_r+0x16>
 8013c78:	69ab      	ldr	r3, [r5, #24]
 8013c7a:	b913      	cbnz	r3, 8013c82 <__swsetup_r+0x16>
 8013c7c:	4628      	mov	r0, r5
 8013c7e:	f7fd f8d3 	bl	8010e28 <__sinit>
 8013c82:	4b2e      	ldr	r3, [pc, #184]	; (8013d3c <__swsetup_r+0xd0>)
 8013c84:	429c      	cmp	r4, r3
 8013c86:	d10f      	bne.n	8013ca8 <__swsetup_r+0x3c>
 8013c88:	686c      	ldr	r4, [r5, #4]
 8013c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c8e:	b29a      	uxth	r2, r3
 8013c90:	0715      	lsls	r5, r2, #28
 8013c92:	d42c      	bmi.n	8013cee <__swsetup_r+0x82>
 8013c94:	06d0      	lsls	r0, r2, #27
 8013c96:	d411      	bmi.n	8013cbc <__swsetup_r+0x50>
 8013c98:	2209      	movs	r2, #9
 8013c9a:	6032      	str	r2, [r6, #0]
 8013c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013ca0:	81a3      	strh	r3, [r4, #12]
 8013ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8013ca6:	e03e      	b.n	8013d26 <__swsetup_r+0xba>
 8013ca8:	4b25      	ldr	r3, [pc, #148]	; (8013d40 <__swsetup_r+0xd4>)
 8013caa:	429c      	cmp	r4, r3
 8013cac:	d101      	bne.n	8013cb2 <__swsetup_r+0x46>
 8013cae:	68ac      	ldr	r4, [r5, #8]
 8013cb0:	e7eb      	b.n	8013c8a <__swsetup_r+0x1e>
 8013cb2:	4b24      	ldr	r3, [pc, #144]	; (8013d44 <__swsetup_r+0xd8>)
 8013cb4:	429c      	cmp	r4, r3
 8013cb6:	bf08      	it	eq
 8013cb8:	68ec      	ldreq	r4, [r5, #12]
 8013cba:	e7e6      	b.n	8013c8a <__swsetup_r+0x1e>
 8013cbc:	0751      	lsls	r1, r2, #29
 8013cbe:	d512      	bpl.n	8013ce6 <__swsetup_r+0x7a>
 8013cc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013cc2:	b141      	cbz	r1, 8013cd6 <__swsetup_r+0x6a>
 8013cc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013cc8:	4299      	cmp	r1, r3
 8013cca:	d002      	beq.n	8013cd2 <__swsetup_r+0x66>
 8013ccc:	4630      	mov	r0, r6
 8013cce:	f7fd f9ed 	bl	80110ac <_free_r>
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	6363      	str	r3, [r4, #52]	; 0x34
 8013cd6:	89a3      	ldrh	r3, [r4, #12]
 8013cd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013cdc:	81a3      	strh	r3, [r4, #12]
 8013cde:	2300      	movs	r3, #0
 8013ce0:	6063      	str	r3, [r4, #4]
 8013ce2:	6923      	ldr	r3, [r4, #16]
 8013ce4:	6023      	str	r3, [r4, #0]
 8013ce6:	89a3      	ldrh	r3, [r4, #12]
 8013ce8:	f043 0308 	orr.w	r3, r3, #8
 8013cec:	81a3      	strh	r3, [r4, #12]
 8013cee:	6923      	ldr	r3, [r4, #16]
 8013cf0:	b94b      	cbnz	r3, 8013d06 <__swsetup_r+0x9a>
 8013cf2:	89a3      	ldrh	r3, [r4, #12]
 8013cf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013cfc:	d003      	beq.n	8013d06 <__swsetup_r+0x9a>
 8013cfe:	4621      	mov	r1, r4
 8013d00:	4630      	mov	r0, r6
 8013d02:	f7fd f97f 	bl	8011004 <__smakebuf_r>
 8013d06:	89a2      	ldrh	r2, [r4, #12]
 8013d08:	f012 0301 	ands.w	r3, r2, #1
 8013d0c:	d00c      	beq.n	8013d28 <__swsetup_r+0xbc>
 8013d0e:	2300      	movs	r3, #0
 8013d10:	60a3      	str	r3, [r4, #8]
 8013d12:	6963      	ldr	r3, [r4, #20]
 8013d14:	425b      	negs	r3, r3
 8013d16:	61a3      	str	r3, [r4, #24]
 8013d18:	6923      	ldr	r3, [r4, #16]
 8013d1a:	b953      	cbnz	r3, 8013d32 <__swsetup_r+0xc6>
 8013d1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d20:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013d24:	d1ba      	bne.n	8013c9c <__swsetup_r+0x30>
 8013d26:	bd70      	pop	{r4, r5, r6, pc}
 8013d28:	0792      	lsls	r2, r2, #30
 8013d2a:	bf58      	it	pl
 8013d2c:	6963      	ldrpl	r3, [r4, #20]
 8013d2e:	60a3      	str	r3, [r4, #8]
 8013d30:	e7f2      	b.n	8013d18 <__swsetup_r+0xac>
 8013d32:	2000      	movs	r0, #0
 8013d34:	e7f7      	b.n	8013d26 <__swsetup_r+0xba>
 8013d36:	bf00      	nop
 8013d38:	2000002c 	.word	0x2000002c
 8013d3c:	08016140 	.word	0x08016140
 8013d40:	08016160 	.word	0x08016160
 8013d44:	08016120 	.word	0x08016120

08013d48 <_close_r>:
 8013d48:	b538      	push	{r3, r4, r5, lr}
 8013d4a:	4c06      	ldr	r4, [pc, #24]	; (8013d64 <_close_r+0x1c>)
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	4605      	mov	r5, r0
 8013d50:	4608      	mov	r0, r1
 8013d52:	6023      	str	r3, [r4, #0]
 8013d54:	f7f9 f9f0 	bl	800d138 <_close>
 8013d58:	1c43      	adds	r3, r0, #1
 8013d5a:	d102      	bne.n	8013d62 <_close_r+0x1a>
 8013d5c:	6823      	ldr	r3, [r4, #0]
 8013d5e:	b103      	cbz	r3, 8013d62 <_close_r+0x1a>
 8013d60:	602b      	str	r3, [r5, #0]
 8013d62:	bd38      	pop	{r3, r4, r5, pc}
 8013d64:	20001d4c 	.word	0x20001d4c

08013d68 <quorem>:
 8013d68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d6c:	6903      	ldr	r3, [r0, #16]
 8013d6e:	690c      	ldr	r4, [r1, #16]
 8013d70:	42a3      	cmp	r3, r4
 8013d72:	4680      	mov	r8, r0
 8013d74:	f2c0 8082 	blt.w	8013e7c <quorem+0x114>
 8013d78:	3c01      	subs	r4, #1
 8013d7a:	f101 0714 	add.w	r7, r1, #20
 8013d7e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8013d82:	f100 0614 	add.w	r6, r0, #20
 8013d86:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8013d8a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8013d8e:	eb06 030c 	add.w	r3, r6, ip
 8013d92:	3501      	adds	r5, #1
 8013d94:	eb07 090c 	add.w	r9, r7, ip
 8013d98:	9301      	str	r3, [sp, #4]
 8013d9a:	fbb0 f5f5 	udiv	r5, r0, r5
 8013d9e:	b395      	cbz	r5, 8013e06 <quorem+0x9e>
 8013da0:	f04f 0a00 	mov.w	sl, #0
 8013da4:	4638      	mov	r0, r7
 8013da6:	46b6      	mov	lr, r6
 8013da8:	46d3      	mov	fp, sl
 8013daa:	f850 2b04 	ldr.w	r2, [r0], #4
 8013dae:	b293      	uxth	r3, r2
 8013db0:	fb05 a303 	mla	r3, r5, r3, sl
 8013db4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013db8:	b29b      	uxth	r3, r3
 8013dba:	ebab 0303 	sub.w	r3, fp, r3
 8013dbe:	0c12      	lsrs	r2, r2, #16
 8013dc0:	f8de b000 	ldr.w	fp, [lr]
 8013dc4:	fb05 a202 	mla	r2, r5, r2, sl
 8013dc8:	fa13 f38b 	uxtah	r3, r3, fp
 8013dcc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8013dd0:	fa1f fb82 	uxth.w	fp, r2
 8013dd4:	f8de 2000 	ldr.w	r2, [lr]
 8013dd8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8013ddc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013de0:	b29b      	uxth	r3, r3
 8013de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013de6:	4581      	cmp	r9, r0
 8013de8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8013dec:	f84e 3b04 	str.w	r3, [lr], #4
 8013df0:	d2db      	bcs.n	8013daa <quorem+0x42>
 8013df2:	f856 300c 	ldr.w	r3, [r6, ip]
 8013df6:	b933      	cbnz	r3, 8013e06 <quorem+0x9e>
 8013df8:	9b01      	ldr	r3, [sp, #4]
 8013dfa:	3b04      	subs	r3, #4
 8013dfc:	429e      	cmp	r6, r3
 8013dfe:	461a      	mov	r2, r3
 8013e00:	d330      	bcc.n	8013e64 <quorem+0xfc>
 8013e02:	f8c8 4010 	str.w	r4, [r8, #16]
 8013e06:	4640      	mov	r0, r8
 8013e08:	f001 fbf6 	bl	80155f8 <__mcmp>
 8013e0c:	2800      	cmp	r0, #0
 8013e0e:	db25      	blt.n	8013e5c <quorem+0xf4>
 8013e10:	3501      	adds	r5, #1
 8013e12:	4630      	mov	r0, r6
 8013e14:	f04f 0c00 	mov.w	ip, #0
 8013e18:	f857 2b04 	ldr.w	r2, [r7], #4
 8013e1c:	f8d0 e000 	ldr.w	lr, [r0]
 8013e20:	b293      	uxth	r3, r2
 8013e22:	ebac 0303 	sub.w	r3, ip, r3
 8013e26:	0c12      	lsrs	r2, r2, #16
 8013e28:	fa13 f38e 	uxtah	r3, r3, lr
 8013e2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013e30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013e34:	b29b      	uxth	r3, r3
 8013e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013e3a:	45b9      	cmp	r9, r7
 8013e3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013e40:	f840 3b04 	str.w	r3, [r0], #4
 8013e44:	d2e8      	bcs.n	8013e18 <quorem+0xb0>
 8013e46:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013e4a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8013e4e:	b92a      	cbnz	r2, 8013e5c <quorem+0xf4>
 8013e50:	3b04      	subs	r3, #4
 8013e52:	429e      	cmp	r6, r3
 8013e54:	461a      	mov	r2, r3
 8013e56:	d30b      	bcc.n	8013e70 <quorem+0x108>
 8013e58:	f8c8 4010 	str.w	r4, [r8, #16]
 8013e5c:	4628      	mov	r0, r5
 8013e5e:	b003      	add	sp, #12
 8013e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e64:	6812      	ldr	r2, [r2, #0]
 8013e66:	3b04      	subs	r3, #4
 8013e68:	2a00      	cmp	r2, #0
 8013e6a:	d1ca      	bne.n	8013e02 <quorem+0x9a>
 8013e6c:	3c01      	subs	r4, #1
 8013e6e:	e7c5      	b.n	8013dfc <quorem+0x94>
 8013e70:	6812      	ldr	r2, [r2, #0]
 8013e72:	3b04      	subs	r3, #4
 8013e74:	2a00      	cmp	r2, #0
 8013e76:	d1ef      	bne.n	8013e58 <quorem+0xf0>
 8013e78:	3c01      	subs	r4, #1
 8013e7a:	e7ea      	b.n	8013e52 <quorem+0xea>
 8013e7c:	2000      	movs	r0, #0
 8013e7e:	e7ee      	b.n	8013e5e <quorem+0xf6>

08013e80 <_dtoa_r>:
 8013e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e84:	ec57 6b10 	vmov	r6, r7, d0
 8013e88:	b097      	sub	sp, #92	; 0x5c
 8013e8a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013e8c:	9106      	str	r1, [sp, #24]
 8013e8e:	4604      	mov	r4, r0
 8013e90:	920b      	str	r2, [sp, #44]	; 0x2c
 8013e92:	9312      	str	r3, [sp, #72]	; 0x48
 8013e94:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013e98:	e9cd 6700 	strd	r6, r7, [sp]
 8013e9c:	b93d      	cbnz	r5, 8013eae <_dtoa_r+0x2e>
 8013e9e:	2010      	movs	r0, #16
 8013ea0:	f001 f922 	bl	80150e8 <malloc>
 8013ea4:	6260      	str	r0, [r4, #36]	; 0x24
 8013ea6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013eaa:	6005      	str	r5, [r0, #0]
 8013eac:	60c5      	str	r5, [r0, #12]
 8013eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013eb0:	6819      	ldr	r1, [r3, #0]
 8013eb2:	b151      	cbz	r1, 8013eca <_dtoa_r+0x4a>
 8013eb4:	685a      	ldr	r2, [r3, #4]
 8013eb6:	604a      	str	r2, [r1, #4]
 8013eb8:	2301      	movs	r3, #1
 8013eba:	4093      	lsls	r3, r2
 8013ebc:	608b      	str	r3, [r1, #8]
 8013ebe:	4620      	mov	r0, r4
 8013ec0:	f001 f97b 	bl	80151ba <_Bfree>
 8013ec4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ec6:	2200      	movs	r2, #0
 8013ec8:	601a      	str	r2, [r3, #0]
 8013eca:	1e3b      	subs	r3, r7, #0
 8013ecc:	bfbb      	ittet	lt
 8013ece:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013ed2:	9301      	strlt	r3, [sp, #4]
 8013ed4:	2300      	movge	r3, #0
 8013ed6:	2201      	movlt	r2, #1
 8013ed8:	bfac      	ite	ge
 8013eda:	f8c8 3000 	strge.w	r3, [r8]
 8013ede:	f8c8 2000 	strlt.w	r2, [r8]
 8013ee2:	4baf      	ldr	r3, [pc, #700]	; (80141a0 <_dtoa_r+0x320>)
 8013ee4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013ee8:	ea33 0308 	bics.w	r3, r3, r8
 8013eec:	d114      	bne.n	8013f18 <_dtoa_r+0x98>
 8013eee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013ef0:	f242 730f 	movw	r3, #9999	; 0x270f
 8013ef4:	6013      	str	r3, [r2, #0]
 8013ef6:	9b00      	ldr	r3, [sp, #0]
 8013ef8:	b923      	cbnz	r3, 8013f04 <_dtoa_r+0x84>
 8013efa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8013efe:	2800      	cmp	r0, #0
 8013f00:	f000 8542 	beq.w	8014988 <_dtoa_r+0xb08>
 8013f04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013f06:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80141b4 <_dtoa_r+0x334>
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	f000 8544 	beq.w	8014998 <_dtoa_r+0xb18>
 8013f10:	f10b 0303 	add.w	r3, fp, #3
 8013f14:	f000 bd3e 	b.w	8014994 <_dtoa_r+0xb14>
 8013f18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013f1c:	2200      	movs	r2, #0
 8013f1e:	2300      	movs	r3, #0
 8013f20:	4630      	mov	r0, r6
 8013f22:	4639      	mov	r1, r7
 8013f24:	f7f4 fd08 	bl	8008938 <__aeabi_dcmpeq>
 8013f28:	4681      	mov	r9, r0
 8013f2a:	b168      	cbz	r0, 8013f48 <_dtoa_r+0xc8>
 8013f2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013f2e:	2301      	movs	r3, #1
 8013f30:	6013      	str	r3, [r2, #0]
 8013f32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	f000 8524 	beq.w	8014982 <_dtoa_r+0xb02>
 8013f3a:	4b9a      	ldr	r3, [pc, #616]	; (80141a4 <_dtoa_r+0x324>)
 8013f3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013f3e:	f103 3bff 	add.w	fp, r3, #4294967295
 8013f42:	6013      	str	r3, [r2, #0]
 8013f44:	f000 bd28 	b.w	8014998 <_dtoa_r+0xb18>
 8013f48:	aa14      	add	r2, sp, #80	; 0x50
 8013f4a:	a915      	add	r1, sp, #84	; 0x54
 8013f4c:	ec47 6b10 	vmov	d0, r6, r7
 8013f50:	4620      	mov	r0, r4
 8013f52:	f001 fc3f 	bl	80157d4 <__d2b>
 8013f56:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013f5a:	9004      	str	r0, [sp, #16]
 8013f5c:	2d00      	cmp	r5, #0
 8013f5e:	d07c      	beq.n	801405a <_dtoa_r+0x1da>
 8013f60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013f64:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8013f68:	46b2      	mov	sl, r6
 8013f6a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8013f6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013f72:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8013f76:	2200      	movs	r2, #0
 8013f78:	4b8b      	ldr	r3, [pc, #556]	; (80141a8 <_dtoa_r+0x328>)
 8013f7a:	4650      	mov	r0, sl
 8013f7c:	4659      	mov	r1, fp
 8013f7e:	f7f4 f8bb 	bl	80080f8 <__aeabi_dsub>
 8013f82:	a381      	add	r3, pc, #516	; (adr r3, 8014188 <_dtoa_r+0x308>)
 8013f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f88:	f7f4 fa6e 	bl	8008468 <__aeabi_dmul>
 8013f8c:	a380      	add	r3, pc, #512	; (adr r3, 8014190 <_dtoa_r+0x310>)
 8013f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f92:	f7f4 f8b3 	bl	80080fc <__adddf3>
 8013f96:	4606      	mov	r6, r0
 8013f98:	4628      	mov	r0, r5
 8013f9a:	460f      	mov	r7, r1
 8013f9c:	f7f4 f9fa 	bl	8008394 <__aeabi_i2d>
 8013fa0:	a37d      	add	r3, pc, #500	; (adr r3, 8014198 <_dtoa_r+0x318>)
 8013fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fa6:	f7f4 fa5f 	bl	8008468 <__aeabi_dmul>
 8013faa:	4602      	mov	r2, r0
 8013fac:	460b      	mov	r3, r1
 8013fae:	4630      	mov	r0, r6
 8013fb0:	4639      	mov	r1, r7
 8013fb2:	f7f4 f8a3 	bl	80080fc <__adddf3>
 8013fb6:	4606      	mov	r6, r0
 8013fb8:	460f      	mov	r7, r1
 8013fba:	f7f4 fd05 	bl	80089c8 <__aeabi_d2iz>
 8013fbe:	2200      	movs	r2, #0
 8013fc0:	4682      	mov	sl, r0
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	4630      	mov	r0, r6
 8013fc6:	4639      	mov	r1, r7
 8013fc8:	f7f4 fcc0 	bl	800894c <__aeabi_dcmplt>
 8013fcc:	b148      	cbz	r0, 8013fe2 <_dtoa_r+0x162>
 8013fce:	4650      	mov	r0, sl
 8013fd0:	f7f4 f9e0 	bl	8008394 <__aeabi_i2d>
 8013fd4:	4632      	mov	r2, r6
 8013fd6:	463b      	mov	r3, r7
 8013fd8:	f7f4 fcae 	bl	8008938 <__aeabi_dcmpeq>
 8013fdc:	b908      	cbnz	r0, 8013fe2 <_dtoa_r+0x162>
 8013fde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013fe2:	f1ba 0f16 	cmp.w	sl, #22
 8013fe6:	d859      	bhi.n	801409c <_dtoa_r+0x21c>
 8013fe8:	4970      	ldr	r1, [pc, #448]	; (80141ac <_dtoa_r+0x32c>)
 8013fea:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ff2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ff6:	f7f4 fcc7 	bl	8008988 <__aeabi_dcmpgt>
 8013ffa:	2800      	cmp	r0, #0
 8013ffc:	d050      	beq.n	80140a0 <_dtoa_r+0x220>
 8013ffe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014002:	2300      	movs	r3, #0
 8014004:	930f      	str	r3, [sp, #60]	; 0x3c
 8014006:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014008:	1b5d      	subs	r5, r3, r5
 801400a:	f1b5 0801 	subs.w	r8, r5, #1
 801400e:	bf49      	itett	mi
 8014010:	f1c5 0301 	rsbmi	r3, r5, #1
 8014014:	2300      	movpl	r3, #0
 8014016:	9305      	strmi	r3, [sp, #20]
 8014018:	f04f 0800 	movmi.w	r8, #0
 801401c:	bf58      	it	pl
 801401e:	9305      	strpl	r3, [sp, #20]
 8014020:	f1ba 0f00 	cmp.w	sl, #0
 8014024:	db3e      	blt.n	80140a4 <_dtoa_r+0x224>
 8014026:	2300      	movs	r3, #0
 8014028:	44d0      	add	r8, sl
 801402a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801402e:	9307      	str	r3, [sp, #28]
 8014030:	9b06      	ldr	r3, [sp, #24]
 8014032:	2b09      	cmp	r3, #9
 8014034:	f200 8090 	bhi.w	8014158 <_dtoa_r+0x2d8>
 8014038:	2b05      	cmp	r3, #5
 801403a:	bfc4      	itt	gt
 801403c:	3b04      	subgt	r3, #4
 801403e:	9306      	strgt	r3, [sp, #24]
 8014040:	9b06      	ldr	r3, [sp, #24]
 8014042:	f1a3 0302 	sub.w	r3, r3, #2
 8014046:	bfcc      	ite	gt
 8014048:	2500      	movgt	r5, #0
 801404a:	2501      	movle	r5, #1
 801404c:	2b03      	cmp	r3, #3
 801404e:	f200 808f 	bhi.w	8014170 <_dtoa_r+0x2f0>
 8014052:	e8df f003 	tbb	[pc, r3]
 8014056:	7f7d      	.short	0x7f7d
 8014058:	7131      	.short	0x7131
 801405a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801405e:	441d      	add	r5, r3
 8014060:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014064:	2820      	cmp	r0, #32
 8014066:	dd13      	ble.n	8014090 <_dtoa_r+0x210>
 8014068:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801406c:	9b00      	ldr	r3, [sp, #0]
 801406e:	fa08 f800 	lsl.w	r8, r8, r0
 8014072:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014076:	fa23 f000 	lsr.w	r0, r3, r0
 801407a:	ea48 0000 	orr.w	r0, r8, r0
 801407e:	f7f4 f979 	bl	8008374 <__aeabi_ui2d>
 8014082:	2301      	movs	r3, #1
 8014084:	4682      	mov	sl, r0
 8014086:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801408a:	3d01      	subs	r5, #1
 801408c:	9313      	str	r3, [sp, #76]	; 0x4c
 801408e:	e772      	b.n	8013f76 <_dtoa_r+0xf6>
 8014090:	9b00      	ldr	r3, [sp, #0]
 8014092:	f1c0 0020 	rsb	r0, r0, #32
 8014096:	fa03 f000 	lsl.w	r0, r3, r0
 801409a:	e7f0      	b.n	801407e <_dtoa_r+0x1fe>
 801409c:	2301      	movs	r3, #1
 801409e:	e7b1      	b.n	8014004 <_dtoa_r+0x184>
 80140a0:	900f      	str	r0, [sp, #60]	; 0x3c
 80140a2:	e7b0      	b.n	8014006 <_dtoa_r+0x186>
 80140a4:	9b05      	ldr	r3, [sp, #20]
 80140a6:	eba3 030a 	sub.w	r3, r3, sl
 80140aa:	9305      	str	r3, [sp, #20]
 80140ac:	f1ca 0300 	rsb	r3, sl, #0
 80140b0:	9307      	str	r3, [sp, #28]
 80140b2:	2300      	movs	r3, #0
 80140b4:	930e      	str	r3, [sp, #56]	; 0x38
 80140b6:	e7bb      	b.n	8014030 <_dtoa_r+0x1b0>
 80140b8:	2301      	movs	r3, #1
 80140ba:	930a      	str	r3, [sp, #40]	; 0x28
 80140bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80140be:	2b00      	cmp	r3, #0
 80140c0:	dd59      	ble.n	8014176 <_dtoa_r+0x2f6>
 80140c2:	9302      	str	r3, [sp, #8]
 80140c4:	4699      	mov	r9, r3
 80140c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80140c8:	2200      	movs	r2, #0
 80140ca:	6072      	str	r2, [r6, #4]
 80140cc:	2204      	movs	r2, #4
 80140ce:	f102 0014 	add.w	r0, r2, #20
 80140d2:	4298      	cmp	r0, r3
 80140d4:	6871      	ldr	r1, [r6, #4]
 80140d6:	d953      	bls.n	8014180 <_dtoa_r+0x300>
 80140d8:	4620      	mov	r0, r4
 80140da:	f001 f83a 	bl	8015152 <_Balloc>
 80140de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80140e0:	6030      	str	r0, [r6, #0]
 80140e2:	f1b9 0f0e 	cmp.w	r9, #14
 80140e6:	f8d3 b000 	ldr.w	fp, [r3]
 80140ea:	f200 80e6 	bhi.w	80142ba <_dtoa_r+0x43a>
 80140ee:	2d00      	cmp	r5, #0
 80140f0:	f000 80e3 	beq.w	80142ba <_dtoa_r+0x43a>
 80140f4:	ed9d 7b00 	vldr	d7, [sp]
 80140f8:	f1ba 0f00 	cmp.w	sl, #0
 80140fc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014100:	dd74      	ble.n	80141ec <_dtoa_r+0x36c>
 8014102:	4a2a      	ldr	r2, [pc, #168]	; (80141ac <_dtoa_r+0x32c>)
 8014104:	f00a 030f 	and.w	r3, sl, #15
 8014108:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801410c:	ed93 7b00 	vldr	d7, [r3]
 8014110:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014114:	06f0      	lsls	r0, r6, #27
 8014116:	ed8d 7b08 	vstr	d7, [sp, #32]
 801411a:	d565      	bpl.n	80141e8 <_dtoa_r+0x368>
 801411c:	4b24      	ldr	r3, [pc, #144]	; (80141b0 <_dtoa_r+0x330>)
 801411e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014122:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014126:	f7f4 fac9 	bl	80086bc <__aeabi_ddiv>
 801412a:	e9cd 0100 	strd	r0, r1, [sp]
 801412e:	f006 060f 	and.w	r6, r6, #15
 8014132:	2503      	movs	r5, #3
 8014134:	4f1e      	ldr	r7, [pc, #120]	; (80141b0 <_dtoa_r+0x330>)
 8014136:	e04c      	b.n	80141d2 <_dtoa_r+0x352>
 8014138:	2301      	movs	r3, #1
 801413a:	930a      	str	r3, [sp, #40]	; 0x28
 801413c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801413e:	4453      	add	r3, sl
 8014140:	f103 0901 	add.w	r9, r3, #1
 8014144:	9302      	str	r3, [sp, #8]
 8014146:	464b      	mov	r3, r9
 8014148:	2b01      	cmp	r3, #1
 801414a:	bfb8      	it	lt
 801414c:	2301      	movlt	r3, #1
 801414e:	e7ba      	b.n	80140c6 <_dtoa_r+0x246>
 8014150:	2300      	movs	r3, #0
 8014152:	e7b2      	b.n	80140ba <_dtoa_r+0x23a>
 8014154:	2300      	movs	r3, #0
 8014156:	e7f0      	b.n	801413a <_dtoa_r+0x2ba>
 8014158:	2501      	movs	r5, #1
 801415a:	2300      	movs	r3, #0
 801415c:	9306      	str	r3, [sp, #24]
 801415e:	950a      	str	r5, [sp, #40]	; 0x28
 8014160:	f04f 33ff 	mov.w	r3, #4294967295
 8014164:	9302      	str	r3, [sp, #8]
 8014166:	4699      	mov	r9, r3
 8014168:	2200      	movs	r2, #0
 801416a:	2312      	movs	r3, #18
 801416c:	920b      	str	r2, [sp, #44]	; 0x2c
 801416e:	e7aa      	b.n	80140c6 <_dtoa_r+0x246>
 8014170:	2301      	movs	r3, #1
 8014172:	930a      	str	r3, [sp, #40]	; 0x28
 8014174:	e7f4      	b.n	8014160 <_dtoa_r+0x2e0>
 8014176:	2301      	movs	r3, #1
 8014178:	9302      	str	r3, [sp, #8]
 801417a:	4699      	mov	r9, r3
 801417c:	461a      	mov	r2, r3
 801417e:	e7f5      	b.n	801416c <_dtoa_r+0x2ec>
 8014180:	3101      	adds	r1, #1
 8014182:	6071      	str	r1, [r6, #4]
 8014184:	0052      	lsls	r2, r2, #1
 8014186:	e7a2      	b.n	80140ce <_dtoa_r+0x24e>
 8014188:	636f4361 	.word	0x636f4361
 801418c:	3fd287a7 	.word	0x3fd287a7
 8014190:	8b60c8b3 	.word	0x8b60c8b3
 8014194:	3fc68a28 	.word	0x3fc68a28
 8014198:	509f79fb 	.word	0x509f79fb
 801419c:	3fd34413 	.word	0x3fd34413
 80141a0:	7ff00000 	.word	0x7ff00000
 80141a4:	080161e3 	.word	0x080161e3
 80141a8:	3ff80000 	.word	0x3ff80000
 80141ac:	08016278 	.word	0x08016278
 80141b0:	08016250 	.word	0x08016250
 80141b4:	08016241 	.word	0x08016241
 80141b8:	07f1      	lsls	r1, r6, #31
 80141ba:	d508      	bpl.n	80141ce <_dtoa_r+0x34e>
 80141bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80141c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80141c4:	f7f4 f950 	bl	8008468 <__aeabi_dmul>
 80141c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80141cc:	3501      	adds	r5, #1
 80141ce:	1076      	asrs	r6, r6, #1
 80141d0:	3708      	adds	r7, #8
 80141d2:	2e00      	cmp	r6, #0
 80141d4:	d1f0      	bne.n	80141b8 <_dtoa_r+0x338>
 80141d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80141da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80141de:	f7f4 fa6d 	bl	80086bc <__aeabi_ddiv>
 80141e2:	e9cd 0100 	strd	r0, r1, [sp]
 80141e6:	e01a      	b.n	801421e <_dtoa_r+0x39e>
 80141e8:	2502      	movs	r5, #2
 80141ea:	e7a3      	b.n	8014134 <_dtoa_r+0x2b4>
 80141ec:	f000 80a0 	beq.w	8014330 <_dtoa_r+0x4b0>
 80141f0:	f1ca 0600 	rsb	r6, sl, #0
 80141f4:	4b9f      	ldr	r3, [pc, #636]	; (8014474 <_dtoa_r+0x5f4>)
 80141f6:	4fa0      	ldr	r7, [pc, #640]	; (8014478 <_dtoa_r+0x5f8>)
 80141f8:	f006 020f 	and.w	r2, r6, #15
 80141fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014204:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014208:	f7f4 f92e 	bl	8008468 <__aeabi_dmul>
 801420c:	e9cd 0100 	strd	r0, r1, [sp]
 8014210:	1136      	asrs	r6, r6, #4
 8014212:	2300      	movs	r3, #0
 8014214:	2502      	movs	r5, #2
 8014216:	2e00      	cmp	r6, #0
 8014218:	d17f      	bne.n	801431a <_dtoa_r+0x49a>
 801421a:	2b00      	cmp	r3, #0
 801421c:	d1e1      	bne.n	80141e2 <_dtoa_r+0x362>
 801421e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014220:	2b00      	cmp	r3, #0
 8014222:	f000 8087 	beq.w	8014334 <_dtoa_r+0x4b4>
 8014226:	e9dd 6700 	ldrd	r6, r7, [sp]
 801422a:	2200      	movs	r2, #0
 801422c:	4b93      	ldr	r3, [pc, #588]	; (801447c <_dtoa_r+0x5fc>)
 801422e:	4630      	mov	r0, r6
 8014230:	4639      	mov	r1, r7
 8014232:	f7f4 fb8b 	bl	800894c <__aeabi_dcmplt>
 8014236:	2800      	cmp	r0, #0
 8014238:	d07c      	beq.n	8014334 <_dtoa_r+0x4b4>
 801423a:	f1b9 0f00 	cmp.w	r9, #0
 801423e:	d079      	beq.n	8014334 <_dtoa_r+0x4b4>
 8014240:	9b02      	ldr	r3, [sp, #8]
 8014242:	2b00      	cmp	r3, #0
 8014244:	dd35      	ble.n	80142b2 <_dtoa_r+0x432>
 8014246:	f10a 33ff 	add.w	r3, sl, #4294967295
 801424a:	9308      	str	r3, [sp, #32]
 801424c:	4639      	mov	r1, r7
 801424e:	2200      	movs	r2, #0
 8014250:	4b8b      	ldr	r3, [pc, #556]	; (8014480 <_dtoa_r+0x600>)
 8014252:	4630      	mov	r0, r6
 8014254:	f7f4 f908 	bl	8008468 <__aeabi_dmul>
 8014258:	e9cd 0100 	strd	r0, r1, [sp]
 801425c:	9f02      	ldr	r7, [sp, #8]
 801425e:	3501      	adds	r5, #1
 8014260:	4628      	mov	r0, r5
 8014262:	f7f4 f897 	bl	8008394 <__aeabi_i2d>
 8014266:	e9dd 2300 	ldrd	r2, r3, [sp]
 801426a:	f7f4 f8fd 	bl	8008468 <__aeabi_dmul>
 801426e:	2200      	movs	r2, #0
 8014270:	4b84      	ldr	r3, [pc, #528]	; (8014484 <_dtoa_r+0x604>)
 8014272:	f7f3 ff43 	bl	80080fc <__adddf3>
 8014276:	4605      	mov	r5, r0
 8014278:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801427c:	2f00      	cmp	r7, #0
 801427e:	d15d      	bne.n	801433c <_dtoa_r+0x4bc>
 8014280:	2200      	movs	r2, #0
 8014282:	4b81      	ldr	r3, [pc, #516]	; (8014488 <_dtoa_r+0x608>)
 8014284:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014288:	f7f3 ff36 	bl	80080f8 <__aeabi_dsub>
 801428c:	462a      	mov	r2, r5
 801428e:	4633      	mov	r3, r6
 8014290:	e9cd 0100 	strd	r0, r1, [sp]
 8014294:	f7f4 fb78 	bl	8008988 <__aeabi_dcmpgt>
 8014298:	2800      	cmp	r0, #0
 801429a:	f040 8288 	bne.w	80147ae <_dtoa_r+0x92e>
 801429e:	462a      	mov	r2, r5
 80142a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80142a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80142a8:	f7f4 fb50 	bl	800894c <__aeabi_dcmplt>
 80142ac:	2800      	cmp	r0, #0
 80142ae:	f040 827c 	bne.w	80147aa <_dtoa_r+0x92a>
 80142b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80142b6:	e9cd 2300 	strd	r2, r3, [sp]
 80142ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80142bc:	2b00      	cmp	r3, #0
 80142be:	f2c0 8150 	blt.w	8014562 <_dtoa_r+0x6e2>
 80142c2:	f1ba 0f0e 	cmp.w	sl, #14
 80142c6:	f300 814c 	bgt.w	8014562 <_dtoa_r+0x6e2>
 80142ca:	4b6a      	ldr	r3, [pc, #424]	; (8014474 <_dtoa_r+0x5f4>)
 80142cc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80142d0:	ed93 7b00 	vldr	d7, [r3]
 80142d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80142dc:	f280 80d8 	bge.w	8014490 <_dtoa_r+0x610>
 80142e0:	f1b9 0f00 	cmp.w	r9, #0
 80142e4:	f300 80d4 	bgt.w	8014490 <_dtoa_r+0x610>
 80142e8:	f040 825e 	bne.w	80147a8 <_dtoa_r+0x928>
 80142ec:	2200      	movs	r2, #0
 80142ee:	4b66      	ldr	r3, [pc, #408]	; (8014488 <_dtoa_r+0x608>)
 80142f0:	ec51 0b17 	vmov	r0, r1, d7
 80142f4:	f7f4 f8b8 	bl	8008468 <__aeabi_dmul>
 80142f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80142fc:	f7f4 fb3a 	bl	8008974 <__aeabi_dcmpge>
 8014300:	464f      	mov	r7, r9
 8014302:	464e      	mov	r6, r9
 8014304:	2800      	cmp	r0, #0
 8014306:	f040 8234 	bne.w	8014772 <_dtoa_r+0x8f2>
 801430a:	2331      	movs	r3, #49	; 0x31
 801430c:	f10b 0501 	add.w	r5, fp, #1
 8014310:	f88b 3000 	strb.w	r3, [fp]
 8014314:	f10a 0a01 	add.w	sl, sl, #1
 8014318:	e22f      	b.n	801477a <_dtoa_r+0x8fa>
 801431a:	07f2      	lsls	r2, r6, #31
 801431c:	d505      	bpl.n	801432a <_dtoa_r+0x4aa>
 801431e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014322:	f7f4 f8a1 	bl	8008468 <__aeabi_dmul>
 8014326:	3501      	adds	r5, #1
 8014328:	2301      	movs	r3, #1
 801432a:	1076      	asrs	r6, r6, #1
 801432c:	3708      	adds	r7, #8
 801432e:	e772      	b.n	8014216 <_dtoa_r+0x396>
 8014330:	2502      	movs	r5, #2
 8014332:	e774      	b.n	801421e <_dtoa_r+0x39e>
 8014334:	f8cd a020 	str.w	sl, [sp, #32]
 8014338:	464f      	mov	r7, r9
 801433a:	e791      	b.n	8014260 <_dtoa_r+0x3e0>
 801433c:	4b4d      	ldr	r3, [pc, #308]	; (8014474 <_dtoa_r+0x5f4>)
 801433e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014342:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014348:	2b00      	cmp	r3, #0
 801434a:	d047      	beq.n	80143dc <_dtoa_r+0x55c>
 801434c:	4602      	mov	r2, r0
 801434e:	460b      	mov	r3, r1
 8014350:	2000      	movs	r0, #0
 8014352:	494e      	ldr	r1, [pc, #312]	; (801448c <_dtoa_r+0x60c>)
 8014354:	f7f4 f9b2 	bl	80086bc <__aeabi_ddiv>
 8014358:	462a      	mov	r2, r5
 801435a:	4633      	mov	r3, r6
 801435c:	f7f3 fecc 	bl	80080f8 <__aeabi_dsub>
 8014360:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014364:	465d      	mov	r5, fp
 8014366:	e9dd 0100 	ldrd	r0, r1, [sp]
 801436a:	f7f4 fb2d 	bl	80089c8 <__aeabi_d2iz>
 801436e:	4606      	mov	r6, r0
 8014370:	f7f4 f810 	bl	8008394 <__aeabi_i2d>
 8014374:	4602      	mov	r2, r0
 8014376:	460b      	mov	r3, r1
 8014378:	e9dd 0100 	ldrd	r0, r1, [sp]
 801437c:	f7f3 febc 	bl	80080f8 <__aeabi_dsub>
 8014380:	3630      	adds	r6, #48	; 0x30
 8014382:	f805 6b01 	strb.w	r6, [r5], #1
 8014386:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801438a:	e9cd 0100 	strd	r0, r1, [sp]
 801438e:	f7f4 fadd 	bl	800894c <__aeabi_dcmplt>
 8014392:	2800      	cmp	r0, #0
 8014394:	d163      	bne.n	801445e <_dtoa_r+0x5de>
 8014396:	e9dd 2300 	ldrd	r2, r3, [sp]
 801439a:	2000      	movs	r0, #0
 801439c:	4937      	ldr	r1, [pc, #220]	; (801447c <_dtoa_r+0x5fc>)
 801439e:	f7f3 feab 	bl	80080f8 <__aeabi_dsub>
 80143a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80143a6:	f7f4 fad1 	bl	800894c <__aeabi_dcmplt>
 80143aa:	2800      	cmp	r0, #0
 80143ac:	f040 80b7 	bne.w	801451e <_dtoa_r+0x69e>
 80143b0:	eba5 030b 	sub.w	r3, r5, fp
 80143b4:	429f      	cmp	r7, r3
 80143b6:	f77f af7c 	ble.w	80142b2 <_dtoa_r+0x432>
 80143ba:	2200      	movs	r2, #0
 80143bc:	4b30      	ldr	r3, [pc, #192]	; (8014480 <_dtoa_r+0x600>)
 80143be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80143c2:	f7f4 f851 	bl	8008468 <__aeabi_dmul>
 80143c6:	2200      	movs	r2, #0
 80143c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80143cc:	4b2c      	ldr	r3, [pc, #176]	; (8014480 <_dtoa_r+0x600>)
 80143ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80143d2:	f7f4 f849 	bl	8008468 <__aeabi_dmul>
 80143d6:	e9cd 0100 	strd	r0, r1, [sp]
 80143da:	e7c4      	b.n	8014366 <_dtoa_r+0x4e6>
 80143dc:	462a      	mov	r2, r5
 80143de:	4633      	mov	r3, r6
 80143e0:	f7f4 f842 	bl	8008468 <__aeabi_dmul>
 80143e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80143e8:	eb0b 0507 	add.w	r5, fp, r7
 80143ec:	465e      	mov	r6, fp
 80143ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80143f2:	f7f4 fae9 	bl	80089c8 <__aeabi_d2iz>
 80143f6:	4607      	mov	r7, r0
 80143f8:	f7f3 ffcc 	bl	8008394 <__aeabi_i2d>
 80143fc:	3730      	adds	r7, #48	; 0x30
 80143fe:	4602      	mov	r2, r0
 8014400:	460b      	mov	r3, r1
 8014402:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014406:	f7f3 fe77 	bl	80080f8 <__aeabi_dsub>
 801440a:	f806 7b01 	strb.w	r7, [r6], #1
 801440e:	42ae      	cmp	r6, r5
 8014410:	e9cd 0100 	strd	r0, r1, [sp]
 8014414:	f04f 0200 	mov.w	r2, #0
 8014418:	d126      	bne.n	8014468 <_dtoa_r+0x5e8>
 801441a:	4b1c      	ldr	r3, [pc, #112]	; (801448c <_dtoa_r+0x60c>)
 801441c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014420:	f7f3 fe6c 	bl	80080fc <__adddf3>
 8014424:	4602      	mov	r2, r0
 8014426:	460b      	mov	r3, r1
 8014428:	e9dd 0100 	ldrd	r0, r1, [sp]
 801442c:	f7f4 faac 	bl	8008988 <__aeabi_dcmpgt>
 8014430:	2800      	cmp	r0, #0
 8014432:	d174      	bne.n	801451e <_dtoa_r+0x69e>
 8014434:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014438:	2000      	movs	r0, #0
 801443a:	4914      	ldr	r1, [pc, #80]	; (801448c <_dtoa_r+0x60c>)
 801443c:	f7f3 fe5c 	bl	80080f8 <__aeabi_dsub>
 8014440:	4602      	mov	r2, r0
 8014442:	460b      	mov	r3, r1
 8014444:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014448:	f7f4 fa80 	bl	800894c <__aeabi_dcmplt>
 801444c:	2800      	cmp	r0, #0
 801444e:	f43f af30 	beq.w	80142b2 <_dtoa_r+0x432>
 8014452:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014456:	2b30      	cmp	r3, #48	; 0x30
 8014458:	f105 32ff 	add.w	r2, r5, #4294967295
 801445c:	d002      	beq.n	8014464 <_dtoa_r+0x5e4>
 801445e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014462:	e04a      	b.n	80144fa <_dtoa_r+0x67a>
 8014464:	4615      	mov	r5, r2
 8014466:	e7f4      	b.n	8014452 <_dtoa_r+0x5d2>
 8014468:	4b05      	ldr	r3, [pc, #20]	; (8014480 <_dtoa_r+0x600>)
 801446a:	f7f3 fffd 	bl	8008468 <__aeabi_dmul>
 801446e:	e9cd 0100 	strd	r0, r1, [sp]
 8014472:	e7bc      	b.n	80143ee <_dtoa_r+0x56e>
 8014474:	08016278 	.word	0x08016278
 8014478:	08016250 	.word	0x08016250
 801447c:	3ff00000 	.word	0x3ff00000
 8014480:	40240000 	.word	0x40240000
 8014484:	401c0000 	.word	0x401c0000
 8014488:	40140000 	.word	0x40140000
 801448c:	3fe00000 	.word	0x3fe00000
 8014490:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014494:	465d      	mov	r5, fp
 8014496:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801449a:	4630      	mov	r0, r6
 801449c:	4639      	mov	r1, r7
 801449e:	f7f4 f90d 	bl	80086bc <__aeabi_ddiv>
 80144a2:	f7f4 fa91 	bl	80089c8 <__aeabi_d2iz>
 80144a6:	4680      	mov	r8, r0
 80144a8:	f7f3 ff74 	bl	8008394 <__aeabi_i2d>
 80144ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80144b0:	f7f3 ffda 	bl	8008468 <__aeabi_dmul>
 80144b4:	4602      	mov	r2, r0
 80144b6:	460b      	mov	r3, r1
 80144b8:	4630      	mov	r0, r6
 80144ba:	4639      	mov	r1, r7
 80144bc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80144c0:	f7f3 fe1a 	bl	80080f8 <__aeabi_dsub>
 80144c4:	f805 6b01 	strb.w	r6, [r5], #1
 80144c8:	eba5 060b 	sub.w	r6, r5, fp
 80144cc:	45b1      	cmp	r9, r6
 80144ce:	4602      	mov	r2, r0
 80144d0:	460b      	mov	r3, r1
 80144d2:	d139      	bne.n	8014548 <_dtoa_r+0x6c8>
 80144d4:	f7f3 fe12 	bl	80080fc <__adddf3>
 80144d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80144dc:	4606      	mov	r6, r0
 80144de:	460f      	mov	r7, r1
 80144e0:	f7f4 fa52 	bl	8008988 <__aeabi_dcmpgt>
 80144e4:	b9c8      	cbnz	r0, 801451a <_dtoa_r+0x69a>
 80144e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80144ea:	4630      	mov	r0, r6
 80144ec:	4639      	mov	r1, r7
 80144ee:	f7f4 fa23 	bl	8008938 <__aeabi_dcmpeq>
 80144f2:	b110      	cbz	r0, 80144fa <_dtoa_r+0x67a>
 80144f4:	f018 0f01 	tst.w	r8, #1
 80144f8:	d10f      	bne.n	801451a <_dtoa_r+0x69a>
 80144fa:	9904      	ldr	r1, [sp, #16]
 80144fc:	4620      	mov	r0, r4
 80144fe:	f000 fe5c 	bl	80151ba <_Bfree>
 8014502:	2300      	movs	r3, #0
 8014504:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014506:	702b      	strb	r3, [r5, #0]
 8014508:	f10a 0301 	add.w	r3, sl, #1
 801450c:	6013      	str	r3, [r2, #0]
 801450e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014510:	2b00      	cmp	r3, #0
 8014512:	f000 8241 	beq.w	8014998 <_dtoa_r+0xb18>
 8014516:	601d      	str	r5, [r3, #0]
 8014518:	e23e      	b.n	8014998 <_dtoa_r+0xb18>
 801451a:	f8cd a020 	str.w	sl, [sp, #32]
 801451e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014522:	2a39      	cmp	r2, #57	; 0x39
 8014524:	f105 33ff 	add.w	r3, r5, #4294967295
 8014528:	d108      	bne.n	801453c <_dtoa_r+0x6bc>
 801452a:	459b      	cmp	fp, r3
 801452c:	d10a      	bne.n	8014544 <_dtoa_r+0x6c4>
 801452e:	9b08      	ldr	r3, [sp, #32]
 8014530:	3301      	adds	r3, #1
 8014532:	9308      	str	r3, [sp, #32]
 8014534:	2330      	movs	r3, #48	; 0x30
 8014536:	f88b 3000 	strb.w	r3, [fp]
 801453a:	465b      	mov	r3, fp
 801453c:	781a      	ldrb	r2, [r3, #0]
 801453e:	3201      	adds	r2, #1
 8014540:	701a      	strb	r2, [r3, #0]
 8014542:	e78c      	b.n	801445e <_dtoa_r+0x5de>
 8014544:	461d      	mov	r5, r3
 8014546:	e7ea      	b.n	801451e <_dtoa_r+0x69e>
 8014548:	2200      	movs	r2, #0
 801454a:	4b9b      	ldr	r3, [pc, #620]	; (80147b8 <_dtoa_r+0x938>)
 801454c:	f7f3 ff8c 	bl	8008468 <__aeabi_dmul>
 8014550:	2200      	movs	r2, #0
 8014552:	2300      	movs	r3, #0
 8014554:	4606      	mov	r6, r0
 8014556:	460f      	mov	r7, r1
 8014558:	f7f4 f9ee 	bl	8008938 <__aeabi_dcmpeq>
 801455c:	2800      	cmp	r0, #0
 801455e:	d09a      	beq.n	8014496 <_dtoa_r+0x616>
 8014560:	e7cb      	b.n	80144fa <_dtoa_r+0x67a>
 8014562:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014564:	2a00      	cmp	r2, #0
 8014566:	f000 808b 	beq.w	8014680 <_dtoa_r+0x800>
 801456a:	9a06      	ldr	r2, [sp, #24]
 801456c:	2a01      	cmp	r2, #1
 801456e:	dc6e      	bgt.n	801464e <_dtoa_r+0x7ce>
 8014570:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014572:	2a00      	cmp	r2, #0
 8014574:	d067      	beq.n	8014646 <_dtoa_r+0x7c6>
 8014576:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801457a:	9f07      	ldr	r7, [sp, #28]
 801457c:	9d05      	ldr	r5, [sp, #20]
 801457e:	9a05      	ldr	r2, [sp, #20]
 8014580:	2101      	movs	r1, #1
 8014582:	441a      	add	r2, r3
 8014584:	4620      	mov	r0, r4
 8014586:	9205      	str	r2, [sp, #20]
 8014588:	4498      	add	r8, r3
 801458a:	f000 fef4 	bl	8015376 <__i2b>
 801458e:	4606      	mov	r6, r0
 8014590:	2d00      	cmp	r5, #0
 8014592:	dd0c      	ble.n	80145ae <_dtoa_r+0x72e>
 8014594:	f1b8 0f00 	cmp.w	r8, #0
 8014598:	dd09      	ble.n	80145ae <_dtoa_r+0x72e>
 801459a:	4545      	cmp	r5, r8
 801459c:	9a05      	ldr	r2, [sp, #20]
 801459e:	462b      	mov	r3, r5
 80145a0:	bfa8      	it	ge
 80145a2:	4643      	movge	r3, r8
 80145a4:	1ad2      	subs	r2, r2, r3
 80145a6:	9205      	str	r2, [sp, #20]
 80145a8:	1aed      	subs	r5, r5, r3
 80145aa:	eba8 0803 	sub.w	r8, r8, r3
 80145ae:	9b07      	ldr	r3, [sp, #28]
 80145b0:	b1eb      	cbz	r3, 80145ee <_dtoa_r+0x76e>
 80145b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d067      	beq.n	8014688 <_dtoa_r+0x808>
 80145b8:	b18f      	cbz	r7, 80145de <_dtoa_r+0x75e>
 80145ba:	4631      	mov	r1, r6
 80145bc:	463a      	mov	r2, r7
 80145be:	4620      	mov	r0, r4
 80145c0:	f000 ff78 	bl	80154b4 <__pow5mult>
 80145c4:	9a04      	ldr	r2, [sp, #16]
 80145c6:	4601      	mov	r1, r0
 80145c8:	4606      	mov	r6, r0
 80145ca:	4620      	mov	r0, r4
 80145cc:	f000 fedc 	bl	8015388 <__multiply>
 80145d0:	9904      	ldr	r1, [sp, #16]
 80145d2:	9008      	str	r0, [sp, #32]
 80145d4:	4620      	mov	r0, r4
 80145d6:	f000 fdf0 	bl	80151ba <_Bfree>
 80145da:	9b08      	ldr	r3, [sp, #32]
 80145dc:	9304      	str	r3, [sp, #16]
 80145de:	9b07      	ldr	r3, [sp, #28]
 80145e0:	1bda      	subs	r2, r3, r7
 80145e2:	d004      	beq.n	80145ee <_dtoa_r+0x76e>
 80145e4:	9904      	ldr	r1, [sp, #16]
 80145e6:	4620      	mov	r0, r4
 80145e8:	f000 ff64 	bl	80154b4 <__pow5mult>
 80145ec:	9004      	str	r0, [sp, #16]
 80145ee:	2101      	movs	r1, #1
 80145f0:	4620      	mov	r0, r4
 80145f2:	f000 fec0 	bl	8015376 <__i2b>
 80145f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80145f8:	4607      	mov	r7, r0
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	f000 81d0 	beq.w	80149a0 <_dtoa_r+0xb20>
 8014600:	461a      	mov	r2, r3
 8014602:	4601      	mov	r1, r0
 8014604:	4620      	mov	r0, r4
 8014606:	f000 ff55 	bl	80154b4 <__pow5mult>
 801460a:	9b06      	ldr	r3, [sp, #24]
 801460c:	2b01      	cmp	r3, #1
 801460e:	4607      	mov	r7, r0
 8014610:	dc40      	bgt.n	8014694 <_dtoa_r+0x814>
 8014612:	9b00      	ldr	r3, [sp, #0]
 8014614:	2b00      	cmp	r3, #0
 8014616:	d139      	bne.n	801468c <_dtoa_r+0x80c>
 8014618:	9b01      	ldr	r3, [sp, #4]
 801461a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801461e:	2b00      	cmp	r3, #0
 8014620:	d136      	bne.n	8014690 <_dtoa_r+0x810>
 8014622:	9b01      	ldr	r3, [sp, #4]
 8014624:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014628:	0d1b      	lsrs	r3, r3, #20
 801462a:	051b      	lsls	r3, r3, #20
 801462c:	b12b      	cbz	r3, 801463a <_dtoa_r+0x7ba>
 801462e:	9b05      	ldr	r3, [sp, #20]
 8014630:	3301      	adds	r3, #1
 8014632:	9305      	str	r3, [sp, #20]
 8014634:	f108 0801 	add.w	r8, r8, #1
 8014638:	2301      	movs	r3, #1
 801463a:	9307      	str	r3, [sp, #28]
 801463c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801463e:	2b00      	cmp	r3, #0
 8014640:	d12a      	bne.n	8014698 <_dtoa_r+0x818>
 8014642:	2001      	movs	r0, #1
 8014644:	e030      	b.n	80146a8 <_dtoa_r+0x828>
 8014646:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014648:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801464c:	e795      	b.n	801457a <_dtoa_r+0x6fa>
 801464e:	9b07      	ldr	r3, [sp, #28]
 8014650:	f109 37ff 	add.w	r7, r9, #4294967295
 8014654:	42bb      	cmp	r3, r7
 8014656:	bfbf      	itttt	lt
 8014658:	9b07      	ldrlt	r3, [sp, #28]
 801465a:	9707      	strlt	r7, [sp, #28]
 801465c:	1afa      	sublt	r2, r7, r3
 801465e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014660:	bfbb      	ittet	lt
 8014662:	189b      	addlt	r3, r3, r2
 8014664:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014666:	1bdf      	subge	r7, r3, r7
 8014668:	2700      	movlt	r7, #0
 801466a:	f1b9 0f00 	cmp.w	r9, #0
 801466e:	bfb5      	itete	lt
 8014670:	9b05      	ldrlt	r3, [sp, #20]
 8014672:	9d05      	ldrge	r5, [sp, #20]
 8014674:	eba3 0509 	sublt.w	r5, r3, r9
 8014678:	464b      	movge	r3, r9
 801467a:	bfb8      	it	lt
 801467c:	2300      	movlt	r3, #0
 801467e:	e77e      	b.n	801457e <_dtoa_r+0x6fe>
 8014680:	9f07      	ldr	r7, [sp, #28]
 8014682:	9d05      	ldr	r5, [sp, #20]
 8014684:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8014686:	e783      	b.n	8014590 <_dtoa_r+0x710>
 8014688:	9a07      	ldr	r2, [sp, #28]
 801468a:	e7ab      	b.n	80145e4 <_dtoa_r+0x764>
 801468c:	2300      	movs	r3, #0
 801468e:	e7d4      	b.n	801463a <_dtoa_r+0x7ba>
 8014690:	9b00      	ldr	r3, [sp, #0]
 8014692:	e7d2      	b.n	801463a <_dtoa_r+0x7ba>
 8014694:	2300      	movs	r3, #0
 8014696:	9307      	str	r3, [sp, #28]
 8014698:	693b      	ldr	r3, [r7, #16]
 801469a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801469e:	6918      	ldr	r0, [r3, #16]
 80146a0:	f000 fe1b 	bl	80152da <__hi0bits>
 80146a4:	f1c0 0020 	rsb	r0, r0, #32
 80146a8:	4440      	add	r0, r8
 80146aa:	f010 001f 	ands.w	r0, r0, #31
 80146ae:	d047      	beq.n	8014740 <_dtoa_r+0x8c0>
 80146b0:	f1c0 0320 	rsb	r3, r0, #32
 80146b4:	2b04      	cmp	r3, #4
 80146b6:	dd3b      	ble.n	8014730 <_dtoa_r+0x8b0>
 80146b8:	9b05      	ldr	r3, [sp, #20]
 80146ba:	f1c0 001c 	rsb	r0, r0, #28
 80146be:	4403      	add	r3, r0
 80146c0:	9305      	str	r3, [sp, #20]
 80146c2:	4405      	add	r5, r0
 80146c4:	4480      	add	r8, r0
 80146c6:	9b05      	ldr	r3, [sp, #20]
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	dd05      	ble.n	80146d8 <_dtoa_r+0x858>
 80146cc:	461a      	mov	r2, r3
 80146ce:	9904      	ldr	r1, [sp, #16]
 80146d0:	4620      	mov	r0, r4
 80146d2:	f000 ff3d 	bl	8015550 <__lshift>
 80146d6:	9004      	str	r0, [sp, #16]
 80146d8:	f1b8 0f00 	cmp.w	r8, #0
 80146dc:	dd05      	ble.n	80146ea <_dtoa_r+0x86a>
 80146de:	4639      	mov	r1, r7
 80146e0:	4642      	mov	r2, r8
 80146e2:	4620      	mov	r0, r4
 80146e4:	f000 ff34 	bl	8015550 <__lshift>
 80146e8:	4607      	mov	r7, r0
 80146ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80146ec:	b353      	cbz	r3, 8014744 <_dtoa_r+0x8c4>
 80146ee:	4639      	mov	r1, r7
 80146f0:	9804      	ldr	r0, [sp, #16]
 80146f2:	f000 ff81 	bl	80155f8 <__mcmp>
 80146f6:	2800      	cmp	r0, #0
 80146f8:	da24      	bge.n	8014744 <_dtoa_r+0x8c4>
 80146fa:	2300      	movs	r3, #0
 80146fc:	220a      	movs	r2, #10
 80146fe:	9904      	ldr	r1, [sp, #16]
 8014700:	4620      	mov	r0, r4
 8014702:	f000 fd71 	bl	80151e8 <__multadd>
 8014706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014708:	9004      	str	r0, [sp, #16]
 801470a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801470e:	2b00      	cmp	r3, #0
 8014710:	f000 814d 	beq.w	80149ae <_dtoa_r+0xb2e>
 8014714:	2300      	movs	r3, #0
 8014716:	4631      	mov	r1, r6
 8014718:	220a      	movs	r2, #10
 801471a:	4620      	mov	r0, r4
 801471c:	f000 fd64 	bl	80151e8 <__multadd>
 8014720:	9b02      	ldr	r3, [sp, #8]
 8014722:	2b00      	cmp	r3, #0
 8014724:	4606      	mov	r6, r0
 8014726:	dc4f      	bgt.n	80147c8 <_dtoa_r+0x948>
 8014728:	9b06      	ldr	r3, [sp, #24]
 801472a:	2b02      	cmp	r3, #2
 801472c:	dd4c      	ble.n	80147c8 <_dtoa_r+0x948>
 801472e:	e011      	b.n	8014754 <_dtoa_r+0x8d4>
 8014730:	d0c9      	beq.n	80146c6 <_dtoa_r+0x846>
 8014732:	9a05      	ldr	r2, [sp, #20]
 8014734:	331c      	adds	r3, #28
 8014736:	441a      	add	r2, r3
 8014738:	9205      	str	r2, [sp, #20]
 801473a:	441d      	add	r5, r3
 801473c:	4498      	add	r8, r3
 801473e:	e7c2      	b.n	80146c6 <_dtoa_r+0x846>
 8014740:	4603      	mov	r3, r0
 8014742:	e7f6      	b.n	8014732 <_dtoa_r+0x8b2>
 8014744:	f1b9 0f00 	cmp.w	r9, #0
 8014748:	dc38      	bgt.n	80147bc <_dtoa_r+0x93c>
 801474a:	9b06      	ldr	r3, [sp, #24]
 801474c:	2b02      	cmp	r3, #2
 801474e:	dd35      	ble.n	80147bc <_dtoa_r+0x93c>
 8014750:	f8cd 9008 	str.w	r9, [sp, #8]
 8014754:	9b02      	ldr	r3, [sp, #8]
 8014756:	b963      	cbnz	r3, 8014772 <_dtoa_r+0x8f2>
 8014758:	4639      	mov	r1, r7
 801475a:	2205      	movs	r2, #5
 801475c:	4620      	mov	r0, r4
 801475e:	f000 fd43 	bl	80151e8 <__multadd>
 8014762:	4601      	mov	r1, r0
 8014764:	4607      	mov	r7, r0
 8014766:	9804      	ldr	r0, [sp, #16]
 8014768:	f000 ff46 	bl	80155f8 <__mcmp>
 801476c:	2800      	cmp	r0, #0
 801476e:	f73f adcc 	bgt.w	801430a <_dtoa_r+0x48a>
 8014772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014774:	465d      	mov	r5, fp
 8014776:	ea6f 0a03 	mvn.w	sl, r3
 801477a:	f04f 0900 	mov.w	r9, #0
 801477e:	4639      	mov	r1, r7
 8014780:	4620      	mov	r0, r4
 8014782:	f000 fd1a 	bl	80151ba <_Bfree>
 8014786:	2e00      	cmp	r6, #0
 8014788:	f43f aeb7 	beq.w	80144fa <_dtoa_r+0x67a>
 801478c:	f1b9 0f00 	cmp.w	r9, #0
 8014790:	d005      	beq.n	801479e <_dtoa_r+0x91e>
 8014792:	45b1      	cmp	r9, r6
 8014794:	d003      	beq.n	801479e <_dtoa_r+0x91e>
 8014796:	4649      	mov	r1, r9
 8014798:	4620      	mov	r0, r4
 801479a:	f000 fd0e 	bl	80151ba <_Bfree>
 801479e:	4631      	mov	r1, r6
 80147a0:	4620      	mov	r0, r4
 80147a2:	f000 fd0a 	bl	80151ba <_Bfree>
 80147a6:	e6a8      	b.n	80144fa <_dtoa_r+0x67a>
 80147a8:	2700      	movs	r7, #0
 80147aa:	463e      	mov	r6, r7
 80147ac:	e7e1      	b.n	8014772 <_dtoa_r+0x8f2>
 80147ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 80147b2:	463e      	mov	r6, r7
 80147b4:	e5a9      	b.n	801430a <_dtoa_r+0x48a>
 80147b6:	bf00      	nop
 80147b8:	40240000 	.word	0x40240000
 80147bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147be:	f8cd 9008 	str.w	r9, [sp, #8]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	f000 80fa 	beq.w	80149bc <_dtoa_r+0xb3c>
 80147c8:	2d00      	cmp	r5, #0
 80147ca:	dd05      	ble.n	80147d8 <_dtoa_r+0x958>
 80147cc:	4631      	mov	r1, r6
 80147ce:	462a      	mov	r2, r5
 80147d0:	4620      	mov	r0, r4
 80147d2:	f000 febd 	bl	8015550 <__lshift>
 80147d6:	4606      	mov	r6, r0
 80147d8:	9b07      	ldr	r3, [sp, #28]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d04c      	beq.n	8014878 <_dtoa_r+0x9f8>
 80147de:	6871      	ldr	r1, [r6, #4]
 80147e0:	4620      	mov	r0, r4
 80147e2:	f000 fcb6 	bl	8015152 <_Balloc>
 80147e6:	6932      	ldr	r2, [r6, #16]
 80147e8:	3202      	adds	r2, #2
 80147ea:	4605      	mov	r5, r0
 80147ec:	0092      	lsls	r2, r2, #2
 80147ee:	f106 010c 	add.w	r1, r6, #12
 80147f2:	300c      	adds	r0, #12
 80147f4:	f7fc fc46 	bl	8011084 <memcpy>
 80147f8:	2201      	movs	r2, #1
 80147fa:	4629      	mov	r1, r5
 80147fc:	4620      	mov	r0, r4
 80147fe:	f000 fea7 	bl	8015550 <__lshift>
 8014802:	9b00      	ldr	r3, [sp, #0]
 8014804:	f8cd b014 	str.w	fp, [sp, #20]
 8014808:	f003 0301 	and.w	r3, r3, #1
 801480c:	46b1      	mov	r9, r6
 801480e:	9307      	str	r3, [sp, #28]
 8014810:	4606      	mov	r6, r0
 8014812:	4639      	mov	r1, r7
 8014814:	9804      	ldr	r0, [sp, #16]
 8014816:	f7ff faa7 	bl	8013d68 <quorem>
 801481a:	4649      	mov	r1, r9
 801481c:	4605      	mov	r5, r0
 801481e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014822:	9804      	ldr	r0, [sp, #16]
 8014824:	f000 fee8 	bl	80155f8 <__mcmp>
 8014828:	4632      	mov	r2, r6
 801482a:	9000      	str	r0, [sp, #0]
 801482c:	4639      	mov	r1, r7
 801482e:	4620      	mov	r0, r4
 8014830:	f000 fefc 	bl	801562c <__mdiff>
 8014834:	68c3      	ldr	r3, [r0, #12]
 8014836:	4602      	mov	r2, r0
 8014838:	bb03      	cbnz	r3, 801487c <_dtoa_r+0x9fc>
 801483a:	4601      	mov	r1, r0
 801483c:	9008      	str	r0, [sp, #32]
 801483e:	9804      	ldr	r0, [sp, #16]
 8014840:	f000 feda 	bl	80155f8 <__mcmp>
 8014844:	9a08      	ldr	r2, [sp, #32]
 8014846:	4603      	mov	r3, r0
 8014848:	4611      	mov	r1, r2
 801484a:	4620      	mov	r0, r4
 801484c:	9308      	str	r3, [sp, #32]
 801484e:	f000 fcb4 	bl	80151ba <_Bfree>
 8014852:	9b08      	ldr	r3, [sp, #32]
 8014854:	b9a3      	cbnz	r3, 8014880 <_dtoa_r+0xa00>
 8014856:	9a06      	ldr	r2, [sp, #24]
 8014858:	b992      	cbnz	r2, 8014880 <_dtoa_r+0xa00>
 801485a:	9a07      	ldr	r2, [sp, #28]
 801485c:	b982      	cbnz	r2, 8014880 <_dtoa_r+0xa00>
 801485e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014862:	d029      	beq.n	80148b8 <_dtoa_r+0xa38>
 8014864:	9b00      	ldr	r3, [sp, #0]
 8014866:	2b00      	cmp	r3, #0
 8014868:	dd01      	ble.n	801486e <_dtoa_r+0x9ee>
 801486a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801486e:	9b05      	ldr	r3, [sp, #20]
 8014870:	1c5d      	adds	r5, r3, #1
 8014872:	f883 8000 	strb.w	r8, [r3]
 8014876:	e782      	b.n	801477e <_dtoa_r+0x8fe>
 8014878:	4630      	mov	r0, r6
 801487a:	e7c2      	b.n	8014802 <_dtoa_r+0x982>
 801487c:	2301      	movs	r3, #1
 801487e:	e7e3      	b.n	8014848 <_dtoa_r+0x9c8>
 8014880:	9a00      	ldr	r2, [sp, #0]
 8014882:	2a00      	cmp	r2, #0
 8014884:	db04      	blt.n	8014890 <_dtoa_r+0xa10>
 8014886:	d125      	bne.n	80148d4 <_dtoa_r+0xa54>
 8014888:	9a06      	ldr	r2, [sp, #24]
 801488a:	bb1a      	cbnz	r2, 80148d4 <_dtoa_r+0xa54>
 801488c:	9a07      	ldr	r2, [sp, #28]
 801488e:	bb0a      	cbnz	r2, 80148d4 <_dtoa_r+0xa54>
 8014890:	2b00      	cmp	r3, #0
 8014892:	ddec      	ble.n	801486e <_dtoa_r+0x9ee>
 8014894:	2201      	movs	r2, #1
 8014896:	9904      	ldr	r1, [sp, #16]
 8014898:	4620      	mov	r0, r4
 801489a:	f000 fe59 	bl	8015550 <__lshift>
 801489e:	4639      	mov	r1, r7
 80148a0:	9004      	str	r0, [sp, #16]
 80148a2:	f000 fea9 	bl	80155f8 <__mcmp>
 80148a6:	2800      	cmp	r0, #0
 80148a8:	dc03      	bgt.n	80148b2 <_dtoa_r+0xa32>
 80148aa:	d1e0      	bne.n	801486e <_dtoa_r+0x9ee>
 80148ac:	f018 0f01 	tst.w	r8, #1
 80148b0:	d0dd      	beq.n	801486e <_dtoa_r+0x9ee>
 80148b2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80148b6:	d1d8      	bne.n	801486a <_dtoa_r+0x9ea>
 80148b8:	9b05      	ldr	r3, [sp, #20]
 80148ba:	9a05      	ldr	r2, [sp, #20]
 80148bc:	1c5d      	adds	r5, r3, #1
 80148be:	2339      	movs	r3, #57	; 0x39
 80148c0:	7013      	strb	r3, [r2, #0]
 80148c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80148c6:	2b39      	cmp	r3, #57	; 0x39
 80148c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80148cc:	d04f      	beq.n	801496e <_dtoa_r+0xaee>
 80148ce:	3301      	adds	r3, #1
 80148d0:	7013      	strb	r3, [r2, #0]
 80148d2:	e754      	b.n	801477e <_dtoa_r+0x8fe>
 80148d4:	9a05      	ldr	r2, [sp, #20]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	f102 0501 	add.w	r5, r2, #1
 80148dc:	dd06      	ble.n	80148ec <_dtoa_r+0xa6c>
 80148de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80148e2:	d0e9      	beq.n	80148b8 <_dtoa_r+0xa38>
 80148e4:	f108 0801 	add.w	r8, r8, #1
 80148e8:	9b05      	ldr	r3, [sp, #20]
 80148ea:	e7c2      	b.n	8014872 <_dtoa_r+0x9f2>
 80148ec:	9a02      	ldr	r2, [sp, #8]
 80148ee:	f805 8c01 	strb.w	r8, [r5, #-1]
 80148f2:	eba5 030b 	sub.w	r3, r5, fp
 80148f6:	4293      	cmp	r3, r2
 80148f8:	d021      	beq.n	801493e <_dtoa_r+0xabe>
 80148fa:	2300      	movs	r3, #0
 80148fc:	220a      	movs	r2, #10
 80148fe:	9904      	ldr	r1, [sp, #16]
 8014900:	4620      	mov	r0, r4
 8014902:	f000 fc71 	bl	80151e8 <__multadd>
 8014906:	45b1      	cmp	r9, r6
 8014908:	9004      	str	r0, [sp, #16]
 801490a:	f04f 0300 	mov.w	r3, #0
 801490e:	f04f 020a 	mov.w	r2, #10
 8014912:	4649      	mov	r1, r9
 8014914:	4620      	mov	r0, r4
 8014916:	d105      	bne.n	8014924 <_dtoa_r+0xaa4>
 8014918:	f000 fc66 	bl	80151e8 <__multadd>
 801491c:	4681      	mov	r9, r0
 801491e:	4606      	mov	r6, r0
 8014920:	9505      	str	r5, [sp, #20]
 8014922:	e776      	b.n	8014812 <_dtoa_r+0x992>
 8014924:	f000 fc60 	bl	80151e8 <__multadd>
 8014928:	4631      	mov	r1, r6
 801492a:	4681      	mov	r9, r0
 801492c:	2300      	movs	r3, #0
 801492e:	220a      	movs	r2, #10
 8014930:	4620      	mov	r0, r4
 8014932:	f000 fc59 	bl	80151e8 <__multadd>
 8014936:	4606      	mov	r6, r0
 8014938:	e7f2      	b.n	8014920 <_dtoa_r+0xaa0>
 801493a:	f04f 0900 	mov.w	r9, #0
 801493e:	2201      	movs	r2, #1
 8014940:	9904      	ldr	r1, [sp, #16]
 8014942:	4620      	mov	r0, r4
 8014944:	f000 fe04 	bl	8015550 <__lshift>
 8014948:	4639      	mov	r1, r7
 801494a:	9004      	str	r0, [sp, #16]
 801494c:	f000 fe54 	bl	80155f8 <__mcmp>
 8014950:	2800      	cmp	r0, #0
 8014952:	dcb6      	bgt.n	80148c2 <_dtoa_r+0xa42>
 8014954:	d102      	bne.n	801495c <_dtoa_r+0xadc>
 8014956:	f018 0f01 	tst.w	r8, #1
 801495a:	d1b2      	bne.n	80148c2 <_dtoa_r+0xa42>
 801495c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014960:	2b30      	cmp	r3, #48	; 0x30
 8014962:	f105 32ff 	add.w	r2, r5, #4294967295
 8014966:	f47f af0a 	bne.w	801477e <_dtoa_r+0x8fe>
 801496a:	4615      	mov	r5, r2
 801496c:	e7f6      	b.n	801495c <_dtoa_r+0xadc>
 801496e:	4593      	cmp	fp, r2
 8014970:	d105      	bne.n	801497e <_dtoa_r+0xafe>
 8014972:	2331      	movs	r3, #49	; 0x31
 8014974:	f10a 0a01 	add.w	sl, sl, #1
 8014978:	f88b 3000 	strb.w	r3, [fp]
 801497c:	e6ff      	b.n	801477e <_dtoa_r+0x8fe>
 801497e:	4615      	mov	r5, r2
 8014980:	e79f      	b.n	80148c2 <_dtoa_r+0xa42>
 8014982:	f8df b064 	ldr.w	fp, [pc, #100]	; 80149e8 <_dtoa_r+0xb68>
 8014986:	e007      	b.n	8014998 <_dtoa_r+0xb18>
 8014988:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801498a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80149ec <_dtoa_r+0xb6c>
 801498e:	b11b      	cbz	r3, 8014998 <_dtoa_r+0xb18>
 8014990:	f10b 0308 	add.w	r3, fp, #8
 8014994:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014996:	6013      	str	r3, [r2, #0]
 8014998:	4658      	mov	r0, fp
 801499a:	b017      	add	sp, #92	; 0x5c
 801499c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149a0:	9b06      	ldr	r3, [sp, #24]
 80149a2:	2b01      	cmp	r3, #1
 80149a4:	f77f ae35 	ble.w	8014612 <_dtoa_r+0x792>
 80149a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80149aa:	9307      	str	r3, [sp, #28]
 80149ac:	e649      	b.n	8014642 <_dtoa_r+0x7c2>
 80149ae:	9b02      	ldr	r3, [sp, #8]
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	dc03      	bgt.n	80149bc <_dtoa_r+0xb3c>
 80149b4:	9b06      	ldr	r3, [sp, #24]
 80149b6:	2b02      	cmp	r3, #2
 80149b8:	f73f aecc 	bgt.w	8014754 <_dtoa_r+0x8d4>
 80149bc:	465d      	mov	r5, fp
 80149be:	4639      	mov	r1, r7
 80149c0:	9804      	ldr	r0, [sp, #16]
 80149c2:	f7ff f9d1 	bl	8013d68 <quorem>
 80149c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80149ca:	f805 8b01 	strb.w	r8, [r5], #1
 80149ce:	9a02      	ldr	r2, [sp, #8]
 80149d0:	eba5 030b 	sub.w	r3, r5, fp
 80149d4:	429a      	cmp	r2, r3
 80149d6:	ddb0      	ble.n	801493a <_dtoa_r+0xaba>
 80149d8:	2300      	movs	r3, #0
 80149da:	220a      	movs	r2, #10
 80149dc:	9904      	ldr	r1, [sp, #16]
 80149de:	4620      	mov	r0, r4
 80149e0:	f000 fc02 	bl	80151e8 <__multadd>
 80149e4:	9004      	str	r0, [sp, #16]
 80149e6:	e7ea      	b.n	80149be <_dtoa_r+0xb3e>
 80149e8:	080161e2 	.word	0x080161e2
 80149ec:	08016238 	.word	0x08016238

080149f0 <_fstat_r>:
 80149f0:	b538      	push	{r3, r4, r5, lr}
 80149f2:	4c07      	ldr	r4, [pc, #28]	; (8014a10 <_fstat_r+0x20>)
 80149f4:	2300      	movs	r3, #0
 80149f6:	4605      	mov	r5, r0
 80149f8:	4608      	mov	r0, r1
 80149fa:	4611      	mov	r1, r2
 80149fc:	6023      	str	r3, [r4, #0]
 80149fe:	f7f8 fb9f 	bl	800d140 <_fstat>
 8014a02:	1c43      	adds	r3, r0, #1
 8014a04:	d102      	bne.n	8014a0c <_fstat_r+0x1c>
 8014a06:	6823      	ldr	r3, [r4, #0]
 8014a08:	b103      	cbz	r3, 8014a0c <_fstat_r+0x1c>
 8014a0a:	602b      	str	r3, [r5, #0]
 8014a0c:	bd38      	pop	{r3, r4, r5, pc}
 8014a0e:	bf00      	nop
 8014a10:	20001d4c 	.word	0x20001d4c

08014a14 <rshift>:
 8014a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014a16:	6906      	ldr	r6, [r0, #16]
 8014a18:	114b      	asrs	r3, r1, #5
 8014a1a:	429e      	cmp	r6, r3
 8014a1c:	f100 0414 	add.w	r4, r0, #20
 8014a20:	dd30      	ble.n	8014a84 <rshift+0x70>
 8014a22:	f011 011f 	ands.w	r1, r1, #31
 8014a26:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8014a2a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8014a2e:	d108      	bne.n	8014a42 <rshift+0x2e>
 8014a30:	4621      	mov	r1, r4
 8014a32:	42b2      	cmp	r2, r6
 8014a34:	460b      	mov	r3, r1
 8014a36:	d211      	bcs.n	8014a5c <rshift+0x48>
 8014a38:	f852 3b04 	ldr.w	r3, [r2], #4
 8014a3c:	f841 3b04 	str.w	r3, [r1], #4
 8014a40:	e7f7      	b.n	8014a32 <rshift+0x1e>
 8014a42:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8014a46:	f1c1 0c20 	rsb	ip, r1, #32
 8014a4a:	40cd      	lsrs	r5, r1
 8014a4c:	3204      	adds	r2, #4
 8014a4e:	4623      	mov	r3, r4
 8014a50:	42b2      	cmp	r2, r6
 8014a52:	4617      	mov	r7, r2
 8014a54:	d30c      	bcc.n	8014a70 <rshift+0x5c>
 8014a56:	601d      	str	r5, [r3, #0]
 8014a58:	b105      	cbz	r5, 8014a5c <rshift+0x48>
 8014a5a:	3304      	adds	r3, #4
 8014a5c:	1b1a      	subs	r2, r3, r4
 8014a5e:	42a3      	cmp	r3, r4
 8014a60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014a64:	bf08      	it	eq
 8014a66:	2300      	moveq	r3, #0
 8014a68:	6102      	str	r2, [r0, #16]
 8014a6a:	bf08      	it	eq
 8014a6c:	6143      	streq	r3, [r0, #20]
 8014a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014a70:	683f      	ldr	r7, [r7, #0]
 8014a72:	fa07 f70c 	lsl.w	r7, r7, ip
 8014a76:	433d      	orrs	r5, r7
 8014a78:	f843 5b04 	str.w	r5, [r3], #4
 8014a7c:	f852 5b04 	ldr.w	r5, [r2], #4
 8014a80:	40cd      	lsrs	r5, r1
 8014a82:	e7e5      	b.n	8014a50 <rshift+0x3c>
 8014a84:	4623      	mov	r3, r4
 8014a86:	e7e9      	b.n	8014a5c <rshift+0x48>

08014a88 <__hexdig_fun>:
 8014a88:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014a8c:	2b09      	cmp	r3, #9
 8014a8e:	d802      	bhi.n	8014a96 <__hexdig_fun+0xe>
 8014a90:	3820      	subs	r0, #32
 8014a92:	b2c0      	uxtb	r0, r0
 8014a94:	4770      	bx	lr
 8014a96:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014a9a:	2b05      	cmp	r3, #5
 8014a9c:	d801      	bhi.n	8014aa2 <__hexdig_fun+0x1a>
 8014a9e:	3847      	subs	r0, #71	; 0x47
 8014aa0:	e7f7      	b.n	8014a92 <__hexdig_fun+0xa>
 8014aa2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014aa6:	2b05      	cmp	r3, #5
 8014aa8:	d801      	bhi.n	8014aae <__hexdig_fun+0x26>
 8014aaa:	3827      	subs	r0, #39	; 0x27
 8014aac:	e7f1      	b.n	8014a92 <__hexdig_fun+0xa>
 8014aae:	2000      	movs	r0, #0
 8014ab0:	4770      	bx	lr

08014ab2 <__gethex>:
 8014ab2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ab6:	b08b      	sub	sp, #44	; 0x2c
 8014ab8:	468a      	mov	sl, r1
 8014aba:	9002      	str	r0, [sp, #8]
 8014abc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8014abe:	9306      	str	r3, [sp, #24]
 8014ac0:	4690      	mov	r8, r2
 8014ac2:	f000 faef 	bl	80150a4 <__localeconv_l>
 8014ac6:	6803      	ldr	r3, [r0, #0]
 8014ac8:	9303      	str	r3, [sp, #12]
 8014aca:	4618      	mov	r0, r3
 8014acc:	f7f3 fab8 	bl	8008040 <strlen>
 8014ad0:	9b03      	ldr	r3, [sp, #12]
 8014ad2:	9001      	str	r0, [sp, #4]
 8014ad4:	4403      	add	r3, r0
 8014ad6:	f04f 0b00 	mov.w	fp, #0
 8014ada:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014ade:	9307      	str	r3, [sp, #28]
 8014ae0:	f8da 3000 	ldr.w	r3, [sl]
 8014ae4:	3302      	adds	r3, #2
 8014ae6:	461f      	mov	r7, r3
 8014ae8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014aec:	2830      	cmp	r0, #48	; 0x30
 8014aee:	d06c      	beq.n	8014bca <__gethex+0x118>
 8014af0:	f7ff ffca 	bl	8014a88 <__hexdig_fun>
 8014af4:	4604      	mov	r4, r0
 8014af6:	2800      	cmp	r0, #0
 8014af8:	d16a      	bne.n	8014bd0 <__gethex+0x11e>
 8014afa:	9a01      	ldr	r2, [sp, #4]
 8014afc:	9903      	ldr	r1, [sp, #12]
 8014afe:	4638      	mov	r0, r7
 8014b00:	f001 f8f4 	bl	8015cec <strncmp>
 8014b04:	2800      	cmp	r0, #0
 8014b06:	d166      	bne.n	8014bd6 <__gethex+0x124>
 8014b08:	9b01      	ldr	r3, [sp, #4]
 8014b0a:	5cf8      	ldrb	r0, [r7, r3]
 8014b0c:	18fe      	adds	r6, r7, r3
 8014b0e:	f7ff ffbb 	bl	8014a88 <__hexdig_fun>
 8014b12:	2800      	cmp	r0, #0
 8014b14:	d062      	beq.n	8014bdc <__gethex+0x12a>
 8014b16:	4633      	mov	r3, r6
 8014b18:	7818      	ldrb	r0, [r3, #0]
 8014b1a:	2830      	cmp	r0, #48	; 0x30
 8014b1c:	461f      	mov	r7, r3
 8014b1e:	f103 0301 	add.w	r3, r3, #1
 8014b22:	d0f9      	beq.n	8014b18 <__gethex+0x66>
 8014b24:	f7ff ffb0 	bl	8014a88 <__hexdig_fun>
 8014b28:	fab0 f580 	clz	r5, r0
 8014b2c:	096d      	lsrs	r5, r5, #5
 8014b2e:	4634      	mov	r4, r6
 8014b30:	f04f 0b01 	mov.w	fp, #1
 8014b34:	463a      	mov	r2, r7
 8014b36:	4616      	mov	r6, r2
 8014b38:	3201      	adds	r2, #1
 8014b3a:	7830      	ldrb	r0, [r6, #0]
 8014b3c:	f7ff ffa4 	bl	8014a88 <__hexdig_fun>
 8014b40:	2800      	cmp	r0, #0
 8014b42:	d1f8      	bne.n	8014b36 <__gethex+0x84>
 8014b44:	9a01      	ldr	r2, [sp, #4]
 8014b46:	9903      	ldr	r1, [sp, #12]
 8014b48:	4630      	mov	r0, r6
 8014b4a:	f001 f8cf 	bl	8015cec <strncmp>
 8014b4e:	b950      	cbnz	r0, 8014b66 <__gethex+0xb4>
 8014b50:	b954      	cbnz	r4, 8014b68 <__gethex+0xb6>
 8014b52:	9b01      	ldr	r3, [sp, #4]
 8014b54:	18f4      	adds	r4, r6, r3
 8014b56:	4622      	mov	r2, r4
 8014b58:	4616      	mov	r6, r2
 8014b5a:	3201      	adds	r2, #1
 8014b5c:	7830      	ldrb	r0, [r6, #0]
 8014b5e:	f7ff ff93 	bl	8014a88 <__hexdig_fun>
 8014b62:	2800      	cmp	r0, #0
 8014b64:	d1f8      	bne.n	8014b58 <__gethex+0xa6>
 8014b66:	b10c      	cbz	r4, 8014b6c <__gethex+0xba>
 8014b68:	1ba4      	subs	r4, r4, r6
 8014b6a:	00a4      	lsls	r4, r4, #2
 8014b6c:	7833      	ldrb	r3, [r6, #0]
 8014b6e:	2b50      	cmp	r3, #80	; 0x50
 8014b70:	d001      	beq.n	8014b76 <__gethex+0xc4>
 8014b72:	2b70      	cmp	r3, #112	; 0x70
 8014b74:	d140      	bne.n	8014bf8 <__gethex+0x146>
 8014b76:	7873      	ldrb	r3, [r6, #1]
 8014b78:	2b2b      	cmp	r3, #43	; 0x2b
 8014b7a:	d031      	beq.n	8014be0 <__gethex+0x12e>
 8014b7c:	2b2d      	cmp	r3, #45	; 0x2d
 8014b7e:	d033      	beq.n	8014be8 <__gethex+0x136>
 8014b80:	1c71      	adds	r1, r6, #1
 8014b82:	f04f 0900 	mov.w	r9, #0
 8014b86:	7808      	ldrb	r0, [r1, #0]
 8014b88:	f7ff ff7e 	bl	8014a88 <__hexdig_fun>
 8014b8c:	1e43      	subs	r3, r0, #1
 8014b8e:	b2db      	uxtb	r3, r3
 8014b90:	2b18      	cmp	r3, #24
 8014b92:	d831      	bhi.n	8014bf8 <__gethex+0x146>
 8014b94:	f1a0 0210 	sub.w	r2, r0, #16
 8014b98:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014b9c:	f7ff ff74 	bl	8014a88 <__hexdig_fun>
 8014ba0:	1e43      	subs	r3, r0, #1
 8014ba2:	b2db      	uxtb	r3, r3
 8014ba4:	2b18      	cmp	r3, #24
 8014ba6:	d922      	bls.n	8014bee <__gethex+0x13c>
 8014ba8:	f1b9 0f00 	cmp.w	r9, #0
 8014bac:	d000      	beq.n	8014bb0 <__gethex+0xfe>
 8014bae:	4252      	negs	r2, r2
 8014bb0:	4414      	add	r4, r2
 8014bb2:	f8ca 1000 	str.w	r1, [sl]
 8014bb6:	b30d      	cbz	r5, 8014bfc <__gethex+0x14a>
 8014bb8:	f1bb 0f00 	cmp.w	fp, #0
 8014bbc:	bf0c      	ite	eq
 8014bbe:	2706      	moveq	r7, #6
 8014bc0:	2700      	movne	r7, #0
 8014bc2:	4638      	mov	r0, r7
 8014bc4:	b00b      	add	sp, #44	; 0x2c
 8014bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bca:	f10b 0b01 	add.w	fp, fp, #1
 8014bce:	e78a      	b.n	8014ae6 <__gethex+0x34>
 8014bd0:	2500      	movs	r5, #0
 8014bd2:	462c      	mov	r4, r5
 8014bd4:	e7ae      	b.n	8014b34 <__gethex+0x82>
 8014bd6:	463e      	mov	r6, r7
 8014bd8:	2501      	movs	r5, #1
 8014bda:	e7c7      	b.n	8014b6c <__gethex+0xba>
 8014bdc:	4604      	mov	r4, r0
 8014bde:	e7fb      	b.n	8014bd8 <__gethex+0x126>
 8014be0:	f04f 0900 	mov.w	r9, #0
 8014be4:	1cb1      	adds	r1, r6, #2
 8014be6:	e7ce      	b.n	8014b86 <__gethex+0xd4>
 8014be8:	f04f 0901 	mov.w	r9, #1
 8014bec:	e7fa      	b.n	8014be4 <__gethex+0x132>
 8014bee:	230a      	movs	r3, #10
 8014bf0:	fb03 0202 	mla	r2, r3, r2, r0
 8014bf4:	3a10      	subs	r2, #16
 8014bf6:	e7cf      	b.n	8014b98 <__gethex+0xe6>
 8014bf8:	4631      	mov	r1, r6
 8014bfa:	e7da      	b.n	8014bb2 <__gethex+0x100>
 8014bfc:	1bf3      	subs	r3, r6, r7
 8014bfe:	3b01      	subs	r3, #1
 8014c00:	4629      	mov	r1, r5
 8014c02:	2b07      	cmp	r3, #7
 8014c04:	dc49      	bgt.n	8014c9a <__gethex+0x1e8>
 8014c06:	9802      	ldr	r0, [sp, #8]
 8014c08:	f000 faa3 	bl	8015152 <_Balloc>
 8014c0c:	9b01      	ldr	r3, [sp, #4]
 8014c0e:	f100 0914 	add.w	r9, r0, #20
 8014c12:	f04f 0b00 	mov.w	fp, #0
 8014c16:	f1c3 0301 	rsb	r3, r3, #1
 8014c1a:	4605      	mov	r5, r0
 8014c1c:	f8cd 9010 	str.w	r9, [sp, #16]
 8014c20:	46da      	mov	sl, fp
 8014c22:	9308      	str	r3, [sp, #32]
 8014c24:	42b7      	cmp	r7, r6
 8014c26:	d33b      	bcc.n	8014ca0 <__gethex+0x1ee>
 8014c28:	9804      	ldr	r0, [sp, #16]
 8014c2a:	f840 ab04 	str.w	sl, [r0], #4
 8014c2e:	eba0 0009 	sub.w	r0, r0, r9
 8014c32:	1080      	asrs	r0, r0, #2
 8014c34:	6128      	str	r0, [r5, #16]
 8014c36:	0147      	lsls	r7, r0, #5
 8014c38:	4650      	mov	r0, sl
 8014c3a:	f000 fb4e 	bl	80152da <__hi0bits>
 8014c3e:	f8d8 6000 	ldr.w	r6, [r8]
 8014c42:	1a3f      	subs	r7, r7, r0
 8014c44:	42b7      	cmp	r7, r6
 8014c46:	dd64      	ble.n	8014d12 <__gethex+0x260>
 8014c48:	1bbf      	subs	r7, r7, r6
 8014c4a:	4639      	mov	r1, r7
 8014c4c:	4628      	mov	r0, r5
 8014c4e:	f000 fe5d 	bl	801590c <__any_on>
 8014c52:	4682      	mov	sl, r0
 8014c54:	b178      	cbz	r0, 8014c76 <__gethex+0x1c4>
 8014c56:	1e7b      	subs	r3, r7, #1
 8014c58:	1159      	asrs	r1, r3, #5
 8014c5a:	f003 021f 	and.w	r2, r3, #31
 8014c5e:	f04f 0a01 	mov.w	sl, #1
 8014c62:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014c66:	fa0a f202 	lsl.w	r2, sl, r2
 8014c6a:	420a      	tst	r2, r1
 8014c6c:	d003      	beq.n	8014c76 <__gethex+0x1c4>
 8014c6e:	4553      	cmp	r3, sl
 8014c70:	dc46      	bgt.n	8014d00 <__gethex+0x24e>
 8014c72:	f04f 0a02 	mov.w	sl, #2
 8014c76:	4639      	mov	r1, r7
 8014c78:	4628      	mov	r0, r5
 8014c7a:	f7ff fecb 	bl	8014a14 <rshift>
 8014c7e:	443c      	add	r4, r7
 8014c80:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014c84:	42a3      	cmp	r3, r4
 8014c86:	da52      	bge.n	8014d2e <__gethex+0x27c>
 8014c88:	4629      	mov	r1, r5
 8014c8a:	9802      	ldr	r0, [sp, #8]
 8014c8c:	f000 fa95 	bl	80151ba <_Bfree>
 8014c90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014c92:	2300      	movs	r3, #0
 8014c94:	6013      	str	r3, [r2, #0]
 8014c96:	27a3      	movs	r7, #163	; 0xa3
 8014c98:	e793      	b.n	8014bc2 <__gethex+0x110>
 8014c9a:	3101      	adds	r1, #1
 8014c9c:	105b      	asrs	r3, r3, #1
 8014c9e:	e7b0      	b.n	8014c02 <__gethex+0x150>
 8014ca0:	1e73      	subs	r3, r6, #1
 8014ca2:	9305      	str	r3, [sp, #20]
 8014ca4:	9a07      	ldr	r2, [sp, #28]
 8014ca6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014caa:	4293      	cmp	r3, r2
 8014cac:	d018      	beq.n	8014ce0 <__gethex+0x22e>
 8014cae:	f1bb 0f20 	cmp.w	fp, #32
 8014cb2:	d107      	bne.n	8014cc4 <__gethex+0x212>
 8014cb4:	9b04      	ldr	r3, [sp, #16]
 8014cb6:	f8c3 a000 	str.w	sl, [r3]
 8014cba:	3304      	adds	r3, #4
 8014cbc:	f04f 0a00 	mov.w	sl, #0
 8014cc0:	9304      	str	r3, [sp, #16]
 8014cc2:	46d3      	mov	fp, sl
 8014cc4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014cc8:	f7ff fede 	bl	8014a88 <__hexdig_fun>
 8014ccc:	f000 000f 	and.w	r0, r0, #15
 8014cd0:	fa00 f00b 	lsl.w	r0, r0, fp
 8014cd4:	ea4a 0a00 	orr.w	sl, sl, r0
 8014cd8:	f10b 0b04 	add.w	fp, fp, #4
 8014cdc:	9b05      	ldr	r3, [sp, #20]
 8014cde:	e00d      	b.n	8014cfc <__gethex+0x24a>
 8014ce0:	9b05      	ldr	r3, [sp, #20]
 8014ce2:	9a08      	ldr	r2, [sp, #32]
 8014ce4:	4413      	add	r3, r2
 8014ce6:	42bb      	cmp	r3, r7
 8014ce8:	d3e1      	bcc.n	8014cae <__gethex+0x1fc>
 8014cea:	4618      	mov	r0, r3
 8014cec:	9a01      	ldr	r2, [sp, #4]
 8014cee:	9903      	ldr	r1, [sp, #12]
 8014cf0:	9309      	str	r3, [sp, #36]	; 0x24
 8014cf2:	f000 fffb 	bl	8015cec <strncmp>
 8014cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cf8:	2800      	cmp	r0, #0
 8014cfa:	d1d8      	bne.n	8014cae <__gethex+0x1fc>
 8014cfc:	461e      	mov	r6, r3
 8014cfe:	e791      	b.n	8014c24 <__gethex+0x172>
 8014d00:	1eb9      	subs	r1, r7, #2
 8014d02:	4628      	mov	r0, r5
 8014d04:	f000 fe02 	bl	801590c <__any_on>
 8014d08:	2800      	cmp	r0, #0
 8014d0a:	d0b2      	beq.n	8014c72 <__gethex+0x1c0>
 8014d0c:	f04f 0a03 	mov.w	sl, #3
 8014d10:	e7b1      	b.n	8014c76 <__gethex+0x1c4>
 8014d12:	da09      	bge.n	8014d28 <__gethex+0x276>
 8014d14:	1bf7      	subs	r7, r6, r7
 8014d16:	4629      	mov	r1, r5
 8014d18:	463a      	mov	r2, r7
 8014d1a:	9802      	ldr	r0, [sp, #8]
 8014d1c:	f000 fc18 	bl	8015550 <__lshift>
 8014d20:	1be4      	subs	r4, r4, r7
 8014d22:	4605      	mov	r5, r0
 8014d24:	f100 0914 	add.w	r9, r0, #20
 8014d28:	f04f 0a00 	mov.w	sl, #0
 8014d2c:	e7a8      	b.n	8014c80 <__gethex+0x1ce>
 8014d2e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014d32:	42a0      	cmp	r0, r4
 8014d34:	dd6a      	ble.n	8014e0c <__gethex+0x35a>
 8014d36:	1b04      	subs	r4, r0, r4
 8014d38:	42a6      	cmp	r6, r4
 8014d3a:	dc2e      	bgt.n	8014d9a <__gethex+0x2e8>
 8014d3c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014d40:	2b02      	cmp	r3, #2
 8014d42:	d022      	beq.n	8014d8a <__gethex+0x2d8>
 8014d44:	2b03      	cmp	r3, #3
 8014d46:	d024      	beq.n	8014d92 <__gethex+0x2e0>
 8014d48:	2b01      	cmp	r3, #1
 8014d4a:	d115      	bne.n	8014d78 <__gethex+0x2c6>
 8014d4c:	42a6      	cmp	r6, r4
 8014d4e:	d113      	bne.n	8014d78 <__gethex+0x2c6>
 8014d50:	2e01      	cmp	r6, #1
 8014d52:	dc0b      	bgt.n	8014d6c <__gethex+0x2ba>
 8014d54:	9a06      	ldr	r2, [sp, #24]
 8014d56:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014d5a:	6013      	str	r3, [r2, #0]
 8014d5c:	2301      	movs	r3, #1
 8014d5e:	612b      	str	r3, [r5, #16]
 8014d60:	f8c9 3000 	str.w	r3, [r9]
 8014d64:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d66:	2762      	movs	r7, #98	; 0x62
 8014d68:	601d      	str	r5, [r3, #0]
 8014d6a:	e72a      	b.n	8014bc2 <__gethex+0x110>
 8014d6c:	1e71      	subs	r1, r6, #1
 8014d6e:	4628      	mov	r0, r5
 8014d70:	f000 fdcc 	bl	801590c <__any_on>
 8014d74:	2800      	cmp	r0, #0
 8014d76:	d1ed      	bne.n	8014d54 <__gethex+0x2a2>
 8014d78:	4629      	mov	r1, r5
 8014d7a:	9802      	ldr	r0, [sp, #8]
 8014d7c:	f000 fa1d 	bl	80151ba <_Bfree>
 8014d80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014d82:	2300      	movs	r3, #0
 8014d84:	6013      	str	r3, [r2, #0]
 8014d86:	2750      	movs	r7, #80	; 0x50
 8014d88:	e71b      	b.n	8014bc2 <__gethex+0x110>
 8014d8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d0e1      	beq.n	8014d54 <__gethex+0x2a2>
 8014d90:	e7f2      	b.n	8014d78 <__gethex+0x2c6>
 8014d92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d1dd      	bne.n	8014d54 <__gethex+0x2a2>
 8014d98:	e7ee      	b.n	8014d78 <__gethex+0x2c6>
 8014d9a:	1e67      	subs	r7, r4, #1
 8014d9c:	f1ba 0f00 	cmp.w	sl, #0
 8014da0:	d131      	bne.n	8014e06 <__gethex+0x354>
 8014da2:	b127      	cbz	r7, 8014dae <__gethex+0x2fc>
 8014da4:	4639      	mov	r1, r7
 8014da6:	4628      	mov	r0, r5
 8014da8:	f000 fdb0 	bl	801590c <__any_on>
 8014dac:	4682      	mov	sl, r0
 8014dae:	117a      	asrs	r2, r7, #5
 8014db0:	2301      	movs	r3, #1
 8014db2:	f007 071f 	and.w	r7, r7, #31
 8014db6:	fa03 f707 	lsl.w	r7, r3, r7
 8014dba:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8014dbe:	4621      	mov	r1, r4
 8014dc0:	421f      	tst	r7, r3
 8014dc2:	4628      	mov	r0, r5
 8014dc4:	bf18      	it	ne
 8014dc6:	f04a 0a02 	orrne.w	sl, sl, #2
 8014dca:	1b36      	subs	r6, r6, r4
 8014dcc:	f7ff fe22 	bl	8014a14 <rshift>
 8014dd0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8014dd4:	2702      	movs	r7, #2
 8014dd6:	f1ba 0f00 	cmp.w	sl, #0
 8014dda:	d048      	beq.n	8014e6e <__gethex+0x3bc>
 8014ddc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014de0:	2b02      	cmp	r3, #2
 8014de2:	d015      	beq.n	8014e10 <__gethex+0x35e>
 8014de4:	2b03      	cmp	r3, #3
 8014de6:	d017      	beq.n	8014e18 <__gethex+0x366>
 8014de8:	2b01      	cmp	r3, #1
 8014dea:	d109      	bne.n	8014e00 <__gethex+0x34e>
 8014dec:	f01a 0f02 	tst.w	sl, #2
 8014df0:	d006      	beq.n	8014e00 <__gethex+0x34e>
 8014df2:	f8d9 3000 	ldr.w	r3, [r9]
 8014df6:	ea4a 0a03 	orr.w	sl, sl, r3
 8014dfa:	f01a 0f01 	tst.w	sl, #1
 8014dfe:	d10e      	bne.n	8014e1e <__gethex+0x36c>
 8014e00:	f047 0710 	orr.w	r7, r7, #16
 8014e04:	e033      	b.n	8014e6e <__gethex+0x3bc>
 8014e06:	f04f 0a01 	mov.w	sl, #1
 8014e0a:	e7d0      	b.n	8014dae <__gethex+0x2fc>
 8014e0c:	2701      	movs	r7, #1
 8014e0e:	e7e2      	b.n	8014dd6 <__gethex+0x324>
 8014e10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e12:	f1c3 0301 	rsb	r3, r3, #1
 8014e16:	9315      	str	r3, [sp, #84]	; 0x54
 8014e18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e1a:	2b00      	cmp	r3, #0
 8014e1c:	d0f0      	beq.n	8014e00 <__gethex+0x34e>
 8014e1e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8014e22:	f105 0314 	add.w	r3, r5, #20
 8014e26:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8014e2a:	eb03 010a 	add.w	r1, r3, sl
 8014e2e:	f04f 0c00 	mov.w	ip, #0
 8014e32:	4618      	mov	r0, r3
 8014e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e38:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014e3c:	d01c      	beq.n	8014e78 <__gethex+0x3c6>
 8014e3e:	3201      	adds	r2, #1
 8014e40:	6002      	str	r2, [r0, #0]
 8014e42:	2f02      	cmp	r7, #2
 8014e44:	f105 0314 	add.w	r3, r5, #20
 8014e48:	d138      	bne.n	8014ebc <__gethex+0x40a>
 8014e4a:	f8d8 2000 	ldr.w	r2, [r8]
 8014e4e:	3a01      	subs	r2, #1
 8014e50:	42b2      	cmp	r2, r6
 8014e52:	d10a      	bne.n	8014e6a <__gethex+0x3b8>
 8014e54:	1171      	asrs	r1, r6, #5
 8014e56:	2201      	movs	r2, #1
 8014e58:	f006 061f 	and.w	r6, r6, #31
 8014e5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014e60:	fa02 f606 	lsl.w	r6, r2, r6
 8014e64:	421e      	tst	r6, r3
 8014e66:	bf18      	it	ne
 8014e68:	4617      	movne	r7, r2
 8014e6a:	f047 0720 	orr.w	r7, r7, #32
 8014e6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014e70:	601d      	str	r5, [r3, #0]
 8014e72:	9b06      	ldr	r3, [sp, #24]
 8014e74:	601c      	str	r4, [r3, #0]
 8014e76:	e6a4      	b.n	8014bc2 <__gethex+0x110>
 8014e78:	4299      	cmp	r1, r3
 8014e7a:	f843 cc04 	str.w	ip, [r3, #-4]
 8014e7e:	d8d8      	bhi.n	8014e32 <__gethex+0x380>
 8014e80:	68ab      	ldr	r3, [r5, #8]
 8014e82:	4599      	cmp	r9, r3
 8014e84:	db12      	blt.n	8014eac <__gethex+0x3fa>
 8014e86:	6869      	ldr	r1, [r5, #4]
 8014e88:	9802      	ldr	r0, [sp, #8]
 8014e8a:	3101      	adds	r1, #1
 8014e8c:	f000 f961 	bl	8015152 <_Balloc>
 8014e90:	692a      	ldr	r2, [r5, #16]
 8014e92:	3202      	adds	r2, #2
 8014e94:	f105 010c 	add.w	r1, r5, #12
 8014e98:	4683      	mov	fp, r0
 8014e9a:	0092      	lsls	r2, r2, #2
 8014e9c:	300c      	adds	r0, #12
 8014e9e:	f7fc f8f1 	bl	8011084 <memcpy>
 8014ea2:	4629      	mov	r1, r5
 8014ea4:	9802      	ldr	r0, [sp, #8]
 8014ea6:	f000 f988 	bl	80151ba <_Bfree>
 8014eaa:	465d      	mov	r5, fp
 8014eac:	692b      	ldr	r3, [r5, #16]
 8014eae:	1c5a      	adds	r2, r3, #1
 8014eb0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8014eb4:	612a      	str	r2, [r5, #16]
 8014eb6:	2201      	movs	r2, #1
 8014eb8:	615a      	str	r2, [r3, #20]
 8014eba:	e7c2      	b.n	8014e42 <__gethex+0x390>
 8014ebc:	692a      	ldr	r2, [r5, #16]
 8014ebe:	454a      	cmp	r2, r9
 8014ec0:	dd0b      	ble.n	8014eda <__gethex+0x428>
 8014ec2:	2101      	movs	r1, #1
 8014ec4:	4628      	mov	r0, r5
 8014ec6:	f7ff fda5 	bl	8014a14 <rshift>
 8014eca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014ece:	3401      	adds	r4, #1
 8014ed0:	42a3      	cmp	r3, r4
 8014ed2:	f6ff aed9 	blt.w	8014c88 <__gethex+0x1d6>
 8014ed6:	2701      	movs	r7, #1
 8014ed8:	e7c7      	b.n	8014e6a <__gethex+0x3b8>
 8014eda:	f016 061f 	ands.w	r6, r6, #31
 8014ede:	d0fa      	beq.n	8014ed6 <__gethex+0x424>
 8014ee0:	449a      	add	sl, r3
 8014ee2:	f1c6 0620 	rsb	r6, r6, #32
 8014ee6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014eea:	f000 f9f6 	bl	80152da <__hi0bits>
 8014eee:	42b0      	cmp	r0, r6
 8014ef0:	dbe7      	blt.n	8014ec2 <__gethex+0x410>
 8014ef2:	e7f0      	b.n	8014ed6 <__gethex+0x424>

08014ef4 <L_shift>:
 8014ef4:	f1c2 0208 	rsb	r2, r2, #8
 8014ef8:	0092      	lsls	r2, r2, #2
 8014efa:	b570      	push	{r4, r5, r6, lr}
 8014efc:	f1c2 0620 	rsb	r6, r2, #32
 8014f00:	6843      	ldr	r3, [r0, #4]
 8014f02:	6804      	ldr	r4, [r0, #0]
 8014f04:	fa03 f506 	lsl.w	r5, r3, r6
 8014f08:	432c      	orrs	r4, r5
 8014f0a:	40d3      	lsrs	r3, r2
 8014f0c:	6004      	str	r4, [r0, #0]
 8014f0e:	f840 3f04 	str.w	r3, [r0, #4]!
 8014f12:	4288      	cmp	r0, r1
 8014f14:	d3f4      	bcc.n	8014f00 <L_shift+0xc>
 8014f16:	bd70      	pop	{r4, r5, r6, pc}

08014f18 <__match>:
 8014f18:	b530      	push	{r4, r5, lr}
 8014f1a:	6803      	ldr	r3, [r0, #0]
 8014f1c:	3301      	adds	r3, #1
 8014f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f22:	b914      	cbnz	r4, 8014f2a <__match+0x12>
 8014f24:	6003      	str	r3, [r0, #0]
 8014f26:	2001      	movs	r0, #1
 8014f28:	bd30      	pop	{r4, r5, pc}
 8014f2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f2e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014f32:	2d19      	cmp	r5, #25
 8014f34:	bf98      	it	ls
 8014f36:	3220      	addls	r2, #32
 8014f38:	42a2      	cmp	r2, r4
 8014f3a:	d0f0      	beq.n	8014f1e <__match+0x6>
 8014f3c:	2000      	movs	r0, #0
 8014f3e:	e7f3      	b.n	8014f28 <__match+0x10>

08014f40 <__hexnan>:
 8014f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f44:	680b      	ldr	r3, [r1, #0]
 8014f46:	6801      	ldr	r1, [r0, #0]
 8014f48:	115f      	asrs	r7, r3, #5
 8014f4a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8014f4e:	f013 031f 	ands.w	r3, r3, #31
 8014f52:	b087      	sub	sp, #28
 8014f54:	bf18      	it	ne
 8014f56:	3704      	addne	r7, #4
 8014f58:	2500      	movs	r5, #0
 8014f5a:	1f3e      	subs	r6, r7, #4
 8014f5c:	4682      	mov	sl, r0
 8014f5e:	4690      	mov	r8, r2
 8014f60:	9301      	str	r3, [sp, #4]
 8014f62:	f847 5c04 	str.w	r5, [r7, #-4]
 8014f66:	46b1      	mov	r9, r6
 8014f68:	4634      	mov	r4, r6
 8014f6a:	9502      	str	r5, [sp, #8]
 8014f6c:	46ab      	mov	fp, r5
 8014f6e:	784a      	ldrb	r2, [r1, #1]
 8014f70:	1c4b      	adds	r3, r1, #1
 8014f72:	9303      	str	r3, [sp, #12]
 8014f74:	b342      	cbz	r2, 8014fc8 <__hexnan+0x88>
 8014f76:	4610      	mov	r0, r2
 8014f78:	9105      	str	r1, [sp, #20]
 8014f7a:	9204      	str	r2, [sp, #16]
 8014f7c:	f7ff fd84 	bl	8014a88 <__hexdig_fun>
 8014f80:	2800      	cmp	r0, #0
 8014f82:	d143      	bne.n	801500c <__hexnan+0xcc>
 8014f84:	9a04      	ldr	r2, [sp, #16]
 8014f86:	9905      	ldr	r1, [sp, #20]
 8014f88:	2a20      	cmp	r2, #32
 8014f8a:	d818      	bhi.n	8014fbe <__hexnan+0x7e>
 8014f8c:	9b02      	ldr	r3, [sp, #8]
 8014f8e:	459b      	cmp	fp, r3
 8014f90:	dd13      	ble.n	8014fba <__hexnan+0x7a>
 8014f92:	454c      	cmp	r4, r9
 8014f94:	d206      	bcs.n	8014fa4 <__hexnan+0x64>
 8014f96:	2d07      	cmp	r5, #7
 8014f98:	dc04      	bgt.n	8014fa4 <__hexnan+0x64>
 8014f9a:	462a      	mov	r2, r5
 8014f9c:	4649      	mov	r1, r9
 8014f9e:	4620      	mov	r0, r4
 8014fa0:	f7ff ffa8 	bl	8014ef4 <L_shift>
 8014fa4:	4544      	cmp	r4, r8
 8014fa6:	d944      	bls.n	8015032 <__hexnan+0xf2>
 8014fa8:	2300      	movs	r3, #0
 8014faa:	f1a4 0904 	sub.w	r9, r4, #4
 8014fae:	f844 3c04 	str.w	r3, [r4, #-4]
 8014fb2:	f8cd b008 	str.w	fp, [sp, #8]
 8014fb6:	464c      	mov	r4, r9
 8014fb8:	461d      	mov	r5, r3
 8014fba:	9903      	ldr	r1, [sp, #12]
 8014fbc:	e7d7      	b.n	8014f6e <__hexnan+0x2e>
 8014fbe:	2a29      	cmp	r2, #41	; 0x29
 8014fc0:	d14a      	bne.n	8015058 <__hexnan+0x118>
 8014fc2:	3102      	adds	r1, #2
 8014fc4:	f8ca 1000 	str.w	r1, [sl]
 8014fc8:	f1bb 0f00 	cmp.w	fp, #0
 8014fcc:	d044      	beq.n	8015058 <__hexnan+0x118>
 8014fce:	454c      	cmp	r4, r9
 8014fd0:	d206      	bcs.n	8014fe0 <__hexnan+0xa0>
 8014fd2:	2d07      	cmp	r5, #7
 8014fd4:	dc04      	bgt.n	8014fe0 <__hexnan+0xa0>
 8014fd6:	462a      	mov	r2, r5
 8014fd8:	4649      	mov	r1, r9
 8014fda:	4620      	mov	r0, r4
 8014fdc:	f7ff ff8a 	bl	8014ef4 <L_shift>
 8014fe0:	4544      	cmp	r4, r8
 8014fe2:	d928      	bls.n	8015036 <__hexnan+0xf6>
 8014fe4:	4643      	mov	r3, r8
 8014fe6:	f854 2b04 	ldr.w	r2, [r4], #4
 8014fea:	f843 2b04 	str.w	r2, [r3], #4
 8014fee:	42a6      	cmp	r6, r4
 8014ff0:	d2f9      	bcs.n	8014fe6 <__hexnan+0xa6>
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	f843 2b04 	str.w	r2, [r3], #4
 8014ff8:	429e      	cmp	r6, r3
 8014ffa:	d2fb      	bcs.n	8014ff4 <__hexnan+0xb4>
 8014ffc:	6833      	ldr	r3, [r6, #0]
 8014ffe:	b91b      	cbnz	r3, 8015008 <__hexnan+0xc8>
 8015000:	4546      	cmp	r6, r8
 8015002:	d127      	bne.n	8015054 <__hexnan+0x114>
 8015004:	2301      	movs	r3, #1
 8015006:	6033      	str	r3, [r6, #0]
 8015008:	2005      	movs	r0, #5
 801500a:	e026      	b.n	801505a <__hexnan+0x11a>
 801500c:	3501      	adds	r5, #1
 801500e:	2d08      	cmp	r5, #8
 8015010:	f10b 0b01 	add.w	fp, fp, #1
 8015014:	dd06      	ble.n	8015024 <__hexnan+0xe4>
 8015016:	4544      	cmp	r4, r8
 8015018:	d9cf      	bls.n	8014fba <__hexnan+0x7a>
 801501a:	2300      	movs	r3, #0
 801501c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015020:	2501      	movs	r5, #1
 8015022:	3c04      	subs	r4, #4
 8015024:	6822      	ldr	r2, [r4, #0]
 8015026:	f000 000f 	and.w	r0, r0, #15
 801502a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801502e:	6020      	str	r0, [r4, #0]
 8015030:	e7c3      	b.n	8014fba <__hexnan+0x7a>
 8015032:	2508      	movs	r5, #8
 8015034:	e7c1      	b.n	8014fba <__hexnan+0x7a>
 8015036:	9b01      	ldr	r3, [sp, #4]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d0df      	beq.n	8014ffc <__hexnan+0xbc>
 801503c:	f04f 32ff 	mov.w	r2, #4294967295
 8015040:	f1c3 0320 	rsb	r3, r3, #32
 8015044:	fa22 f303 	lsr.w	r3, r2, r3
 8015048:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801504c:	401a      	ands	r2, r3
 801504e:	f847 2c04 	str.w	r2, [r7, #-4]
 8015052:	e7d3      	b.n	8014ffc <__hexnan+0xbc>
 8015054:	3e04      	subs	r6, #4
 8015056:	e7d1      	b.n	8014ffc <__hexnan+0xbc>
 8015058:	2004      	movs	r0, #4
 801505a:	b007      	add	sp, #28
 801505c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015060 <_isatty_r>:
 8015060:	b538      	push	{r3, r4, r5, lr}
 8015062:	4c06      	ldr	r4, [pc, #24]	; (801507c <_isatty_r+0x1c>)
 8015064:	2300      	movs	r3, #0
 8015066:	4605      	mov	r5, r0
 8015068:	4608      	mov	r0, r1
 801506a:	6023      	str	r3, [r4, #0]
 801506c:	f7f8 f86e 	bl	800d14c <_isatty>
 8015070:	1c43      	adds	r3, r0, #1
 8015072:	d102      	bne.n	801507a <_isatty_r+0x1a>
 8015074:	6823      	ldr	r3, [r4, #0]
 8015076:	b103      	cbz	r3, 801507a <_isatty_r+0x1a>
 8015078:	602b      	str	r3, [r5, #0]
 801507a:	bd38      	pop	{r3, r4, r5, pc}
 801507c:	20001d4c 	.word	0x20001d4c

08015080 <__locale_ctype_ptr_l>:
 8015080:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015084:	4770      	bx	lr
	...

08015088 <__locale_ctype_ptr>:
 8015088:	4b04      	ldr	r3, [pc, #16]	; (801509c <__locale_ctype_ptr+0x14>)
 801508a:	4a05      	ldr	r2, [pc, #20]	; (80150a0 <__locale_ctype_ptr+0x18>)
 801508c:	681b      	ldr	r3, [r3, #0]
 801508e:	6a1b      	ldr	r3, [r3, #32]
 8015090:	2b00      	cmp	r3, #0
 8015092:	bf08      	it	eq
 8015094:	4613      	moveq	r3, r2
 8015096:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801509a:	4770      	bx	lr
 801509c:	2000002c 	.word	0x2000002c
 80150a0:	20000090 	.word	0x20000090

080150a4 <__localeconv_l>:
 80150a4:	30f0      	adds	r0, #240	; 0xf0
 80150a6:	4770      	bx	lr

080150a8 <_localeconv_r>:
 80150a8:	4b04      	ldr	r3, [pc, #16]	; (80150bc <_localeconv_r+0x14>)
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	6a18      	ldr	r0, [r3, #32]
 80150ae:	4b04      	ldr	r3, [pc, #16]	; (80150c0 <_localeconv_r+0x18>)
 80150b0:	2800      	cmp	r0, #0
 80150b2:	bf08      	it	eq
 80150b4:	4618      	moveq	r0, r3
 80150b6:	30f0      	adds	r0, #240	; 0xf0
 80150b8:	4770      	bx	lr
 80150ba:	bf00      	nop
 80150bc:	2000002c 	.word	0x2000002c
 80150c0:	20000090 	.word	0x20000090

080150c4 <_lseek_r>:
 80150c4:	b538      	push	{r3, r4, r5, lr}
 80150c6:	4c07      	ldr	r4, [pc, #28]	; (80150e4 <_lseek_r+0x20>)
 80150c8:	4605      	mov	r5, r0
 80150ca:	4608      	mov	r0, r1
 80150cc:	4611      	mov	r1, r2
 80150ce:	2200      	movs	r2, #0
 80150d0:	6022      	str	r2, [r4, #0]
 80150d2:	461a      	mov	r2, r3
 80150d4:	f7f8 f83c 	bl	800d150 <_lseek>
 80150d8:	1c43      	adds	r3, r0, #1
 80150da:	d102      	bne.n	80150e2 <_lseek_r+0x1e>
 80150dc:	6823      	ldr	r3, [r4, #0]
 80150de:	b103      	cbz	r3, 80150e2 <_lseek_r+0x1e>
 80150e0:	602b      	str	r3, [r5, #0]
 80150e2:	bd38      	pop	{r3, r4, r5, pc}
 80150e4:	20001d4c 	.word	0x20001d4c

080150e8 <malloc>:
 80150e8:	4b02      	ldr	r3, [pc, #8]	; (80150f4 <malloc+0xc>)
 80150ea:	4601      	mov	r1, r0
 80150ec:	6818      	ldr	r0, [r3, #0]
 80150ee:	f7fc b82b 	b.w	8011148 <_malloc_r>
 80150f2:	bf00      	nop
 80150f4:	2000002c 	.word	0x2000002c

080150f8 <__ascii_mbtowc>:
 80150f8:	b082      	sub	sp, #8
 80150fa:	b901      	cbnz	r1, 80150fe <__ascii_mbtowc+0x6>
 80150fc:	a901      	add	r1, sp, #4
 80150fe:	b142      	cbz	r2, 8015112 <__ascii_mbtowc+0x1a>
 8015100:	b14b      	cbz	r3, 8015116 <__ascii_mbtowc+0x1e>
 8015102:	7813      	ldrb	r3, [r2, #0]
 8015104:	600b      	str	r3, [r1, #0]
 8015106:	7812      	ldrb	r2, [r2, #0]
 8015108:	1c10      	adds	r0, r2, #0
 801510a:	bf18      	it	ne
 801510c:	2001      	movne	r0, #1
 801510e:	b002      	add	sp, #8
 8015110:	4770      	bx	lr
 8015112:	4610      	mov	r0, r2
 8015114:	e7fb      	b.n	801510e <__ascii_mbtowc+0x16>
 8015116:	f06f 0001 	mvn.w	r0, #1
 801511a:	e7f8      	b.n	801510e <__ascii_mbtowc+0x16>

0801511c <memmove>:
 801511c:	4288      	cmp	r0, r1
 801511e:	b510      	push	{r4, lr}
 8015120:	eb01 0302 	add.w	r3, r1, r2
 8015124:	d807      	bhi.n	8015136 <memmove+0x1a>
 8015126:	1e42      	subs	r2, r0, #1
 8015128:	4299      	cmp	r1, r3
 801512a:	d00a      	beq.n	8015142 <memmove+0x26>
 801512c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015130:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015134:	e7f8      	b.n	8015128 <memmove+0xc>
 8015136:	4283      	cmp	r3, r0
 8015138:	d9f5      	bls.n	8015126 <memmove+0xa>
 801513a:	1881      	adds	r1, r0, r2
 801513c:	1ad2      	subs	r2, r2, r3
 801513e:	42d3      	cmn	r3, r2
 8015140:	d100      	bne.n	8015144 <memmove+0x28>
 8015142:	bd10      	pop	{r4, pc}
 8015144:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015148:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801514c:	e7f7      	b.n	801513e <memmove+0x22>

0801514e <__malloc_lock>:
 801514e:	4770      	bx	lr

08015150 <__malloc_unlock>:
 8015150:	4770      	bx	lr

08015152 <_Balloc>:
 8015152:	b570      	push	{r4, r5, r6, lr}
 8015154:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015156:	4604      	mov	r4, r0
 8015158:	460e      	mov	r6, r1
 801515a:	b93d      	cbnz	r5, 801516c <_Balloc+0x1a>
 801515c:	2010      	movs	r0, #16
 801515e:	f7ff ffc3 	bl	80150e8 <malloc>
 8015162:	6260      	str	r0, [r4, #36]	; 0x24
 8015164:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015168:	6005      	str	r5, [r0, #0]
 801516a:	60c5      	str	r5, [r0, #12]
 801516c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801516e:	68eb      	ldr	r3, [r5, #12]
 8015170:	b183      	cbz	r3, 8015194 <_Balloc+0x42>
 8015172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015174:	68db      	ldr	r3, [r3, #12]
 8015176:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801517a:	b9b8      	cbnz	r0, 80151ac <_Balloc+0x5a>
 801517c:	2101      	movs	r1, #1
 801517e:	fa01 f506 	lsl.w	r5, r1, r6
 8015182:	1d6a      	adds	r2, r5, #5
 8015184:	0092      	lsls	r2, r2, #2
 8015186:	4620      	mov	r0, r4
 8015188:	f000 fbe1 	bl	801594e <_calloc_r>
 801518c:	b160      	cbz	r0, 80151a8 <_Balloc+0x56>
 801518e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015192:	e00e      	b.n	80151b2 <_Balloc+0x60>
 8015194:	2221      	movs	r2, #33	; 0x21
 8015196:	2104      	movs	r1, #4
 8015198:	4620      	mov	r0, r4
 801519a:	f000 fbd8 	bl	801594e <_calloc_r>
 801519e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80151a0:	60e8      	str	r0, [r5, #12]
 80151a2:	68db      	ldr	r3, [r3, #12]
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	d1e4      	bne.n	8015172 <_Balloc+0x20>
 80151a8:	2000      	movs	r0, #0
 80151aa:	bd70      	pop	{r4, r5, r6, pc}
 80151ac:	6802      	ldr	r2, [r0, #0]
 80151ae:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80151b2:	2300      	movs	r3, #0
 80151b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80151b8:	e7f7      	b.n	80151aa <_Balloc+0x58>

080151ba <_Bfree>:
 80151ba:	b570      	push	{r4, r5, r6, lr}
 80151bc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80151be:	4606      	mov	r6, r0
 80151c0:	460d      	mov	r5, r1
 80151c2:	b93c      	cbnz	r4, 80151d4 <_Bfree+0x1a>
 80151c4:	2010      	movs	r0, #16
 80151c6:	f7ff ff8f 	bl	80150e8 <malloc>
 80151ca:	6270      	str	r0, [r6, #36]	; 0x24
 80151cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80151d0:	6004      	str	r4, [r0, #0]
 80151d2:	60c4      	str	r4, [r0, #12]
 80151d4:	b13d      	cbz	r5, 80151e6 <_Bfree+0x2c>
 80151d6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80151d8:	686a      	ldr	r2, [r5, #4]
 80151da:	68db      	ldr	r3, [r3, #12]
 80151dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80151e0:	6029      	str	r1, [r5, #0]
 80151e2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80151e6:	bd70      	pop	{r4, r5, r6, pc}

080151e8 <__multadd>:
 80151e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151ec:	690d      	ldr	r5, [r1, #16]
 80151ee:	461f      	mov	r7, r3
 80151f0:	4606      	mov	r6, r0
 80151f2:	460c      	mov	r4, r1
 80151f4:	f101 0c14 	add.w	ip, r1, #20
 80151f8:	2300      	movs	r3, #0
 80151fa:	f8dc 0000 	ldr.w	r0, [ip]
 80151fe:	b281      	uxth	r1, r0
 8015200:	fb02 7101 	mla	r1, r2, r1, r7
 8015204:	0c0f      	lsrs	r7, r1, #16
 8015206:	0c00      	lsrs	r0, r0, #16
 8015208:	fb02 7000 	mla	r0, r2, r0, r7
 801520c:	b289      	uxth	r1, r1
 801520e:	3301      	adds	r3, #1
 8015210:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015214:	429d      	cmp	r5, r3
 8015216:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801521a:	f84c 1b04 	str.w	r1, [ip], #4
 801521e:	dcec      	bgt.n	80151fa <__multadd+0x12>
 8015220:	b1d7      	cbz	r7, 8015258 <__multadd+0x70>
 8015222:	68a3      	ldr	r3, [r4, #8]
 8015224:	42ab      	cmp	r3, r5
 8015226:	dc12      	bgt.n	801524e <__multadd+0x66>
 8015228:	6861      	ldr	r1, [r4, #4]
 801522a:	4630      	mov	r0, r6
 801522c:	3101      	adds	r1, #1
 801522e:	f7ff ff90 	bl	8015152 <_Balloc>
 8015232:	6922      	ldr	r2, [r4, #16]
 8015234:	3202      	adds	r2, #2
 8015236:	f104 010c 	add.w	r1, r4, #12
 801523a:	4680      	mov	r8, r0
 801523c:	0092      	lsls	r2, r2, #2
 801523e:	300c      	adds	r0, #12
 8015240:	f7fb ff20 	bl	8011084 <memcpy>
 8015244:	4621      	mov	r1, r4
 8015246:	4630      	mov	r0, r6
 8015248:	f7ff ffb7 	bl	80151ba <_Bfree>
 801524c:	4644      	mov	r4, r8
 801524e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015252:	3501      	adds	r5, #1
 8015254:	615f      	str	r7, [r3, #20]
 8015256:	6125      	str	r5, [r4, #16]
 8015258:	4620      	mov	r0, r4
 801525a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801525e <__s2b>:
 801525e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015262:	460c      	mov	r4, r1
 8015264:	4615      	mov	r5, r2
 8015266:	461f      	mov	r7, r3
 8015268:	2209      	movs	r2, #9
 801526a:	3308      	adds	r3, #8
 801526c:	4606      	mov	r6, r0
 801526e:	fb93 f3f2 	sdiv	r3, r3, r2
 8015272:	2100      	movs	r1, #0
 8015274:	2201      	movs	r2, #1
 8015276:	429a      	cmp	r2, r3
 8015278:	db20      	blt.n	80152bc <__s2b+0x5e>
 801527a:	4630      	mov	r0, r6
 801527c:	f7ff ff69 	bl	8015152 <_Balloc>
 8015280:	9b08      	ldr	r3, [sp, #32]
 8015282:	6143      	str	r3, [r0, #20]
 8015284:	2d09      	cmp	r5, #9
 8015286:	f04f 0301 	mov.w	r3, #1
 801528a:	6103      	str	r3, [r0, #16]
 801528c:	dd19      	ble.n	80152c2 <__s2b+0x64>
 801528e:	f104 0809 	add.w	r8, r4, #9
 8015292:	46c1      	mov	r9, r8
 8015294:	442c      	add	r4, r5
 8015296:	f819 3b01 	ldrb.w	r3, [r9], #1
 801529a:	4601      	mov	r1, r0
 801529c:	3b30      	subs	r3, #48	; 0x30
 801529e:	220a      	movs	r2, #10
 80152a0:	4630      	mov	r0, r6
 80152a2:	f7ff ffa1 	bl	80151e8 <__multadd>
 80152a6:	45a1      	cmp	r9, r4
 80152a8:	d1f5      	bne.n	8015296 <__s2b+0x38>
 80152aa:	eb08 0405 	add.w	r4, r8, r5
 80152ae:	3c08      	subs	r4, #8
 80152b0:	1b2d      	subs	r5, r5, r4
 80152b2:	1963      	adds	r3, r4, r5
 80152b4:	42bb      	cmp	r3, r7
 80152b6:	db07      	blt.n	80152c8 <__s2b+0x6a>
 80152b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80152bc:	0052      	lsls	r2, r2, #1
 80152be:	3101      	adds	r1, #1
 80152c0:	e7d9      	b.n	8015276 <__s2b+0x18>
 80152c2:	340a      	adds	r4, #10
 80152c4:	2509      	movs	r5, #9
 80152c6:	e7f3      	b.n	80152b0 <__s2b+0x52>
 80152c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80152cc:	4601      	mov	r1, r0
 80152ce:	3b30      	subs	r3, #48	; 0x30
 80152d0:	220a      	movs	r2, #10
 80152d2:	4630      	mov	r0, r6
 80152d4:	f7ff ff88 	bl	80151e8 <__multadd>
 80152d8:	e7eb      	b.n	80152b2 <__s2b+0x54>

080152da <__hi0bits>:
 80152da:	0c02      	lsrs	r2, r0, #16
 80152dc:	0412      	lsls	r2, r2, #16
 80152de:	4603      	mov	r3, r0
 80152e0:	b9b2      	cbnz	r2, 8015310 <__hi0bits+0x36>
 80152e2:	0403      	lsls	r3, r0, #16
 80152e4:	2010      	movs	r0, #16
 80152e6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80152ea:	bf04      	itt	eq
 80152ec:	021b      	lsleq	r3, r3, #8
 80152ee:	3008      	addeq	r0, #8
 80152f0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80152f4:	bf04      	itt	eq
 80152f6:	011b      	lsleq	r3, r3, #4
 80152f8:	3004      	addeq	r0, #4
 80152fa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80152fe:	bf04      	itt	eq
 8015300:	009b      	lsleq	r3, r3, #2
 8015302:	3002      	addeq	r0, #2
 8015304:	2b00      	cmp	r3, #0
 8015306:	db06      	blt.n	8015316 <__hi0bits+0x3c>
 8015308:	005b      	lsls	r3, r3, #1
 801530a:	d503      	bpl.n	8015314 <__hi0bits+0x3a>
 801530c:	3001      	adds	r0, #1
 801530e:	4770      	bx	lr
 8015310:	2000      	movs	r0, #0
 8015312:	e7e8      	b.n	80152e6 <__hi0bits+0xc>
 8015314:	2020      	movs	r0, #32
 8015316:	4770      	bx	lr

08015318 <__lo0bits>:
 8015318:	6803      	ldr	r3, [r0, #0]
 801531a:	f013 0207 	ands.w	r2, r3, #7
 801531e:	4601      	mov	r1, r0
 8015320:	d00b      	beq.n	801533a <__lo0bits+0x22>
 8015322:	07da      	lsls	r2, r3, #31
 8015324:	d423      	bmi.n	801536e <__lo0bits+0x56>
 8015326:	0798      	lsls	r0, r3, #30
 8015328:	bf49      	itett	mi
 801532a:	085b      	lsrmi	r3, r3, #1
 801532c:	089b      	lsrpl	r3, r3, #2
 801532e:	2001      	movmi	r0, #1
 8015330:	600b      	strmi	r3, [r1, #0]
 8015332:	bf5c      	itt	pl
 8015334:	600b      	strpl	r3, [r1, #0]
 8015336:	2002      	movpl	r0, #2
 8015338:	4770      	bx	lr
 801533a:	b298      	uxth	r0, r3
 801533c:	b9a8      	cbnz	r0, 801536a <__lo0bits+0x52>
 801533e:	0c1b      	lsrs	r3, r3, #16
 8015340:	2010      	movs	r0, #16
 8015342:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015346:	bf04      	itt	eq
 8015348:	0a1b      	lsreq	r3, r3, #8
 801534a:	3008      	addeq	r0, #8
 801534c:	071a      	lsls	r2, r3, #28
 801534e:	bf04      	itt	eq
 8015350:	091b      	lsreq	r3, r3, #4
 8015352:	3004      	addeq	r0, #4
 8015354:	079a      	lsls	r2, r3, #30
 8015356:	bf04      	itt	eq
 8015358:	089b      	lsreq	r3, r3, #2
 801535a:	3002      	addeq	r0, #2
 801535c:	07da      	lsls	r2, r3, #31
 801535e:	d402      	bmi.n	8015366 <__lo0bits+0x4e>
 8015360:	085b      	lsrs	r3, r3, #1
 8015362:	d006      	beq.n	8015372 <__lo0bits+0x5a>
 8015364:	3001      	adds	r0, #1
 8015366:	600b      	str	r3, [r1, #0]
 8015368:	4770      	bx	lr
 801536a:	4610      	mov	r0, r2
 801536c:	e7e9      	b.n	8015342 <__lo0bits+0x2a>
 801536e:	2000      	movs	r0, #0
 8015370:	4770      	bx	lr
 8015372:	2020      	movs	r0, #32
 8015374:	4770      	bx	lr

08015376 <__i2b>:
 8015376:	b510      	push	{r4, lr}
 8015378:	460c      	mov	r4, r1
 801537a:	2101      	movs	r1, #1
 801537c:	f7ff fee9 	bl	8015152 <_Balloc>
 8015380:	2201      	movs	r2, #1
 8015382:	6144      	str	r4, [r0, #20]
 8015384:	6102      	str	r2, [r0, #16]
 8015386:	bd10      	pop	{r4, pc}

08015388 <__multiply>:
 8015388:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801538c:	4614      	mov	r4, r2
 801538e:	690a      	ldr	r2, [r1, #16]
 8015390:	6923      	ldr	r3, [r4, #16]
 8015392:	429a      	cmp	r2, r3
 8015394:	bfb8      	it	lt
 8015396:	460b      	movlt	r3, r1
 8015398:	4688      	mov	r8, r1
 801539a:	bfbc      	itt	lt
 801539c:	46a0      	movlt	r8, r4
 801539e:	461c      	movlt	r4, r3
 80153a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80153a4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80153a8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80153ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80153b0:	eb07 0609 	add.w	r6, r7, r9
 80153b4:	42b3      	cmp	r3, r6
 80153b6:	bfb8      	it	lt
 80153b8:	3101      	addlt	r1, #1
 80153ba:	f7ff feca 	bl	8015152 <_Balloc>
 80153be:	f100 0514 	add.w	r5, r0, #20
 80153c2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80153c6:	462b      	mov	r3, r5
 80153c8:	2200      	movs	r2, #0
 80153ca:	4573      	cmp	r3, lr
 80153cc:	d316      	bcc.n	80153fc <__multiply+0x74>
 80153ce:	f104 0214 	add.w	r2, r4, #20
 80153d2:	f108 0114 	add.w	r1, r8, #20
 80153d6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80153da:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80153de:	9300      	str	r3, [sp, #0]
 80153e0:	9b00      	ldr	r3, [sp, #0]
 80153e2:	9201      	str	r2, [sp, #4]
 80153e4:	4293      	cmp	r3, r2
 80153e6:	d80c      	bhi.n	8015402 <__multiply+0x7a>
 80153e8:	2e00      	cmp	r6, #0
 80153ea:	dd03      	ble.n	80153f4 <__multiply+0x6c>
 80153ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d05d      	beq.n	80154b0 <__multiply+0x128>
 80153f4:	6106      	str	r6, [r0, #16]
 80153f6:	b003      	add	sp, #12
 80153f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153fc:	f843 2b04 	str.w	r2, [r3], #4
 8015400:	e7e3      	b.n	80153ca <__multiply+0x42>
 8015402:	f8b2 b000 	ldrh.w	fp, [r2]
 8015406:	f1bb 0f00 	cmp.w	fp, #0
 801540a:	d023      	beq.n	8015454 <__multiply+0xcc>
 801540c:	4689      	mov	r9, r1
 801540e:	46ac      	mov	ip, r5
 8015410:	f04f 0800 	mov.w	r8, #0
 8015414:	f859 4b04 	ldr.w	r4, [r9], #4
 8015418:	f8dc a000 	ldr.w	sl, [ip]
 801541c:	b2a3      	uxth	r3, r4
 801541e:	fa1f fa8a 	uxth.w	sl, sl
 8015422:	fb0b a303 	mla	r3, fp, r3, sl
 8015426:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801542a:	f8dc 4000 	ldr.w	r4, [ip]
 801542e:	4443      	add	r3, r8
 8015430:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015434:	fb0b 840a 	mla	r4, fp, sl, r8
 8015438:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801543c:	46e2      	mov	sl, ip
 801543e:	b29b      	uxth	r3, r3
 8015440:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015444:	454f      	cmp	r7, r9
 8015446:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801544a:	f84a 3b04 	str.w	r3, [sl], #4
 801544e:	d82b      	bhi.n	80154a8 <__multiply+0x120>
 8015450:	f8cc 8004 	str.w	r8, [ip, #4]
 8015454:	9b01      	ldr	r3, [sp, #4]
 8015456:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801545a:	3204      	adds	r2, #4
 801545c:	f1ba 0f00 	cmp.w	sl, #0
 8015460:	d020      	beq.n	80154a4 <__multiply+0x11c>
 8015462:	682b      	ldr	r3, [r5, #0]
 8015464:	4689      	mov	r9, r1
 8015466:	46a8      	mov	r8, r5
 8015468:	f04f 0b00 	mov.w	fp, #0
 801546c:	f8b9 c000 	ldrh.w	ip, [r9]
 8015470:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015474:	fb0a 440c 	mla	r4, sl, ip, r4
 8015478:	445c      	add	r4, fp
 801547a:	46c4      	mov	ip, r8
 801547c:	b29b      	uxth	r3, r3
 801547e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015482:	f84c 3b04 	str.w	r3, [ip], #4
 8015486:	f859 3b04 	ldr.w	r3, [r9], #4
 801548a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801548e:	0c1b      	lsrs	r3, r3, #16
 8015490:	fb0a b303 	mla	r3, sl, r3, fp
 8015494:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015498:	454f      	cmp	r7, r9
 801549a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801549e:	d805      	bhi.n	80154ac <__multiply+0x124>
 80154a0:	f8c8 3004 	str.w	r3, [r8, #4]
 80154a4:	3504      	adds	r5, #4
 80154a6:	e79b      	b.n	80153e0 <__multiply+0x58>
 80154a8:	46d4      	mov	ip, sl
 80154aa:	e7b3      	b.n	8015414 <__multiply+0x8c>
 80154ac:	46e0      	mov	r8, ip
 80154ae:	e7dd      	b.n	801546c <__multiply+0xe4>
 80154b0:	3e01      	subs	r6, #1
 80154b2:	e799      	b.n	80153e8 <__multiply+0x60>

080154b4 <__pow5mult>:
 80154b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154b8:	4615      	mov	r5, r2
 80154ba:	f012 0203 	ands.w	r2, r2, #3
 80154be:	4606      	mov	r6, r0
 80154c0:	460f      	mov	r7, r1
 80154c2:	d007      	beq.n	80154d4 <__pow5mult+0x20>
 80154c4:	3a01      	subs	r2, #1
 80154c6:	4c21      	ldr	r4, [pc, #132]	; (801554c <__pow5mult+0x98>)
 80154c8:	2300      	movs	r3, #0
 80154ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80154ce:	f7ff fe8b 	bl	80151e8 <__multadd>
 80154d2:	4607      	mov	r7, r0
 80154d4:	10ad      	asrs	r5, r5, #2
 80154d6:	d035      	beq.n	8015544 <__pow5mult+0x90>
 80154d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80154da:	b93c      	cbnz	r4, 80154ec <__pow5mult+0x38>
 80154dc:	2010      	movs	r0, #16
 80154de:	f7ff fe03 	bl	80150e8 <malloc>
 80154e2:	6270      	str	r0, [r6, #36]	; 0x24
 80154e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80154e8:	6004      	str	r4, [r0, #0]
 80154ea:	60c4      	str	r4, [r0, #12]
 80154ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80154f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80154f4:	b94c      	cbnz	r4, 801550a <__pow5mult+0x56>
 80154f6:	f240 2171 	movw	r1, #625	; 0x271
 80154fa:	4630      	mov	r0, r6
 80154fc:	f7ff ff3b 	bl	8015376 <__i2b>
 8015500:	2300      	movs	r3, #0
 8015502:	f8c8 0008 	str.w	r0, [r8, #8]
 8015506:	4604      	mov	r4, r0
 8015508:	6003      	str	r3, [r0, #0]
 801550a:	f04f 0800 	mov.w	r8, #0
 801550e:	07eb      	lsls	r3, r5, #31
 8015510:	d50a      	bpl.n	8015528 <__pow5mult+0x74>
 8015512:	4639      	mov	r1, r7
 8015514:	4622      	mov	r2, r4
 8015516:	4630      	mov	r0, r6
 8015518:	f7ff ff36 	bl	8015388 <__multiply>
 801551c:	4639      	mov	r1, r7
 801551e:	4681      	mov	r9, r0
 8015520:	4630      	mov	r0, r6
 8015522:	f7ff fe4a 	bl	80151ba <_Bfree>
 8015526:	464f      	mov	r7, r9
 8015528:	106d      	asrs	r5, r5, #1
 801552a:	d00b      	beq.n	8015544 <__pow5mult+0x90>
 801552c:	6820      	ldr	r0, [r4, #0]
 801552e:	b938      	cbnz	r0, 8015540 <__pow5mult+0x8c>
 8015530:	4622      	mov	r2, r4
 8015532:	4621      	mov	r1, r4
 8015534:	4630      	mov	r0, r6
 8015536:	f7ff ff27 	bl	8015388 <__multiply>
 801553a:	6020      	str	r0, [r4, #0]
 801553c:	f8c0 8000 	str.w	r8, [r0]
 8015540:	4604      	mov	r4, r0
 8015542:	e7e4      	b.n	801550e <__pow5mult+0x5a>
 8015544:	4638      	mov	r0, r7
 8015546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801554a:	bf00      	nop
 801554c:	08016340 	.word	0x08016340

08015550 <__lshift>:
 8015550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015554:	460c      	mov	r4, r1
 8015556:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801555a:	6923      	ldr	r3, [r4, #16]
 801555c:	6849      	ldr	r1, [r1, #4]
 801555e:	eb0a 0903 	add.w	r9, sl, r3
 8015562:	68a3      	ldr	r3, [r4, #8]
 8015564:	4607      	mov	r7, r0
 8015566:	4616      	mov	r6, r2
 8015568:	f109 0501 	add.w	r5, r9, #1
 801556c:	42ab      	cmp	r3, r5
 801556e:	db32      	blt.n	80155d6 <__lshift+0x86>
 8015570:	4638      	mov	r0, r7
 8015572:	f7ff fdee 	bl	8015152 <_Balloc>
 8015576:	2300      	movs	r3, #0
 8015578:	4680      	mov	r8, r0
 801557a:	f100 0114 	add.w	r1, r0, #20
 801557e:	461a      	mov	r2, r3
 8015580:	4553      	cmp	r3, sl
 8015582:	db2b      	blt.n	80155dc <__lshift+0x8c>
 8015584:	6920      	ldr	r0, [r4, #16]
 8015586:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801558a:	f104 0314 	add.w	r3, r4, #20
 801558e:	f016 021f 	ands.w	r2, r6, #31
 8015592:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015596:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801559a:	d025      	beq.n	80155e8 <__lshift+0x98>
 801559c:	f1c2 0e20 	rsb	lr, r2, #32
 80155a0:	2000      	movs	r0, #0
 80155a2:	681e      	ldr	r6, [r3, #0]
 80155a4:	468a      	mov	sl, r1
 80155a6:	4096      	lsls	r6, r2
 80155a8:	4330      	orrs	r0, r6
 80155aa:	f84a 0b04 	str.w	r0, [sl], #4
 80155ae:	f853 0b04 	ldr.w	r0, [r3], #4
 80155b2:	459c      	cmp	ip, r3
 80155b4:	fa20 f00e 	lsr.w	r0, r0, lr
 80155b8:	d814      	bhi.n	80155e4 <__lshift+0x94>
 80155ba:	6048      	str	r0, [r1, #4]
 80155bc:	b108      	cbz	r0, 80155c2 <__lshift+0x72>
 80155be:	f109 0502 	add.w	r5, r9, #2
 80155c2:	3d01      	subs	r5, #1
 80155c4:	4638      	mov	r0, r7
 80155c6:	f8c8 5010 	str.w	r5, [r8, #16]
 80155ca:	4621      	mov	r1, r4
 80155cc:	f7ff fdf5 	bl	80151ba <_Bfree>
 80155d0:	4640      	mov	r0, r8
 80155d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80155d6:	3101      	adds	r1, #1
 80155d8:	005b      	lsls	r3, r3, #1
 80155da:	e7c7      	b.n	801556c <__lshift+0x1c>
 80155dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80155e0:	3301      	adds	r3, #1
 80155e2:	e7cd      	b.n	8015580 <__lshift+0x30>
 80155e4:	4651      	mov	r1, sl
 80155e6:	e7dc      	b.n	80155a2 <__lshift+0x52>
 80155e8:	3904      	subs	r1, #4
 80155ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80155ee:	f841 2f04 	str.w	r2, [r1, #4]!
 80155f2:	459c      	cmp	ip, r3
 80155f4:	d8f9      	bhi.n	80155ea <__lshift+0x9a>
 80155f6:	e7e4      	b.n	80155c2 <__lshift+0x72>

080155f8 <__mcmp>:
 80155f8:	6903      	ldr	r3, [r0, #16]
 80155fa:	690a      	ldr	r2, [r1, #16]
 80155fc:	1a9b      	subs	r3, r3, r2
 80155fe:	b530      	push	{r4, r5, lr}
 8015600:	d10c      	bne.n	801561c <__mcmp+0x24>
 8015602:	0092      	lsls	r2, r2, #2
 8015604:	3014      	adds	r0, #20
 8015606:	3114      	adds	r1, #20
 8015608:	1884      	adds	r4, r0, r2
 801560a:	4411      	add	r1, r2
 801560c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015610:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015614:	4295      	cmp	r5, r2
 8015616:	d003      	beq.n	8015620 <__mcmp+0x28>
 8015618:	d305      	bcc.n	8015626 <__mcmp+0x2e>
 801561a:	2301      	movs	r3, #1
 801561c:	4618      	mov	r0, r3
 801561e:	bd30      	pop	{r4, r5, pc}
 8015620:	42a0      	cmp	r0, r4
 8015622:	d3f3      	bcc.n	801560c <__mcmp+0x14>
 8015624:	e7fa      	b.n	801561c <__mcmp+0x24>
 8015626:	f04f 33ff 	mov.w	r3, #4294967295
 801562a:	e7f7      	b.n	801561c <__mcmp+0x24>

0801562c <__mdiff>:
 801562c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015630:	460d      	mov	r5, r1
 8015632:	4607      	mov	r7, r0
 8015634:	4611      	mov	r1, r2
 8015636:	4628      	mov	r0, r5
 8015638:	4614      	mov	r4, r2
 801563a:	f7ff ffdd 	bl	80155f8 <__mcmp>
 801563e:	1e06      	subs	r6, r0, #0
 8015640:	d108      	bne.n	8015654 <__mdiff+0x28>
 8015642:	4631      	mov	r1, r6
 8015644:	4638      	mov	r0, r7
 8015646:	f7ff fd84 	bl	8015152 <_Balloc>
 801564a:	2301      	movs	r3, #1
 801564c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015654:	bfa4      	itt	ge
 8015656:	4623      	movge	r3, r4
 8015658:	462c      	movge	r4, r5
 801565a:	4638      	mov	r0, r7
 801565c:	6861      	ldr	r1, [r4, #4]
 801565e:	bfa6      	itte	ge
 8015660:	461d      	movge	r5, r3
 8015662:	2600      	movge	r6, #0
 8015664:	2601      	movlt	r6, #1
 8015666:	f7ff fd74 	bl	8015152 <_Balloc>
 801566a:	692b      	ldr	r3, [r5, #16]
 801566c:	60c6      	str	r6, [r0, #12]
 801566e:	6926      	ldr	r6, [r4, #16]
 8015670:	f105 0914 	add.w	r9, r5, #20
 8015674:	f104 0214 	add.w	r2, r4, #20
 8015678:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801567c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015680:	f100 0514 	add.w	r5, r0, #20
 8015684:	f04f 0e00 	mov.w	lr, #0
 8015688:	f852 ab04 	ldr.w	sl, [r2], #4
 801568c:	f859 4b04 	ldr.w	r4, [r9], #4
 8015690:	fa1e f18a 	uxtah	r1, lr, sl
 8015694:	b2a3      	uxth	r3, r4
 8015696:	1ac9      	subs	r1, r1, r3
 8015698:	0c23      	lsrs	r3, r4, #16
 801569a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801569e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80156a2:	b289      	uxth	r1, r1
 80156a4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80156a8:	45c8      	cmp	r8, r9
 80156aa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80156ae:	4694      	mov	ip, r2
 80156b0:	f845 3b04 	str.w	r3, [r5], #4
 80156b4:	d8e8      	bhi.n	8015688 <__mdiff+0x5c>
 80156b6:	45bc      	cmp	ip, r7
 80156b8:	d304      	bcc.n	80156c4 <__mdiff+0x98>
 80156ba:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80156be:	b183      	cbz	r3, 80156e2 <__mdiff+0xb6>
 80156c0:	6106      	str	r6, [r0, #16]
 80156c2:	e7c5      	b.n	8015650 <__mdiff+0x24>
 80156c4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80156c8:	fa1e f381 	uxtah	r3, lr, r1
 80156cc:	141a      	asrs	r2, r3, #16
 80156ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80156d2:	b29b      	uxth	r3, r3
 80156d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80156d8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80156dc:	f845 3b04 	str.w	r3, [r5], #4
 80156e0:	e7e9      	b.n	80156b6 <__mdiff+0x8a>
 80156e2:	3e01      	subs	r6, #1
 80156e4:	e7e9      	b.n	80156ba <__mdiff+0x8e>
	...

080156e8 <__ulp>:
 80156e8:	4b12      	ldr	r3, [pc, #72]	; (8015734 <__ulp+0x4c>)
 80156ea:	ee10 2a90 	vmov	r2, s1
 80156ee:	401a      	ands	r2, r3
 80156f0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	dd04      	ble.n	8015702 <__ulp+0x1a>
 80156f8:	2000      	movs	r0, #0
 80156fa:	4619      	mov	r1, r3
 80156fc:	ec41 0b10 	vmov	d0, r0, r1
 8015700:	4770      	bx	lr
 8015702:	425b      	negs	r3, r3
 8015704:	151b      	asrs	r3, r3, #20
 8015706:	2b13      	cmp	r3, #19
 8015708:	f04f 0000 	mov.w	r0, #0
 801570c:	f04f 0100 	mov.w	r1, #0
 8015710:	dc04      	bgt.n	801571c <__ulp+0x34>
 8015712:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015716:	fa42 f103 	asr.w	r1, r2, r3
 801571a:	e7ef      	b.n	80156fc <__ulp+0x14>
 801571c:	3b14      	subs	r3, #20
 801571e:	2b1e      	cmp	r3, #30
 8015720:	f04f 0201 	mov.w	r2, #1
 8015724:	bfda      	itte	le
 8015726:	f1c3 031f 	rsble	r3, r3, #31
 801572a:	fa02 f303 	lslle.w	r3, r2, r3
 801572e:	4613      	movgt	r3, r2
 8015730:	4618      	mov	r0, r3
 8015732:	e7e3      	b.n	80156fc <__ulp+0x14>
 8015734:	7ff00000 	.word	0x7ff00000

08015738 <__b2d>:
 8015738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801573a:	6905      	ldr	r5, [r0, #16]
 801573c:	f100 0714 	add.w	r7, r0, #20
 8015740:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015744:	1f2e      	subs	r6, r5, #4
 8015746:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801574a:	4620      	mov	r0, r4
 801574c:	f7ff fdc5 	bl	80152da <__hi0bits>
 8015750:	f1c0 0320 	rsb	r3, r0, #32
 8015754:	280a      	cmp	r0, #10
 8015756:	600b      	str	r3, [r1, #0]
 8015758:	f8df c074 	ldr.w	ip, [pc, #116]	; 80157d0 <__b2d+0x98>
 801575c:	dc14      	bgt.n	8015788 <__b2d+0x50>
 801575e:	f1c0 0e0b 	rsb	lr, r0, #11
 8015762:	fa24 f10e 	lsr.w	r1, r4, lr
 8015766:	42b7      	cmp	r7, r6
 8015768:	ea41 030c 	orr.w	r3, r1, ip
 801576c:	bf34      	ite	cc
 801576e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015772:	2100      	movcs	r1, #0
 8015774:	3015      	adds	r0, #21
 8015776:	fa04 f000 	lsl.w	r0, r4, r0
 801577a:	fa21 f10e 	lsr.w	r1, r1, lr
 801577e:	ea40 0201 	orr.w	r2, r0, r1
 8015782:	ec43 2b10 	vmov	d0, r2, r3
 8015786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015788:	42b7      	cmp	r7, r6
 801578a:	bf3a      	itte	cc
 801578c:	f1a5 0608 	subcc.w	r6, r5, #8
 8015790:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015794:	2100      	movcs	r1, #0
 8015796:	380b      	subs	r0, #11
 8015798:	d015      	beq.n	80157c6 <__b2d+0x8e>
 801579a:	4084      	lsls	r4, r0
 801579c:	f1c0 0520 	rsb	r5, r0, #32
 80157a0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80157a4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80157a8:	42be      	cmp	r6, r7
 80157aa:	fa21 fc05 	lsr.w	ip, r1, r5
 80157ae:	ea44 030c 	orr.w	r3, r4, ip
 80157b2:	bf8c      	ite	hi
 80157b4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80157b8:	2400      	movls	r4, #0
 80157ba:	fa01 f000 	lsl.w	r0, r1, r0
 80157be:	40ec      	lsrs	r4, r5
 80157c0:	ea40 0204 	orr.w	r2, r0, r4
 80157c4:	e7dd      	b.n	8015782 <__b2d+0x4a>
 80157c6:	ea44 030c 	orr.w	r3, r4, ip
 80157ca:	460a      	mov	r2, r1
 80157cc:	e7d9      	b.n	8015782 <__b2d+0x4a>
 80157ce:	bf00      	nop
 80157d0:	3ff00000 	.word	0x3ff00000

080157d4 <__d2b>:
 80157d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80157d8:	460e      	mov	r6, r1
 80157da:	2101      	movs	r1, #1
 80157dc:	ec59 8b10 	vmov	r8, r9, d0
 80157e0:	4615      	mov	r5, r2
 80157e2:	f7ff fcb6 	bl	8015152 <_Balloc>
 80157e6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80157ea:	4607      	mov	r7, r0
 80157ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80157f0:	bb34      	cbnz	r4, 8015840 <__d2b+0x6c>
 80157f2:	9301      	str	r3, [sp, #4]
 80157f4:	f1b8 0300 	subs.w	r3, r8, #0
 80157f8:	d027      	beq.n	801584a <__d2b+0x76>
 80157fa:	a802      	add	r0, sp, #8
 80157fc:	f840 3d08 	str.w	r3, [r0, #-8]!
 8015800:	f7ff fd8a 	bl	8015318 <__lo0bits>
 8015804:	9900      	ldr	r1, [sp, #0]
 8015806:	b1f0      	cbz	r0, 8015846 <__d2b+0x72>
 8015808:	9a01      	ldr	r2, [sp, #4]
 801580a:	f1c0 0320 	rsb	r3, r0, #32
 801580e:	fa02 f303 	lsl.w	r3, r2, r3
 8015812:	430b      	orrs	r3, r1
 8015814:	40c2      	lsrs	r2, r0
 8015816:	617b      	str	r3, [r7, #20]
 8015818:	9201      	str	r2, [sp, #4]
 801581a:	9b01      	ldr	r3, [sp, #4]
 801581c:	61bb      	str	r3, [r7, #24]
 801581e:	2b00      	cmp	r3, #0
 8015820:	bf14      	ite	ne
 8015822:	2102      	movne	r1, #2
 8015824:	2101      	moveq	r1, #1
 8015826:	6139      	str	r1, [r7, #16]
 8015828:	b1c4      	cbz	r4, 801585c <__d2b+0x88>
 801582a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801582e:	4404      	add	r4, r0
 8015830:	6034      	str	r4, [r6, #0]
 8015832:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015836:	6028      	str	r0, [r5, #0]
 8015838:	4638      	mov	r0, r7
 801583a:	b003      	add	sp, #12
 801583c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015840:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015844:	e7d5      	b.n	80157f2 <__d2b+0x1e>
 8015846:	6179      	str	r1, [r7, #20]
 8015848:	e7e7      	b.n	801581a <__d2b+0x46>
 801584a:	a801      	add	r0, sp, #4
 801584c:	f7ff fd64 	bl	8015318 <__lo0bits>
 8015850:	9b01      	ldr	r3, [sp, #4]
 8015852:	617b      	str	r3, [r7, #20]
 8015854:	2101      	movs	r1, #1
 8015856:	6139      	str	r1, [r7, #16]
 8015858:	3020      	adds	r0, #32
 801585a:	e7e5      	b.n	8015828 <__d2b+0x54>
 801585c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015860:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015864:	6030      	str	r0, [r6, #0]
 8015866:	6918      	ldr	r0, [r3, #16]
 8015868:	f7ff fd37 	bl	80152da <__hi0bits>
 801586c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015870:	e7e1      	b.n	8015836 <__d2b+0x62>

08015872 <__ratio>:
 8015872:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015876:	4688      	mov	r8, r1
 8015878:	4669      	mov	r1, sp
 801587a:	4681      	mov	r9, r0
 801587c:	f7ff ff5c 	bl	8015738 <__b2d>
 8015880:	a901      	add	r1, sp, #4
 8015882:	4640      	mov	r0, r8
 8015884:	ec57 6b10 	vmov	r6, r7, d0
 8015888:	f7ff ff56 	bl	8015738 <__b2d>
 801588c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015890:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015894:	eba3 0c02 	sub.w	ip, r3, r2
 8015898:	e9dd 3200 	ldrd	r3, r2, [sp]
 801589c:	1a9b      	subs	r3, r3, r2
 801589e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80158a2:	ec5b ab10 	vmov	sl, fp, d0
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	bfce      	itee	gt
 80158aa:	463a      	movgt	r2, r7
 80158ac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80158b0:	465a      	movle	r2, fp
 80158b2:	4659      	mov	r1, fp
 80158b4:	463d      	mov	r5, r7
 80158b6:	bfd4      	ite	le
 80158b8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80158bc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80158c0:	4630      	mov	r0, r6
 80158c2:	ee10 2a10 	vmov	r2, s0
 80158c6:	460b      	mov	r3, r1
 80158c8:	4629      	mov	r1, r5
 80158ca:	f7f2 fef7 	bl	80086bc <__aeabi_ddiv>
 80158ce:	ec41 0b10 	vmov	d0, r0, r1
 80158d2:	b003      	add	sp, #12
 80158d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080158d8 <__copybits>:
 80158d8:	3901      	subs	r1, #1
 80158da:	b510      	push	{r4, lr}
 80158dc:	1149      	asrs	r1, r1, #5
 80158de:	6914      	ldr	r4, [r2, #16]
 80158e0:	3101      	adds	r1, #1
 80158e2:	f102 0314 	add.w	r3, r2, #20
 80158e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80158ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80158ee:	42a3      	cmp	r3, r4
 80158f0:	4602      	mov	r2, r0
 80158f2:	d303      	bcc.n	80158fc <__copybits+0x24>
 80158f4:	2300      	movs	r3, #0
 80158f6:	428a      	cmp	r2, r1
 80158f8:	d305      	bcc.n	8015906 <__copybits+0x2e>
 80158fa:	bd10      	pop	{r4, pc}
 80158fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8015900:	f840 2b04 	str.w	r2, [r0], #4
 8015904:	e7f3      	b.n	80158ee <__copybits+0x16>
 8015906:	f842 3b04 	str.w	r3, [r2], #4
 801590a:	e7f4      	b.n	80158f6 <__copybits+0x1e>

0801590c <__any_on>:
 801590c:	f100 0214 	add.w	r2, r0, #20
 8015910:	6900      	ldr	r0, [r0, #16]
 8015912:	114b      	asrs	r3, r1, #5
 8015914:	4298      	cmp	r0, r3
 8015916:	b510      	push	{r4, lr}
 8015918:	db11      	blt.n	801593e <__any_on+0x32>
 801591a:	dd0a      	ble.n	8015932 <__any_on+0x26>
 801591c:	f011 011f 	ands.w	r1, r1, #31
 8015920:	d007      	beq.n	8015932 <__any_on+0x26>
 8015922:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015926:	fa24 f001 	lsr.w	r0, r4, r1
 801592a:	fa00 f101 	lsl.w	r1, r0, r1
 801592e:	428c      	cmp	r4, r1
 8015930:	d10b      	bne.n	801594a <__any_on+0x3e>
 8015932:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015936:	4293      	cmp	r3, r2
 8015938:	d803      	bhi.n	8015942 <__any_on+0x36>
 801593a:	2000      	movs	r0, #0
 801593c:	bd10      	pop	{r4, pc}
 801593e:	4603      	mov	r3, r0
 8015940:	e7f7      	b.n	8015932 <__any_on+0x26>
 8015942:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015946:	2900      	cmp	r1, #0
 8015948:	d0f5      	beq.n	8015936 <__any_on+0x2a>
 801594a:	2001      	movs	r0, #1
 801594c:	e7f6      	b.n	801593c <__any_on+0x30>

0801594e <_calloc_r>:
 801594e:	b538      	push	{r3, r4, r5, lr}
 8015950:	fb02 f401 	mul.w	r4, r2, r1
 8015954:	4621      	mov	r1, r4
 8015956:	f7fb fbf7 	bl	8011148 <_malloc_r>
 801595a:	4605      	mov	r5, r0
 801595c:	b118      	cbz	r0, 8015966 <_calloc_r+0x18>
 801595e:	4622      	mov	r2, r4
 8015960:	2100      	movs	r1, #0
 8015962:	f7fb fb9a 	bl	801109a <memset>
 8015966:	4628      	mov	r0, r5
 8015968:	bd38      	pop	{r3, r4, r5, pc}

0801596a <_realloc_r>:
 801596a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801596c:	4607      	mov	r7, r0
 801596e:	4614      	mov	r4, r2
 8015970:	460e      	mov	r6, r1
 8015972:	b921      	cbnz	r1, 801597e <_realloc_r+0x14>
 8015974:	4611      	mov	r1, r2
 8015976:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801597a:	f7fb bbe5 	b.w	8011148 <_malloc_r>
 801597e:	b922      	cbnz	r2, 801598a <_realloc_r+0x20>
 8015980:	f7fb fb94 	bl	80110ac <_free_r>
 8015984:	4625      	mov	r5, r4
 8015986:	4628      	mov	r0, r5
 8015988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801598a:	f000 f9ce 	bl	8015d2a <_malloc_usable_size_r>
 801598e:	42a0      	cmp	r0, r4
 8015990:	d20f      	bcs.n	80159b2 <_realloc_r+0x48>
 8015992:	4621      	mov	r1, r4
 8015994:	4638      	mov	r0, r7
 8015996:	f7fb fbd7 	bl	8011148 <_malloc_r>
 801599a:	4605      	mov	r5, r0
 801599c:	2800      	cmp	r0, #0
 801599e:	d0f2      	beq.n	8015986 <_realloc_r+0x1c>
 80159a0:	4631      	mov	r1, r6
 80159a2:	4622      	mov	r2, r4
 80159a4:	f7fb fb6e 	bl	8011084 <memcpy>
 80159a8:	4631      	mov	r1, r6
 80159aa:	4638      	mov	r0, r7
 80159ac:	f7fb fb7e 	bl	80110ac <_free_r>
 80159b0:	e7e9      	b.n	8015986 <_realloc_r+0x1c>
 80159b2:	4635      	mov	r5, r6
 80159b4:	e7e7      	b.n	8015986 <_realloc_r+0x1c>

080159b6 <__ssputs_r>:
 80159b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80159ba:	688e      	ldr	r6, [r1, #8]
 80159bc:	429e      	cmp	r6, r3
 80159be:	4682      	mov	sl, r0
 80159c0:	460c      	mov	r4, r1
 80159c2:	4690      	mov	r8, r2
 80159c4:	4699      	mov	r9, r3
 80159c6:	d837      	bhi.n	8015a38 <__ssputs_r+0x82>
 80159c8:	898a      	ldrh	r2, [r1, #12]
 80159ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80159ce:	d031      	beq.n	8015a34 <__ssputs_r+0x7e>
 80159d0:	6825      	ldr	r5, [r4, #0]
 80159d2:	6909      	ldr	r1, [r1, #16]
 80159d4:	1a6f      	subs	r7, r5, r1
 80159d6:	6965      	ldr	r5, [r4, #20]
 80159d8:	2302      	movs	r3, #2
 80159da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80159de:	fb95 f5f3 	sdiv	r5, r5, r3
 80159e2:	f109 0301 	add.w	r3, r9, #1
 80159e6:	443b      	add	r3, r7
 80159e8:	429d      	cmp	r5, r3
 80159ea:	bf38      	it	cc
 80159ec:	461d      	movcc	r5, r3
 80159ee:	0553      	lsls	r3, r2, #21
 80159f0:	d530      	bpl.n	8015a54 <__ssputs_r+0x9e>
 80159f2:	4629      	mov	r1, r5
 80159f4:	f7fb fba8 	bl	8011148 <_malloc_r>
 80159f8:	4606      	mov	r6, r0
 80159fa:	b950      	cbnz	r0, 8015a12 <__ssputs_r+0x5c>
 80159fc:	230c      	movs	r3, #12
 80159fe:	f8ca 3000 	str.w	r3, [sl]
 8015a02:	89a3      	ldrh	r3, [r4, #12]
 8015a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015a08:	81a3      	strh	r3, [r4, #12]
 8015a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a12:	463a      	mov	r2, r7
 8015a14:	6921      	ldr	r1, [r4, #16]
 8015a16:	f7fb fb35 	bl	8011084 <memcpy>
 8015a1a:	89a3      	ldrh	r3, [r4, #12]
 8015a1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a24:	81a3      	strh	r3, [r4, #12]
 8015a26:	6126      	str	r6, [r4, #16]
 8015a28:	6165      	str	r5, [r4, #20]
 8015a2a:	443e      	add	r6, r7
 8015a2c:	1bed      	subs	r5, r5, r7
 8015a2e:	6026      	str	r6, [r4, #0]
 8015a30:	60a5      	str	r5, [r4, #8]
 8015a32:	464e      	mov	r6, r9
 8015a34:	454e      	cmp	r6, r9
 8015a36:	d900      	bls.n	8015a3a <__ssputs_r+0x84>
 8015a38:	464e      	mov	r6, r9
 8015a3a:	4632      	mov	r2, r6
 8015a3c:	4641      	mov	r1, r8
 8015a3e:	6820      	ldr	r0, [r4, #0]
 8015a40:	f7ff fb6c 	bl	801511c <memmove>
 8015a44:	68a3      	ldr	r3, [r4, #8]
 8015a46:	1b9b      	subs	r3, r3, r6
 8015a48:	60a3      	str	r3, [r4, #8]
 8015a4a:	6823      	ldr	r3, [r4, #0]
 8015a4c:	441e      	add	r6, r3
 8015a4e:	6026      	str	r6, [r4, #0]
 8015a50:	2000      	movs	r0, #0
 8015a52:	e7dc      	b.n	8015a0e <__ssputs_r+0x58>
 8015a54:	462a      	mov	r2, r5
 8015a56:	f7ff ff88 	bl	801596a <_realloc_r>
 8015a5a:	4606      	mov	r6, r0
 8015a5c:	2800      	cmp	r0, #0
 8015a5e:	d1e2      	bne.n	8015a26 <__ssputs_r+0x70>
 8015a60:	6921      	ldr	r1, [r4, #16]
 8015a62:	4650      	mov	r0, sl
 8015a64:	f7fb fb22 	bl	80110ac <_free_r>
 8015a68:	e7c8      	b.n	80159fc <__ssputs_r+0x46>
	...

08015a6c <_svfiprintf_r>:
 8015a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a70:	461d      	mov	r5, r3
 8015a72:	898b      	ldrh	r3, [r1, #12]
 8015a74:	061f      	lsls	r7, r3, #24
 8015a76:	b09d      	sub	sp, #116	; 0x74
 8015a78:	4680      	mov	r8, r0
 8015a7a:	460c      	mov	r4, r1
 8015a7c:	4616      	mov	r6, r2
 8015a7e:	d50f      	bpl.n	8015aa0 <_svfiprintf_r+0x34>
 8015a80:	690b      	ldr	r3, [r1, #16]
 8015a82:	b96b      	cbnz	r3, 8015aa0 <_svfiprintf_r+0x34>
 8015a84:	2140      	movs	r1, #64	; 0x40
 8015a86:	f7fb fb5f 	bl	8011148 <_malloc_r>
 8015a8a:	6020      	str	r0, [r4, #0]
 8015a8c:	6120      	str	r0, [r4, #16]
 8015a8e:	b928      	cbnz	r0, 8015a9c <_svfiprintf_r+0x30>
 8015a90:	230c      	movs	r3, #12
 8015a92:	f8c8 3000 	str.w	r3, [r8]
 8015a96:	f04f 30ff 	mov.w	r0, #4294967295
 8015a9a:	e0c8      	b.n	8015c2e <_svfiprintf_r+0x1c2>
 8015a9c:	2340      	movs	r3, #64	; 0x40
 8015a9e:	6163      	str	r3, [r4, #20]
 8015aa0:	2300      	movs	r3, #0
 8015aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8015aa4:	2320      	movs	r3, #32
 8015aa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015aaa:	2330      	movs	r3, #48	; 0x30
 8015aac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015ab0:	9503      	str	r5, [sp, #12]
 8015ab2:	f04f 0b01 	mov.w	fp, #1
 8015ab6:	4637      	mov	r7, r6
 8015ab8:	463d      	mov	r5, r7
 8015aba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015abe:	b10b      	cbz	r3, 8015ac4 <_svfiprintf_r+0x58>
 8015ac0:	2b25      	cmp	r3, #37	; 0x25
 8015ac2:	d13e      	bne.n	8015b42 <_svfiprintf_r+0xd6>
 8015ac4:	ebb7 0a06 	subs.w	sl, r7, r6
 8015ac8:	d00b      	beq.n	8015ae2 <_svfiprintf_r+0x76>
 8015aca:	4653      	mov	r3, sl
 8015acc:	4632      	mov	r2, r6
 8015ace:	4621      	mov	r1, r4
 8015ad0:	4640      	mov	r0, r8
 8015ad2:	f7ff ff70 	bl	80159b6 <__ssputs_r>
 8015ad6:	3001      	adds	r0, #1
 8015ad8:	f000 80a4 	beq.w	8015c24 <_svfiprintf_r+0x1b8>
 8015adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ade:	4453      	add	r3, sl
 8015ae0:	9309      	str	r3, [sp, #36]	; 0x24
 8015ae2:	783b      	ldrb	r3, [r7, #0]
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	f000 809d 	beq.w	8015c24 <_svfiprintf_r+0x1b8>
 8015aea:	2300      	movs	r3, #0
 8015aec:	f04f 32ff 	mov.w	r2, #4294967295
 8015af0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015af4:	9304      	str	r3, [sp, #16]
 8015af6:	9307      	str	r3, [sp, #28]
 8015af8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015afc:	931a      	str	r3, [sp, #104]	; 0x68
 8015afe:	462f      	mov	r7, r5
 8015b00:	2205      	movs	r2, #5
 8015b02:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015b06:	4850      	ldr	r0, [pc, #320]	; (8015c48 <_svfiprintf_r+0x1dc>)
 8015b08:	f7f2 faa2 	bl	8008050 <memchr>
 8015b0c:	9b04      	ldr	r3, [sp, #16]
 8015b0e:	b9d0      	cbnz	r0, 8015b46 <_svfiprintf_r+0xda>
 8015b10:	06d9      	lsls	r1, r3, #27
 8015b12:	bf44      	itt	mi
 8015b14:	2220      	movmi	r2, #32
 8015b16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015b1a:	071a      	lsls	r2, r3, #28
 8015b1c:	bf44      	itt	mi
 8015b1e:	222b      	movmi	r2, #43	; 0x2b
 8015b20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015b24:	782a      	ldrb	r2, [r5, #0]
 8015b26:	2a2a      	cmp	r2, #42	; 0x2a
 8015b28:	d015      	beq.n	8015b56 <_svfiprintf_r+0xea>
 8015b2a:	9a07      	ldr	r2, [sp, #28]
 8015b2c:	462f      	mov	r7, r5
 8015b2e:	2000      	movs	r0, #0
 8015b30:	250a      	movs	r5, #10
 8015b32:	4639      	mov	r1, r7
 8015b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015b38:	3b30      	subs	r3, #48	; 0x30
 8015b3a:	2b09      	cmp	r3, #9
 8015b3c:	d94d      	bls.n	8015bda <_svfiprintf_r+0x16e>
 8015b3e:	b1b8      	cbz	r0, 8015b70 <_svfiprintf_r+0x104>
 8015b40:	e00f      	b.n	8015b62 <_svfiprintf_r+0xf6>
 8015b42:	462f      	mov	r7, r5
 8015b44:	e7b8      	b.n	8015ab8 <_svfiprintf_r+0x4c>
 8015b46:	4a40      	ldr	r2, [pc, #256]	; (8015c48 <_svfiprintf_r+0x1dc>)
 8015b48:	1a80      	subs	r0, r0, r2
 8015b4a:	fa0b f000 	lsl.w	r0, fp, r0
 8015b4e:	4318      	orrs	r0, r3
 8015b50:	9004      	str	r0, [sp, #16]
 8015b52:	463d      	mov	r5, r7
 8015b54:	e7d3      	b.n	8015afe <_svfiprintf_r+0x92>
 8015b56:	9a03      	ldr	r2, [sp, #12]
 8015b58:	1d11      	adds	r1, r2, #4
 8015b5a:	6812      	ldr	r2, [r2, #0]
 8015b5c:	9103      	str	r1, [sp, #12]
 8015b5e:	2a00      	cmp	r2, #0
 8015b60:	db01      	blt.n	8015b66 <_svfiprintf_r+0xfa>
 8015b62:	9207      	str	r2, [sp, #28]
 8015b64:	e004      	b.n	8015b70 <_svfiprintf_r+0x104>
 8015b66:	4252      	negs	r2, r2
 8015b68:	f043 0302 	orr.w	r3, r3, #2
 8015b6c:	9207      	str	r2, [sp, #28]
 8015b6e:	9304      	str	r3, [sp, #16]
 8015b70:	783b      	ldrb	r3, [r7, #0]
 8015b72:	2b2e      	cmp	r3, #46	; 0x2e
 8015b74:	d10c      	bne.n	8015b90 <_svfiprintf_r+0x124>
 8015b76:	787b      	ldrb	r3, [r7, #1]
 8015b78:	2b2a      	cmp	r3, #42	; 0x2a
 8015b7a:	d133      	bne.n	8015be4 <_svfiprintf_r+0x178>
 8015b7c:	9b03      	ldr	r3, [sp, #12]
 8015b7e:	1d1a      	adds	r2, r3, #4
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	9203      	str	r2, [sp, #12]
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	bfb8      	it	lt
 8015b88:	f04f 33ff 	movlt.w	r3, #4294967295
 8015b8c:	3702      	adds	r7, #2
 8015b8e:	9305      	str	r3, [sp, #20]
 8015b90:	4d2e      	ldr	r5, [pc, #184]	; (8015c4c <_svfiprintf_r+0x1e0>)
 8015b92:	7839      	ldrb	r1, [r7, #0]
 8015b94:	2203      	movs	r2, #3
 8015b96:	4628      	mov	r0, r5
 8015b98:	f7f2 fa5a 	bl	8008050 <memchr>
 8015b9c:	b138      	cbz	r0, 8015bae <_svfiprintf_r+0x142>
 8015b9e:	2340      	movs	r3, #64	; 0x40
 8015ba0:	1b40      	subs	r0, r0, r5
 8015ba2:	fa03 f000 	lsl.w	r0, r3, r0
 8015ba6:	9b04      	ldr	r3, [sp, #16]
 8015ba8:	4303      	orrs	r3, r0
 8015baa:	3701      	adds	r7, #1
 8015bac:	9304      	str	r3, [sp, #16]
 8015bae:	7839      	ldrb	r1, [r7, #0]
 8015bb0:	4827      	ldr	r0, [pc, #156]	; (8015c50 <_svfiprintf_r+0x1e4>)
 8015bb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015bb6:	2206      	movs	r2, #6
 8015bb8:	1c7e      	adds	r6, r7, #1
 8015bba:	f7f2 fa49 	bl	8008050 <memchr>
 8015bbe:	2800      	cmp	r0, #0
 8015bc0:	d038      	beq.n	8015c34 <_svfiprintf_r+0x1c8>
 8015bc2:	4b24      	ldr	r3, [pc, #144]	; (8015c54 <_svfiprintf_r+0x1e8>)
 8015bc4:	bb13      	cbnz	r3, 8015c0c <_svfiprintf_r+0x1a0>
 8015bc6:	9b03      	ldr	r3, [sp, #12]
 8015bc8:	3307      	adds	r3, #7
 8015bca:	f023 0307 	bic.w	r3, r3, #7
 8015bce:	3308      	adds	r3, #8
 8015bd0:	9303      	str	r3, [sp, #12]
 8015bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015bd4:	444b      	add	r3, r9
 8015bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8015bd8:	e76d      	b.n	8015ab6 <_svfiprintf_r+0x4a>
 8015bda:	fb05 3202 	mla	r2, r5, r2, r3
 8015bde:	2001      	movs	r0, #1
 8015be0:	460f      	mov	r7, r1
 8015be2:	e7a6      	b.n	8015b32 <_svfiprintf_r+0xc6>
 8015be4:	2300      	movs	r3, #0
 8015be6:	3701      	adds	r7, #1
 8015be8:	9305      	str	r3, [sp, #20]
 8015bea:	4619      	mov	r1, r3
 8015bec:	250a      	movs	r5, #10
 8015bee:	4638      	mov	r0, r7
 8015bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015bf4:	3a30      	subs	r2, #48	; 0x30
 8015bf6:	2a09      	cmp	r2, #9
 8015bf8:	d903      	bls.n	8015c02 <_svfiprintf_r+0x196>
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	d0c8      	beq.n	8015b90 <_svfiprintf_r+0x124>
 8015bfe:	9105      	str	r1, [sp, #20]
 8015c00:	e7c6      	b.n	8015b90 <_svfiprintf_r+0x124>
 8015c02:	fb05 2101 	mla	r1, r5, r1, r2
 8015c06:	2301      	movs	r3, #1
 8015c08:	4607      	mov	r7, r0
 8015c0a:	e7f0      	b.n	8015bee <_svfiprintf_r+0x182>
 8015c0c:	ab03      	add	r3, sp, #12
 8015c0e:	9300      	str	r3, [sp, #0]
 8015c10:	4622      	mov	r2, r4
 8015c12:	4b11      	ldr	r3, [pc, #68]	; (8015c58 <_svfiprintf_r+0x1ec>)
 8015c14:	a904      	add	r1, sp, #16
 8015c16:	4640      	mov	r0, r8
 8015c18:	f7fb fcc4 	bl	80115a4 <_printf_float>
 8015c1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015c20:	4681      	mov	r9, r0
 8015c22:	d1d6      	bne.n	8015bd2 <_svfiprintf_r+0x166>
 8015c24:	89a3      	ldrh	r3, [r4, #12]
 8015c26:	065b      	lsls	r3, r3, #25
 8015c28:	f53f af35 	bmi.w	8015a96 <_svfiprintf_r+0x2a>
 8015c2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015c2e:	b01d      	add	sp, #116	; 0x74
 8015c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c34:	ab03      	add	r3, sp, #12
 8015c36:	9300      	str	r3, [sp, #0]
 8015c38:	4622      	mov	r2, r4
 8015c3a:	4b07      	ldr	r3, [pc, #28]	; (8015c58 <_svfiprintf_r+0x1ec>)
 8015c3c:	a904      	add	r1, sp, #16
 8015c3e:	4640      	mov	r0, r8
 8015c40:	f7fb ff66 	bl	8011b10 <_printf_i>
 8015c44:	e7ea      	b.n	8015c1c <_svfiprintf_r+0x1b0>
 8015c46:	bf00      	nop
 8015c48:	08016184 	.word	0x08016184
 8015c4c:	0801618a 	.word	0x0801618a
 8015c50:	0801618e 	.word	0x0801618e
 8015c54:	080115a5 	.word	0x080115a5
 8015c58:	080159b7 	.word	0x080159b7

08015c5c <_putc_r>:
 8015c5c:	b570      	push	{r4, r5, r6, lr}
 8015c5e:	460d      	mov	r5, r1
 8015c60:	4614      	mov	r4, r2
 8015c62:	4606      	mov	r6, r0
 8015c64:	b118      	cbz	r0, 8015c6e <_putc_r+0x12>
 8015c66:	6983      	ldr	r3, [r0, #24]
 8015c68:	b90b      	cbnz	r3, 8015c6e <_putc_r+0x12>
 8015c6a:	f7fb f8dd 	bl	8010e28 <__sinit>
 8015c6e:	4b13      	ldr	r3, [pc, #76]	; (8015cbc <_putc_r+0x60>)
 8015c70:	429c      	cmp	r4, r3
 8015c72:	d112      	bne.n	8015c9a <_putc_r+0x3e>
 8015c74:	6874      	ldr	r4, [r6, #4]
 8015c76:	68a3      	ldr	r3, [r4, #8]
 8015c78:	3b01      	subs	r3, #1
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	60a3      	str	r3, [r4, #8]
 8015c7e:	da16      	bge.n	8015cae <_putc_r+0x52>
 8015c80:	69a2      	ldr	r2, [r4, #24]
 8015c82:	4293      	cmp	r3, r2
 8015c84:	db02      	blt.n	8015c8c <_putc_r+0x30>
 8015c86:	b2eb      	uxtb	r3, r5
 8015c88:	2b0a      	cmp	r3, #10
 8015c8a:	d110      	bne.n	8015cae <_putc_r+0x52>
 8015c8c:	4622      	mov	r2, r4
 8015c8e:	4629      	mov	r1, r5
 8015c90:	4630      	mov	r0, r6
 8015c92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015c96:	f7fd bf85 	b.w	8013ba4 <__swbuf_r>
 8015c9a:	4b09      	ldr	r3, [pc, #36]	; (8015cc0 <_putc_r+0x64>)
 8015c9c:	429c      	cmp	r4, r3
 8015c9e:	d101      	bne.n	8015ca4 <_putc_r+0x48>
 8015ca0:	68b4      	ldr	r4, [r6, #8]
 8015ca2:	e7e8      	b.n	8015c76 <_putc_r+0x1a>
 8015ca4:	4b07      	ldr	r3, [pc, #28]	; (8015cc4 <_putc_r+0x68>)
 8015ca6:	429c      	cmp	r4, r3
 8015ca8:	bf08      	it	eq
 8015caa:	68f4      	ldreq	r4, [r6, #12]
 8015cac:	e7e3      	b.n	8015c76 <_putc_r+0x1a>
 8015cae:	6823      	ldr	r3, [r4, #0]
 8015cb0:	1c5a      	adds	r2, r3, #1
 8015cb2:	6022      	str	r2, [r4, #0]
 8015cb4:	701d      	strb	r5, [r3, #0]
 8015cb6:	b2e8      	uxtb	r0, r5
 8015cb8:	bd70      	pop	{r4, r5, r6, pc}
 8015cba:	bf00      	nop
 8015cbc:	08016140 	.word	0x08016140
 8015cc0:	08016160 	.word	0x08016160
 8015cc4:	08016120 	.word	0x08016120

08015cc8 <_read_r>:
 8015cc8:	b538      	push	{r3, r4, r5, lr}
 8015cca:	4c07      	ldr	r4, [pc, #28]	; (8015ce8 <_read_r+0x20>)
 8015ccc:	4605      	mov	r5, r0
 8015cce:	4608      	mov	r0, r1
 8015cd0:	4611      	mov	r1, r2
 8015cd2:	2200      	movs	r2, #0
 8015cd4:	6022      	str	r2, [r4, #0]
 8015cd6:	461a      	mov	r2, r3
 8015cd8:	f7f7 fa12 	bl	800d100 <_read>
 8015cdc:	1c43      	adds	r3, r0, #1
 8015cde:	d102      	bne.n	8015ce6 <_read_r+0x1e>
 8015ce0:	6823      	ldr	r3, [r4, #0]
 8015ce2:	b103      	cbz	r3, 8015ce6 <_read_r+0x1e>
 8015ce4:	602b      	str	r3, [r5, #0]
 8015ce6:	bd38      	pop	{r3, r4, r5, pc}
 8015ce8:	20001d4c 	.word	0x20001d4c

08015cec <strncmp>:
 8015cec:	b510      	push	{r4, lr}
 8015cee:	b16a      	cbz	r2, 8015d0c <strncmp+0x20>
 8015cf0:	3901      	subs	r1, #1
 8015cf2:	1884      	adds	r4, r0, r2
 8015cf4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015cf8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015cfc:	4293      	cmp	r3, r2
 8015cfe:	d103      	bne.n	8015d08 <strncmp+0x1c>
 8015d00:	42a0      	cmp	r0, r4
 8015d02:	d001      	beq.n	8015d08 <strncmp+0x1c>
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	d1f5      	bne.n	8015cf4 <strncmp+0x8>
 8015d08:	1a98      	subs	r0, r3, r2
 8015d0a:	bd10      	pop	{r4, pc}
 8015d0c:	4610      	mov	r0, r2
 8015d0e:	e7fc      	b.n	8015d0a <strncmp+0x1e>

08015d10 <__ascii_wctomb>:
 8015d10:	b149      	cbz	r1, 8015d26 <__ascii_wctomb+0x16>
 8015d12:	2aff      	cmp	r2, #255	; 0xff
 8015d14:	bf85      	ittet	hi
 8015d16:	238a      	movhi	r3, #138	; 0x8a
 8015d18:	6003      	strhi	r3, [r0, #0]
 8015d1a:	700a      	strbls	r2, [r1, #0]
 8015d1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8015d20:	bf98      	it	ls
 8015d22:	2001      	movls	r0, #1
 8015d24:	4770      	bx	lr
 8015d26:	4608      	mov	r0, r1
 8015d28:	4770      	bx	lr

08015d2a <_malloc_usable_size_r>:
 8015d2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015d2e:	1f18      	subs	r0, r3, #4
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	bfbc      	itt	lt
 8015d34:	580b      	ldrlt	r3, [r1, r0]
 8015d36:	18c0      	addlt	r0, r0, r3
 8015d38:	4770      	bx	lr
	...

08015d3c <_init>:
 8015d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d3e:	bf00      	nop
 8015d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d42:	bc08      	pop	{r3}
 8015d44:	469e      	mov	lr, r3
 8015d46:	4770      	bx	lr

08015d48 <_fini>:
 8015d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d4a:	bf00      	nop
 8015d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d4e:	bc08      	pop	{r3}
 8015d50:	469e      	mov	lr, r3
 8015d52:	4770      	bx	lr
