==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.418 seconds; peak allocated memory: 88.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.122 seconds; current allocated memory: 88.258 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 89.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.878 seconds; current allocated memory: 89.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 89.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 95.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 96.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_8' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_33_8' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_3' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_6' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_9' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15) in function 'kernel_3mm' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_3mm' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:11)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 118.504 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15:7) in function 'kernel_3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_4' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15:7) in function 'kernel_3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_7' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15:7) in function 'kernel_3mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 140.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_3mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('B_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('B_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('B_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 146.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 148.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('D_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:30) on array 'D' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'D'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('C_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:25) on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('D_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:30) on array 'D' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'D'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('D_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:30) on array 'D' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'D'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 149.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 149.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('F_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37) on array 'F' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'F'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('E_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32) on array 'E' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'E'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('F_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37) on array 'F' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'F'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('F_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37) on array 'F' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'F'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 151.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 151.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 151.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.202 seconds; current allocated memory: 151.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 154.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' pipeline 'VITIS_LOOP_25_4_VITIS_LOOP_26_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 159.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' pipeline 'VITIS_LOOP_32_7_VITIS_LOOP_33_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 163.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/E' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/F' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/G' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_3mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 166.246 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.25 seconds; current allocated memory: 171.887 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 176.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_3mm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_3mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 298.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 15.866 seconds; current allocated memory: 88.715 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 27.949 seconds; peak allocated memory: 176.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 27.948 seconds; current allocated memory: 5.180 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 40.412 seconds; peak allocated memory: 94.027 MB.
