{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614860196868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614860196870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  4 15:16:36 2021 " "Processing started: Thu Mar  4 15:16:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614860196870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860196870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test05_project_CP2102_UART -c Test05_project_CP2102_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test05_project_CP2102_UART -c Test05_project_CP2102_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860196870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614860197492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/Test05_project_CP2102_UART.v 1 1 " "Found 1 design units, including 1 entities, in source file source/Test05_project_CP2102_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test05_project_CP2102_UART " "Found entity 1: Test05_project_CP2102_UART" {  } { { "source/Test05_project_CP2102_UART.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/Test05_project_CP2102_UART.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614860215315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860215315 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARKDEBUG source/uart_tx_path.v(17) " "Unrecognized synthesis attribute \"MARKDEBUG\" at source/uart_tx_path.v(17)" {  } { { "source/uart_tx_path.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/uart_tx_path.v" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860215335 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARKDEBUG source/uart_tx_path.v(18) " "Unrecognized synthesis attribute \"MARKDEBUG\" at source/uart_tx_path.v(18)" {  } { { "source/uart_tx_path.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/uart_tx_path.v" 18 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860215335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_DIV baud_div uart_tx_path.v(12) " "Verilog HDL Declaration information at uart_tx_path.v(12): object \"BAUD_DIV\" differs only in case from object \"baud_div\" in the same scope" {  } { { "source/uart_tx_path.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/uart_tx_path.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614860215336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx_path.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_path " "Found entity 1: uart_tx_path" {  } { { "source/uart_tx_path.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/uart_tx_path.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614860215337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860215337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_DIV baud_div uart_rx_path.v(12) " "Verilog HDL Declaration information at uart_rx_path.v(12): object \"BAUD_DIV\" differs only in case from object \"baud_div\" in the same scope" {  } { { "source/uart_rx_path.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/uart_rx_path.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614860215346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx_path.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_path " "Found entity 1: uart_rx_path" {  } { { "source/uart_rx_path.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/uart_rx_path.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614860215347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860215347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test05_project_CP2102_UART " "Elaborating entity \"Test05_project_CP2102_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614860215521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_path uart_rx_path:uart_rx_path_u " "Elaborating entity \"uart_rx_path\" for hierarchy \"uart_rx_path:uart_rx_path_u\"" {  } { { "source/Test05_project_CP2102_UART.v" "uart_rx_path_u" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/Test05_project_CP2102_UART.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614860215534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_path uart_tx_path:uart_tx_path_u " "Elaborating entity \"uart_tx_path\" for hierarchy \"uart_tx_path:uart_tx_path_u\"" {  } { { "source/Test05_project_CP2102_UART.v" "uart_tx_path_u" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/Test05_project_CP2102_UART.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614860215573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614860216814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614860217326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614860219227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614860219227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_rst_n " "No output dependent on input pin \"sys_rst_n\"" {  } { { "source/Test05_project_CP2102_UART.v" "" { Text "/home/nvv/fpga_prg/c4/Project05_CP2102_UART_V2/source/Test05_project_CP2102_UART.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614860219364 "|Test05_project_CP2102_UART|sys_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614860219364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614860219365 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614860219365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614860219365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614860219365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614860219388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  4 15:16:59 2021 " "Processing ended: Thu Mar  4 15:16:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614860219388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614860219388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614860219388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614860219388 ""}
