$date
	Wed Mar 21 02:25:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " inp $end
$var reg 2 # sel [1:0] $end
$scope module t $end
$var wire 1 " inp $end
$var wire 2 $ sel [1:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b10 #
b10 $
#20
b1 #
b1 $
#30
b11 #
b11 $
#40
b1 !
b1 %
b0 #
b0 $
1"
#50
b100 !
b100 %
b10 #
b10 $
#60
b10 !
b10 %
b1 #
b1 $
#70
b1000 !
b1000 %
b11 #
b11 $
#80
