
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00002b5c  00000470  60000470  00008470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         0000000c  20000000  60002fcc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000017c  2000000c  60002fd8  0001000c  2**2
                  ALLOC
  4 .comment      00000158  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000418  00000000  00000000  00010164  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000007aa  00000000  00000000  0001057c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00005b7d  00000000  00000000  00010d26  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000b6e  00000000  00000000  000168a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002c29  00000000  00000000  00017411  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000d8c  00000000  00000000  0001a03c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000245d  00000000  00000000  0001adc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000164d  00000000  00000000  0001d225  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0002a360  00000000  00000000  0001e872  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00048bd2  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000003f0  00000000  00000000  00048bf7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void blueLED(void) {
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
	uint32_t master_tx_frame_led = start;
   8:	00000309 	.word	0x00000309
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
	SPI_configure_master_mode(&g_spi_led);
  2c:	00000313 	.word	0x00000313
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	0000032f 	.word	0x0000032f
  6c:	00000331 	.word	0x00000331
	master_tx_frame_led = B;
  70:	00002135 	.word	0x00002135
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  74:	00002161 	.word	0x00002161
  78:	00000337 	.word	0x00000337
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
	master_tx_frame_led = B;
  84:	0000033d 	.word	0x0000033d
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	000007c1 	.word	0x000007c1
  94:	00000805 	.word	0x00000805
	master_tx_frame_led = B;
  98:	00000347 	.word	0x00000347
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  bc:	0000034d 	.word	0x0000034d
	master_tx_frame_led = B;
  c0:	00000825 	.word	0x00000825
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
	master_tx_frame_led = B;
  d4:	00000359 	.word	0x00000359
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369

	master_tx_frame_led = end;
  f8:	0000036b 	.word	0x0000036b
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 23c:	0000040d 	.word	0x0000040d
                    --transit;
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
 248:	00000413 	.word	0x00000413
                 */
                if( this_spi->cmd_done && ( this_spi->slave_tx_idx >= this_spi->slave_tx_size ) &&
                  ( this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size ) )
                {
                    guard = 1 + ((int32_t)this_spi->fifo_depth / 4);
                    while( ( 0u == HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_TXFULL ) )
 24c:	00000415 	.word	0x00000415
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
 250:	00000417 	.word	0x00000417
            else /* Slave transfer mode not set up so discard anything in RX FIFO */
            {
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_RXFIFORST_MASK );
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
        }

        /* Handle transmit. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXDONE ) )
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
                        ++tx_idx;
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
                        ++transit;
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 288:	00000433 	.word	0x00000433
             * Note, the driver only currently uses the txdone interrupt when
             * in frame transmit mode. In block mode all TX handling is done by the
             * receive interrupt handling code as we know that for every frame received
             * a frame must be placed in the TX FIFO.
             */
            if( SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
            {
                /* Execute the user callback to update the slave_tx_frame */
                if( NULL_SLAVE_TX_UPDATE_HANDLER != this_spi->slave_tx_frame_handler )
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
                    --transit;
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
            {
                /* Slave transfer mode not set up so discard anything in TX FIFO */
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
            {
                if( transit < this_spi->fifo_depth )
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
                    ++tx_idx;
                    ++transit;
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
                    ++transit;
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:

        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>

0000032e <UART0_IRQHandler>:
 32e:	e7fe      	b.n	32e <UART0_IRQHandler>

00000330 <UART1_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 330:	e7fe      	b.n	330 <UART1_IRQHandler>
 332:	e7fe      	b.n	332 <UART1_IRQHandler+0x2>
 334:	e7fe      	b.n	334 <UART1_IRQHandler+0x4>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
                    ++transfer_idx;
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
                    --transit;
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>
 34e:	e7fe      	b.n	34e <Fabric_IRQHandler+0x2>

00000350 <GPIO1_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
            {
                if( transit < this_spi->fifo_depth )
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
                    ++tx_idx;
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
                    ++transit;
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
            read_slave_rx_fifo( this_spi );

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
                    --transit;
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
            while( transfer_idx <= transfer_size )
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
                rx_size = this_spi->slave_rx_idx;
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
                    ++transfer_idx;
                }
            }
        }
    }
}
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
                {
                    this_spi->cmd_done = 0u;
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
                    this_spi->resp_tx_buffer = 0u;
 43a:	0000      	.short	0x0000
 43c:	00002cad 	.word	0x00002cad
 440:	00000001 	.word	0x00000001
                    this_spi->resp_buff_size = 0u;
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
                    this_spi->resp_buff_tx_idx = 0u;
 44c:	00002fcc 	.word	0x00002fcc
 450:	60002fcc 	.word	0x60002fcc
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 454:	20000000 	.word	0x20000000
 458:	2000000c 	.word	0x2000000c
 45c:	00000000 	.word	0x00000000
 460:	2000000c 	.word	0x2000000c
 464:	20000188 	.word	0x20000188
 468:	00002d71 	.word	0x00002d71
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 46c:	0000093d 	.word	0x0000093d

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 030c 	movw	r3, #12
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
                fill_slave_tx_fifo( this_spi );
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0

                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
        }
    }
}
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
     5f0:	b480      	push	{r7}
     5f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
     5f4:	f240 0300 	movw	r3, #0
     5f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5fc:	f04f 0200 	mov.w	r2, #0
     600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     604:	46bd      	mov	sp, r7
     606:	bc80      	pop	{r7}
     608:	4770      	bx	lr
     60a:	bf00      	nop

0000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     60c:	b480      	push	{r7}
     60e:	b083      	sub	sp, #12
     610:	af00      	add	r7, sp, #0
     612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     614:	f245 0300 	movw	r3, #20480	; 0x5000
     618:	f2c4 0300 	movt	r3, #16384	; 0x4000
     61c:	687a      	ldr	r2, [r7, #4]
     61e:	605a      	str	r2, [r3, #4]
}
     620:	f107 070c 	add.w	r7, r7, #12
     624:	46bd      	mov	sp, r7
     626:	bc80      	pop	{r7}
     628:	4770      	bx	lr
     62a:	bf00      	nop

0000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     62c:	b580      	push	{r7, lr}
     62e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     630:	f240 0300 	movw	r3, #0
     634:	f2c4 230a 	movt	r3, #16906	; 0x420a
     638:	f04f 0201 	mov.w	r2, #1
     63c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     640:	f04f 0014 	mov.w	r0, #20
     644:	f7ff ff2c 	bl	4a0 <NVIC_EnableIRQ>
}
     648:	bd80      	pop	{r7, pc}
     64a:	bf00      	nop

0000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     650:	f240 0300 	movw	r3, #0
     654:	f2c4 230a 	movt	r3, #16906	; 0x420a
     658:	f04f 0200 	mov.w	r2, #0
     65c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     660:	f04f 0014 	mov.w	r0, #20
     664:	f7ff ff38 	bl	4d8 <NVIC_DisableIRQ>
}
     668:	bd80      	pop	{r7, pc}
     66a:	bf00      	nop

0000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     66c:	b480      	push	{r7}
     66e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     670:	f245 0300 	movw	r3, #20480	; 0x5000
     674:	f2c4 0300 	movt	r3, #16384	; 0x4000
     678:	f04f 0201 	mov.w	r2, #1
     67c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     67e:	f3bf 8f4f 	dsb	sy
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     688:	b580      	push	{r7, lr}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	4603      	mov	r3, r0
     690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     692:	f04f 0015 	mov.w	r0, #21
     696:	f7ff ff1f 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     69a:	f242 0300 	movw	r3, #8192	; 0x2000
     69e:	f2ce 0304 	movt	r3, #57348	; 0xe004
     6a2:	f242 0200 	movw	r2, #8192	; 0x2000
     6a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
     6aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
     6ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     6b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     6b2:	f245 0300 	movw	r3, #20480	; 0x5000
     6b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6ba:	f04f 0200 	mov.w	r2, #0
     6be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     6c0:	f240 0300 	movw	r3, #0
     6c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6c8:	f04f 0200 	mov.w	r2, #0
     6cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     6d0:	f240 0300 	movw	r3, #0
     6d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6d8:	f04f 0200 	mov.w	r2, #0
     6dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     6e0:	f240 0300 	movw	r3, #0
     6e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6e8:	79fa      	ldrb	r2, [r7, #7]
     6ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     6ee:	f245 0300 	movw	r3, #20480	; 0x5000
     6f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6f6:	f04f 0201 	mov.w	r2, #1
     6fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     6fc:	f04f 0015 	mov.w	r0, #21
     700:	f7ff ff08 	bl	514 <NVIC_ClearPendingIRQ>
}
     704:	f107 0708 	add.w	r7, r7, #8
     708:	46bd      	mov	sp, r7
     70a:	bd80      	pop	{r7, pc}

0000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     70c:	b480      	push	{r7}
     70e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     710:	f240 0300 	movw	r3, #0
     714:	f2c4 230a 	movt	r3, #16906	; 0x420a
     718:	f04f 0201 	mov.w	r2, #1
     71c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
     728:	b480      	push	{r7}
     72a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
     72c:	f240 0300 	movw	r3, #0
     730:	f2c4 230a 	movt	r3, #16906	; 0x420a
     734:	f04f 0200 	mov.w	r2, #0
     738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     73c:	46bd      	mov	sp, r7
     73e:	bc80      	pop	{r7}
     740:	4770      	bx	lr
     742:	bf00      	nop

00000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
     744:	b480      	push	{r7}
     746:	b083      	sub	sp, #12
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
     74c:	f245 0300 	movw	r3, #20480	; 0x5000
     750:	f2c4 0300 	movt	r3, #16384	; 0x4000
     754:	687a      	ldr	r2, [r7, #4]
     756:	61da      	str	r2, [r3, #28]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
     764:	b580      	push	{r7, lr}
     766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
     768:	f240 0300 	movw	r3, #0
     76c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     770:	f04f 0201 	mov.w	r2, #1
     774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
     778:	f04f 0015 	mov.w	r0, #21
     77c:	f7ff fe90 	bl	4a0 <NVIC_EnableIRQ>
}
     780:	bd80      	pop	{r7, pc}
     782:	bf00      	nop

00000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
     784:	b580      	push	{r7, lr}
     786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
     788:	f240 0300 	movw	r3, #0
     78c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     790:	f04f 0200 	mov.w	r2, #0
     794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
     798:	f04f 0015 	mov.w	r0, #21
     79c:	f7ff fe9c 	bl	4d8 <NVIC_DisableIRQ>
}
     7a0:	bd80      	pop	{r7, pc}
     7a2:	bf00      	nop

000007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
     7a4:	b480      	push	{r7}
     7a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
     7a8:	f245 0300 	movw	r3, #20480	; 0x5000
     7ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
     7b0:	f04f 0201 	mov.w	r2, #1
     7b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     7b6:	f3bf 8f4f 	dsb	sy
}
     7ba:	46bd      	mov	sp, r7
     7bc:	bc80      	pop	{r7}
     7be:	4770      	bx	lr

000007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
     7c0:	b580      	push	{r7, lr}
     7c2:	af00      	add	r7, sp, #0

	can_hit = 1;
     7c4:	f240 0304 	movw	r3, #4
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	f04f 0201 	mov.w	r2, #1
     7d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     7d2:	f7ff ff4b 	bl	66c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
     7d6:	f7ff ff0b 	bl	5f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
     7da:	f7ff ff37 	bl	64c <MSS_TIM1_disable_irq>
	if (hits > DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
     7de:	f240 0310 	movw	r3, #16
     7e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e6:	681a      	ldr	r2, [r3, #0]
     7e8:	f642 6394 	movw	r3, #11924	; 0x2e94
     7ec:	f2c0 0300 	movt	r3, #0
     7f0:	681b      	ldr	r3, [r3, #0]
     7f2:	429a      	cmp	r2, r3
     7f4:	d902      	bls.n	7fc <Timer1_IRQHandler+0x3c>
		yellowLED();
     7f6:	f000 fdd3 	bl	13a0 <yellowLED>
     7fa:	e001      	b.n	800 <Timer1_IRQHandler+0x40>
	} else {
		greenLED();
     7fc:	f000 fc84 	bl	1108 <greenLED>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
     800:	bd80      	pop	{r7, pc}
     802:	bf00      	nop

00000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
     804:	b580      	push	{r7, lr}
     806:	af00      	add	r7, sp, #0
	sound_done = 1;
     808:	f240 0308 	movw	r3, #8
     80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     810:	f04f 0201 	mov.w	r2, #1
     814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
     816:	f7ff ffc5 	bl	7a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
     81a:	f7ff ff85 	bl	728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
     81e:	f7ff ffb1 	bl	784 <MSS_TIM2_disable_irq>
}
     822:	bd80      	pop	{r7, pc}

00000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
     824:	4668      	mov	r0, sp
     826:	f020 0107 	bic.w	r1, r0, #7
     82a:	468d      	mov	sp, r1
     82c:	b581      	push	{r0, r7, lr}
     82e:	b085      	sub	sp, #20
     830:	af00      	add	r7, sp, #0
	if (can_hit){
     832:	f240 0304 	movw	r3, #4
     836:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83a:	681b      	ldr	r3, [r3, #0]
     83c:	2b00      	cmp	r3, #0
     83e:	d06c      	beq.n	91a <GPIO0_IRQHandler+0xf6>
		volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
     840:	f240 0324 	movw	r3, #36	; 0x24
     844:	f2c4 0305 	movt	r3, #16389	; 0x4005
     848:	60fb      	str	r3, [r7, #12]
		hits = *hitsAddr;
     84a:	68fb      	ldr	r3, [r7, #12]
     84c:	681a      	ldr	r2, [r3, #0]
     84e:	f240 0310 	movw	r3, #16
     852:	f2c2 0300 	movt	r3, #8192	; 0x2000
     856:	601a      	str	r2, [r3, #0]
		hits++;
     858:	f240 0310 	movw	r3, #16
     85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     860:	681b      	ldr	r3, [r3, #0]
     862:	f103 0201 	add.w	r2, r3, #1
     866:	f240 0310 	movw	r3, #16
     86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     86e:	601a      	str	r2, [r3, #0]
		*hitsAddr = hits;
     870:	f240 0310 	movw	r3, #16
     874:	f2c2 0300 	movt	r3, #8192	; 0x2000
     878:	681a      	ldr	r2, [r3, #0]
     87a:	68fb      	ldr	r3, [r7, #12]
     87c:	601a      	str	r2, [r3, #0]
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[1] = "q";
     87e:	f642 6398 	movw	r3, #11928	; 0x2e98
     882:	f2c0 0300 	movt	r3, #0
     886:	781b      	ldrb	r3, [r3, #0]
     888:	723b      	strb	r3, [r7, #8]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
     88a:	f107 0308 	add.w	r3, r7, #8
     88e:	f240 0068 	movw	r0, #104	; 0x68
     892:	f2c2 0000 	movt	r0, #8192	; 0x2000
     896:	4619      	mov	r1, r3
     898:	f04f 0201 	mov.w	r2, #1
     89c:	f001 fe96 	bl	25cc <UART_send>

		volatile int j = 0;
     8a0:	f04f 0300 	mov.w	r3, #0
     8a4:	607b      	str	r3, [r7, #4]
		while(j < 1000000) {
     8a6:	e003      	b.n	8b0 <GPIO0_IRQHandler+0x8c>
		    ++j;
     8a8:	687b      	ldr	r3, [r7, #4]
     8aa:	f103 0301 	add.w	r3, r3, #1
     8ae:	607b      	str	r3, [r7, #4]
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[1] = "q";
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound

		volatile int j = 0;
		while(j < 1000000) {
     8b0:	687a      	ldr	r2, [r7, #4]
     8b2:	f244 233f 	movw	r3, #16959	; 0x423f
     8b6:	f2c0 030f 	movt	r3, #15
     8ba:	429a      	cmp	r2, r3
     8bc:	ddf4      	ble.n	8a8 <GPIO0_IRQHandler+0x84>
		    ++j;
		}
		redLED(); //START LED
     8be:	f000 fcc9 	bl	1254 <redLED>
		uint8_t tx_buff2[3] = "#1\n";
     8c2:	f642 629c 	movw	r2, #11932	; 0x2e9c
     8c6:	f2c0 0200 	movt	r2, #0
     8ca:	463b      	mov	r3, r7
     8cc:	6812      	ldr	r2, [r2, #0]
     8ce:	4611      	mov	r1, r2
     8d0:	8019      	strh	r1, [r3, #0]
     8d2:	f103 0302 	add.w	r3, r3, #2
     8d6:	ea4f 4212 	mov.w	r2, r2, lsr #16
     8da:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
     8dc:	463b      	mov	r3, r7
     8de:	f240 0068 	movw	r0, #104	; 0x68
     8e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8e6:	4619      	mov	r1, r3
     8e8:	f04f 0203 	mov.w	r2, #3
     8ec:	f001 fe6e 	bl	25cc <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
     8f0:	f04f 0001 	mov.w	r0, #1
     8f4:	f7ff fe2c 	bl	550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
     8f8:	f24a 3000 	movw	r0, #41728	; 0xa300
     8fc:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
     900:	f7ff fe84 	bl	60c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
     904:	f7ff fe66 	bl	5d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
     908:	f7ff fe90 	bl	62c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
     90c:	f240 0304 	movw	r3, #4
     910:	f2c2 0300 	movt	r3, #8192	; 0x2000
     914:	f04f 0200 	mov.w	r2, #0
     918:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
     91a:	f04f 0000 	mov.w	r0, #0
     91e:	f001 fcdf 	bl	22e0 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
     922:	f04f 0000 	mov.w	r0, #0
     926:	f04f 0100 	mov.w	r1, #0
     92a:	f001 fc87 	bl	223c <MSS_GPIO_set_output>
}
     92e:	f107 0714 	add.w	r7, r7, #20
     932:	46bd      	mov	sp, r7
     934:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     938:	4685      	mov	sp, r0
     93a:	4770      	bx	lr

0000093c <main>:

int main()
{
     93c:	b580      	push	{r7, lr}
     93e:	b094      	sub	sp, #80	; 0x50
     940:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
     942:	f240 0310 	movw	r3, #16
     946:	f2c4 0305 	movt	r3, #16389	; 0x4005
     94a:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
     94c:	f240 0314 	movw	r3, #20
     950:	f2c4 0305 	movt	r3, #16389	; 0x4005
     954:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
     956:	f240 0320 	movw	r3, #32
     95a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     95e:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
     960:	f240 0324 	movw	r3, #36	; 0x24
     964:	f2c4 0305 	movt	r3, #16389	; 0x4005
     968:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
     96a:	f240 0334 	movw	r3, #52	; 0x34
     96e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     972:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
     974:	f240 0338 	movw	r3, #56	; 0x38
     978:	f2c4 0305 	movt	r3, #16389	; 0x4005
     97c:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
     97e:	f04f 0300 	mov.w	r3, #0
     982:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
     984:	69bb      	ldr	r3, [r7, #24]
     986:	f04f 0200 	mov.w	r2, #0
     98a:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
     98c:	f240 0068 	movw	r0, #104	; 0x68
     990:	f2c2 0000 	movt	r0, #8192	; 0x2000
     994:	f240 1100 	movw	r1, #256	; 0x100
     998:	f2c4 0105 	movt	r1, #16389	; 0x4005
     99c:	f240 228a 	movw	r2, #650	; 0x28a
     9a0:	f04f 0301 	mov.w	r3, #1
     9a4:	f001 fcc4 	bl	2330 <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
     9a8:	f000 fbae 	bl	1108 <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
     9ac:	f04f 001f 	mov.w	r0, #31
     9b0:	f7ff fd76 	bl	4a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
     9b4:	f04f 0000 	mov.w	r0, #0
     9b8:	f04f 0140 	mov.w	r1, #64	; 0x40
     9bc:	f001 fc20 	bl	2200 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
     9c0:	f04f 0000 	mov.w	r0, #0
     9c4:	f001 fc5a 	bl	227c <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
     9c8:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     9cc:	f2c0 030d 	movt	r3, #13
     9d0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
     9d2:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     9d6:	f2c0 030d 	movt	r3, #13
     9da:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
     9dc:	693b      	ldr	r3, [r7, #16]
     9de:	6aba      	ldr	r2, [r7, #40]	; 0x28
     9e0:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
     9e2:	68fb      	ldr	r3, [r7, #12]
     9e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     9e6:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
     9e8:	f000 fa08 	bl	dfc <setupSPI>

	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
     9ec:	f240 0370 	movw	r3, #112	; 0x70
     9f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f4:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     9f8:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
     9fa:	f240 0370 	movw	r3, #112	; 0x70
     9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a02:	f04f 0242 	mov.w	r2, #66	; 0x42
     a06:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
     a08:	f240 0370 	movw	r3, #112	; 0x70
     a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a10:	f04f 0200 	mov.w	r2, #0
     a14:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
     a16:	f240 0370 	movw	r3, #112	; 0x70
     a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a1e:	f04f 0200 	mov.w	r2, #0
     a22:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
     a24:	f240 0370 	movw	r3, #112	; 0x70
     a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2c:	f04f 0200 	mov.w	r2, #0
     a30:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
     a32:	f240 0370 	movw	r3, #112	; 0x70
     a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a3a:	f04f 0200 	mov.w	r2, #0
     a3e:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
     a40:	f240 0370 	movw	r3, #112	; 0x70
     a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a48:	f04f 0200 	mov.w	r2, #0
     a4c:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
     a4e:	f240 0370 	movw	r3, #112	; 0x70
     a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a56:	f04f 0200 	mov.w	r2, #0
     a5a:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
     a5c:	f240 0370 	movw	r3, #112	; 0x70
     a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a64:	f04f 0200 	mov.w	r2, #0
     a68:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     a6a:	f240 007c 	movw	r0, #124	; 0x7c
     a6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a72:	f04f 0100 	mov.w	r1, #0
     a76:	f000 ff5f 	bl	1938 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
     a7a:	f04f 0306 	mov.w	r3, #6
     a7e:	9300      	str	r3, [sp, #0]
     a80:	f240 007c 	movw	r0, #124	; 0x7c
     a84:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a88:	f240 0170 	movw	r1, #112	; 0x70
     a8c:	f2c2 0100 	movt	r1, #8192	; 0x2000
     a90:	f04f 0203 	mov.w	r2, #3
     a94:	f240 035c 	movw	r3, #92	; 0x5c
     a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9c:	f001 f818 	bl	1ad0 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     aa0:	f240 007c 	movw	r0, #124	; 0x7c
     aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     aa8:	f04f 0100 	mov.w	r1, #0
     aac:	f000 ffc8 	bl	1a40 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
     ab0:	f240 035c 	movw	r3, #92	; 0x5c
     ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ab8:	785b      	ldrb	r3, [r3, #1]
     aba:	f003 0310 	and.w	r3, r3, #16
     abe:	2b00      	cmp	r3, #0
     ac0:	bf0c      	ite	eq
     ac2:	2300      	moveq	r3, #0
     ac4:	2301      	movne	r3, #1
     ac6:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
     ac8:	f240 035c 	movw	r3, #92	; 0x5c
     acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad0:	785b      	ldrb	r3, [r3, #1]
     ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
     ad6:	2b00      	cmp	r3, #0
     ad8:	bf0c      	ite	eq
     ada:	2300      	moveq	r3, #0
     adc:	2301      	movne	r3, #1
     ade:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
     ae0:	f240 035c 	movw	r3, #92	; 0x5c
     ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae8:	785b      	ldrb	r3, [r3, #1]
     aea:	f003 0320 	and.w	r3, r3, #32
     aee:	2b00      	cmp	r3, #0
     af0:	bf0c      	ite	eq
     af2:	2300      	moveq	r3, #0
     af4:	2301      	movne	r3, #1
     af6:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
     af8:	f240 035c 	movw	r3, #92	; 0x5c
     afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b00:	785b      	ldrb	r3, [r3, #1]
     b02:	b25b      	sxtb	r3, r3
     b04:	ea4f 73d3 	mov.w	r3, r3, lsr #31
     b08:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
     b0a:	f240 035c 	movw	r3, #92	; 0x5c
     b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b12:	785b      	ldrb	r3, [r3, #1]
     b14:	f003 0302 	and.w	r3, r3, #2
     b18:	2b00      	cmp	r3, #0
     b1a:	bf0c      	ite	eq
     b1c:	2300      	moveq	r3, #0
     b1e:	2301      	movne	r3, #1
     b20:	643b      	str	r3, [r7, #64]	; 0x40

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b24:	2b00      	cmp	r3, #0
     b26:	d120      	bne.n	b6a <main+0x22e>
     b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b2a:	2b00      	cmp	r3, #0
     b2c:	d01d      	beq.n	b6a <main+0x22e>
			if (udPos == 1000000){ // At max, stay
     b2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b30:	f244 2340 	movw	r3, #16960	; 0x4240
     b34:	f2c0 030f 	movt	r3, #15
     b38:	429a      	cmp	r2, r3
     b3a:	d104      	bne.n	b46 <main+0x20a>
				*udAddr = 1000000 / 1000;
     b3c:	693b      	ldr	r3, [r7, #16]
     b3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     b42:	601a      	str	r2, [r3, #0]
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b44:	e034      	b.n	bb0 <main+0x274>
			if (udPos == 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += 10000;
     b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b48:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     b4c:	f103 0310 	add.w	r3, r3, #16
     b50:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
     b52:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b54:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     b58:	f2c1 0362 	movt	r3, #4194	; 0x1062
     b5c:	fba3 1302 	umull	r1, r3, r3, r2
     b60:	ea4f 1293 	mov.w	r2, r3, lsr #6
     b64:	693b      	ldr	r3, [r7, #16]
     b66:	601a      	str	r2, [r3, #0]
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b68:	e022      	b.n	bb0 <main+0x274>
				udPos += 10000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
     b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b6c:	2b00      	cmp	r3, #0
     b6e:	d11f      	bne.n	bb0 <main+0x274>
     b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b72:	2b00      	cmp	r3, #0
     b74:	d01c      	beq.n	bb0 <main+0x274>
			if (udPos == 800000){ // At min, stay
     b76:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b78:	f243 5300 	movw	r3, #13568	; 0x3500
     b7c:	f2c0 030c 	movt	r3, #12
     b80:	429a      	cmp	r2, r3
     b82:	d104      	bne.n	b8e <main+0x252>
				*udAddr = 800000 / 1000;
     b84:	693b      	ldr	r3, [r7, #16]
     b86:	f44f 7248 	mov.w	r2, #800	; 0x320
     b8a:	601a      	str	r2, [r3, #0]
     b8c:	e010      	b.n	bb0 <main+0x274>
			} 
			else {
				udPos -= 10000;
     b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b90:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     b94:	f1a3 0310 	sub.w	r3, r3, #16
     b98:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
     b9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b9c:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     ba0:	f2c1 0362 	movt	r3, #4194	; 0x1062
     ba4:	fba3 1302 	umull	r1, r3, r3, r2
     ba8:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bac:	693b      	ldr	r3, [r7, #16]
     bae:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     bb2:	2b00      	cmp	r3, #0
     bb4:	d11c      	bne.n	bf0 <main+0x2b4>
     bb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     bb8:	2b00      	cmp	r3, #0
     bba:	d019      	beq.n	bf0 <main+0x2b4>
			if (rlPos == 0){ // At min, stay
     bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bbe:	2b00      	cmp	r3, #0
     bc0:	d104      	bne.n	bcc <main+0x290>
				*rlAddr = 0;
     bc2:	68fb      	ldr	r3, [r7, #12]
     bc4:	f04f 0200 	mov.w	r2, #0
     bc8:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     bca:	e034      	b.n	c36 <main+0x2fa>
			if (rlPos == 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= 10000;
     bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bce:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     bd2:	f1a3 0310 	sub.w	r3, r3, #16
     bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000;
     bd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     bda:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     bde:	f2c1 0362 	movt	r3, #4194	; 0x1062
     be2:	fba3 1302 	umull	r1, r3, r3, r2
     be6:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bea:	68fb      	ldr	r3, [r7, #12]
     bec:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     bee:	e022      	b.n	c36 <main+0x2fa>
			else {
				rlPos -= 10000;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
     bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     bf2:	2b00      	cmp	r3, #0
     bf4:	d11f      	bne.n	c36 <main+0x2fa>
     bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     bf8:	2b00      	cmp	r3, #0
     bfa:	d01c      	beq.n	c36 <main+0x2fa>
			if (rlPos == 1800000){ // At max, stay
     bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     bfe:	f247 7340 	movw	r3, #30528	; 0x7740
     c02:	f2c0 031b 	movt	r3, #27
     c06:	429a      	cmp	r2, r3
     c08:	d104      	bne.n	c14 <main+0x2d8>
				*rlAddr = 1800000 / 1000;
     c0a:	68fb      	ldr	r3, [r7, #12]
     c0c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
     c10:	601a      	str	r2, [r3, #0]
     c12:	e010      	b.n	c36 <main+0x2fa>
			} 
			else {
				rlPos += 10000;
     c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c16:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     c1a:	f103 0310 	add.w	r3, r3, #16
     c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
     c20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c22:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c26:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c2a:	fba3 1302 	umull	r1, r3, r3, r2
     c2e:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c32:	68fb      	ldr	r3, [r7, #12]
     c34:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
     c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     c38:	2b00      	cmp	r3, #0
     c3a:	d139      	bne.n	cb0 <main+0x374>
			*freqAddr = 56;
     c3c:	697b      	ldr	r3, [r7, #20]
     c3e:	f04f 0238 	mov.w	r2, #56	; 0x38
     c42:	601a      	str	r2, [r3, #0]
			if (sound_done) {
     c44:	f240 0308 	movw	r3, #8
     c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c4c:	681b      	ldr	r3, [r3, #0]
     c4e:	2b00      	cmp	r3, #0
     c50:	d033      	beq.n	cba <main+0x37e>
				uint8_t tx_buff[3] = "#0\n";
     c52:	f642 62a0 	movw	r2, #11936	; 0x2ea0
     c56:	f2c0 0200 	movt	r2, #0
     c5a:	f107 0304 	add.w	r3, r7, #4
     c5e:	6812      	ldr	r2, [r2, #0]
     c60:	4611      	mov	r1, r2
     c62:	8019      	strh	r1, [r3, #0]
     c64:	f103 0302 	add.w	r3, r3, #2
     c68:	ea4f 4212 	mov.w	r2, r2, lsr #16
     c6c:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
     c6e:	f107 0304 	add.w	r3, r7, #4
     c72:	f240 0068 	movw	r0, #104	; 0x68
     c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c7a:	4619      	mov	r1, r3
     c7c:	f04f 0203 	mov.w	r2, #3
     c80:	f001 fca4 	bl	25cc <UART_send>
				MSS_TIM2_init(1); // one shot
     c84:	f04f 0001 	mov.w	r0, #1
     c88:	f7ff fcfe 	bl	688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(140000000); // 1.4 seconds
     c8c:	f643 3000 	movw	r0, #15104	; 0x3b00
     c90:	f6c0 0058 	movt	r0, #2136	; 0x858
     c94:	f7ff fd56 	bl	744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
     c98:	f7ff fd38 	bl	70c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
     c9c:	f7ff fd62 	bl	764 <MSS_TIM2_enable_irq>
				sound_done = 0;
     ca0:	f240 0308 	movw	r3, #8
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	601a      	str	r2, [r3, #0]
     cae:	e005      	b.n	cbc <main+0x380>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
     cb0:	697b      	ldr	r3, [r7, #20]
     cb2:	f04f 0200 	mov.w	r2, #0
     cb6:	601a      	str	r2, [r3, #0]
     cb8:	e000      	b.n	cbc <main+0x380>
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(140000000); // 1.4 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
     cba:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
     cbc:	f240 035c 	movw	r3, #92	; 0x5c
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	78db      	ldrb	r3, [r3, #3]
     cc6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
     cca:	f240 035c 	movw	r3, #92	; 0x5c
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	795b      	ldrb	r3, [r3, #5]
     cd4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     cd8:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     cdc:	2b00      	cmp	r3, #0
     cde:	d107      	bne.n	cf0 <main+0x3b4>
     ce0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     ce4:	2b00      	cmp	r3, #0
     ce6:	d103      	bne.n	cf0 <main+0x3b4>
			joyVals = 0b1010;
     ce8:	f04f 030a 	mov.w	r3, #10
     cec:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     cee:	e06a      	b.n	dc6 <main+0x48a>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     cf0:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     cf4:	2b00      	cmp	r3, #0
     cf6:	d108      	bne.n	d0a <main+0x3ce>
     cf8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     cfc:	f113 0f02 	cmn.w	r3, #2
     d00:	d103      	bne.n	d0a <main+0x3ce>
			joyVals = 0b1011;
     d02:	f04f 030b 	mov.w	r3, #11
     d06:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     d08:	e05d      	b.n	dc6 <main+0x48a>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     d0a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d0e:	2b00      	cmp	r3, #0
     d10:	d108      	bne.n	d24 <main+0x3e8>
     d12:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d16:	f1b3 3fff 	cmp.w	r3, #4294967295
     d1a:	d103      	bne.n	d24 <main+0x3e8>
			joyVals = 0b1001;
     d1c:	f04f 0309 	mov.w	r3, #9
     d20:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     d22:	e050      	b.n	dc6 <main+0x48a>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     d24:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d28:	f1b3 3fff 	cmp.w	r3, #4294967295
     d2c:	d107      	bne.n	d3e <main+0x402>
     d2e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d32:	2b00      	cmp	r3, #0
     d34:	d103      	bne.n	d3e <main+0x402>
			joyVals = 0b0110;
     d36:	f04f 0306 	mov.w	r3, #6
     d3a:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     d3c:	e043      	b.n	dc6 <main+0x48a>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     d3e:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d42:	f1b3 3fff 	cmp.w	r3, #4294967295
     d46:	d108      	bne.n	d5a <main+0x41e>
     d48:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
     d50:	d103      	bne.n	d5a <main+0x41e>
			joyVals = 0b0101;
     d52:	f04f 0305 	mov.w	r3, #5
     d56:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     d58:	e035      	b.n	dc6 <main+0x48a>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     d5a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
     d62:	d108      	bne.n	d76 <main+0x43a>
     d64:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d68:	f113 0f02 	cmn.w	r3, #2
     d6c:	d103      	bne.n	d76 <main+0x43a>
			joyVals = 0b0111;
     d6e:	f04f 0307 	mov.w	r3, #7
     d72:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     d74:	e027      	b.n	dc6 <main+0x48a>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     d76:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d7a:	f113 0f02 	cmn.w	r3, #2
     d7e:	d107      	bne.n	d90 <main+0x454>
     d80:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d84:	2b00      	cmp	r3, #0
     d86:	d103      	bne.n	d90 <main+0x454>
			joyVals = 0b1110;
     d88:	f04f 030e 	mov.w	r3, #14
     d8c:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     d8e:	e01a      	b.n	dc6 <main+0x48a>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     d90:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d94:	f113 0f02 	cmn.w	r3, #2
     d98:	d108      	bne.n	dac <main+0x470>
     d9a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
     da2:	d103      	bne.n	dac <main+0x470>
			joyVals = 0b1101;
     da4:	f04f 030d 	mov.w	r3, #13
     da8:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     daa:	e00c      	b.n	dc6 <main+0x48a>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
     dac:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     db0:	f113 0f02 	cmn.w	r3, #2
     db4:	d107      	bne.n	dc6 <main+0x48a>
     db6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dba:	f113 0f02 	cmn.w	r3, #2
     dbe:	d102      	bne.n	dc6 <main+0x48a>
			joyVals = 0b1111;
     dc0:	f04f 030f 	mov.w	r3, #15
     dc4:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
     dc6:	69fb      	ldr	r3, [r7, #28]
     dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     dca:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm
     dcc:	6a38      	ldr	r0, [r7, #32]
     dce:	f645 7190 	movw	r1, #24464	; 0x5f90
     dd2:	f2c0 0101 	movt	r1, #1
     dd6:	f000 f989 	bl	10ec <changeSpeed>
		volatile int i = 0;
     dda:	f04f 0300 	mov.w	r3, #0
     dde:	60bb      	str	r3, [r7, #8]
		while (i < 100000)
     de0:	e003      	b.n	dea <main+0x4ae>
		{
			++i;
     de2:	68bb      	ldr	r3, [r7, #8]
     de4:	f103 0301 	add.w	r3, r3, #1
     de8:	60bb      	str	r3, [r7, #8]
		}
		*motorAddr = joyVals;

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm
		volatile int i = 0;
		while (i < 100000)
     dea:	68ba      	ldr	r2, [r7, #8]
     dec:	f248 639f 	movw	r3, #34463	; 0x869f
     df0:	f2c0 0301 	movt	r3, #1
     df4:	429a      	cmp	r2, r3
     df6:	ddf4      	ble.n	de2 <main+0x4a6>
		{
			++i;
		}
	}
     df8:	e5f8      	b.n	9ec <main+0xb0>
     dfa:	bf00      	nop

00000dfc <setupSPI>:

	return 0;
}

void setupSPI(void) {
     dfc:	b580      	push	{r7, lr}
     dfe:	b084      	sub	sp, #16
     e00:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
     e02:	f240 0370 	movw	r3, #112	; 0x70
     e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e0a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     e0e:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
     e10:	f240 0370 	movw	r3, #112	; 0x70
     e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e18:	f04f 0242 	mov.w	r2, #66	; 0x42
     e1c:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     e1e:	f240 0370 	movw	r3, #112	; 0x70
     e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e26:	f04f 0200 	mov.w	r2, #0
     e2a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
     e2c:	f240 0370 	movw	r3, #112	; 0x70
     e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e34:	f04f 32ff 	mov.w	r2, #4294967295
     e38:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
     e3a:	f240 0370 	movw	r3, #112	; 0x70
     e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e42:	f04f 32ff 	mov.w	r2, #4294967295
     e46:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
     e48:	f240 007c 	movw	r0, #124	; 0x7c
     e4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e50:	f000 fb98 	bl	1584 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
     e54:	f04f 0308 	mov.w	r3, #8
     e58:	9300      	str	r3, [sp, #0]
     e5a:	f240 007c 	movw	r0, #124	; 0x7c
     e5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e62:	f04f 0100 	mov.w	r1, #0
     e66:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
     e6a:	f04f 0307 	mov.w	r3, #7
     e6e:	f000 fcd3 	bl	1818 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     e72:	f240 007c 	movw	r0, #124	; 0x7c
     e76:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e7a:	f04f 0100 	mov.w	r1, #0
     e7e:	f000 fd5b 	bl	1938 <MSS_SPI_set_slave_select>
	int i = 3;
     e82:	f04f 0303 	mov.w	r3, #3
     e86:	607b      	str	r3, [r7, #4]
	while(i) {
     e88:	e016      	b.n	eb8 <setupSPI+0xbc>
		MSS_SPI_transfer_block
     e8a:	f04f 0305 	mov.w	r3, #5
     e8e:	9300      	str	r3, [sp, #0]
     e90:	f240 007c 	movw	r0, #124	; 0x7c
     e94:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e98:	f240 0170 	movw	r1, #112	; 0x70
     e9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ea0:	f04f 0205 	mov.w	r2, #5
     ea4:	f240 035c 	movw	r3, #92	; 0x5c
     ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eac:	f000 fe10 	bl	1ad0 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	f103 33ff 	add.w	r3, r3, #4294967295
     eb6:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
     eb8:	687b      	ldr	r3, [r7, #4]
     eba:	2b00      	cmp	r3, #0
     ebc:	d1e5      	bne.n	e8a <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ebe:	f240 007c 	movw	r0, #124	; 0x7c
     ec2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ec6:	f04f 0100 	mov.w	r1, #0
     eca:	f000 fdb9 	bl	1a40 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
     ece:	f240 0370 	movw	r3, #112	; 0x70
     ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     eda:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     edc:	f240 0370 	movw	r3, #112	; 0x70
     ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ee4:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     ee8:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     eea:	f240 0370 	movw	r3, #112	; 0x70
     eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef2:	f04f 0200 	mov.w	r2, #0
     ef6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
     ef8:	f240 0370 	movw	r3, #112	; 0x70
     efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f00:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f04:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
     f06:	f240 0370 	movw	r3, #112	; 0x70
     f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f0e:	f04f 0200 	mov.w	r2, #0
     f12:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f14:	f240 007c 	movw	r0, #124	; 0x7c
     f18:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f1c:	f04f 0100 	mov.w	r1, #0
     f20:	f000 fd0a 	bl	1938 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     f24:	f04f 0305 	mov.w	r3, #5
     f28:	9300      	str	r3, [sp, #0]
     f2a:	f240 007c 	movw	r0, #124	; 0x7c
     f2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f32:	f240 0170 	movw	r1, #112	; 0x70
     f36:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f3a:	f04f 0205 	mov.w	r2, #5
     f3e:	f240 035c 	movw	r3, #92	; 0x5c
     f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f46:	f000 fdc3 	bl	1ad0 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f4a:	f240 007c 	movw	r0, #124	; 0x7c
     f4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f52:	f04f 0100 	mov.w	r1, #0
     f56:	f000 fd73 	bl	1a40 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
     f5a:	f240 0370 	movw	r3, #112	; 0x70
     f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f62:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f66:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
     f68:	f240 0370 	movw	r3, #112	; 0x70
     f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f70:	f04f 0222 	mov.w	r2, #34	; 0x22
     f74:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     f76:	f240 0370 	movw	r3, #112	; 0x70
     f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f7e:	f04f 0200 	mov.w	r2, #0
     f82:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
     f84:	f240 0370 	movw	r3, #112	; 0x70
     f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f8c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f90:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
     f92:	f240 0370 	movw	r3, #112	; 0x70
     f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f9a:	f06f 023f 	mvn.w	r2, #63	; 0x3f
     f9e:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
     fa0:	f240 0370 	movw	r3, #112	; 0x70
     fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa8:	f04f 0200 	mov.w	r2, #0
     fac:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
     fae:	f240 0370 	movw	r3, #112	; 0x70
     fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb6:	f04f 0200 	mov.w	r2, #0
     fba:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
     fbc:	f240 0370 	movw	r3, #112	; 0x70
     fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc4:	f04f 0200 	mov.w	r2, #0
     fc8:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
     fca:	f240 0370 	movw	r3, #112	; 0x70
     fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd2:	f04f 0200 	mov.w	r2, #0
     fd6:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     fd8:	f240 007c 	movw	r0, #124	; 0x7c
     fdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fe0:	f04f 0100 	mov.w	r1, #0
     fe4:	f000 fca8 	bl	1938 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     fe8:	f04f 0309 	mov.w	r3, #9
     fec:	9300      	str	r3, [sp, #0]
     fee:	f240 007c 	movw	r0, #124	; 0x7c
     ff2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ff6:	f240 0170 	movw	r1, #112	; 0x70
     ffa:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ffe:	f04f 0209 	mov.w	r2, #9
    1002:	f240 035c 	movw	r3, #92	; 0x5c
    1006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    100a:	f000 fd61 	bl	1ad0 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    100e:	f240 007c 	movw	r0, #124	; 0x7c
    1012:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1016:	f04f 0100 	mov.w	r1, #0
    101a:	f000 fd11 	bl	1a40 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
    101e:	f240 0370 	movw	r3, #112	; 0x70
    1022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1026:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    102a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
    102c:	f240 0370 	movw	r3, #112	; 0x70
    1030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1034:	f06f 023d 	mvn.w	r2, #61	; 0x3d
    1038:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    103a:	f240 0370 	movw	r3, #112	; 0x70
    103e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1042:	f04f 0200 	mov.w	r2, #0
    1046:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
    1048:	f240 0370 	movw	r3, #112	; 0x70
    104c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1050:	f04f 0200 	mov.w	r2, #0
    1054:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
    1056:	f240 0370 	movw	r3, #112	; 0x70
    105a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105e:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1062:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
    1064:	f240 0370 	movw	r3, #112	; 0x70
    1068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106c:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1070:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
    1072:	f240 0370 	movw	r3, #112	; 0x70
    1076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    107a:	f04f 025a 	mov.w	r2, #90	; 0x5a
    107e:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
    1080:	f240 0370 	movw	r3, #112	; 0x70
    1084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1088:	f04f 025a 	mov.w	r2, #90	; 0x5a
    108c:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
    108e:	f240 0370 	movw	r3, #112	; 0x70
    1092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1096:	f04f 025a 	mov.w	r2, #90	; 0x5a
    109a:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    109c:	f240 007c 	movw	r0, #124	; 0x7c
    10a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a4:	f04f 0100 	mov.w	r1, #0
    10a8:	f000 fc46 	bl	1938 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    10ac:	f04f 0309 	mov.w	r3, #9
    10b0:	9300      	str	r3, [sp, #0]
    10b2:	f240 007c 	movw	r0, #124	; 0x7c
    10b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ba:	f240 0170 	movw	r1, #112	; 0x70
    10be:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10c2:	f04f 0209 	mov.w	r2, #9
    10c6:	f240 035c 	movw	r3, #92	; 0x5c
    10ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ce:	f000 fcff 	bl	1ad0 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    10d2:	f240 007c 	movw	r0, #124	; 0x7c
    10d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10da:	f04f 0100 	mov.w	r1, #0
    10de:	f000 fcaf 	bl	1a40 <MSS_SPI_clear_slave_select>

}
    10e2:	f107 0708 	add.w	r7, r7, #8
    10e6:	46bd      	mov	sp, r7
    10e8:	bd80      	pop	{r7, pc}
    10ea:	bf00      	nop

000010ec <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
    10ec:	b480      	push	{r7}
    10ee:	b083      	sub	sp, #12
    10f0:	af00      	add	r7, sp, #0
    10f2:	6078      	str	r0, [r7, #4]
    10f4:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
    10f6:	683a      	ldr	r2, [r7, #0]
    10f8:	687b      	ldr	r3, [r7, #4]
    10fa:	601a      	str	r2, [r3, #0]

	return;
}
    10fc:	f107 070c 	add.w	r7, r7, #12
    1100:	46bd      	mov	sp, r7
    1102:	bc80      	pop	{r7}
    1104:	4770      	bx	lr
    1106:	bf00      	nop

00001108 <greenLED>:

void greenLED(void) {
    1108:	b580      	push	{r7, lr}
    110a:	b082      	sub	sp, #8
    110c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    110e:	f04f 0300 	mov.w	r3, #0
    1112:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1114:	f240 0014 	movw	r0, #20
    1118:	f2c2 0000 	movt	r0, #8192	; 0x2000
    111c:	f240 2100 	movw	r1, #512	; 0x200
    1120:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1124:	f04f 0201 	mov.w	r2, #1
    1128:	f001 fafe 	bl	2728 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    112c:	f240 0014 	movw	r0, #20
    1130:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1134:	f001 fbc6 	bl	28c4 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1138:	f240 0014 	movw	r0, #20
    113c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1140:	f04f 0100 	mov.w	r1, #0
    1144:	f001 fc16 	bl	2974 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1148:	f240 0014 	movw	r0, #20
    114c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1150:	6879      	ldr	r1, [r7, #4]
    1152:	f001 fd1b 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1156:	f240 0014 	movw	r0, #20
    115a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    115e:	f04f 0100 	mov.w	r1, #0
    1162:	f001 fc8b 	bl	2a7c <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1166:	f240 0014 	movw	r0, #20
    116a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    116e:	f04f 0100 	mov.w	r1, #0
    1172:	f001 fbff 	bl	2974 <SPI_set_slave_select>
	master_tx_frame_led = G;
    1176:	f240 0300 	movw	r3, #0
    117a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    117e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1180:	f240 0014 	movw	r0, #20
    1184:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1188:	6879      	ldr	r1, [r7, #4]
    118a:	f001 fcff 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = G;
    118e:	f240 0300 	movw	r3, #0
    1192:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1196:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1198:	f240 0014 	movw	r0, #20
    119c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11a0:	6879      	ldr	r1, [r7, #4]
    11a2:	f001 fcf3 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = G;
    11a6:	f240 0300 	movw	r3, #0
    11aa:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11ae:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11b0:	f240 0014 	movw	r0, #20
    11b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b8:	6879      	ldr	r1, [r7, #4]
    11ba:	f001 fce7 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = G;
    11be:	f240 0300 	movw	r3, #0
    11c2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11c6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11c8:	f240 0014 	movw	r0, #20
    11cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11d0:	6879      	ldr	r1, [r7, #4]
    11d2:	f001 fcdb 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = G;
    11d6:	f240 0300 	movw	r3, #0
    11da:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11de:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11e0:	f240 0014 	movw	r0, #20
    11e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e8:	6879      	ldr	r1, [r7, #4]
    11ea:	f001 fccf 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = G;
    11ee:	f240 0300 	movw	r3, #0
    11f2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11f6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11f8:	f240 0014 	movw	r0, #20
    11fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1200:	6879      	ldr	r1, [r7, #4]
    1202:	f001 fcc3 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1206:	f240 0014 	movw	r0, #20
    120a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    120e:	f04f 0100 	mov.w	r1, #0
    1212:	f001 fc33 	bl	2a7c <SPI_clear_slave_select>

	master_tx_frame_led = end;
    1216:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    121a:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    121c:	f240 0014 	movw	r0, #20
    1220:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1224:	f04f 0100 	mov.w	r1, #0
    1228:	f001 fba4 	bl	2974 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    122c:	f240 0014 	movw	r0, #20
    1230:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1234:	6879      	ldr	r1, [r7, #4]
    1236:	f001 fca9 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    123a:	f240 0014 	movw	r0, #20
    123e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1242:	f04f 0100 	mov.w	r1, #0
    1246:	f001 fc19 	bl	2a7c <SPI_clear_slave_select>
}
    124a:	f107 0708 	add.w	r7, r7, #8
    124e:	46bd      	mov	sp, r7
    1250:	bd80      	pop	{r7, pc}
    1252:	bf00      	nop

00001254 <redLED>:

void redLED(void) {
    1254:	b580      	push	{r7, lr}
    1256:	b082      	sub	sp, #8
    1258:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    125a:	f04f 0300 	mov.w	r3, #0
    125e:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1260:	f240 0014 	movw	r0, #20
    1264:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1268:	f240 2100 	movw	r1, #512	; 0x200
    126c:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1270:	f04f 0201 	mov.w	r2, #1
    1274:	f001 fa58 	bl	2728 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    1278:	f240 0014 	movw	r0, #20
    127c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1280:	f001 fb20 	bl	28c4 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1284:	f240 0014 	movw	r0, #20
    1288:	f2c2 0000 	movt	r0, #8192	; 0x2000
    128c:	f04f 0100 	mov.w	r1, #0
    1290:	f001 fb70 	bl	2974 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1294:	f240 0014 	movw	r0, #20
    1298:	f2c2 0000 	movt	r0, #8192	; 0x2000
    129c:	6879      	ldr	r1, [r7, #4]
    129e:	f001 fc75 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12a2:	f240 0014 	movw	r0, #20
    12a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12aa:	f04f 0100 	mov.w	r1, #0
    12ae:	f001 fbe5 	bl	2a7c <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12b2:	f240 0014 	movw	r0, #20
    12b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12ba:	f04f 0100 	mov.w	r1, #0
    12be:	f001 fb59 	bl	2974 <SPI_set_slave_select>
	master_tx_frame_led = R;
    12c2:	f240 03ff 	movw	r3, #255	; 0xff
    12c6:	f6cf 7300 	movt	r3, #65280	; 0xff00
    12ca:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12cc:	f240 0014 	movw	r0, #20
    12d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12d4:	6879      	ldr	r1, [r7, #4]
    12d6:	f001 fc59 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = R;
    12da:	f240 03ff 	movw	r3, #255	; 0xff
    12de:	f6cf 7300 	movt	r3, #65280	; 0xff00
    12e2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12e4:	f240 0014 	movw	r0, #20
    12e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12ec:	6879      	ldr	r1, [r7, #4]
    12ee:	f001 fc4d 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = R;
    12f2:	f240 03ff 	movw	r3, #255	; 0xff
    12f6:	f6cf 7300 	movt	r3, #65280	; 0xff00
    12fa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12fc:	f240 0014 	movw	r0, #20
    1300:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1304:	6879      	ldr	r1, [r7, #4]
    1306:	f001 fc41 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = R;
    130a:	f240 03ff 	movw	r3, #255	; 0xff
    130e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1312:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1314:	f240 0014 	movw	r0, #20
    1318:	f2c2 0000 	movt	r0, #8192	; 0x2000
    131c:	6879      	ldr	r1, [r7, #4]
    131e:	f001 fc35 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = R;
    1322:	f240 03ff 	movw	r3, #255	; 0xff
    1326:	f6cf 7300 	movt	r3, #65280	; 0xff00
    132a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    132c:	f240 0014 	movw	r0, #20
    1330:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1334:	6879      	ldr	r1, [r7, #4]
    1336:	f001 fc29 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = R;
    133a:	f240 03ff 	movw	r3, #255	; 0xff
    133e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1342:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1344:	f240 0014 	movw	r0, #20
    1348:	f2c2 0000 	movt	r0, #8192	; 0x2000
    134c:	6879      	ldr	r1, [r7, #4]
    134e:	f001 fc1d 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1352:	f240 0014 	movw	r0, #20
    1356:	f2c2 0000 	movt	r0, #8192	; 0x2000
    135a:	f04f 0100 	mov.w	r1, #0
    135e:	f001 fb8d 	bl	2a7c <SPI_clear_slave_select>

	master_tx_frame_led = end;
    1362:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    1366:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1368:	f240 0014 	movw	r0, #20
    136c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1370:	f04f 0100 	mov.w	r1, #0
    1374:	f001 fafe 	bl	2974 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1378:	f240 0014 	movw	r0, #20
    137c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1380:	6879      	ldr	r1, [r7, #4]
    1382:	f001 fc03 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1386:	f240 0014 	movw	r0, #20
    138a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    138e:	f04f 0100 	mov.w	r1, #0
    1392:	f001 fb73 	bl	2a7c <SPI_clear_slave_select>
}
    1396:	f107 0708 	add.w	r7, r7, #8
    139a:	46bd      	mov	sp, r7
    139c:	bd80      	pop	{r7, pc}
    139e:	bf00      	nop

000013a0 <yellowLED>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void yellowLED(void) {
    13a0:	b580      	push	{r7, lr}
    13a2:	b082      	sub	sp, #8
    13a4:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    13a6:	f04f 0300 	mov.w	r3, #0
    13aa:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    13ac:	f240 0014 	movw	r0, #20
    13b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13b4:	f240 2100 	movw	r1, #512	; 0x200
    13b8:	f2c4 0105 	movt	r1, #16389	; 0x4005
    13bc:	f04f 0201 	mov.w	r2, #1
    13c0:	f001 f9b2 	bl	2728 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    13c4:	f240 0014 	movw	r0, #20
    13c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13cc:	f001 fa7a 	bl	28c4 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    13d0:	f240 0014 	movw	r0, #20
    13d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13d8:	f04f 0100 	mov.w	r1, #0
    13dc:	f001 faca 	bl	2974 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13e0:	f240 0014 	movw	r0, #20
    13e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13e8:	6879      	ldr	r1, [r7, #4]
    13ea:	f001 fbcf 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    13ee:	f240 0014 	movw	r0, #20
    13f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13f6:	f04f 0100 	mov.w	r1, #0
    13fa:	f001 fb3f 	bl	2a7c <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    13fe:	f240 0014 	movw	r0, #20
    1402:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1406:	f04f 0100 	mov.w	r1, #0
    140a:	f001 fab3 	bl	2974 <SPI_set_slave_select>
	master_tx_frame_led = Y;
    140e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1412:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1414:	f240 0014 	movw	r0, #20
    1418:	f2c2 0000 	movt	r0, #8192	; 0x2000
    141c:	6879      	ldr	r1, [r7, #4]
    141e:	f001 fbb5 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1422:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1426:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1428:	f240 0014 	movw	r0, #20
    142c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1430:	6879      	ldr	r1, [r7, #4]
    1432:	f001 fbab 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1436:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    143a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    143c:	f240 0014 	movw	r0, #20
    1440:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1444:	6879      	ldr	r1, [r7, #4]
    1446:	f001 fba1 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = Y;
    144a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    144e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1450:	f240 0014 	movw	r0, #20
    1454:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1458:	6879      	ldr	r1, [r7, #4]
    145a:	f001 fb97 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = Y;
    145e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1462:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1464:	f240 0014 	movw	r0, #20
    1468:	f2c2 0000 	movt	r0, #8192	; 0x2000
    146c:	6879      	ldr	r1, [r7, #4]
    146e:	f001 fb8d 	bl	2b8c <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1472:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1476:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1478:	f240 0014 	movw	r0, #20
    147c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1480:	6879      	ldr	r1, [r7, #4]
    1482:	f001 fb83 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1486:	f240 0014 	movw	r0, #20
    148a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    148e:	f04f 0100 	mov.w	r1, #0
    1492:	f001 faf3 	bl	2a7c <SPI_clear_slave_select>

	master_tx_frame_led = end;
    1496:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    149a:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    149c:	f240 0014 	movw	r0, #20
    14a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14a4:	f04f 0100 	mov.w	r1, #0
    14a8:	f001 fa64 	bl	2974 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14ac:	f240 0014 	movw	r0, #20
    14b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14b4:	6879      	ldr	r1, [r7, #4]
    14b6:	f001 fb69 	bl	2b8c <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14ba:	f240 0014 	movw	r0, #20
    14be:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14c2:	f04f 0100 	mov.w	r1, #0
    14c6:	f001 fad9 	bl	2a7c <SPI_clear_slave_select>
}
    14ca:	f107 0708 	add.w	r7, r7, #8
    14ce:	46bd      	mov	sp, r7
    14d0:	bd80      	pop	{r7, pc}
    14d2:	bf00      	nop

000014d4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    14d4:	b480      	push	{r7}
    14d6:	b083      	sub	sp, #12
    14d8:	af00      	add	r7, sp, #0
    14da:	4603      	mov	r3, r0
    14dc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    14de:	f24e 1300 	movw	r3, #57600	; 0xe100
    14e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    14ea:	ea4f 1252 	mov.w	r2, r2, lsr #5
    14ee:	88f9      	ldrh	r1, [r7, #6]
    14f0:	f001 011f 	and.w	r1, r1, #31
    14f4:	f04f 0001 	mov.w	r0, #1
    14f8:	fa00 f101 	lsl.w	r1, r0, r1
    14fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1500:	f107 070c 	add.w	r7, r7, #12
    1504:	46bd      	mov	sp, r7
    1506:	bc80      	pop	{r7}
    1508:	4770      	bx	lr
    150a:	bf00      	nop

0000150c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    150c:	b480      	push	{r7}
    150e:	b083      	sub	sp, #12
    1510:	af00      	add	r7, sp, #0
    1512:	4603      	mov	r3, r0
    1514:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1516:	f24e 1300 	movw	r3, #57600	; 0xe100
    151a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    151e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1522:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1526:	88f9      	ldrh	r1, [r7, #6]
    1528:	f001 011f 	and.w	r1, r1, #31
    152c:	f04f 0001 	mov.w	r0, #1
    1530:	fa00 f101 	lsl.w	r1, r0, r1
    1534:	f102 0220 	add.w	r2, r2, #32
    1538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    153c:	f107 070c 	add.w	r7, r7, #12
    1540:	46bd      	mov	sp, r7
    1542:	bc80      	pop	{r7}
    1544:	4770      	bx	lr
    1546:	bf00      	nop

00001548 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1548:	b480      	push	{r7}
    154a:	b083      	sub	sp, #12
    154c:	af00      	add	r7, sp, #0
    154e:	4603      	mov	r3, r0
    1550:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1552:	f24e 1300 	movw	r3, #57600	; 0xe100
    1556:	f2ce 0300 	movt	r3, #57344	; 0xe000
    155a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    155e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1562:	88f9      	ldrh	r1, [r7, #6]
    1564:	f001 011f 	and.w	r1, r1, #31
    1568:	f04f 0001 	mov.w	r0, #1
    156c:	fa00 f101 	lsl.w	r1, r0, r1
    1570:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1578:	f107 070c 	add.w	r7, r7, #12
    157c:	46bd      	mov	sp, r7
    157e:	bc80      	pop	{r7}
    1580:	4770      	bx	lr
    1582:	bf00      	nop

00001584 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    1584:	b580      	push	{r7, lr}
    1586:	b084      	sub	sp, #16
    1588:	af00      	add	r7, sp, #0
    158a:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    158c:	687a      	ldr	r2, [r7, #4]
    158e:	f240 1300 	movw	r3, #256	; 0x100
    1592:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1596:	429a      	cmp	r2, r3
    1598:	d007      	beq.n	15aa <MSS_SPI_init+0x26>
    159a:	687a      	ldr	r2, [r7, #4]
    159c:	f240 037c 	movw	r3, #124	; 0x7c
    15a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a4:	429a      	cmp	r2, r3
    15a6:	d000      	beq.n	15aa <MSS_SPI_init+0x26>
    15a8:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    15aa:	687b      	ldr	r3, [r7, #4]
    15ac:	889b      	ldrh	r3, [r3, #4]
    15ae:	b21b      	sxth	r3, r3
    15b0:	4618      	mov	r0, r3
    15b2:	f7ff ffab 	bl	150c <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    15b6:	6878      	ldr	r0, [r7, #4]
    15b8:	f04f 0100 	mov.w	r1, #0
    15bc:	f04f 0284 	mov.w	r2, #132	; 0x84
    15c0:	f001 fbfe 	bl	2dc0 <memset>
    
    this_spi->cmd_done = 1u;
    15c4:	687b      	ldr	r3, [r7, #4]
    15c6:	f04f 0201 	mov.w	r2, #1
    15ca:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    15cc:	f04f 0300 	mov.w	r3, #0
    15d0:	81fb      	strh	r3, [r7, #14]
    15d2:	e00d      	b.n	15f0 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    15d4:	89fb      	ldrh	r3, [r7, #14]
    15d6:	687a      	ldr	r2, [r7, #4]
    15d8:	f103 0306 	add.w	r3, r3, #6
    15dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    15e0:	4413      	add	r3, r2
    15e2:	f04f 32ff 	mov.w	r2, #4294967295
    15e6:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    15e8:	89fb      	ldrh	r3, [r7, #14]
    15ea:	f103 0301 	add.w	r3, r3, #1
    15ee:	81fb      	strh	r3, [r7, #14]
    15f0:	89fb      	ldrh	r3, [r7, #14]
    15f2:	2b07      	cmp	r3, #7
    15f4:	d9ee      	bls.n	15d4 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    15f6:	687a      	ldr	r2, [r7, #4]
    15f8:	f240 1300 	movw	r3, #256	; 0x100
    15fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1600:	429a      	cmp	r2, r3
    1602:	d126      	bne.n	1652 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    1604:	687a      	ldr	r2, [r7, #4]
    1606:	f241 0300 	movw	r3, #4096	; 0x1000
    160a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    160e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1610:	687b      	ldr	r3, [r7, #4]
    1612:	f04f 020c 	mov.w	r2, #12
    1616:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    1618:	f242 0300 	movw	r3, #8192	; 0x2000
    161c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1620:	f242 0200 	movw	r2, #8192	; 0x2000
    1624:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1628:	6b12      	ldr	r2, [r2, #48]	; 0x30
    162a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    162e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1630:	f04f 000c 	mov.w	r0, #12
    1634:	f7ff ff88 	bl	1548 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    1638:	f242 0300 	movw	r3, #8192	; 0x2000
    163c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1640:	f242 0200 	movw	r2, #8192	; 0x2000
    1644:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1648:	6b12      	ldr	r2, [r2, #48]	; 0x30
    164a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    164e:	631a      	str	r2, [r3, #48]	; 0x30
    1650:	e025      	b.n	169e <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1652:	687a      	ldr	r2, [r7, #4]
    1654:	f241 0300 	movw	r3, #4096	; 0x1000
    1658:	f2c4 0301 	movt	r3, #16385	; 0x4001
    165c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    165e:	687b      	ldr	r3, [r7, #4]
    1660:	f04f 020d 	mov.w	r2, #13
    1664:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1666:	f242 0300 	movw	r3, #8192	; 0x2000
    166a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    166e:	f242 0200 	movw	r2, #8192	; 0x2000
    1672:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1676:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1678:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    167c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    167e:	f04f 000d 	mov.w	r0, #13
    1682:	f7ff ff61 	bl	1548 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1686:	f242 0300 	movw	r3, #8192	; 0x2000
    168a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    168e:	f242 0200 	movw	r2, #8192	; 0x2000
    1692:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1696:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1698:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    169c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    169e:	687b      	ldr	r3, [r7, #4]
    16a0:	681b      	ldr	r3, [r3, #0]
    16a2:	687a      	ldr	r2, [r7, #4]
    16a4:	6812      	ldr	r2, [r2, #0]
    16a6:	6812      	ldr	r2, [r2, #0]
    16a8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    16ac:	601a      	str	r2, [r3, #0]
}
    16ae:	f107 0710 	add.w	r7, r7, #16
    16b2:	46bd      	mov	sp, r7
    16b4:	bd80      	pop	{r7, pc}
    16b6:	bf00      	nop

000016b8 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    16b8:	b580      	push	{r7, lr}
    16ba:	b08a      	sub	sp, #40	; 0x28
    16bc:	af00      	add	r7, sp, #0
    16be:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    16c0:	687b      	ldr	r3, [r7, #4]
    16c2:	681b      	ldr	r3, [r3, #0]
    16c4:	681b      	ldr	r3, [r3, #0]
    16c6:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    16c8:	687b      	ldr	r3, [r7, #4]
    16ca:	681b      	ldr	r3, [r3, #0]
    16cc:	699b      	ldr	r3, [r3, #24]
    16ce:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    16d0:	687b      	ldr	r3, [r7, #4]
    16d2:	681b      	ldr	r3, [r3, #0]
    16d4:	685b      	ldr	r3, [r3, #4]
    16d6:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    16d8:	687b      	ldr	r3, [r7, #4]
    16da:	681b      	ldr	r3, [r3, #0]
    16dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    16de:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    16e0:	687b      	ldr	r3, [r7, #4]
    16e2:	681b      	ldr	r3, [r3, #0]
    16e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    16e6:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    16e8:	687b      	ldr	r3, [r7, #4]
    16ea:	681b      	ldr	r3, [r3, #0]
    16ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    16ee:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    16f0:	687b      	ldr	r3, [r7, #4]
    16f2:	681b      	ldr	r3, [r3, #0]
    16f4:	69db      	ldr	r3, [r3, #28]
    16f6:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    16f8:	687a      	ldr	r2, [r7, #4]
    16fa:	f240 1300 	movw	r3, #256	; 0x100
    16fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1702:	429a      	cmp	r2, r3
    1704:	d12e      	bne.n	1764 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    1706:	687a      	ldr	r2, [r7, #4]
    1708:	f241 0300 	movw	r3, #4096	; 0x1000
    170c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1710:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1712:	687b      	ldr	r3, [r7, #4]
    1714:	f04f 020c 	mov.w	r2, #12
    1718:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    171a:	f242 0300 	movw	r3, #8192	; 0x2000
    171e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1722:	f242 0200 	movw	r2, #8192	; 0x2000
    1726:	f2ce 0204 	movt	r2, #57348	; 0xe004
    172a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    172c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    1730:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1732:	f04f 000c 	mov.w	r0, #12
    1736:	f7ff ff07 	bl	1548 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    173a:	f242 0300 	movw	r3, #8192	; 0x2000
    173e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1742:	f242 0200 	movw	r2, #8192	; 0x2000
    1746:	f2ce 0204 	movt	r2, #57348	; 0xe004
    174a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    174c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    1750:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1752:	687b      	ldr	r3, [r7, #4]
    1754:	681b      	ldr	r3, [r3, #0]
    1756:	687a      	ldr	r2, [r7, #4]
    1758:	6812      	ldr	r2, [r2, #0]
    175a:	6812      	ldr	r2, [r2, #0]
    175c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    1760:	601a      	str	r2, [r3, #0]
    1762:	e02d      	b.n	17c0 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1764:	687a      	ldr	r2, [r7, #4]
    1766:	f241 0300 	movw	r3, #4096	; 0x1000
    176a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    176e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    1770:	687b      	ldr	r3, [r7, #4]
    1772:	f04f 020d 	mov.w	r2, #13
    1776:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1778:	f242 0300 	movw	r3, #8192	; 0x2000
    177c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1780:	f242 0200 	movw	r2, #8192	; 0x2000
    1784:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1788:	6b12      	ldr	r2, [r2, #48]	; 0x30
    178a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    178e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    1790:	f04f 000d 	mov.w	r0, #13
    1794:	f7ff fed8 	bl	1548 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1798:	f242 0300 	movw	r3, #8192	; 0x2000
    179c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    17a0:	f242 0200 	movw	r2, #8192	; 0x2000
    17a4:	f2ce 0204 	movt	r2, #57348	; 0xe004
    17a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    17aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    17ae:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    17b0:	687b      	ldr	r3, [r7, #4]
    17b2:	681b      	ldr	r3, [r3, #0]
    17b4:	687a      	ldr	r2, [r7, #4]
    17b6:	6812      	ldr	r2, [r2, #0]
    17b8:	6812      	ldr	r2, [r2, #0]
    17ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    17be:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    17c0:	68fb      	ldr	r3, [r7, #12]
    17c2:	f023 0301 	bic.w	r3, r3, #1
    17c6:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    17c8:	687b      	ldr	r3, [r7, #4]
    17ca:	681b      	ldr	r3, [r3, #0]
    17cc:	68fa      	ldr	r2, [r7, #12]
    17ce:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    17d0:	687b      	ldr	r3, [r7, #4]
    17d2:	681b      	ldr	r3, [r3, #0]
    17d4:	693a      	ldr	r2, [r7, #16]
    17d6:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    17d8:	687b      	ldr	r3, [r7, #4]
    17da:	681b      	ldr	r3, [r3, #0]
    17dc:	697a      	ldr	r2, [r7, #20]
    17de:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    17e0:	687b      	ldr	r3, [r7, #4]
    17e2:	681b      	ldr	r3, [r3, #0]
    17e4:	687a      	ldr	r2, [r7, #4]
    17e6:	6812      	ldr	r2, [r2, #0]
    17e8:	6812      	ldr	r2, [r2, #0]
    17ea:	f042 0201 	orr.w	r2, r2, #1
    17ee:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    17f0:	687b      	ldr	r3, [r7, #4]
    17f2:	681b      	ldr	r3, [r3, #0]
    17f4:	69ba      	ldr	r2, [r7, #24]
    17f6:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    17f8:	687b      	ldr	r3, [r7, #4]
    17fa:	681b      	ldr	r3, [r3, #0]
    17fc:	69fa      	ldr	r2, [r7, #28]
    17fe:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	681b      	ldr	r3, [r3, #0]
    1804:	6a3a      	ldr	r2, [r7, #32]
    1806:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    1808:	687b      	ldr	r3, [r7, #4]
    180a:	681b      	ldr	r3, [r3, #0]
    180c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    180e:	61da      	str	r2, [r3, #28]
}
    1810:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1814:	46bd      	mov	sp, r7
    1816:	bd80      	pop	{r7, pc}

00001818 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    1818:	b580      	push	{r7, lr}
    181a:	b084      	sub	sp, #16
    181c:	af00      	add	r7, sp, #0
    181e:	60f8      	str	r0, [r7, #12]
    1820:	607a      	str	r2, [r7, #4]
    1822:	460a      	mov	r2, r1
    1824:	72fa      	strb	r2, [r7, #11]
    1826:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1828:	68fa      	ldr	r2, [r7, #12]
    182a:	f240 1300 	movw	r3, #256	; 0x100
    182e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1832:	429a      	cmp	r2, r3
    1834:	d007      	beq.n	1846 <MSS_SPI_configure_master_mode+0x2e>
    1836:	68fa      	ldr	r2, [r7, #12]
    1838:	f240 037c 	movw	r3, #124	; 0x7c
    183c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1840:	429a      	cmp	r2, r3
    1842:	d000      	beq.n	1846 <MSS_SPI_configure_master_mode+0x2e>
    1844:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    1846:	7afb      	ldrb	r3, [r7, #11]
    1848:	2b07      	cmp	r3, #7
    184a:	d900      	bls.n	184e <MSS_SPI_configure_master_mode+0x36>
    184c:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    184e:	7e3b      	ldrb	r3, [r7, #24]
    1850:	2b20      	cmp	r3, #32
    1852:	d900      	bls.n	1856 <MSS_SPI_configure_master_mode+0x3e>
    1854:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1856:	68fb      	ldr	r3, [r7, #12]
    1858:	889b      	ldrh	r3, [r3, #4]
    185a:	b21b      	sxth	r3, r3
    185c:	4618      	mov	r0, r3
    185e:	f7ff fe55 	bl	150c <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    1862:	68fb      	ldr	r3, [r7, #12]
    1864:	f04f 0200 	mov.w	r2, #0
    1868:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    186c:	68fb      	ldr	r3, [r7, #12]
    186e:	681b      	ldr	r3, [r3, #0]
    1870:	68fa      	ldr	r2, [r7, #12]
    1872:	6812      	ldr	r2, [r2, #0]
    1874:	6812      	ldr	r2, [r2, #0]
    1876:	f022 0201 	bic.w	r2, r2, #1
    187a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    187c:	68fb      	ldr	r3, [r7, #12]
    187e:	681b      	ldr	r3, [r3, #0]
    1880:	68fa      	ldr	r2, [r7, #12]
    1882:	6812      	ldr	r2, [r2, #0]
    1884:	6812      	ldr	r2, [r2, #0]
    1886:	f042 0202 	orr.w	r2, r2, #2
    188a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    188c:	68fb      	ldr	r3, [r7, #12]
    188e:	681b      	ldr	r3, [r3, #0]
    1890:	68fa      	ldr	r2, [r7, #12]
    1892:	6812      	ldr	r2, [r2, #0]
    1894:	6812      	ldr	r2, [r2, #0]
    1896:	f042 0201 	orr.w	r2, r2, #1
    189a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    189c:	7afb      	ldrb	r3, [r7, #11]
    189e:	2b07      	cmp	r3, #7
    18a0:	d83f      	bhi.n	1922 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    18a2:	687b      	ldr	r3, [r7, #4]
    18a4:	2b00      	cmp	r3, #0
    18a6:	d00b      	beq.n	18c0 <MSS_SPI_configure_master_mode+0xa8>
    18a8:	687b      	ldr	r3, [r7, #4]
    18aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    18ae:	d007      	beq.n	18c0 <MSS_SPI_configure_master_mode+0xa8>
    18b0:	687b      	ldr	r3, [r7, #4]
    18b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    18b6:	d003      	beq.n	18c0 <MSS_SPI_configure_master_mode+0xa8>
    18b8:	687b      	ldr	r3, [r7, #4]
    18ba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    18be:	d10f      	bne.n	18e0 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    18c0:	7afa      	ldrb	r2, [r7, #11]
    18c2:	6879      	ldr	r1, [r7, #4]
    18c4:	f240 1302 	movw	r3, #258	; 0x102
    18c8:	f2c2 4300 	movt	r3, #9216	; 0x2400
    18cc:	ea41 0303 	orr.w	r3, r1, r3
    18d0:	68f9      	ldr	r1, [r7, #12]
    18d2:	f102 0206 	add.w	r2, r2, #6
    18d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    18da:	440a      	add	r2, r1
    18dc:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    18de:	e00e      	b.n	18fe <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    18e0:	7afa      	ldrb	r2, [r7, #11]
    18e2:	6879      	ldr	r1, [r7, #4]
    18e4:	f240 1302 	movw	r3, #258	; 0x102
    18e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ec:	ea41 0303 	orr.w	r3, r1, r3
    18f0:	68f9      	ldr	r1, [r7, #12]
    18f2:	f102 0206 	add.w	r2, r2, #6
    18f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    18fa:	440a      	add	r2, r1
    18fc:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    18fe:	7afb      	ldrb	r3, [r7, #11]
    1900:	68fa      	ldr	r2, [r7, #12]
    1902:	f103 0306 	add.w	r3, r3, #6
    1906:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    190a:	4413      	add	r3, r2
    190c:	7e3a      	ldrb	r2, [r7, #24]
    190e:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    1910:	7afb      	ldrb	r3, [r7, #11]
    1912:	68fa      	ldr	r2, [r7, #12]
    1914:	f103 0306 	add.w	r3, r3, #6
    1918:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    191c:	4413      	add	r3, r2
    191e:	78fa      	ldrb	r2, [r7, #3]
    1920:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    1922:	68fb      	ldr	r3, [r7, #12]
    1924:	889b      	ldrh	r3, [r3, #4]
    1926:	b21b      	sxth	r3, r3
    1928:	4618      	mov	r0, r3
    192a:	f7ff fdd3 	bl	14d4 <NVIC_EnableIRQ>
}
    192e:	f107 0710 	add.w	r7, r7, #16
    1932:	46bd      	mov	sp, r7
    1934:	bd80      	pop	{r7, pc}
    1936:	bf00      	nop

00001938 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    1938:	b580      	push	{r7, lr}
    193a:	b084      	sub	sp, #16
    193c:	af00      	add	r7, sp, #0
    193e:	6078      	str	r0, [r7, #4]
    1940:	460b      	mov	r3, r1
    1942:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1944:	687a      	ldr	r2, [r7, #4]
    1946:	f240 1300 	movw	r3, #256	; 0x100
    194a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    194e:	429a      	cmp	r2, r3
    1950:	d007      	beq.n	1962 <MSS_SPI_set_slave_select+0x2a>
    1952:	687a      	ldr	r2, [r7, #4]
    1954:	f240 037c 	movw	r3, #124	; 0x7c
    1958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    195c:	429a      	cmp	r2, r3
    195e:	d000      	beq.n	1962 <MSS_SPI_set_slave_select+0x2a>
    1960:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    1962:	687b      	ldr	r3, [r7, #4]
    1964:	681b      	ldr	r3, [r3, #0]
    1966:	681b      	ldr	r3, [r3, #0]
    1968:	f003 0302 	and.w	r3, r3, #2
    196c:	2b00      	cmp	r3, #0
    196e:	d100      	bne.n	1972 <MSS_SPI_set_slave_select+0x3a>
    1970:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    1972:	78fb      	ldrb	r3, [r7, #3]
    1974:	687a      	ldr	r2, [r7, #4]
    1976:	f103 0306 	add.w	r3, r3, #6
    197a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    197e:	4413      	add	r3, r2
    1980:	685b      	ldr	r3, [r3, #4]
    1982:	f1b3 3fff 	cmp.w	r3, #4294967295
    1986:	d100      	bne.n	198a <MSS_SPI_set_slave_select+0x52>
    1988:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    198a:	687b      	ldr	r3, [r7, #4]
    198c:	889b      	ldrh	r3, [r3, #4]
    198e:	b21b      	sxth	r3, r3
    1990:	4618      	mov	r0, r3
    1992:	f7ff fdbb 	bl	150c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1996:	687b      	ldr	r3, [r7, #4]
    1998:	681b      	ldr	r3, [r3, #0]
    199a:	689b      	ldr	r3, [r3, #8]
    199c:	f003 0304 	and.w	r3, r3, #4
    19a0:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    19a2:	68fb      	ldr	r3, [r7, #12]
    19a4:	2b00      	cmp	r3, #0
    19a6:	d002      	beq.n	19ae <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    19a8:	6878      	ldr	r0, [r7, #4]
    19aa:	f7ff fe85 	bl	16b8 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    19ae:	687b      	ldr	r3, [r7, #4]
    19b0:	681b      	ldr	r3, [r3, #0]
    19b2:	687a      	ldr	r2, [r7, #4]
    19b4:	6812      	ldr	r2, [r2, #0]
    19b6:	6812      	ldr	r2, [r2, #0]
    19b8:	f022 0201 	bic.w	r2, r2, #1
    19bc:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    19be:	687b      	ldr	r3, [r7, #4]
    19c0:	681a      	ldr	r2, [r3, #0]
    19c2:	78fb      	ldrb	r3, [r7, #3]
    19c4:	6879      	ldr	r1, [r7, #4]
    19c6:	f103 0306 	add.w	r3, r3, #6
    19ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    19ce:	440b      	add	r3, r1
    19d0:	685b      	ldr	r3, [r3, #4]
    19d2:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    19d4:	687b      	ldr	r3, [r7, #4]
    19d6:	681a      	ldr	r2, [r3, #0]
    19d8:	78fb      	ldrb	r3, [r7, #3]
    19da:	6879      	ldr	r1, [r7, #4]
    19dc:	f103 0306 	add.w	r3, r3, #6
    19e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    19e4:	440b      	add	r3, r1
    19e6:	7a5b      	ldrb	r3, [r3, #9]
    19e8:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    19ea:	687b      	ldr	r3, [r7, #4]
    19ec:	681a      	ldr	r2, [r3, #0]
    19ee:	78fb      	ldrb	r3, [r7, #3]
    19f0:	6879      	ldr	r1, [r7, #4]
    19f2:	f103 0306 	add.w	r3, r3, #6
    19f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    19fa:	440b      	add	r3, r1
    19fc:	7a1b      	ldrb	r3, [r3, #8]
    19fe:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1a00:	687b      	ldr	r3, [r7, #4]
    1a02:	681b      	ldr	r3, [r3, #0]
    1a04:	687a      	ldr	r2, [r7, #4]
    1a06:	6812      	ldr	r2, [r2, #0]
    1a08:	6812      	ldr	r2, [r2, #0]
    1a0a:	f042 0201 	orr.w	r2, r2, #1
    1a0e:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    1a10:	687b      	ldr	r3, [r7, #4]
    1a12:	681b      	ldr	r3, [r3, #0]
    1a14:	687a      	ldr	r2, [r7, #4]
    1a16:	6812      	ldr	r2, [r2, #0]
    1a18:	69d1      	ldr	r1, [r2, #28]
    1a1a:	78fa      	ldrb	r2, [r7, #3]
    1a1c:	f04f 0001 	mov.w	r0, #1
    1a20:	fa00 f202 	lsl.w	r2, r0, r2
    1a24:	ea41 0202 	orr.w	r2, r1, r2
    1a28:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    1a2a:	687b      	ldr	r3, [r7, #4]
    1a2c:	889b      	ldrh	r3, [r3, #4]
    1a2e:	b21b      	sxth	r3, r3
    1a30:	4618      	mov	r0, r3
    1a32:	f7ff fd4f 	bl	14d4 <NVIC_EnableIRQ>
}
    1a36:	f107 0710 	add.w	r7, r7, #16
    1a3a:	46bd      	mov	sp, r7
    1a3c:	bd80      	pop	{r7, pc}
    1a3e:	bf00      	nop

00001a40 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    1a40:	b580      	push	{r7, lr}
    1a42:	b084      	sub	sp, #16
    1a44:	af00      	add	r7, sp, #0
    1a46:	6078      	str	r0, [r7, #4]
    1a48:	460b      	mov	r3, r1
    1a4a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1a4c:	687a      	ldr	r2, [r7, #4]
    1a4e:	f240 1300 	movw	r3, #256	; 0x100
    1a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a56:	429a      	cmp	r2, r3
    1a58:	d007      	beq.n	1a6a <MSS_SPI_clear_slave_select+0x2a>
    1a5a:	687a      	ldr	r2, [r7, #4]
    1a5c:	f240 037c 	movw	r3, #124	; 0x7c
    1a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a64:	429a      	cmp	r2, r3
    1a66:	d000      	beq.n	1a6a <MSS_SPI_clear_slave_select+0x2a>
    1a68:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	681b      	ldr	r3, [r3, #0]
    1a6e:	681b      	ldr	r3, [r3, #0]
    1a70:	f003 0302 	and.w	r3, r3, #2
    1a74:	2b00      	cmp	r3, #0
    1a76:	d100      	bne.n	1a7a <MSS_SPI_clear_slave_select+0x3a>
    1a78:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1a7a:	687b      	ldr	r3, [r7, #4]
    1a7c:	889b      	ldrh	r3, [r3, #4]
    1a7e:	b21b      	sxth	r3, r3
    1a80:	4618      	mov	r0, r3
    1a82:	f7ff fd43 	bl	150c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1a86:	687b      	ldr	r3, [r7, #4]
    1a88:	681b      	ldr	r3, [r3, #0]
    1a8a:	689b      	ldr	r3, [r3, #8]
    1a8c:	f003 0304 	and.w	r3, r3, #4
    1a90:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    1a92:	68fb      	ldr	r3, [r7, #12]
    1a94:	2b00      	cmp	r3, #0
    1a96:	d002      	beq.n	1a9e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    1a98:	6878      	ldr	r0, [r7, #4]
    1a9a:	f7ff fe0d 	bl	16b8 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    1a9e:	687b      	ldr	r3, [r7, #4]
    1aa0:	681b      	ldr	r3, [r3, #0]
    1aa2:	687a      	ldr	r2, [r7, #4]
    1aa4:	6812      	ldr	r2, [r2, #0]
    1aa6:	69d1      	ldr	r1, [r2, #28]
    1aa8:	78fa      	ldrb	r2, [r7, #3]
    1aaa:	f04f 0001 	mov.w	r0, #1
    1aae:	fa00 f202 	lsl.w	r2, r0, r2
    1ab2:	ea6f 0202 	mvn.w	r2, r2
    1ab6:	ea01 0202 	and.w	r2, r1, r2
    1aba:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    1abc:	687b      	ldr	r3, [r7, #4]
    1abe:	889b      	ldrh	r3, [r3, #4]
    1ac0:	b21b      	sxth	r3, r3
    1ac2:	4618      	mov	r0, r3
    1ac4:	f7ff fd06 	bl	14d4 <NVIC_EnableIRQ>
}
    1ac8:	f107 0710 	add.w	r7, r7, #16
    1acc:	46bd      	mov	sp, r7
    1ace:	bd80      	pop	{r7, pc}

00001ad0 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    1ad0:	b580      	push	{r7, lr}
    1ad2:	b08e      	sub	sp, #56	; 0x38
    1ad4:	af00      	add	r7, sp, #0
    1ad6:	60f8      	str	r0, [r7, #12]
    1ad8:	60b9      	str	r1, [r7, #8]
    1ada:	603b      	str	r3, [r7, #0]
    1adc:	4613      	mov	r3, r2
    1ade:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    1ae0:	f04f 0300 	mov.w	r3, #0
    1ae4:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    1ae6:	f04f 0300 	mov.w	r3, #0
    1aea:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1aec:	68fa      	ldr	r2, [r7, #12]
    1aee:	f240 1300 	movw	r3, #256	; 0x100
    1af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1af6:	429a      	cmp	r2, r3
    1af8:	d007      	beq.n	1b0a <MSS_SPI_transfer_block+0x3a>
    1afa:	68fa      	ldr	r2, [r7, #12]
    1afc:	f240 037c 	movw	r3, #124	; 0x7c
    1b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b04:	429a      	cmp	r2, r3
    1b06:	d000      	beq.n	1b0a <MSS_SPI_transfer_block+0x3a>
    1b08:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    1b0a:	68fb      	ldr	r3, [r7, #12]
    1b0c:	681b      	ldr	r3, [r3, #0]
    1b0e:	681b      	ldr	r3, [r3, #0]
    1b10:	f003 0302 	and.w	r3, r3, #2
    1b14:	2b00      	cmp	r3, #0
    1b16:	d100      	bne.n	1b1a <MSS_SPI_transfer_block+0x4a>
    1b18:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    1b1a:	88fa      	ldrh	r2, [r7, #6]
    1b1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    1b20:	4413      	add	r3, r2
    1b22:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    1b24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1b26:	2b00      	cmp	r3, #0
    1b28:	d103      	bne.n	1b32 <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    1b2a:	f04f 0301 	mov.w	r3, #1
    1b2e:	623b      	str	r3, [r7, #32]
    1b30:	e001      	b.n	1b36 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    1b32:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1b34:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1b36:	68fb      	ldr	r3, [r7, #12]
    1b38:	681b      	ldr	r3, [r3, #0]
    1b3a:	68fa      	ldr	r2, [r7, #12]
    1b3c:	6812      	ldr	r2, [r2, #0]
    1b3e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1b40:	f042 020c 	orr.w	r2, r2, #12
    1b44:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1b46:	68fb      	ldr	r3, [r7, #12]
    1b48:	681b      	ldr	r3, [r3, #0]
    1b4a:	689b      	ldr	r3, [r3, #8]
    1b4c:	f003 0304 	and.w	r3, r3, #4
    1b50:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    1b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1b54:	2b00      	cmp	r3, #0
    1b56:	d002      	beq.n	1b5e <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    1b58:	68f8      	ldr	r0, [r7, #12]
    1b5a:	f7ff fdad 	bl	16b8 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    1b5e:	68fb      	ldr	r3, [r7, #12]
    1b60:	681b      	ldr	r3, [r3, #0]
    1b62:	68fa      	ldr	r2, [r7, #12]
    1b64:	6812      	ldr	r2, [r2, #0]
    1b66:	6812      	ldr	r2, [r2, #0]
    1b68:	f022 0201 	bic.w	r2, r2, #1
    1b6c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    1b6e:	68fb      	ldr	r3, [r7, #12]
    1b70:	6819      	ldr	r1, [r3, #0]
    1b72:	68fb      	ldr	r3, [r7, #12]
    1b74:	681b      	ldr	r3, [r3, #0]
    1b76:	681b      	ldr	r3, [r3, #0]
    1b78:	f240 02ff 	movw	r2, #255	; 0xff
    1b7c:	f6cf 7200 	movt	r2, #65280	; 0xff00
    1b80:	ea03 0202 	and.w	r2, r3, r2
    1b84:	6a3b      	ldr	r3, [r7, #32]
    1b86:	ea4f 2003 	mov.w	r0, r3, lsl #8
    1b8a:	f64f 7300 	movw	r3, #65280	; 0xff00
    1b8e:	f2c0 03ff 	movt	r3, #255	; 0xff
    1b92:	ea00 0303 	and.w	r3, r0, r3
    1b96:	ea42 0303 	orr.w	r3, r2, r3
    1b9a:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    1b9c:	68fb      	ldr	r3, [r7, #12]
    1b9e:	681b      	ldr	r3, [r3, #0]
    1ba0:	f04f 0208 	mov.w	r2, #8
    1ba4:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1ba6:	68fb      	ldr	r3, [r7, #12]
    1ba8:	681b      	ldr	r3, [r3, #0]
    1baa:	68fa      	ldr	r2, [r7, #12]
    1bac:	6812      	ldr	r2, [r2, #0]
    1bae:	6812      	ldr	r2, [r2, #0]
    1bb0:	f042 0201 	orr.w	r2, r2, #1
    1bb4:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1bb6:	68fb      	ldr	r3, [r7, #12]
    1bb8:	681b      	ldr	r3, [r3, #0]
    1bba:	689b      	ldr	r3, [r3, #8]
    1bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1bc0:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    1bc2:	e009      	b.n	1bd8 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    1bc4:	68fb      	ldr	r3, [r7, #12]
    1bc6:	681b      	ldr	r3, [r3, #0]
    1bc8:	691b      	ldr	r3, [r3, #16]
    1bca:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1bcc:	68fb      	ldr	r3, [r7, #12]
    1bce:	681b      	ldr	r3, [r3, #0]
    1bd0:	689b      	ldr	r3, [r3, #8]
    1bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1bd6:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    1bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1bda:	2b00      	cmp	r3, #0
    1bdc:	d0f2      	beq.n	1bc4 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    1bde:	f04f 0300 	mov.w	r3, #0
    1be2:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    1be4:	f04f 0300 	mov.w	r3, #0
    1be8:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    1bea:	8bba      	ldrh	r2, [r7, #28]
    1bec:	88fb      	ldrh	r3, [r7, #6]
    1bee:	429a      	cmp	r2, r3
    1bf0:	d20f      	bcs.n	1c12 <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1bf2:	68fb      	ldr	r3, [r7, #12]
    1bf4:	681b      	ldr	r3, [r3, #0]
    1bf6:	8bb9      	ldrh	r1, [r7, #28]
    1bf8:	68ba      	ldr	r2, [r7, #8]
    1bfa:	440a      	add	r2, r1
    1bfc:	7812      	ldrb	r2, [r2, #0]
    1bfe:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    1c00:	8bbb      	ldrh	r3, [r7, #28]
    1c02:	f103 0301 	add.w	r3, r3, #1
    1c06:	83bb      	strh	r3, [r7, #28]
        ++transit;
    1c08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1c0a:	f103 0301 	add.w	r3, r3, #1
    1c0e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1c10:	e06a      	b.n	1ce8 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    1c12:	8bba      	ldrh	r2, [r7, #28]
    1c14:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1c16:	429a      	cmp	r2, r3
    1c18:	d266      	bcs.n	1ce8 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    1c1a:	68fb      	ldr	r3, [r7, #12]
    1c1c:	681b      	ldr	r3, [r3, #0]
    1c1e:	f04f 0200 	mov.w	r2, #0
    1c22:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    1c24:	8bbb      	ldrh	r3, [r7, #28]
    1c26:	f103 0301 	add.w	r3, r3, #1
    1c2a:	83bb      	strh	r3, [r7, #28]
            ++transit;
    1c2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1c2e:	f103 0301 	add.w	r3, r3, #1
    1c32:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1c34:	e058      	b.n	1ce8 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1c36:	68fb      	ldr	r3, [r7, #12]
    1c38:	681b      	ldr	r3, [r3, #0]
    1c3a:	689b      	ldr	r3, [r3, #8]
    1c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1c40:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    1c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1c44:	2b00      	cmp	r3, #0
    1c46:	d11e      	bne.n	1c86 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    1c48:	68fb      	ldr	r3, [r7, #12]
    1c4a:	681b      	ldr	r3, [r3, #0]
    1c4c:	691b      	ldr	r3, [r3, #16]
    1c4e:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    1c50:	8b7a      	ldrh	r2, [r7, #26]
    1c52:	88fb      	ldrh	r3, [r7, #6]
    1c54:	429a      	cmp	r2, r3
    1c56:	d30e      	bcc.n	1c76 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    1c58:	8bfa      	ldrh	r2, [r7, #30]
    1c5a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    1c5e:	429a      	cmp	r2, r3
    1c60:	d205      	bcs.n	1c6e <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    1c62:	8bfa      	ldrh	r2, [r7, #30]
    1c64:	683b      	ldr	r3, [r7, #0]
    1c66:	4413      	add	r3, r2
    1c68:	697a      	ldr	r2, [r7, #20]
    1c6a:	b2d2      	uxtb	r2, r2
    1c6c:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    1c6e:	8bfb      	ldrh	r3, [r7, #30]
    1c70:	f103 0301 	add.w	r3, r3, #1
    1c74:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    1c76:	8b7b      	ldrh	r3, [r7, #26]
    1c78:	f103 0301 	add.w	r3, r3, #1
    1c7c:	837b      	strh	r3, [r7, #26]
            --transit;
    1c7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1c80:	f103 33ff 	add.w	r3, r3, #4294967295
    1c84:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1c86:	68fb      	ldr	r3, [r7, #12]
    1c88:	681b      	ldr	r3, [r3, #0]
    1c8a:	689b      	ldr	r3, [r3, #8]
    1c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1c90:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    1c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1c94:	2b00      	cmp	r3, #0
    1c96:	d127      	bne.n	1ce8 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    1c98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1c9a:	2b03      	cmp	r3, #3
    1c9c:	d824      	bhi.n	1ce8 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    1c9e:	8bba      	ldrh	r2, [r7, #28]
    1ca0:	88fb      	ldrh	r3, [r7, #6]
    1ca2:	429a      	cmp	r2, r3
    1ca4:	d20f      	bcs.n	1cc6 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1ca6:	68fb      	ldr	r3, [r7, #12]
    1ca8:	681b      	ldr	r3, [r3, #0]
    1caa:	8bb9      	ldrh	r1, [r7, #28]
    1cac:	68ba      	ldr	r2, [r7, #8]
    1cae:	440a      	add	r2, r1
    1cb0:	7812      	ldrb	r2, [r2, #0]
    1cb2:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    1cb4:	8bbb      	ldrh	r3, [r7, #28]
    1cb6:	f103 0301 	add.w	r3, r3, #1
    1cba:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    1cbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1cbe:	f103 0301 	add.w	r3, r3, #1
    1cc2:	84fb      	strh	r3, [r7, #38]	; 0x26
    1cc4:	e010      	b.n	1ce8 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    1cc6:	8bba      	ldrh	r2, [r7, #28]
    1cc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1cca:	429a      	cmp	r2, r3
    1ccc:	d20c      	bcs.n	1ce8 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    1cce:	68fb      	ldr	r3, [r7, #12]
    1cd0:	681b      	ldr	r3, [r3, #0]
    1cd2:	f04f 0200 	mov.w	r2, #0
    1cd6:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    1cd8:	8bbb      	ldrh	r3, [r7, #28]
    1cda:	f103 0301 	add.w	r3, r3, #1
    1cde:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    1ce0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1ce2:	f103 0301 	add.w	r3, r3, #1
    1ce6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1ce8:	8b7a      	ldrh	r2, [r7, #26]
    1cea:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1cec:	429a      	cmp	r2, r3
    1cee:	d3a2      	bcc.n	1c36 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    1cf0:	f107 0738 	add.w	r7, r7, #56	; 0x38
    1cf4:	46bd      	mov	sp, r7
    1cf6:	bd80      	pop	{r7, pc}

00001cf8 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1cf8:	b480      	push	{r7}
    1cfa:	b085      	sub	sp, #20
    1cfc:	af00      	add	r7, sp, #0
    1cfe:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    1d00:	f04f 0300 	mov.w	r3, #0
    1d04:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1d06:	e00e      	b.n	1d26 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    1d08:	687b      	ldr	r3, [r7, #4]
    1d0a:	681b      	ldr	r3, [r3, #0]
    1d0c:	687a      	ldr	r2, [r7, #4]
    1d0e:	6891      	ldr	r1, [r2, #8]
    1d10:	687a      	ldr	r2, [r7, #4]
    1d12:	6912      	ldr	r2, [r2, #16]
    1d14:	440a      	add	r2, r1
    1d16:	7812      	ldrb	r2, [r2, #0]
    1d18:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    1d1a:	687b      	ldr	r3, [r7, #4]
    1d1c:	691b      	ldr	r3, [r3, #16]
    1d1e:	f103 0201 	add.w	r2, r3, #1
    1d22:	687b      	ldr	r3, [r7, #4]
    1d24:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1d26:	687b      	ldr	r3, [r7, #4]
    1d28:	681b      	ldr	r3, [r3, #0]
    1d2a:	689b      	ldr	r3, [r3, #8]
    1d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1d30:	2b00      	cmp	r3, #0
    1d32:	d105      	bne.n	1d40 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    1d34:	687b      	ldr	r3, [r7, #4]
    1d36:	691a      	ldr	r2, [r3, #16]
    1d38:	687b      	ldr	r3, [r7, #4]
    1d3a:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1d3c:	429a      	cmp	r2, r3
    1d3e:	d3e3      	bcc.n	1d08 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    1d40:	687b      	ldr	r3, [r7, #4]
    1d42:	691a      	ldr	r2, [r3, #16]
    1d44:	687b      	ldr	r3, [r7, #4]
    1d46:	68db      	ldr	r3, [r3, #12]
    1d48:	429a      	cmp	r2, r3
    1d4a:	d31c      	bcc.n	1d86 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1d4c:	e00e      	b.n	1d6c <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    1d4e:	687b      	ldr	r3, [r7, #4]
    1d50:	681b      	ldr	r3, [r3, #0]
    1d52:	687a      	ldr	r2, [r7, #4]
    1d54:	6951      	ldr	r1, [r2, #20]
    1d56:	687a      	ldr	r2, [r7, #4]
    1d58:	69d2      	ldr	r2, [r2, #28]
    1d5a:	440a      	add	r2, r1
    1d5c:	7812      	ldrb	r2, [r2, #0]
    1d5e:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    1d60:	687b      	ldr	r3, [r7, #4]
    1d62:	69db      	ldr	r3, [r3, #28]
    1d64:	f103 0201 	add.w	r2, r3, #1
    1d68:	687b      	ldr	r3, [r7, #4]
    1d6a:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1d6c:	687b      	ldr	r3, [r7, #4]
    1d6e:	681b      	ldr	r3, [r3, #0]
    1d70:	689b      	ldr	r3, [r3, #8]
    1d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1d76:	2b00      	cmp	r3, #0
    1d78:	d105      	bne.n	1d86 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    1d7a:	687b      	ldr	r3, [r7, #4]
    1d7c:	69da      	ldr	r2, [r3, #28]
    1d7e:	687b      	ldr	r3, [r7, #4]
    1d80:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1d82:	429a      	cmp	r2, r3
    1d84:	d3e3      	bcc.n	1d4e <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    1d86:	687b      	ldr	r3, [r7, #4]
    1d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1d8a:	2b00      	cmp	r3, #0
    1d8c:	d01f      	beq.n	1dce <fill_slave_tx_fifo+0xd6>
    1d8e:	687b      	ldr	r3, [r7, #4]
    1d90:	691a      	ldr	r2, [r3, #16]
    1d92:	687b      	ldr	r3, [r7, #4]
    1d94:	68db      	ldr	r3, [r3, #12]
    1d96:	429a      	cmp	r2, r3
    1d98:	d319      	bcc.n	1dce <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    1d9a:	687b      	ldr	r3, [r7, #4]
    1d9c:	69da      	ldr	r2, [r3, #28]
    1d9e:	687b      	ldr	r3, [r7, #4]
    1da0:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    1da2:	429a      	cmp	r2, r3
    1da4:	d313      	bcc.n	1dce <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1da6:	e008      	b.n	1dba <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    1da8:	687b      	ldr	r3, [r7, #4]
    1daa:	681b      	ldr	r3, [r3, #0]
    1dac:	f04f 0200 	mov.w	r2, #0
    1db0:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    1db2:	68fb      	ldr	r3, [r7, #12]
    1db4:	f103 0301 	add.w	r3, r3, #1
    1db8:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1dba:	687b      	ldr	r3, [r7, #4]
    1dbc:	681b      	ldr	r3, [r3, #0]
    1dbe:	689b      	ldr	r3, [r3, #8]
    1dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1dc4:	2b00      	cmp	r3, #0
    1dc6:	d102      	bne.n	1dce <fill_slave_tx_fifo+0xd6>
    1dc8:	68fb      	ldr	r3, [r7, #12]
    1dca:	2b1f      	cmp	r3, #31
    1dcc:	d9ec      	bls.n	1da8 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    1dce:	f107 0714 	add.w	r7, r7, #20
    1dd2:	46bd      	mov	sp, r7
    1dd4:	bc80      	pop	{r7}
    1dd6:	4770      	bx	lr

00001dd8 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1dd8:	b580      	push	{r7, lr}
    1dda:	b084      	sub	sp, #16
    1ddc:	af00      	add	r7, sp, #0
    1dde:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    1de0:	687b      	ldr	r3, [r7, #4]
    1de2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1de6:	2b02      	cmp	r3, #2
    1de8:	d115      	bne.n	1e16 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    1dea:	e00c      	b.n	1e06 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    1dec:	687b      	ldr	r3, [r7, #4]
    1dee:	681b      	ldr	r3, [r3, #0]
    1df0:	691b      	ldr	r3, [r3, #16]
    1df2:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    1df4:	687b      	ldr	r3, [r7, #4]
    1df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    1df8:	2b00      	cmp	r3, #0
    1dfa:	d004      	beq.n	1e06 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    1dfc:	687b      	ldr	r3, [r7, #4]
    1dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    1e00:	68fa      	ldr	r2, [r7, #12]
    1e02:	4610      	mov	r0, r2
    1e04:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    1e06:	687b      	ldr	r3, [r7, #4]
    1e08:	681b      	ldr	r3, [r3, #0]
    1e0a:	689b      	ldr	r3, [r3, #8]
    1e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1e10:	2b00      	cmp	r3, #0
    1e12:	d0eb      	beq.n	1dec <read_slave_rx_fifo+0x14>
    1e14:	e032      	b.n	1e7c <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    1e16:	687b      	ldr	r3, [r7, #4]
    1e18:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1e1c:	2b01      	cmp	r3, #1
    1e1e:	d125      	bne.n	1e6c <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1e20:	e017      	b.n	1e52 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1e22:	687b      	ldr	r3, [r7, #4]
    1e24:	681b      	ldr	r3, [r3, #0]
    1e26:	691b      	ldr	r3, [r3, #16]
    1e28:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    1e2a:	687b      	ldr	r3, [r7, #4]
    1e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1e2e:	687b      	ldr	r3, [r7, #4]
    1e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1e32:	429a      	cmp	r2, r3
    1e34:	d207      	bcs.n	1e46 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    1e36:	687b      	ldr	r3, [r7, #4]
    1e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1e3a:	687b      	ldr	r3, [r7, #4]
    1e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1e3e:	4413      	add	r3, r2
    1e40:	68fa      	ldr	r2, [r7, #12]
    1e42:	b2d2      	uxtb	r2, r2
    1e44:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    1e46:	687b      	ldr	r3, [r7, #4]
    1e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1e4a:	f103 0201 	add.w	r2, r3, #1
    1e4e:	687b      	ldr	r3, [r7, #4]
    1e50:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1e52:	687b      	ldr	r3, [r7, #4]
    1e54:	681b      	ldr	r3, [r3, #0]
    1e56:	689b      	ldr	r3, [r3, #8]
    1e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1e5c:	2b00      	cmp	r3, #0
    1e5e:	d0e0      	beq.n	1e22 <read_slave_rx_fifo+0x4a>
    1e60:	e00c      	b.n	1e7c <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1e62:	687b      	ldr	r3, [r7, #4]
    1e64:	681b      	ldr	r3, [r3, #0]
    1e66:	691b      	ldr	r3, [r3, #16]
    1e68:	60fb      	str	r3, [r7, #12]
    1e6a:	e000      	b.n	1e6e <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    1e6c:	bf00      	nop
    1e6e:	687b      	ldr	r3, [r7, #4]
    1e70:	681b      	ldr	r3, [r3, #0]
    1e72:	689b      	ldr	r3, [r3, #8]
    1e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1e78:	2b00      	cmp	r3, #0
    1e7a:	d0f2      	beq.n	1e62 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    1e7c:	f107 0710 	add.w	r7, r7, #16
    1e80:	46bd      	mov	sp, r7
    1e82:	bd80      	pop	{r7, pc}

00001e84 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    1e84:	b580      	push	{r7, lr}
    1e86:	b086      	sub	sp, #24
    1e88:	af00      	add	r7, sp, #0
    1e8a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    1e8c:	687b      	ldr	r3, [r7, #4]
    1e8e:	681b      	ldr	r3, [r3, #0]
    1e90:	f103 0320 	add.w	r3, r3, #32
    1e94:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1e96:	687a      	ldr	r2, [r7, #4]
    1e98:	f240 1300 	movw	r3, #256	; 0x100
    1e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ea0:	429a      	cmp	r2, r3
    1ea2:	d007      	beq.n	1eb4 <mss_spi_isr+0x30>
    1ea4:	687a      	ldr	r2, [r7, #4]
    1ea6:	f240 037c 	movw	r3, #124	; 0x7c
    1eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eae:	429a      	cmp	r2, r3
    1eb0:	d000      	beq.n	1eb4 <mss_spi_isr+0x30>
    1eb2:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    1eb4:	693b      	ldr	r3, [r7, #16]
    1eb6:	681b      	ldr	r3, [r3, #0]
    1eb8:	f003 0302 	and.w	r3, r3, #2
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	d052      	beq.n	1f66 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    1ec0:	687b      	ldr	r3, [r7, #4]
    1ec2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1ec6:	2b02      	cmp	r3, #2
    1ec8:	d115      	bne.n	1ef6 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    1eca:	e00c      	b.n	1ee6 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    1ecc:	687b      	ldr	r3, [r7, #4]
    1ece:	681b      	ldr	r3, [r3, #0]
    1ed0:	691b      	ldr	r3, [r3, #16]
    1ed2:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    1ed4:	687b      	ldr	r3, [r7, #4]
    1ed6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    1ed8:	2b00      	cmp	r3, #0
    1eda:	d004      	beq.n	1ee6 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    1edc:	687b      	ldr	r3, [r7, #4]
    1ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    1ee0:	68fa      	ldr	r2, [r7, #12]
    1ee2:	4610      	mov	r0, r2
    1ee4:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    1ee6:	687b      	ldr	r3, [r7, #4]
    1ee8:	681b      	ldr	r3, [r3, #0]
    1eea:	689b      	ldr	r3, [r3, #8]
    1eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1ef0:	2b00      	cmp	r3, #0
    1ef2:	d0eb      	beq.n	1ecc <mss_spi_isr+0x48>
    1ef4:	e032      	b.n	1f5c <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    1ef6:	687b      	ldr	r3, [r7, #4]
    1ef8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1efc:	2b01      	cmp	r3, #1
    1efe:	d125      	bne.n	1f4c <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1f00:	e017      	b.n	1f32 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    1f02:	687b      	ldr	r3, [r7, #4]
    1f04:	681b      	ldr	r3, [r3, #0]
    1f06:	691b      	ldr	r3, [r3, #16]
    1f08:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    1f0a:	687b      	ldr	r3, [r7, #4]
    1f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1f0e:	687b      	ldr	r3, [r7, #4]
    1f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1f12:	429a      	cmp	r2, r3
    1f14:	d207      	bcs.n	1f26 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    1f16:	687b      	ldr	r3, [r7, #4]
    1f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1f1a:	687b      	ldr	r3, [r7, #4]
    1f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1f1e:	4413      	add	r3, r2
    1f20:	68fa      	ldr	r2, [r7, #12]
    1f22:	b2d2      	uxtb	r2, r2
    1f24:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    1f26:	687b      	ldr	r3, [r7, #4]
    1f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1f2a:	f103 0201 	add.w	r2, r3, #1
    1f2e:	687b      	ldr	r3, [r7, #4]
    1f30:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1f32:	687b      	ldr	r3, [r7, #4]
    1f34:	681b      	ldr	r3, [r3, #0]
    1f36:	689b      	ldr	r3, [r3, #8]
    1f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1f3c:	2b00      	cmp	r3, #0
    1f3e:	d0e0      	beq.n	1f02 <mss_spi_isr+0x7e>
    1f40:	e00c      	b.n	1f5c <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    1f42:	687b      	ldr	r3, [r7, #4]
    1f44:	681b      	ldr	r3, [r3, #0]
    1f46:	691b      	ldr	r3, [r3, #16]
    1f48:	60fb      	str	r3, [r7, #12]
    1f4a:	e000      	b.n	1f4e <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    1f4c:	bf00      	nop
    1f4e:	687b      	ldr	r3, [r7, #4]
    1f50:	681b      	ldr	r3, [r3, #0]
    1f52:	689b      	ldr	r3, [r3, #8]
    1f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1f58:	2b00      	cmp	r3, #0
    1f5a:	d0f2      	beq.n	1f42 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    1f5c:	687b      	ldr	r3, [r7, #4]
    1f5e:	681b      	ldr	r3, [r3, #0]
    1f60:	f04f 0202 	mov.w	r2, #2
    1f64:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    1f66:	693b      	ldr	r3, [r7, #16]
    1f68:	681b      	ldr	r3, [r3, #0]
    1f6a:	f003 0301 	and.w	r3, r3, #1
    1f6e:	b2db      	uxtb	r3, r3
    1f70:	2b00      	cmp	r3, #0
    1f72:	d012      	beq.n	1f9a <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    1f74:	687b      	ldr	r3, [r7, #4]
    1f76:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1f7a:	2b02      	cmp	r3, #2
    1f7c:	d105      	bne.n	1f8a <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    1f7e:	687b      	ldr	r3, [r7, #4]
    1f80:	681b      	ldr	r3, [r3, #0]
    1f82:	687a      	ldr	r2, [r7, #4]
    1f84:	6f92      	ldr	r2, [r2, #120]	; 0x78
    1f86:	615a      	str	r2, [r3, #20]
    1f88:	e002      	b.n	1f90 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    1f8a:	6878      	ldr	r0, [r7, #4]
    1f8c:	f7ff feb4 	bl	1cf8 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    1f90:	687b      	ldr	r3, [r7, #4]
    1f92:	681b      	ldr	r3, [r3, #0]
    1f94:	f04f 0201 	mov.w	r2, #1
    1f98:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    1f9a:	693b      	ldr	r3, [r7, #16]
    1f9c:	681b      	ldr	r3, [r3, #0]
    1f9e:	f003 0310 	and.w	r3, r3, #16
    1fa2:	2b00      	cmp	r3, #0
    1fa4:	d023      	beq.n	1fee <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    1fa6:	6878      	ldr	r0, [r7, #4]
    1fa8:	f7ff ff16 	bl	1dd8 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    1fac:	687b      	ldr	r3, [r7, #4]
    1fae:	6a1b      	ldr	r3, [r3, #32]
    1fb0:	2b00      	cmp	r3, #0
    1fb2:	d00b      	beq.n	1fcc <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    1fb4:	687b      	ldr	r3, [r7, #4]
    1fb6:	6a1b      	ldr	r3, [r3, #32]
    1fb8:	687a      	ldr	r2, [r7, #4]
    1fba:	6a91      	ldr	r1, [r2, #40]	; 0x28
    1fbc:	687a      	ldr	r2, [r7, #4]
    1fbe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1fc0:	4608      	mov	r0, r1
    1fc2:	4611      	mov	r1, r2
    1fc4:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    1fc6:	6878      	ldr	r0, [r7, #4]
    1fc8:	f7ff fe96 	bl	1cf8 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    1fcc:	687b      	ldr	r3, [r7, #4]
    1fce:	f04f 0201 	mov.w	r2, #1
    1fd2:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    1fd4:	687b      	ldr	r3, [r7, #4]
    1fd6:	681b      	ldr	r3, [r3, #0]
    1fd8:	687a      	ldr	r2, [r7, #4]
    1fda:	6812      	ldr	r2, [r2, #0]
    1fdc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    1fde:	f022 0210 	bic.w	r2, r2, #16
    1fe2:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    1fe4:	687b      	ldr	r3, [r7, #4]
    1fe6:	681b      	ldr	r3, [r3, #0]
    1fe8:	f04f 0210 	mov.w	r2, #16
    1fec:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    1fee:	693b      	ldr	r3, [r7, #16]
    1ff0:	681b      	ldr	r3, [r3, #0]
    1ff2:	f003 0304 	and.w	r3, r3, #4
    1ff6:	2b00      	cmp	r3, #0
    1ff8:	d00f      	beq.n	201a <MAIN_STACK_SIZE+0x1a>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    1ffa:	687b      	ldr	r3, [r7, #4]
    1ffc:	681b      	ldr	r3, [r3, #0]
    1ffe:	687a      	ldr	r2, [r7, #4]
    2000:	6812      	ldr	r2, [r2, #0]
    2002:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2004:	f042 0204 	orr.w	r2, r2, #4
    2008:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    200a:	6878      	ldr	r0, [r7, #4]
    200c:	f7ff fb54 	bl	16b8 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2010:	687b      	ldr	r3, [r7, #4]
    2012:	681b      	ldr	r3, [r3, #0]
    2014:	f04f 0204 	mov.w	r2, #4
    2018:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    201a:	693b      	ldr	r3, [r7, #16]
    201c:	681b      	ldr	r3, [r3, #0]
    201e:	f003 0308 	and.w	r3, r3, #8
    2022:	2b00      	cmp	r3, #0
    2024:	d031      	beq.n	208a <MAIN_STACK_SIZE+0x8a>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2026:	687b      	ldr	r3, [r7, #4]
    2028:	681b      	ldr	r3, [r3, #0]
    202a:	687a      	ldr	r2, [r7, #4]
    202c:	6812      	ldr	r2, [r2, #0]
    202e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2030:	f042 0208 	orr.w	r2, r2, #8
    2034:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2036:	687b      	ldr	r3, [r7, #4]
    2038:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    203c:	2b02      	cmp	r3, #2
    203e:	d113      	bne.n	2068 <MAIN_STACK_SIZE+0x68>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2040:	687b      	ldr	r3, [r7, #4]
    2042:	681a      	ldr	r2, [r3, #0]
    2044:	687b      	ldr	r3, [r7, #4]
    2046:	681b      	ldr	r3, [r3, #0]
    2048:	6819      	ldr	r1, [r3, #0]
    204a:	f240 03ff 	movw	r3, #255	; 0xff
    204e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2052:	ea01 0303 	and.w	r3, r1, r3
    2056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    205a:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    205c:	687b      	ldr	r3, [r7, #4]
    205e:	681b      	ldr	r3, [r3, #0]
    2060:	687a      	ldr	r2, [r7, #4]
    2062:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2064:	615a      	str	r2, [r3, #20]
    2066:	e00b      	b.n	2080 <MAIN_STACK_SIZE+0x80>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2068:	687b      	ldr	r3, [r7, #4]
    206a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    206e:	2b01      	cmp	r3, #1
    2070:	d106      	bne.n	2080 <MAIN_STACK_SIZE+0x80>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2072:	687b      	ldr	r3, [r7, #4]
    2074:	f04f 0200 	mov.w	r2, #0
    2078:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    207a:	6878      	ldr	r0, [r7, #4]
    207c:	f7ff fe3c 	bl	1cf8 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2080:	687b      	ldr	r3, [r7, #4]
    2082:	681b      	ldr	r3, [r3, #0]
    2084:	f04f 0208 	mov.w	r2, #8
    2088:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    208a:	693b      	ldr	r3, [r7, #16]
    208c:	681b      	ldr	r3, [r3, #0]
    208e:	f003 0320 	and.w	r3, r3, #32
    2092:	2b00      	cmp	r3, #0
    2094:	d049      	beq.n	212a <MAIN_STACK_SIZE+0x12a>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2096:	6878      	ldr	r0, [r7, #4]
    2098:	f7ff fe9e 	bl	1dd8 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    209c:	687b      	ldr	r3, [r7, #4]
    209e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    20a0:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    20a2:	687b      	ldr	r3, [r7, #4]
    20a4:	6a1b      	ldr	r3, [r3, #32]
    20a6:	2b00      	cmp	r3, #0
    20a8:	d01c      	beq.n	20e4 <MAIN_STACK_SIZE+0xe4>
        {
            this_spi->cmd_done = 0u;
    20aa:	687b      	ldr	r3, [r7, #4]
    20ac:	f04f 0200 	mov.w	r2, #0
    20b0:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    20b2:	687b      	ldr	r3, [r7, #4]
    20b4:	f04f 0200 	mov.w	r2, #0
    20b8:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    20ba:	687b      	ldr	r3, [r7, #4]
    20bc:	f04f 0200 	mov.w	r2, #0
    20c0:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    20c2:	687b      	ldr	r3, [r7, #4]
    20c4:	f04f 0200 	mov.w	r2, #0
    20c8:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    20ca:	687b      	ldr	r3, [r7, #4]
    20cc:	681b      	ldr	r3, [r3, #0]
    20ce:	f04f 0210 	mov.w	r2, #16
    20d2:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    20d4:	687b      	ldr	r3, [r7, #4]
    20d6:	681b      	ldr	r3, [r3, #0]
    20d8:	687a      	ldr	r2, [r7, #4]
    20da:	6812      	ldr	r2, [r2, #0]
    20dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    20de:	f042 0210 	orr.w	r2, r2, #16
    20e2:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    20e4:	687b      	ldr	r3, [r7, #4]
    20e6:	f04f 0200 	mov.w	r2, #0
    20ea:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    20ec:	687b      	ldr	r3, [r7, #4]
    20ee:	681b      	ldr	r3, [r3, #0]
    20f0:	687a      	ldr	r2, [r7, #4]
    20f2:	6812      	ldr	r2, [r2, #0]
    20f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    20f6:	f042 020c 	orr.w	r2, r2, #12
    20fa:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    20fc:	6878      	ldr	r0, [r7, #4]
    20fe:	f7ff fdfb 	bl	1cf8 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2102:	687b      	ldr	r3, [r7, #4]
    2104:	f04f 0200 	mov.w	r2, #0
    2108:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    210a:	687b      	ldr	r3, [r7, #4]
    210c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    210e:	2b00      	cmp	r3, #0
    2110:	d006      	beq.n	2120 <MAIN_STACK_SIZE+0x120>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2112:	687b      	ldr	r3, [r7, #4]
    2114:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2116:	687a      	ldr	r2, [r7, #4]
    2118:	6a92      	ldr	r2, [r2, #40]	; 0x28
    211a:	4610      	mov	r0, r2
    211c:	6979      	ldr	r1, [r7, #20]
    211e:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2120:	687b      	ldr	r3, [r7, #4]
    2122:	681b      	ldr	r3, [r3, #0]
    2124:	f04f 0220 	mov.w	r2, #32
    2128:	60da      	str	r2, [r3, #12]
    }
}
    212a:	f107 0718 	add.w	r7, r7, #24
    212e:	46bd      	mov	sp, r7
    2130:	bd80      	pop	{r7, pc}
    2132:	bf00      	nop

00002134 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2134:	4668      	mov	r0, sp
    2136:	f020 0107 	bic.w	r1, r0, #7
    213a:	468d      	mov	sp, r1
    213c:	b589      	push	{r0, r3, r7, lr}
    213e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2140:	f240 1000 	movw	r0, #256	; 0x100
    2144:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2148:	f7ff fe9c 	bl	1e84 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    214c:	f04f 000c 	mov.w	r0, #12
    2150:	f7ff f9fa 	bl	1548 <NVIC_ClearPendingIRQ>
}
    2154:	46bd      	mov	sp, r7
    2156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    215a:	4685      	mov	sp, r0
    215c:	4770      	bx	lr
    215e:	bf00      	nop

00002160 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2160:	4668      	mov	r0, sp
    2162:	f020 0107 	bic.w	r1, r0, #7
    2166:	468d      	mov	sp, r1
    2168:	b589      	push	{r0, r3, r7, lr}
    216a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    216c:	f240 007c 	movw	r0, #124	; 0x7c
    2170:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2174:	f7ff fe86 	bl	1e84 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    2178:	f04f 000d 	mov.w	r0, #13
    217c:	f7ff f9e4 	bl	1548 <NVIC_ClearPendingIRQ>
}
    2180:	46bd      	mov	sp, r7
    2182:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2186:	4685      	mov	sp, r0
    2188:	4770      	bx	lr
    218a:	bf00      	nop

0000218c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    218c:	b480      	push	{r7}
    218e:	b083      	sub	sp, #12
    2190:	af00      	add	r7, sp, #0
    2192:	4603      	mov	r3, r0
    2194:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2196:	f24e 1300 	movw	r3, #57600	; 0xe100
    219a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    219e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    21a2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    21a6:	88f9      	ldrh	r1, [r7, #6]
    21a8:	f001 011f 	and.w	r1, r1, #31
    21ac:	f04f 0001 	mov.w	r0, #1
    21b0:	fa00 f101 	lsl.w	r1, r0, r1
    21b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    21b8:	f107 070c 	add.w	r7, r7, #12
    21bc:	46bd      	mov	sp, r7
    21be:	bc80      	pop	{r7}
    21c0:	4770      	bx	lr
    21c2:	bf00      	nop

000021c4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    21c4:	b480      	push	{r7}
    21c6:	b083      	sub	sp, #12
    21c8:	af00      	add	r7, sp, #0
    21ca:	4603      	mov	r3, r0
    21cc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    21ce:	f24e 1300 	movw	r3, #57600	; 0xe100
    21d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    21d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    21da:	ea4f 1252 	mov.w	r2, r2, lsr #5
    21de:	88f9      	ldrh	r1, [r7, #6]
    21e0:	f001 011f 	and.w	r1, r1, #31
    21e4:	f04f 0001 	mov.w	r0, #1
    21e8:	fa00 f101 	lsl.w	r1, r0, r1
    21ec:	f102 0260 	add.w	r2, r2, #96	; 0x60
    21f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    21f4:	f107 070c 	add.w	r7, r7, #12
    21f8:	46bd      	mov	sp, r7
    21fa:	bc80      	pop	{r7}
    21fc:	4770      	bx	lr
    21fe:	bf00      	nop

00002200 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2200:	b480      	push	{r7}
    2202:	b085      	sub	sp, #20
    2204:	af00      	add	r7, sp, #0
    2206:	4603      	mov	r3, r0
    2208:	6039      	str	r1, [r7, #0]
    220a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    220c:	79fb      	ldrb	r3, [r7, #7]
    220e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2210:	68fb      	ldr	r3, [r7, #12]
    2212:	2b1f      	cmp	r3, #31
    2214:	d900      	bls.n	2218 <MSS_GPIO_config+0x18>
    2216:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2218:	68fb      	ldr	r3, [r7, #12]
    221a:	2b1f      	cmp	r3, #31
    221c:	d808      	bhi.n	2230 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    221e:	68fa      	ldr	r2, [r7, #12]
    2220:	f642 63a4 	movw	r3, #11940	; 0x2ea4
    2224:	f2c0 0300 	movt	r3, #0
    2228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    222c:	683a      	ldr	r2, [r7, #0]
    222e:	601a      	str	r2, [r3, #0]
    }
}
    2230:	f107 0714 	add.w	r7, r7, #20
    2234:	46bd      	mov	sp, r7
    2236:	bc80      	pop	{r7}
    2238:	4770      	bx	lr
    223a:	bf00      	nop

0000223c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    223c:	b480      	push	{r7}
    223e:	b085      	sub	sp, #20
    2240:	af00      	add	r7, sp, #0
    2242:	4602      	mov	r2, r0
    2244:	460b      	mov	r3, r1
    2246:	71fa      	strb	r2, [r7, #7]
    2248:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    224a:	79fb      	ldrb	r3, [r7, #7]
    224c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    224e:	68fb      	ldr	r3, [r7, #12]
    2250:	2b1f      	cmp	r3, #31
    2252:	d900      	bls.n	2256 <MSS_GPIO_set_output+0x1a>
    2254:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2256:	68fb      	ldr	r3, [r7, #12]
    2258:	2b1f      	cmp	r3, #31
    225a:	d809      	bhi.n	2270 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    225c:	f240 0300 	movw	r3, #0
    2260:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2264:	68fa      	ldr	r2, [r7, #12]
    2266:	79b9      	ldrb	r1, [r7, #6]
    2268:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    226c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2270:	f107 0714 	add.w	r7, r7, #20
    2274:	46bd      	mov	sp, r7
    2276:	bc80      	pop	{r7}
    2278:	4770      	bx	lr
    227a:	bf00      	nop

0000227c <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    227c:	b580      	push	{r7, lr}
    227e:	b084      	sub	sp, #16
    2280:	af00      	add	r7, sp, #0
    2282:	4603      	mov	r3, r0
    2284:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2286:	79fb      	ldrb	r3, [r7, #7]
    2288:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    228a:	68fb      	ldr	r3, [r7, #12]
    228c:	2b1f      	cmp	r3, #31
    228e:	d900      	bls.n	2292 <MSS_GPIO_enable_irq+0x16>
    2290:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2292:	68fb      	ldr	r3, [r7, #12]
    2294:	2b1f      	cmp	r3, #31
    2296:	d81e      	bhi.n	22d6 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2298:	68fa      	ldr	r2, [r7, #12]
    229a:	f642 63a4 	movw	r3, #11940	; 0x2ea4
    229e:	f2c0 0300 	movt	r3, #0
    22a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22a6:	681b      	ldr	r3, [r3, #0]
    22a8:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    22aa:	68fa      	ldr	r2, [r7, #12]
    22ac:	f642 63a4 	movw	r3, #11940	; 0x2ea4
    22b0:	f2c0 0300 	movt	r3, #0
    22b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22b8:	68ba      	ldr	r2, [r7, #8]
    22ba:	f042 0208 	orr.w	r2, r2, #8
    22be:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    22c0:	68fa      	ldr	r2, [r7, #12]
    22c2:	f642 7324 	movw	r3, #12068	; 0x2f24
    22c6:	f2c0 0300 	movt	r3, #0
    22ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    22ce:	b21b      	sxth	r3, r3
    22d0:	4618      	mov	r0, r3
    22d2:	f7ff ff5b 	bl	218c <NVIC_EnableIRQ>
    }
}
    22d6:	f107 0710 	add.w	r7, r7, #16
    22da:	46bd      	mov	sp, r7
    22dc:	bd80      	pop	{r7, pc}
    22de:	bf00      	nop

000022e0 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    22e0:	b580      	push	{r7, lr}
    22e2:	b084      	sub	sp, #16
    22e4:	af00      	add	r7, sp, #0
    22e6:	4603      	mov	r3, r0
    22e8:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    22ea:	79fb      	ldrb	r3, [r7, #7]
    22ec:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    22ee:	68fb      	ldr	r3, [r7, #12]
    22f0:	2b1f      	cmp	r3, #31
    22f2:	d900      	bls.n	22f6 <MSS_GPIO_clear_irq+0x16>
    22f4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    22f6:	68fb      	ldr	r3, [r7, #12]
    22f8:	2b1f      	cmp	r3, #31
    22fa:	d815      	bhi.n	2328 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    22fc:	f243 0300 	movw	r3, #12288	; 0x3000
    2300:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2304:	68fa      	ldr	r2, [r7, #12]
    2306:	f04f 0101 	mov.w	r1, #1
    230a:	fa01 f202 	lsl.w	r2, r1, r2
    230e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2312:	68fa      	ldr	r2, [r7, #12]
    2314:	f642 7324 	movw	r3, #12068	; 0x2f24
    2318:	f2c0 0300 	movt	r3, #0
    231c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2320:	b21b      	sxth	r3, r3
    2322:	4618      	mov	r0, r3
    2324:	f7ff ff4e 	bl	21c4 <NVIC_ClearPendingIRQ>
    }
}
    2328:	f107 0710 	add.w	r7, r7, #16
    232c:	46bd      	mov	sp, r7
    232e:	bd80      	pop	{r7, pc}

00002330 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    2330:	b580      	push	{r7, lr}
    2332:	b090      	sub	sp, #64	; 0x40
    2334:	af00      	add	r7, sp, #0
    2336:	60f8      	str	r0, [r7, #12]
    2338:	60b9      	str	r1, [r7, #8]
    233a:	80fa      	strh	r2, [r7, #6]
    233c:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    233e:	68fb      	ldr	r3, [r7, #12]
    2340:	2b00      	cmp	r3, #0
    2342:	d123      	bne.n	238c <UART_init+0x5c>
    2344:	f642 7364 	movw	r3, #12132	; 0x2f64
    2348:	f2c0 0300 	movt	r3, #0
    234c:	f107 0c14 	add.w	ip, r7, #20
    2350:	469e      	mov	lr, r3
    2352:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2356:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    235a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    235e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2362:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2366:	f8cc 0000 	str.w	r0, [ip]
    236a:	f10c 0c04 	add.w	ip, ip, #4
    236e:	f8ac 1000 	strh.w	r1, [ip]
    2372:	f10c 0c02 	add.w	ip, ip, #2
    2376:	ea4f 4311 	mov.w	r3, r1, lsr #16
    237a:	f88c 3000 	strb.w	r3, [ip]
    237e:	f107 0314 	add.w	r3, r7, #20
    2382:	4618      	mov	r0, r3
    2384:	f04f 0130 	mov.w	r1, #48	; 0x30
    2388:	f000 fc96 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    238c:	797b      	ldrb	r3, [r7, #5]
    238e:	2b07      	cmp	r3, #7
    2390:	d923      	bls.n	23da <UART_init+0xaa>
    2392:	f642 7364 	movw	r3, #12132	; 0x2f64
    2396:	f2c0 0300 	movt	r3, #0
    239a:	f107 0c14 	add.w	ip, r7, #20
    239e:	469e      	mov	lr, r3
    23a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    23a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    23a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    23ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    23b0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    23b4:	f8cc 0000 	str.w	r0, [ip]
    23b8:	f10c 0c04 	add.w	ip, ip, #4
    23bc:	f8ac 1000 	strh.w	r1, [ip]
    23c0:	f10c 0c02 	add.w	ip, ip, #2
    23c4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    23c8:	f88c 3000 	strb.w	r3, [ip]
    23cc:	f107 0314 	add.w	r3, r7, #20
    23d0:	4618      	mov	r0, r3
    23d2:	f04f 0131 	mov.w	r1, #49	; 0x31
    23d6:	f000 fc6f 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    23da:	88fa      	ldrh	r2, [r7, #6]
    23dc:	f641 73ff 	movw	r3, #8191	; 0x1fff
    23e0:	429a      	cmp	r2, r3
    23e2:	d923      	bls.n	242c <UART_init+0xfc>
    23e4:	f642 7364 	movw	r3, #12132	; 0x2f64
    23e8:	f2c0 0300 	movt	r3, #0
    23ec:	f107 0c14 	add.w	ip, r7, #20
    23f0:	469e      	mov	lr, r3
    23f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    23f6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    23fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    23fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2402:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2406:	f8cc 0000 	str.w	r0, [ip]
    240a:	f10c 0c04 	add.w	ip, ip, #4
    240e:	f8ac 1000 	strh.w	r1, [ip]
    2412:	f10c 0c02 	add.w	ip, ip, #2
    2416:	ea4f 4311 	mov.w	r3, r1, lsr #16
    241a:	f88c 3000 	strb.w	r3, [ip]
    241e:	f107 0314 	add.w	r3, r7, #20
    2422:	4618      	mov	r0, r3
    2424:	f04f 0132 	mov.w	r1, #50	; 0x32
    2428:	f000 fc46 	bl	2cb8 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    242c:	68fb      	ldr	r3, [r7, #12]
    242e:	2b00      	cmp	r3, #0
    2430:	f000 80c7 	beq.w	25c2 <UART_init+0x292>
    2434:	797b      	ldrb	r3, [r7, #5]
    2436:	2b07      	cmp	r3, #7
    2438:	f200 80c3 	bhi.w	25c2 <UART_init+0x292>
    243c:	88fa      	ldrh	r2, [r7, #6]
    243e:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2442:	429a      	cmp	r2, r3
    2444:	f200 80bd 	bhi.w	25c2 <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2448:	68bb      	ldr	r3, [r7, #8]
    244a:	f103 0208 	add.w	r2, r3, #8
    244e:	88fb      	ldrh	r3, [r7, #6]
    2450:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2454:	4610      	mov	r0, r2
    2456:	4619      	mov	r1, r3
    2458:	f000 fc72 	bl	2d40 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    245c:	68bb      	ldr	r3, [r7, #8]
    245e:	f103 020c 	add.w	r2, r3, #12
    2462:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    2464:	88fb      	ldrh	r3, [r7, #6]
    2466:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    246a:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    246e:	ea41 0303 	orr.w	r3, r1, r3
    2472:	4610      	mov	r0, r2
    2474:	4619      	mov	r1, r3
    2476:	f000 fc63 	bl	2d40 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    247a:	68fb      	ldr	r3, [r7, #12]
    247c:	68ba      	ldr	r2, [r7, #8]
    247e:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    2480:	68fb      	ldr	r3, [r7, #12]
    2482:	681b      	ldr	r3, [r3, #0]
    2484:	f103 0308 	add.w	r3, r3, #8
    2488:	4618      	mov	r0, r3
    248a:	f000 fc5b 	bl	2d44 <HW_get_8bit_reg>
    248e:	4603      	mov	r3, r0
    2490:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    2492:	68fb      	ldr	r3, [r7, #12]
    2494:	681b      	ldr	r3, [r3, #0]
    2496:	f103 030c 	add.w	r3, r3, #12
    249a:	4618      	mov	r0, r3
    249c:	f000 fc52 	bl	2d44 <HW_get_8bit_reg>
    24a0:	4603      	mov	r3, r0
    24a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    24a6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    24aa:	f023 0307 	bic.w	r3, r3, #7
    24ae:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    24b2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    24b6:	ea4f 1343 	mov.w	r3, r3, lsl #5
    24ba:	b29a      	uxth	r2, r3
    24bc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    24be:	ea42 0303 	orr.w	r3, r2, r3
    24c2:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    24c4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    24c8:	f003 0307 	and.w	r3, r3, #7
    24cc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    24d0:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    24d2:	88fb      	ldrh	r3, [r7, #6]
    24d4:	429a      	cmp	r2, r3
    24d6:	d023      	beq.n	2520 <UART_init+0x1f0>
    24d8:	f642 7364 	movw	r3, #12132	; 0x2f64
    24dc:	f2c0 0300 	movt	r3, #0
    24e0:	f107 0c14 	add.w	ip, r7, #20
    24e4:	469e      	mov	lr, r3
    24e6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24ea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24ee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24f6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    24fa:	f8cc 0000 	str.w	r0, [ip]
    24fe:	f10c 0c04 	add.w	ip, ip, #4
    2502:	f8ac 1000 	strh.w	r1, [ip]
    2506:	f10c 0c02 	add.w	ip, ip, #2
    250a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    250e:	f88c 3000 	strb.w	r3, [ip]
    2512:	f107 0314 	add.w	r3, r7, #20
    2516:	4618      	mov	r0, r3
    2518:	f04f 0154 	mov.w	r1, #84	; 0x54
    251c:	f000 fbcc 	bl	2cb8 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    2520:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    2524:	797b      	ldrb	r3, [r7, #5]
    2526:	429a      	cmp	r2, r3
    2528:	d023      	beq.n	2572 <UART_init+0x242>
    252a:	f642 7364 	movw	r3, #12132	; 0x2f64
    252e:	f2c0 0300 	movt	r3, #0
    2532:	f107 0c14 	add.w	ip, r7, #20
    2536:	469e      	mov	lr, r3
    2538:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    253c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2540:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2544:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2548:	e89e 0003 	ldmia.w	lr, {r0, r1}
    254c:	f8cc 0000 	str.w	r0, [ip]
    2550:	f10c 0c04 	add.w	ip, ip, #4
    2554:	f8ac 1000 	strh.w	r1, [ip]
    2558:	f10c 0c02 	add.w	ip, ip, #2
    255c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2560:	f88c 3000 	strb.w	r3, [ip]
    2564:	f107 0314 	add.w	r3, r7, #20
    2568:	4618      	mov	r0, r3
    256a:	f04f 0155 	mov.w	r1, #85	; 0x55
    256e:	f000 fba3 	bl	2cb8 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2572:	68fb      	ldr	r3, [r7, #12]
    2574:	681b      	ldr	r3, [r3, #0]
    2576:	f103 0310 	add.w	r3, r3, #16
    257a:	4618      	mov	r0, r3
    257c:	f000 fbe2 	bl	2d44 <HW_get_8bit_reg>
    2580:	4603      	mov	r3, r0
    2582:	f003 0302 	and.w	r3, r3, #2
    2586:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    258a:	e012      	b.n	25b2 <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    258c:	68fb      	ldr	r3, [r7, #12]
    258e:	681b      	ldr	r3, [r3, #0]
    2590:	f103 0304 	add.w	r3, r3, #4
    2594:	4618      	mov	r0, r3
    2596:	f000 fbd5 	bl	2d44 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    259a:	68fb      	ldr	r3, [r7, #12]
    259c:	681b      	ldr	r3, [r3, #0]
    259e:	f103 0310 	add.w	r3, r3, #16
    25a2:	4618      	mov	r0, r3
    25a4:	f000 fbce 	bl	2d44 <HW_get_8bit_reg>
    25a8:	4603      	mov	r3, r0
    25aa:	f003 0302 	and.w	r3, r3, #2
    25ae:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    25b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    25b6:	2b00      	cmp	r3, #0
    25b8:	d1e8      	bne.n	258c <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    25ba:	68fb      	ldr	r3, [r7, #12]
    25bc:	f04f 0200 	mov.w	r2, #0
    25c0:	711a      	strb	r2, [r3, #4]
    }
}
    25c2:	f107 0740 	add.w	r7, r7, #64	; 0x40
    25c6:	46bd      	mov	sp, r7
    25c8:	bd80      	pop	{r7, pc}
    25ca:	bf00      	nop

000025cc <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    25cc:	b580      	push	{r7, lr}
    25ce:	b090      	sub	sp, #64	; 0x40
    25d0:	af00      	add	r7, sp, #0
    25d2:	60f8      	str	r0, [r7, #12]
    25d4:	60b9      	str	r1, [r7, #8]
    25d6:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	2b00      	cmp	r3, #0
    25dc:	d123      	bne.n	2626 <UART_send+0x5a>
    25de:	f642 7364 	movw	r3, #12132	; 0x2f64
    25e2:	f2c0 0300 	movt	r3, #0
    25e6:	f107 0c10 	add.w	ip, r7, #16
    25ea:	469e      	mov	lr, r3
    25ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    25f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    25f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    25f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    25fc:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2600:	f8cc 0000 	str.w	r0, [ip]
    2604:	f10c 0c04 	add.w	ip, ip, #4
    2608:	f8ac 1000 	strh.w	r1, [ip]
    260c:	f10c 0c02 	add.w	ip, ip, #2
    2610:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2614:	f88c 3000 	strb.w	r3, [ip]
    2618:	f107 0310 	add.w	r3, r7, #16
    261c:	4618      	mov	r0, r3
    261e:	f04f 017c 	mov.w	r1, #124	; 0x7c
    2622:	f000 fb49 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    2626:	68bb      	ldr	r3, [r7, #8]
    2628:	2b00      	cmp	r3, #0
    262a:	d123      	bne.n	2674 <UART_send+0xa8>
    262c:	f642 7364 	movw	r3, #12132	; 0x2f64
    2630:	f2c0 0300 	movt	r3, #0
    2634:	f107 0c10 	add.w	ip, r7, #16
    2638:	469e      	mov	lr, r3
    263a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    263e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2642:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2646:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    264a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    264e:	f8cc 0000 	str.w	r0, [ip]
    2652:	f10c 0c04 	add.w	ip, ip, #4
    2656:	f8ac 1000 	strh.w	r1, [ip]
    265a:	f10c 0c02 	add.w	ip, ip, #2
    265e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2662:	f88c 3000 	strb.w	r3, [ip]
    2666:	f107 0310 	add.w	r3, r7, #16
    266a:	4618      	mov	r0, r3
    266c:	f04f 017d 	mov.w	r1, #125	; 0x7d
    2670:	f000 fb22 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
    2674:	687b      	ldr	r3, [r7, #4]
    2676:	2b00      	cmp	r3, #0
    2678:	d123      	bne.n	26c2 <UART_send+0xf6>
    267a:	f642 7364 	movw	r3, #12132	; 0x2f64
    267e:	f2c0 0300 	movt	r3, #0
    2682:	f107 0c10 	add.w	ip, r7, #16
    2686:	469e      	mov	lr, r3
    2688:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    268c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2690:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2694:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2698:	e89e 0003 	ldmia.w	lr, {r0, r1}
    269c:	f8cc 0000 	str.w	r0, [ip]
    26a0:	f10c 0c04 	add.w	ip, ip, #4
    26a4:	f8ac 1000 	strh.w	r1, [ip]
    26a8:	f10c 0c02 	add.w	ip, ip, #2
    26ac:	ea4f 4311 	mov.w	r3, r1, lsr #16
    26b0:	f88c 3000 	strb.w	r3, [ip]
    26b4:	f107 0310 	add.w	r3, r7, #16
    26b8:	4618      	mov	r0, r3
    26ba:	f04f 017e 	mov.w	r1, #126	; 0x7e
    26be:	f000 fafb 	bl	2cb8 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    26c2:	68fb      	ldr	r3, [r7, #12]
    26c4:	2b00      	cmp	r3, #0
    26c6:	d02b      	beq.n	2720 <UART_send+0x154>
    26c8:	68bb      	ldr	r3, [r7, #8]
    26ca:	2b00      	cmp	r3, #0
    26cc:	d028      	beq.n	2720 <UART_send+0x154>
    26ce:	687b      	ldr	r3, [r7, #4]
    26d0:	2b00      	cmp	r3, #0
    26d2:	d025      	beq.n	2720 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    26d4:	f04f 0300 	mov.w	r3, #0
    26d8:	63bb      	str	r3, [r7, #56]	; 0x38
    26da:	e01d      	b.n	2718 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    26dc:	68fb      	ldr	r3, [r7, #12]
    26de:	681b      	ldr	r3, [r3, #0]
    26e0:	f103 0310 	add.w	r3, r3, #16
    26e4:	4618      	mov	r0, r3
    26e6:	f000 fb2d 	bl	2d44 <HW_get_8bit_reg>
    26ea:	4603      	mov	r3, r0
    26ec:	f003 0301 	and.w	r3, r3, #1
    26f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    26f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    26f8:	2b00      	cmp	r3, #0
    26fa:	d0ef      	beq.n	26dc <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    26fc:	68fb      	ldr	r3, [r7, #12]
    26fe:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
    2700:	68b9      	ldr	r1, [r7, #8]
    2702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2704:	440b      	add	r3, r1
    2706:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    2708:	4610      	mov	r0, r2
    270a:	4619      	mov	r1, r3
    270c:	f000 fb18 	bl	2d40 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    2710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2712:	f103 0301 	add.w	r3, r3, #1
    2716:	63bb      	str	r3, [r7, #56]	; 0x38
    2718:	6bba      	ldr	r2, [r7, #56]	; 0x38
    271a:	687b      	ldr	r3, [r7, #4]
    271c:	429a      	cmp	r2, r3
    271e:	d3dd      	bcc.n	26dc <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    2720:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2724:	46bd      	mov	sp, r7
    2726:	bd80      	pop	{r7, pc}

00002728 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    2728:	b580      	push	{r7, lr}
    272a:	b0a4      	sub	sp, #144	; 0x90
    272c:	af00      	add	r7, sp, #0
    272e:	60f8      	str	r0, [r7, #12]
    2730:	60b9      	str	r1, [r7, #8]
    2732:	4613      	mov	r3, r2
    2734:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    2736:	68fb      	ldr	r3, [r7, #12]
    2738:	2b00      	cmp	r3, #0
    273a:	d117      	bne.n	276c <SPI_init+0x44>
    273c:	f642 738c 	movw	r3, #12172	; 0x2f8c
    2740:	f2c0 0300 	movt	r3, #0
    2744:	f107 0c70 	add.w	ip, r7, #112	; 0x70
    2748:	469e      	mov	lr, r3
    274a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    274e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2752:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    2756:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    275a:	f8ac 3000 	strh.w	r3, [ip]
    275e:	f107 0370 	add.w	r3, r7, #112	; 0x70
    2762:	4618      	mov	r0, r3
    2764:	f04f 0143 	mov.w	r1, #67	; 0x43
    2768:	f000 faa6 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
    276c:	68bb      	ldr	r3, [r7, #8]
    276e:	2b00      	cmp	r3, #0
    2770:	d117      	bne.n	27a2 <SPI_init+0x7a>
    2772:	f642 738c 	movw	r3, #12172	; 0x2f8c
    2776:	f2c0 0300 	movt	r3, #0
    277a:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    277e:	469e      	mov	lr, r3
    2780:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2784:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2788:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    278c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    2790:	f8ac 3000 	strh.w	r3, [ip]
    2794:	f107 0350 	add.w	r3, r7, #80	; 0x50
    2798:	4618      	mov	r0, r3
    279a:	f04f 0144 	mov.w	r1, #68	; 0x44
    279e:	f000 fa8b 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    27a2:	88fb      	ldrh	r3, [r7, #6]
    27a4:	2b20      	cmp	r3, #32
    27a6:	d917      	bls.n	27d8 <SPI_init+0xb0>
    27a8:	f642 738c 	movw	r3, #12172	; 0x2f8c
    27ac:	f2c0 0300 	movt	r3, #0
    27b0:	f107 0c30 	add.w	ip, r7, #48	; 0x30
    27b4:	469e      	mov	lr, r3
    27b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    27ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    27be:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    27c2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    27c6:	f8ac 3000 	strh.w	r3, [ip]
    27ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
    27ce:	4618      	mov	r0, r3
    27d0:	f04f 0145 	mov.w	r1, #69	; 0x45
    27d4:	f000 fa70 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    27d8:	88fb      	ldrh	r3, [r7, #6]
    27da:	2b00      	cmp	r3, #0
    27dc:	d117      	bne.n	280e <SPI_init+0xe6>
    27de:	f642 738c 	movw	r3, #12172	; 0x2f8c
    27e2:	f2c0 0300 	movt	r3, #0
    27e6:	f107 0c10 	add.w	ip, r7, #16
    27ea:	469e      	mov	lr, r3
    27ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    27f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    27f4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    27f8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    27fc:	f8ac 3000 	strh.w	r3, [ip]
    2800:	f107 0310 	add.w	r3, r7, #16
    2804:	4618      	mov	r0, r3
    2806:	f04f 0146 	mov.w	r1, #70	; 0x46
    280a:	f000 fa55 	bl	2cb8 <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    280e:	68fb      	ldr	r3, [r7, #12]
    2810:	2b00      	cmp	r3, #0
    2812:	d052      	beq.n	28ba <SPI_init+0x192>
    2814:	68bb      	ldr	r3, [r7, #8]
    2816:	2b00      	cmp	r3, #0
    2818:	d04f      	beq.n	28ba <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    281a:	68f8      	ldr	r0, [r7, #12]
    281c:	f04f 0100 	mov.w	r1, #0
    2820:	f04f 0248 	mov.w	r2, #72	; 0x48
    2824:	f000 facc 	bl	2dc0 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    2828:	68fb      	ldr	r3, [r7, #12]
    282a:	68ba      	ldr	r2, [r7, #8]
    282c:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    282e:	88fb      	ldrh	r3, [r7, #6]
    2830:	2b20      	cmp	r3, #32
    2832:	d807      	bhi.n	2844 <SPI_init+0x11c>
    2834:	88fb      	ldrh	r3, [r7, #6]
    2836:	2b00      	cmp	r3, #0
    2838:	d004      	beq.n	2844 <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
    283a:	68fb      	ldr	r3, [r7, #12]
    283c:	88fa      	ldrh	r2, [r7, #6]
    283e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    2842:	e004      	b.n	284e <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    2844:	68fb      	ldr	r3, [r7, #12]
    2846:	f04f 0201 	mov.w	r2, #1
    284a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    284e:	68fb      	ldr	r3, [r7, #12]
    2850:	681b      	ldr	r3, [r3, #0]
    2852:	4618      	mov	r0, r3
    2854:	f04f 0100 	mov.w	r1, #0
    2858:	f04f 0201 	mov.w	r2, #1
    285c:	f04f 0300 	mov.w	r3, #0
    2860:	f000 fa72 	bl	2d48 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    2864:	68fb      	ldr	r3, [r7, #12]
    2866:	681b      	ldr	r3, [r3, #0]
    2868:	f103 0324 	add.w	r3, r3, #36	; 0x24
    286c:	4618      	mov	r0, r3
    286e:	f04f 0100 	mov.w	r1, #0
    2872:	f000 fa65 	bl	2d40 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    2876:	68fb      	ldr	r3, [r7, #12]
    2878:	681b      	ldr	r3, [r3, #0]
    287a:	f103 031c 	add.w	r3, r3, #28
    287e:	4618      	mov	r0, r3
    2880:	f04f 0103 	mov.w	r1, #3
    2884:	f000 fa5c 	bl	2d40 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    2888:	68fb      	ldr	r3, [r7, #12]
    288a:	681b      	ldr	r3, [r3, #0]
    288c:	f103 0304 	add.w	r3, r3, #4
    2890:	4618      	mov	r0, r3
    2892:	f04f 01ff 	mov.w	r1, #255	; 0xff
    2896:	f000 fa53 	bl	2d40 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    289a:	68fb      	ldr	r3, [r7, #12]
    289c:	681b      	ldr	r3, [r3, #0]
    289e:	f103 0318 	add.w	r3, r3, #24
    28a2:	4618      	mov	r0, r3
    28a4:	f04f 0100 	mov.w	r1, #0
    28a8:	f000 fa4a 	bl	2d40 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    28ac:	68fb      	ldr	r3, [r7, #12]
    28ae:	681b      	ldr	r3, [r3, #0]
    28b0:	4618      	mov	r0, r3
    28b2:	f04f 0103 	mov.w	r1, #3
    28b6:	f000 fa43 	bl	2d40 <HW_set_8bit_reg>
    }
}
    28ba:	f107 0790 	add.w	r7, r7, #144	; 0x90
    28be:	46bd      	mov	sp, r7
    28c0:	bd80      	pop	{r7, pc}
    28c2:	bf00      	nop

000028c4 <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    28c4:	b580      	push	{r7, lr}
    28c6:	b08a      	sub	sp, #40	; 0x28
    28c8:	af00      	add	r7, sp, #0
    28ca:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    28cc:	687b      	ldr	r3, [r7, #4]
    28ce:	2b00      	cmp	r3, #0
    28d0:	d117      	bne.n	2902 <SPI_configure_master_mode+0x3e>
    28d2:	f642 738c 	movw	r3, #12172	; 0x2f8c
    28d6:	f2c0 0300 	movt	r3, #0
    28da:	f107 0c08 	add.w	ip, r7, #8
    28de:	469e      	mov	lr, r3
    28e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    28e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    28e8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    28ec:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    28f0:	f8ac 3000 	strh.w	r3, [ip]
    28f4:	f107 0308 	add.w	r3, r7, #8
    28f8:	4618      	mov	r0, r3
    28fa:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    28fe:	f000 f9db 	bl	2cb8 <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
    2902:	687b      	ldr	r3, [r7, #4]
    2904:	2b00      	cmp	r3, #0
    2906:	d031      	beq.n	296c <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	681b      	ldr	r3, [r3, #0]
    290c:	4618      	mov	r0, r3
    290e:	f04f 0100 	mov.w	r1, #0
    2912:	f04f 0201 	mov.w	r2, #1
    2916:	f04f 0300 	mov.w	r3, #0
    291a:	f000 fa15 	bl	2d48 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    291e:	687b      	ldr	r3, [r7, #4]
    2920:	f04f 0200 	mov.w	r2, #0
    2924:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    2928:	687b      	ldr	r3, [r7, #4]
    292a:	681b      	ldr	r3, [r3, #0]
    292c:	f103 031c 	add.w	r3, r3, #28
    2930:	4618      	mov	r0, r3
    2932:	f04f 0103 	mov.w	r1, #3
    2936:	f000 fa03 	bl	2d40 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    293a:	687b      	ldr	r3, [r7, #4]
    293c:	681b      	ldr	r3, [r3, #0]
    293e:	f103 0304 	add.w	r3, r3, #4
    2942:	4618      	mov	r0, r3
    2944:	f04f 01ff 	mov.w	r1, #255	; 0xff
    2948:	f000 f9fa 	bl	2d40 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    294c:	687b      	ldr	r3, [r7, #4]
    294e:	681b      	ldr	r3, [r3, #0]
    2950:	f103 0318 	add.w	r3, r3, #24
    2954:	4618      	mov	r0, r3
    2956:	f04f 0100 	mov.w	r1, #0
    295a:	f000 f9f1 	bl	2d40 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    295e:	687b      	ldr	r3, [r7, #4]
    2960:	681b      	ldr	r3, [r3, #0]
    2962:	4618      	mov	r0, r3
    2964:	f04f 0103 	mov.w	r1, #3
    2968:	f000 f9ea 	bl	2d40 <HW_set_8bit_reg>
    }
}
    296c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    2970:	46bd      	mov	sp, r7
    2972:	bd80      	pop	{r7, pc}

00002974 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    2974:	b580      	push	{r7, lr}
    2976:	b092      	sub	sp, #72	; 0x48
    2978:	af00      	add	r7, sp, #0
    297a:	6078      	str	r0, [r7, #4]
    297c:	460b      	mov	r3, r1
    297e:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    2980:	f04f 0300 	mov.w	r3, #0
    2984:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    2988:	687b      	ldr	r3, [r7, #4]
    298a:	2b00      	cmp	r3, #0
    298c:	d117      	bne.n	29be <SPI_set_slave_select+0x4a>
    298e:	f642 738c 	movw	r3, #12172	; 0x2f8c
    2992:	f2c0 0300 	movt	r3, #0
    2996:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    299a:	469e      	mov	lr, r3
    299c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    29a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    29a4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    29a8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    29ac:	f8ac 3000 	strh.w	r3, [ip]
    29b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
    29b4:	4618      	mov	r0, r3
    29b6:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    29ba:	f000 f97d 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    29be:	78fb      	ldrb	r3, [r7, #3]
    29c0:	2b07      	cmp	r3, #7
    29c2:	d917      	bls.n	29f4 <SPI_set_slave_select+0x80>
    29c4:	f642 738c 	movw	r3, #12172	; 0x2f8c
    29c8:	f2c0 0300 	movt	r3, #0
    29cc:	f107 0c08 	add.w	ip, r7, #8
    29d0:	469e      	mov	lr, r3
    29d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    29d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    29da:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    29de:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    29e2:	f8ac 3000 	strh.w	r3, [ip]
    29e6:	f107 0308 	add.w	r3, r7, #8
    29ea:	4618      	mov	r0, r3
    29ec:	f04f 01c9 	mov.w	r1, #201	; 0xc9
    29f0:	f000 f962 	bl	2cb8 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    29f4:	687b      	ldr	r3, [r7, #4]
    29f6:	2b00      	cmp	r3, #0
    29f8:	d03c      	beq.n	2a74 <SPI_set_slave_select+0x100>
    29fa:	78fb      	ldrb	r3, [r7, #3]
    29fc:	2b07      	cmp	r3, #7
    29fe:	d839      	bhi.n	2a74 <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    2a00:	687b      	ldr	r3, [r7, #4]
    2a02:	681b      	ldr	r3, [r3, #0]
    2a04:	4618      	mov	r0, r3
    2a06:	f04f 0101 	mov.w	r1, #1
    2a0a:	f04f 0202 	mov.w	r2, #2
    2a0e:	f000 f9a9 	bl	2d64 <HW_get_8bit_reg_field>
    2a12:	4603      	mov	r3, r0
    2a14:	2b00      	cmp	r3, #0
    2a16:	d02d      	beq.n	2a74 <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    2a18:	687b      	ldr	r3, [r7, #4]
    2a1a:	681b      	ldr	r3, [r3, #0]
    2a1c:	f103 0320 	add.w	r3, r3, #32
    2a20:	4618      	mov	r0, r3
    2a22:	f04f 0104 	mov.w	r1, #4
    2a26:	f04f 0210 	mov.w	r2, #16
    2a2a:	f000 f99b 	bl	2d64 <HW_get_8bit_reg_field>
    2a2e:	4603      	mov	r3, r0
    2a30:	2b01      	cmp	r3, #1
    2a32:	d102      	bne.n	2a3a <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    2a34:	6878      	ldr	r0, [r7, #4]
    2a36:	f000 f909 	bl	2c4c <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    2a3a:	687b      	ldr	r3, [r7, #4]
    2a3c:	681b      	ldr	r3, [r3, #0]
    2a3e:	f103 0324 	add.w	r3, r3, #36	; 0x24
    2a42:	4618      	mov	r0, r3
    2a44:	f000 f97e 	bl	2d44 <HW_get_8bit_reg>
    2a48:	4603      	mov	r3, r0
    2a4a:	461a      	mov	r2, r3
    2a4c:	78fb      	ldrb	r3, [r7, #3]
    2a4e:	f04f 0101 	mov.w	r1, #1
    2a52:	fa01 f303 	lsl.w	r3, r1, r3
    2a56:	b2db      	uxtb	r3, r3
    2a58:	ea42 0303 	orr.w	r3, r2, r3
    2a5c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    2a60:	687b      	ldr	r3, [r7, #4]
    2a62:	681b      	ldr	r3, [r3, #0]
    2a64:	f103 0224 	add.w	r2, r3, #36	; 0x24
    2a68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    2a6c:	4610      	mov	r0, r2
    2a6e:	4619      	mov	r1, r3
    2a70:	f000 f966 	bl	2d40 <HW_set_8bit_reg>
        }
    }
}
    2a74:	f107 0748 	add.w	r7, r7, #72	; 0x48
    2a78:	46bd      	mov	sp, r7
    2a7a:	bd80      	pop	{r7, pc}

00002a7c <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    2a7c:	b580      	push	{r7, lr}
    2a7e:	b092      	sub	sp, #72	; 0x48
    2a80:	af00      	add	r7, sp, #0
    2a82:	6078      	str	r0, [r7, #4]
    2a84:	460b      	mov	r3, r1
    2a86:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    2a88:	f04f 0300 	mov.w	r3, #0
    2a8c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    2a90:	687b      	ldr	r3, [r7, #4]
    2a92:	2b00      	cmp	r3, #0
    2a94:	d117      	bne.n	2ac6 <SPI_clear_slave_select+0x4a>
    2a96:	f642 738c 	movw	r3, #12172	; 0x2f8c
    2a9a:	f2c0 0300 	movt	r3, #0
    2a9e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    2aa2:	469e      	mov	lr, r3
    2aa4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2aa8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2aac:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    2ab0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    2ab4:	f8ac 3000 	strh.w	r3, [ip]
    2ab8:	f107 0328 	add.w	r3, r7, #40	; 0x28
    2abc:	4618      	mov	r0, r3
    2abe:	f04f 01e8 	mov.w	r1, #232	; 0xe8
    2ac2:	f000 f8f9 	bl	2cb8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    2ac6:	78fb      	ldrb	r3, [r7, #3]
    2ac8:	2b07      	cmp	r3, #7
    2aca:	d917      	bls.n	2afc <SPI_clear_slave_select+0x80>
    2acc:	f642 738c 	movw	r3, #12172	; 0x2f8c
    2ad0:	f2c0 0300 	movt	r3, #0
    2ad4:	f107 0c08 	add.w	ip, r7, #8
    2ad8:	469e      	mov	lr, r3
    2ada:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2ade:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2ae2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    2ae6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    2aea:	f8ac 3000 	strh.w	r3, [ip]
    2aee:	f107 0308 	add.w	r3, r7, #8
    2af2:	4618      	mov	r0, r3
    2af4:	f04f 01e9 	mov.w	r1, #233	; 0xe9
    2af8:	f000 f8de 	bl	2cb8 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    2afc:	687b      	ldr	r3, [r7, #4]
    2afe:	2b00      	cmp	r3, #0
    2b00:	d03f      	beq.n	2b82 <SPI_clear_slave_select+0x106>
    2b02:	78fb      	ldrb	r3, [r7, #3]
    2b04:	2b07      	cmp	r3, #7
    2b06:	d83c      	bhi.n	2b82 <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    2b08:	687b      	ldr	r3, [r7, #4]
    2b0a:	681b      	ldr	r3, [r3, #0]
    2b0c:	4618      	mov	r0, r3
    2b0e:	f04f 0101 	mov.w	r1, #1
    2b12:	f04f 0202 	mov.w	r2, #2
    2b16:	f000 f925 	bl	2d64 <HW_get_8bit_reg_field>
    2b1a:	4603      	mov	r3, r0
    2b1c:	2b00      	cmp	r3, #0
    2b1e:	d030      	beq.n	2b82 <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    2b20:	687b      	ldr	r3, [r7, #4]
    2b22:	681b      	ldr	r3, [r3, #0]
    2b24:	f103 0320 	add.w	r3, r3, #32
    2b28:	4618      	mov	r0, r3
    2b2a:	f04f 0104 	mov.w	r1, #4
    2b2e:	f04f 0210 	mov.w	r2, #16
    2b32:	f000 f917 	bl	2d64 <HW_get_8bit_reg_field>
    2b36:	4603      	mov	r3, r0
    2b38:	2b01      	cmp	r3, #1
    2b3a:	d102      	bne.n	2b42 <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    2b3c:	6878      	ldr	r0, [r7, #4]
    2b3e:	f000 f885 	bl	2c4c <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    2b42:	687b      	ldr	r3, [r7, #4]
    2b44:	681b      	ldr	r3, [r3, #0]
    2b46:	f103 0324 	add.w	r3, r3, #36	; 0x24
    2b4a:	4618      	mov	r0, r3
    2b4c:	f000 f8fa 	bl	2d44 <HW_get_8bit_reg>
    2b50:	4603      	mov	r3, r0
    2b52:	461a      	mov	r2, r3
    2b54:	78fb      	ldrb	r3, [r7, #3]
    2b56:	f04f 0101 	mov.w	r1, #1
    2b5a:	fa01 f303 	lsl.w	r3, r1, r3
    2b5e:	b2db      	uxtb	r3, r3
    2b60:	ea6f 0303 	mvn.w	r3, r3
    2b64:	b2db      	uxtb	r3, r3
    2b66:	ea02 0303 	and.w	r3, r2, r3
    2b6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    2b6e:	687b      	ldr	r3, [r7, #4]
    2b70:	681b      	ldr	r3, [r3, #0]
    2b72:	f103 0224 	add.w	r2, r3, #36	; 0x24
    2b76:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    2b7a:	4610      	mov	r0, r2
    2b7c:	4619      	mov	r1, r3
    2b7e:	f000 f8df 	bl	2d40 <HW_set_8bit_reg>
        }
    }
}
    2b82:	f107 0748 	add.w	r7, r7, #72	; 0x48
    2b86:	46bd      	mov	sp, r7
    2b88:	bd80      	pop	{r7, pc}
    2b8a:	bf00      	nop

00002b8c <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2b8c:	b580      	push	{r7, lr}
    2b8e:	b08c      	sub	sp, #48	; 0x30
    2b90:	af00      	add	r7, sp, #0
    2b92:	6078      	str	r0, [r7, #4]
    2b94:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
    2b96:	f04f 0300 	mov.w	r3, #0
    2b9a:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    2b9c:	687b      	ldr	r3, [r7, #4]
    2b9e:	2b00      	cmp	r3, #0
    2ba0:	d117      	bne.n	2bd2 <SPI_transfer_frame+0x46>
    2ba2:	f642 738c 	movw	r3, #12172	; 0x2f8c
    2ba6:	f2c0 0300 	movt	r3, #0
    2baa:	f107 0c0c 	add.w	ip, r7, #12
    2bae:	469e      	mov	lr, r3
    2bb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2bb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2bb8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    2bbc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    2bc0:	f8ac 3000 	strh.w	r3, [ip]
    2bc4:	f107 030c 	add.w	r3, r7, #12
    2bc8:	4618      	mov	r0, r3
    2bca:	f44f 7184 	mov.w	r1, #264	; 0x108
    2bce:	f000 f873 	bl	2cb8 <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
    2bd2:	687b      	ldr	r3, [r7, #4]
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d033      	beq.n	2c40 <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    2bd8:	687b      	ldr	r3, [r7, #4]
    2bda:	681b      	ldr	r3, [r3, #0]
    2bdc:	4618      	mov	r0, r3
    2bde:	f04f 0101 	mov.w	r1, #1
    2be2:	f04f 0202 	mov.w	r2, #2
    2be6:	f000 f8bd 	bl	2d64 <HW_get_8bit_reg_field>
    2bea:	4603      	mov	r3, r0
    2bec:	2b00      	cmp	r3, #0
    2bee:	d027      	beq.n	2c40 <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
    2bf0:	687b      	ldr	r3, [r7, #4]
    2bf2:	681b      	ldr	r3, [r3, #0]
    2bf4:	f103 031c 	add.w	r3, r3, #28
    2bf8:	4618      	mov	r0, r3
    2bfa:	f04f 0103 	mov.w	r1, #3
    2bfe:	f000 f89f 	bl	2d40 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
    2c02:	687b      	ldr	r3, [r7, #4]
    2c04:	681b      	ldr	r3, [r3, #0]
    2c06:	f103 0328 	add.w	r3, r3, #40	; 0x28
    2c0a:	4618      	mov	r0, r3
    2c0c:	6839      	ldr	r1, [r7, #0]
    2c0e:	f000 f867 	bl	2ce0 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
    2c12:	687b      	ldr	r3, [r7, #4]
    2c14:	681b      	ldr	r3, [r3, #0]
    2c16:	f103 0320 	add.w	r3, r3, #32
    2c1a:	4618      	mov	r0, r3
    2c1c:	f04f 0101 	mov.w	r1, #1
    2c20:	f04f 0202 	mov.w	r2, #2
    2c24:	f000 f89e 	bl	2d64 <HW_get_8bit_reg_field>
    2c28:	4603      	mov	r3, r0
    2c2a:	2b01      	cmp	r3, #1
    2c2c:	d1f1      	bne.n	2c12 <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    2c2e:	687b      	ldr	r3, [r7, #4]
    2c30:	681b      	ldr	r3, [r3, #0]
    2c32:	f103 0308 	add.w	r3, r3, #8
    2c36:	4618      	mov	r0, r3
    2c38:	f000 f854 	bl	2ce4 <HW_get_32bit_reg>
    2c3c:	4603      	mov	r3, r0
    2c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
    2c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    2c42:	4618      	mov	r0, r3
    2c44:	f107 0730 	add.w	r7, r7, #48	; 0x30
    2c48:	46bd      	mov	sp, r7
    2c4a:	bd80      	pop	{r7, pc}

00002c4c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    2c4c:	b580      	push	{r7, lr}
    2c4e:	b082      	sub	sp, #8
    2c50:	af00      	add	r7, sp, #0
    2c52:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    2c54:	687b      	ldr	r3, [r7, #4]
    2c56:	681b      	ldr	r3, [r3, #0]
    2c58:	4618      	mov	r0, r3
    2c5a:	f04f 0100 	mov.w	r1, #0
    2c5e:	f04f 0201 	mov.w	r2, #1
    2c62:	f04f 0300 	mov.w	r3, #0
    2c66:	f000 f86f 	bl	2d48 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    2c6a:	687b      	ldr	r3, [r7, #4]
    2c6c:	681b      	ldr	r3, [r3, #0]
    2c6e:	f103 031c 	add.w	r3, r3, #28
    2c72:	4618      	mov	r0, r3
    2c74:	f04f 0103 	mov.w	r1, #3
    2c78:	f000 f862 	bl	2d40 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    2c7c:	687b      	ldr	r3, [r7, #4]
    2c7e:	681b      	ldr	r3, [r3, #0]
    2c80:	f103 0304 	add.w	r3, r3, #4
    2c84:	4618      	mov	r0, r3
    2c86:	f04f 01ff 	mov.w	r1, #255	; 0xff
    2c8a:	f000 f859 	bl	2d40 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    2c8e:	687b      	ldr	r3, [r7, #4]
    2c90:	681b      	ldr	r3, [r3, #0]
    2c92:	4618      	mov	r0, r3
    2c94:	f04f 0100 	mov.w	r1, #0
    2c98:	f04f 0201 	mov.w	r2, #1
    2c9c:	f04f 0301 	mov.w	r3, #1
    2ca0:	f000 f852 	bl	2d48 <HW_set_8bit_reg_field>
}
    2ca4:	f107 0708 	add.w	r7, r7, #8
    2ca8:	46bd      	mov	sp, r7
    2caa:	bd80      	pop	{r7, pc}

00002cac <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    2cac:	b480      	push	{r7}
    2cae:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2cb0:	46bd      	mov	sp, r7
    2cb2:	bc80      	pop	{r7}
    2cb4:	4770      	bx	lr
    2cb6:	bf00      	nop

00002cb8 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    2cb8:	b480      	push	{r7}
    2cba:	b087      	sub	sp, #28
    2cbc:	af00      	add	r7, sp, #0
    2cbe:	6078      	str	r0, [r7, #4]
    2cc0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    2cc2:	687b      	ldr	r3, [r7, #4]
    2cc4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    2cc6:	683b      	ldr	r3, [r7, #0]
    2cc8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    2cca:	697b      	ldr	r3, [r7, #20]
    2ccc:	781b      	ldrb	r3, [r3, #0]
    2cce:	b2db      	uxtb	r3, r3
    2cd0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    2cd2:	693b      	ldr	r3, [r7, #16]
    2cd4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    2cd6:	68bb      	ldr	r3, [r7, #8]
    2cd8:	f103 0301 	add.w	r3, r3, #1
    2cdc:	60bb      	str	r3, [r7, #8]
    }
    2cde:	e7f0      	b.n	2cc2 <HAL_assert_fail+0xa>

00002ce0 <HW_set_32bit_reg>:
    2ce0:	6001      	str	r1, [r0, #0]
    2ce2:	4770      	bx	lr

00002ce4 <HW_get_32bit_reg>:
    2ce4:	6800      	ldr	r0, [r0, #0]
    2ce6:	4770      	bx	lr

00002ce8 <HW_set_32bit_reg_field>:
    2ce8:	b50e      	push	{r1, r2, r3, lr}
    2cea:	fa03 f301 	lsl.w	r3, r3, r1
    2cee:	ea03 0302 	and.w	r3, r3, r2
    2cf2:	6801      	ldr	r1, [r0, #0]
    2cf4:	ea6f 0202 	mvn.w	r2, r2
    2cf8:	ea01 0102 	and.w	r1, r1, r2
    2cfc:	ea41 0103 	orr.w	r1, r1, r3
    2d00:	6001      	str	r1, [r0, #0]
    2d02:	bd0e      	pop	{r1, r2, r3, pc}

00002d04 <HW_get_32bit_reg_field>:
    2d04:	6800      	ldr	r0, [r0, #0]
    2d06:	ea00 0002 	and.w	r0, r0, r2
    2d0a:	fa20 f001 	lsr.w	r0, r0, r1
    2d0e:	4770      	bx	lr

00002d10 <HW_set_16bit_reg>:
    2d10:	8001      	strh	r1, [r0, #0]
    2d12:	4770      	bx	lr

00002d14 <HW_get_16bit_reg>:
    2d14:	8800      	ldrh	r0, [r0, #0]
    2d16:	4770      	bx	lr

00002d18 <HW_set_16bit_reg_field>:
    2d18:	b50e      	push	{r1, r2, r3, lr}
    2d1a:	fa03 f301 	lsl.w	r3, r3, r1
    2d1e:	ea03 0302 	and.w	r3, r3, r2
    2d22:	8801      	ldrh	r1, [r0, #0]
    2d24:	ea6f 0202 	mvn.w	r2, r2
    2d28:	ea01 0102 	and.w	r1, r1, r2
    2d2c:	ea41 0103 	orr.w	r1, r1, r3
    2d30:	8001      	strh	r1, [r0, #0]
    2d32:	bd0e      	pop	{r1, r2, r3, pc}

00002d34 <HW_get_16bit_reg_field>:
    2d34:	8800      	ldrh	r0, [r0, #0]
    2d36:	ea00 0002 	and.w	r0, r0, r2
    2d3a:	fa20 f001 	lsr.w	r0, r0, r1
    2d3e:	4770      	bx	lr

00002d40 <HW_set_8bit_reg>:
    2d40:	7001      	strb	r1, [r0, #0]
    2d42:	4770      	bx	lr

00002d44 <HW_get_8bit_reg>:
    2d44:	7800      	ldrb	r0, [r0, #0]
    2d46:	4770      	bx	lr

00002d48 <HW_set_8bit_reg_field>:
    2d48:	b50e      	push	{r1, r2, r3, lr}
    2d4a:	fa03 f301 	lsl.w	r3, r3, r1
    2d4e:	ea03 0302 	and.w	r3, r3, r2
    2d52:	7801      	ldrb	r1, [r0, #0]
    2d54:	ea6f 0202 	mvn.w	r2, r2
    2d58:	ea01 0102 	and.w	r1, r1, r2
    2d5c:	ea41 0103 	orr.w	r1, r1, r3
    2d60:	7001      	strb	r1, [r0, #0]
    2d62:	bd0e      	pop	{r1, r2, r3, pc}

00002d64 <HW_get_8bit_reg_field>:
    2d64:	7800      	ldrb	r0, [r0, #0]
    2d66:	ea00 0002 	and.w	r0, r0, r2
    2d6a:	fa20 f001 	lsr.w	r0, r0, r1
    2d6e:	4770      	bx	lr

00002d70 <__libc_init_array>:
    2d70:	b570      	push	{r4, r5, r6, lr}
    2d72:	f642 76c4 	movw	r6, #12228	; 0x2fc4
    2d76:	f642 75c4 	movw	r5, #12228	; 0x2fc4
    2d7a:	f2c0 0600 	movt	r6, #0
    2d7e:	f2c0 0500 	movt	r5, #0
    2d82:	1b76      	subs	r6, r6, r5
    2d84:	10b6      	asrs	r6, r6, #2
    2d86:	d006      	beq.n	2d96 <__libc_init_array+0x26>
    2d88:	2400      	movs	r4, #0
    2d8a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2d8e:	3401      	adds	r4, #1
    2d90:	4798      	blx	r3
    2d92:	42a6      	cmp	r6, r4
    2d94:	d8f9      	bhi.n	2d8a <__libc_init_array+0x1a>
    2d96:	f642 75c4 	movw	r5, #12228	; 0x2fc4
    2d9a:	f642 76c8 	movw	r6, #12232	; 0x2fc8
    2d9e:	f2c0 0500 	movt	r5, #0
    2da2:	f2c0 0600 	movt	r6, #0
    2da6:	1b76      	subs	r6, r6, r5
    2da8:	f000 f900 	bl	2fac <_init>
    2dac:	10b6      	asrs	r6, r6, #2
    2dae:	d006      	beq.n	2dbe <__libc_init_array+0x4e>
    2db0:	2400      	movs	r4, #0
    2db2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2db6:	3401      	adds	r4, #1
    2db8:	4798      	blx	r3
    2dba:	42a6      	cmp	r6, r4
    2dbc:	d8f9      	bhi.n	2db2 <__libc_init_array+0x42>
    2dbe:	bd70      	pop	{r4, r5, r6, pc}

00002dc0 <memset>:
    2dc0:	2a03      	cmp	r2, #3
    2dc2:	b2c9      	uxtb	r1, r1
    2dc4:	b430      	push	{r4, r5}
    2dc6:	d807      	bhi.n	2dd8 <memset+0x18>
    2dc8:	b122      	cbz	r2, 2dd4 <memset+0x14>
    2dca:	2300      	movs	r3, #0
    2dcc:	54c1      	strb	r1, [r0, r3]
    2dce:	3301      	adds	r3, #1
    2dd0:	4293      	cmp	r3, r2
    2dd2:	d1fb      	bne.n	2dcc <memset+0xc>
    2dd4:	bc30      	pop	{r4, r5}
    2dd6:	4770      	bx	lr
    2dd8:	eb00 0c02 	add.w	ip, r0, r2
    2ddc:	4603      	mov	r3, r0
    2dde:	e001      	b.n	2de4 <memset+0x24>
    2de0:	f803 1c01 	strb.w	r1, [r3, #-1]
    2de4:	f003 0403 	and.w	r4, r3, #3
    2de8:	461a      	mov	r2, r3
    2dea:	3301      	adds	r3, #1
    2dec:	2c00      	cmp	r4, #0
    2dee:	d1f7      	bne.n	2de0 <memset+0x20>
    2df0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    2df4:	ebc2 040c 	rsb	r4, r2, ip
    2df8:	fb03 f301 	mul.w	r3, r3, r1
    2dfc:	e01f      	b.n	2e3e <memset+0x7e>
    2dfe:	f842 3c40 	str.w	r3, [r2, #-64]
    2e02:	f842 3c3c 	str.w	r3, [r2, #-60]
    2e06:	f842 3c38 	str.w	r3, [r2, #-56]
    2e0a:	f842 3c34 	str.w	r3, [r2, #-52]
    2e0e:	f842 3c30 	str.w	r3, [r2, #-48]
    2e12:	f842 3c2c 	str.w	r3, [r2, #-44]
    2e16:	f842 3c28 	str.w	r3, [r2, #-40]
    2e1a:	f842 3c24 	str.w	r3, [r2, #-36]
    2e1e:	f842 3c20 	str.w	r3, [r2, #-32]
    2e22:	f842 3c1c 	str.w	r3, [r2, #-28]
    2e26:	f842 3c18 	str.w	r3, [r2, #-24]
    2e2a:	f842 3c14 	str.w	r3, [r2, #-20]
    2e2e:	f842 3c10 	str.w	r3, [r2, #-16]
    2e32:	f842 3c0c 	str.w	r3, [r2, #-12]
    2e36:	f842 3c08 	str.w	r3, [r2, #-8]
    2e3a:	f842 3c04 	str.w	r3, [r2, #-4]
    2e3e:	4615      	mov	r5, r2
    2e40:	3240      	adds	r2, #64	; 0x40
    2e42:	2c3f      	cmp	r4, #63	; 0x3f
    2e44:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    2e48:	dcd9      	bgt.n	2dfe <memset+0x3e>
    2e4a:	462a      	mov	r2, r5
    2e4c:	ebc5 040c 	rsb	r4, r5, ip
    2e50:	e007      	b.n	2e62 <memset+0xa2>
    2e52:	f842 3c10 	str.w	r3, [r2, #-16]
    2e56:	f842 3c0c 	str.w	r3, [r2, #-12]
    2e5a:	f842 3c08 	str.w	r3, [r2, #-8]
    2e5e:	f842 3c04 	str.w	r3, [r2, #-4]
    2e62:	4615      	mov	r5, r2
    2e64:	3210      	adds	r2, #16
    2e66:	2c0f      	cmp	r4, #15
    2e68:	f1a4 0410 	sub.w	r4, r4, #16
    2e6c:	dcf1      	bgt.n	2e52 <memset+0x92>
    2e6e:	462a      	mov	r2, r5
    2e70:	ebc5 050c 	rsb	r5, r5, ip
    2e74:	e001      	b.n	2e7a <memset+0xba>
    2e76:	f842 3c04 	str.w	r3, [r2, #-4]
    2e7a:	4614      	mov	r4, r2
    2e7c:	3204      	adds	r2, #4
    2e7e:	2d03      	cmp	r5, #3
    2e80:	f1a5 0504 	sub.w	r5, r5, #4
    2e84:	dcf7      	bgt.n	2e76 <memset+0xb6>
    2e86:	e001      	b.n	2e8c <memset+0xcc>
    2e88:	f804 1b01 	strb.w	r1, [r4], #1
    2e8c:	4564      	cmp	r4, ip
    2e8e:	d3fb      	bcc.n	2e88 <memset+0xc8>
    2e90:	e7a0      	b.n	2dd4 <memset+0x14>
    2e92:	bf00      	nop

00002e94 <DAMAGED_THRESH>:
    2e94:	0003 0000 0071 0000 3123 000a 3023 000a     ....q...#1..#0..

00002ea4 <g_config_reg_lut>:
    2ea4:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    2eb4:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    2ec4:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    2ed4:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    2ee4:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    2ef4:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    2f04:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    2f14:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

00002f24 <g_gpio_irqn_lut>:
    2f24:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    2f34:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    2f44:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    2f54:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
    2f64:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
    2f74:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
    2f84:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
    2f94:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
    2fa4:	7073 2e69 0063 0000                         spi.c...

00002fac <_init>:
    2fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fae:	bf00      	nop
    2fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2fb2:	bc08      	pop	{r3}
    2fb4:	469e      	mov	lr, r3
    2fb6:	4770      	bx	lr

00002fb8 <_fini>:
    2fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fba:	bf00      	nop
    2fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2fbe:	bc08      	pop	{r3}
    2fc0:	469e      	mov	lr, r3
    2fc2:	4770      	bx	lr

00002fc4 <__frame_dummy_init_array_entry>:
    2fc4:	0485 0000                                   ....

00002fc8 <__do_global_dtors_aux_fini_array_entry>:
    2fc8:	0471 0000                                   q...
