
@article{Ab.Rahim2015,
  title = {A Survey of Approaches for Verifying Model Transformations},
  author = {Ab. Rahim, Lukman and Whittle, Jon},
  date = {2015-05-01},
  journaltitle = {Software \& Systems Modeling},
  shortjournal = {Softw Syst Model},
  volume = {14},
  pages = {1003--1028},
  issn = {1619-1374},
  doi = {10.1007/s10270-013-0358-0},
  url = {https://doi.org/10.1007/s10270-013-0358-0},
  urldate = {2021-06-14},
  langid = {english},
  number = {2}
}

@article{Abadi,
  title = {Dynamic Typing in a Statically Typed Language},
  author = {Abadi, Martin and Cardelli, Luca and Pierce, Benjamin C and Plotkin, Gordon D},
  pages = {35},
  langid = {english}
}

@book{Abran2004,
  title = {Guide to the Software Engineering Body of Knowledge, 2004 Version: {{SWEBOK}} ; a Project of the {{IEEE Computer Society Professional Practices Committee}}},
  shorttitle = {Guide to the Software Engineering Body of Knowledge, 2004 Version},
  editor = {Abran, Alain},
  date = {2004},
  publisher = {{IEEE Computer Society}},
  location = {{Los Alamitos, Calif.}},
  annotation = {OCLC: 934432015},
  isbn = {978-0-7695-2330-9},
  langid = {english}
}

@article{Alexiev1994,
  title = {Applications of {{Linear Logic}} to {{Computation}}: {{An Overview}}},
  shorttitle = {Applications of {{Linear Logic}} to {{Computation}}},
  author = {Alexiev, Vladimir},
  date = {1994-10-11},
  journaltitle = {Logic Journal of IGPL},
  shortjournal = {Logic Journal of IGPL},
  volume = {2},
  doi = {10.1093/jigpal/2.1.77}
}

@article{Andreu2009,
  title = {A Distributed Architecture for Activating the Peripheral Nervous System},
  author = {Andreu, David and Guiraud, David and Souquet, Guillaume},
  date = {2009-04-01},
  journaltitle = {Journal of Neural Engineering},
  shortjournal = {J. Neural Eng.},
  volume = {6},
  pages = {026001},
  issn = {1741-2560, 1741-2552},
  doi = {10.1088/1741-2560/6/2/026001},
  url = {https://iopscience.iop.org/article/10.1088/1741-2560/6/2/026001},
  urldate = {2020-06-08},
  langid = {english},
  number = {2}
}

@book{Ashenden2010,
  title = {The {{Designer}}'s {{Guide}} to {{VHDL}}},
  author = {Ashenden, Peter J.},
  date = {2010-10-07},
  publisher = {{Morgan Kaufmann}},
  eprint = {XbZr8DurZYEC},
  eprinttype = {googlebooks},
  isbn = {978-0-08-056885-0},
  keywords = {Computers / Languages / General,Computers / Software Development & Engineering / Systems Analysis & Design,Technology & Engineering / Industrial Design / Product},
  langid = {english},
  pagetotal = {933}
}

@inproceedings{Bandyopadhyay2015,
  title = {Validating {{SPARK}}: {{High Level Synthesis Compiler}}},
  shorttitle = {Validating {{SPARK}}},
  booktitle = {2015 {{IEEE Computer Society Annual Symposium}} on {{VLSI}}},
  author = {Bandyopadhyay, Soumyadip and Sarkar, Dipankar and Mandal, Chittaranjan},
  date = {2015-07},
  pages = {195--198},
  issn = {2159-3477},
  doi = {10.1109/ISVLSI.2015.56},
  eventtitle = {2015 {{IEEE Computer Society Annual Symposium}} on {{VLSI}}},
  keywords = {Computational modeling,Data models,embedded systems,Embedded systems,embedded systems verification,Equivalence checking,equivalence checking methods,equivalence classes,formal verification,FSMD model,high level synthesis,High level synthesis,high level synthesis compiler,HLS,HLS compiler,multicore systems,multiprocessing programs,multiprocessor systems,Petri nets,PRES+ model,PRES+ models,program compilers,SPARK,Sparks,Very large scale integration}
}

@inproceedings{Baresi2006,
  title = {Verification of {{Model Transformations}}: {{A Case Study}} with {{BPEL}}},
  shorttitle = {Verification of {{Model Transformations}}},
  booktitle = {Trustworthy {{Global Computing}}},
  author = {Baresi, Luciano and Ehrig, Karsten and Heckel, Reiko},
  date = {2006-11-07},
  pages = {183--199},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/978-3-540-75336-0_12},
  url = {https://link.springer.com/chapter/10.1007/978-3-540-75336-0_12},
  urldate = {2020-05-25},
  eventtitle = {International {{Symposium}} on {{Trustworthy Global Computing}}},
  langid = {english}
}

@article{Barrow1984,
  title = {Verify: {{A}} Program for Proving Correctness of Digital Hardware Designs},
  shorttitle = {Verify},
  author = {Barrow, Harry G.},
  date = {1984-12-01},
  journaltitle = {Artificial Intelligence},
  shortjournal = {Artificial Intelligence},
  volume = {24},
  pages = {437--491},
  issn = {0004-3702},
  doi = {10.1016/0004-3702(84)90044-4},
  url = {http://www.sciencedirect.com/science/article/pii/0004370284900444},
  urldate = {2020-05-19},
  langid = {english},
  number = {1}
}

@article{Barrow1984a,
  title = {Verify: {{A}} Program for Proving Correctness of Digital Hardware Designs},
  shorttitle = {Verify},
  author = {Barrow, Harry G.},
  date = {1984-12-01},
  journaltitle = {Artificial Intelligence},
  shortjournal = {Artificial Intelligence},
  volume = {24},
  pages = {437--491},
  issn = {0004-3702},
  doi = {10.1016/0004-3702(84)90044-4},
  url = {http://www.sciencedirect.com/science/article/pii/0004370284900444},
  urldate = {2020-07-03},
  langid = {english},
  number = {1}
}

@inproceedings{Berramla2015,
  title = {Formal Validation of Model Transformation with {{Coq}} Proof Assistant},
  booktitle = {2015 {{First International Conference}} on {{New Technologies}} of {{Information}} and {{Communication}} ({{NTIC}})},
  author = {Berramla, Karima and Deba, El Abbassia and Senouci, Mohammed},
  date = {2015-11},
  pages = {1--6},
  issn = {null},
  doi = {10.1109/NTIC.2015.7368755},
  eventtitle = {2015 {{First International Conference}} on {{New Technologies}} of {{Information}} and {{Communication}} ({{NTIC}})},
  keywords = {calculus,Calculus,Computational modeling,Coq proof assistant,formal methods,Formal Methods,formal verification,MDE,Metamodeling,model driven engineering,Model Transformation,model transformation formal validation,Model-Driven Engineering,Operational QVT,Petri net,Petri nets,Query-View-Transformation Language,QVT-operational language,Semantics,Software,theorem proving,transformation languages,UML state diagram,Unified modeling language,Validation,Verification}
}

@book{Bertot2004,
  title = {Interactive Theorem Proving and Program Development: {{Coq}}'{{Art}}: The Calculus of Inductive Constructions},
  shorttitle = {Interactive Theorem Proving and Program Development},
  author = {Bertot, Yves and Castéran, P.},
  date = {2004},
  publisher = {{Springer}},
  location = {{Berlin ; New York}},
  annotation = {OCLC: ocm55514299},
  isbn = {978-3-540-20854-9},
  keywords = {Automatic theorem proving,Computer programming},
  pagetotal = {469},
  series = {Texts in Theoretical Computer Science}
}

@inproceedings{Bjorner1987,
  title = {On the {{Use}} of {{Formal Methods}} in {{Software Development}}},
  booktitle = {Proceedings of the 9th {{International Conference}} on {{Software Engineering}}},
  author = {Bjorner, D.},
  date = {1987},
  pages = {17--29},
  publisher = {{IEEE Computer Society Press}},
  location = {{Los Alamitos, CA, USA}},
  url = {http://dl.acm.org/citation.cfm?id=41765.41768},
  urldate = {2019-11-13},
  isbn = {978-0-89791-216-7},
  series = {{{ICSE}} '87},
  venue = {Monterey, California, USA}
}

@book{Black2009,
  title = {{{SystemC}}: {{From}} the {{Ground Up}}, {{Second Edition}}},
  shorttitle = {{{SystemC}}},
  author = {Black, David C. and Donovan, Jack and Bunton, Bill and Keist, Anna},
  date = {2009-12-18},
  publisher = {{Springer Science \& Business Media}},
  eprint = {Op2a6yiO9jwC},
  eprinttype = {googlebooks},
  isbn = {978-0-387-69958-5},
  keywords = {Computers / Design; Graphics & Media / CAD-CAM,Computers / Software Development & Engineering / General,Technology & Engineering / Electrical,Technology & Engineering / Electronics / Circuits / General},
  langid = {english},
  pagetotal = {291}
}

@inproceedings{Blazy2006,
  title = {Formal {{Verification}} of a {{C Compiler Front}}-{{End}}},
  booktitle = {{{FM}} 2006: {{Formal Methods}}},
  author = {Blazy, Sandrine and Dargaye, Zaynah and Leroy, Xavier},
  date = {2006-08-21},
  pages = {460--475},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/11813040_31},
  url = {https://link.springer.com/chapter/10.1007/11813040_31},
  urldate = {2020-05-25},
  eventtitle = {International {{Symposium}} on {{Formal Methods}}},
  langid = {english}
}

@incollection{Borger1995,
  title = {A {{Formal Definition}} of an {{Abstract VHDL}}’93 {{Simulator}} by {{EA}}-{{Machines}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Börger, Egon and Glässer, Uwe and Muller, Wolfgang},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  volume = {307},
  pages = {107--139},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_5},
  url = {http://link.springer.com/10.1007/978-1-4615-2237-9_5},
  urldate = {2019-09-12},
  editorb = {Allen, Jonathan},
  editorbtype = {redactor},
  isbn = {978-1-4613-5941-8 978-1-4615-2237-9}
}

@article{Borrione1992,
  title = {Formal Verification of {{VHDL}} Descriptions in the {{Prevail}} Environment},
  author = {Borrione, D.D. and Pierre, L.V. and Salem, A.M.},
  date = {1992-06},
  journaltitle = {IEEE Design Test of Computers},
  volume = {9},
  pages = {42--56},
  issn = {1558-1918},
  doi = {10.1109/54.143145},
  eventtitle = {{{IEEE Design Test}} of {{Computers}}},
  keywords = {Adders,bit-level combinational,Bover-Moore theorem prover,Calculus,Circuit testing,Combinational circuits,equivalence proving,formal specification,Formal verification,formal verification environment,Hardware,Logic circuits,Mathematical model,Mathematics,parameterized repetitive structures,Prevail environment,programming environments,recursive functions,specification languages,tautology checker,templates,theorem proving,Timing,very-high-speed integrated circuit hardware description language,VHDL,VHDL descriptions,VLSI},
  number = {2}
}

@article{Borrione1995,
  title = {Denotational Semantics of a Synchronous {{VHDL}} Subset},
  author = {Borrione, Dominique and Salem, Ashraf},
  date = {1995-08},
  journaltitle = {Formal Methods in System Design},
  shortjournal = {Form Method Syst Des},
  volume = {7},
  pages = {53--71},
  issn = {0925-9856, 1572-8102},
  doi = {10.1007/BF01383873},
  url = {http://link.springer.com/10.1007/BF01383873},
  urldate = {2019-09-18},
  langid = {english},
  number = {1-2}
}

@inproceedings{Bourgeat2020,
  title = {The Essence of {{Bluespec}}: A Core Language for Rule-Based Hardware Design},
  shorttitle = {The Essence of {{Bluespec}}},
  booktitle = {Proceedings of the 41st {{ACM SIGPLAN Conference}} on {{Programming Language Design}} and {{Implementation}}},
  author = {Bourgeat, Thomas and Pit-Claudel, Clément and Chlipala, Adam and Arvind},
  date = {2020-06-11},
  pages = {243--257},
  publisher = {{Association for Computing Machinery}},
  location = {{New York, NY, USA}},
  doi = {10.1145/3385412.3385965},
  url = {https://doi.org/10.1145/3385412.3385965},
  urldate = {2021-05-05},
  isbn = {978-1-4503-7613-6},
  keywords = {Compiler Correctness,Hardware Description Language,Semantics},
  series = {{{PLDI}} 2020}
}

@article{Bourke,
  title = {A {{Formally Verified Compiler}} for {{Lustre}}},
  author = {Bourke, Timothy and Brun, Lélio and Dagand, Pierre-Evariste and Leroy, Xavier and Pouzet, Marc and Rieg, Lionel},
  pages = {17},
  langid = {english}
}

@thesis{Braibant2012,
  title = {Algèbres de Kleene, réécriture modulo AC et circuits en coq},
  author = {Braibant, Thomas},
  date = {2012-02-17},
  institution = {{Université de Grenoble}},
  url = {https://tel.archives-ouvertes.fr/tel-00683661},
  urldate = {2020-07-01},
  langid = {french},
  type = {phdthesis}
}

@inproceedings{Braibant2013,
  title = {Formal {{Verification}} of {{Hardware Synthesis}}},
  booktitle = {Computer {{Aided Verification}}},
  author = {Braibant, Thomas and Chlipala, Adam},
  editor = {Sharygina, Natasha and Veith, Helmut},
  date = {2013},
  pages = {213--228},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-39799-8_14},
  isbn = {978-3-642-39799-8},
  keywords = {Atomic Action,Hardware Description Language,Hardware Design,Memory Element,Transactional Memory},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@article{Brambilla2012,
  title = {Model-{{Driven Software Engineering}} in {{Practice}}},
  author = {Brambilla, Marco and Cabot, Jordi and Wimmer, Manuel},
  date = {2012-09-21},
  journaltitle = {Synthesis Lectures on Software Engineering},
  shortjournal = {Synthesis Lectures on Software Engineering},
  volume = {1},
  pages = {1--182},
  issn = {2328-3319, 2328-3327},
  doi = {10.2200/S00441ED1V01Y201208SWE001},
  url = {http://www.morganclaypool.com/doi/abs/10.2200/S00441ED1V01Y201208SWE001},
  urldate = {2020-06-01},
  langid = {english},
  number = {1}
}

@inproceedings{Breuer1994,
  title = {Clean Formal Semantics for {{VHDL}}},
  booktitle = {Proceedings of {{European Design}} and {{Test Conference EDAC}}-{{ETC}}-{{EUROASIC}}},
  author = {Breuer, P.T. and Fernandez, L.S. and Kloos, C.D.},
  date = {1994},
  pages = {641--647},
  publisher = {{IEEE Comput. Soc. Press}},
  location = {{Paris, France}},
  doi = {10.1109/EDTC.1994.326810},
  url = {http://ieeexplore.ieee.org/document/326810/},
  urldate = {2019-09-03},
  eventtitle = {European {{Design}} and {{Test Conference EDAC}}-{{ETC}}-{{EUROASIC}}},
  isbn = {978-0-8186-5410-7}
}

@incollection{Breuer1995,
  title = {A {{Functional Semantics}} for {{Unit}}-{{Delay VHDL}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Breuer, Peter T. and Fernández, Luis Sánchez and Kloos, Carlos Delgado},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  volume = {307},
  pages = {43--70},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_3},
  url = {http://link.springer.com/10.1007/978-1-4615-2237-9_3},
  urldate = {2019-09-09},
  editorb = {Allen, Jonathan},
  editorbtype = {redactor},
  isbn = {978-1-4613-5941-8 978-1-4615-2237-9}
}

@article{Breuer1995a,
  title = {A Simple Denotational Semantics, Proof Theory and a Validation Condition Generator for Unit-Delay {{VHDL}}},
  author = {Breuer, Peter T. and Fernández, Luis Sánchez and Kloos, Carlos Delgado},
  date = {1995-08-01},
  journaltitle = {Formal Methods in System Design},
  shortjournal = {Form Method Syst Des},
  volume = {7},
  pages = {27--51},
  issn = {1572-8102},
  doi = {10.1007/BF01383872},
  url = {https://doi.org/10.1007/BF01383872},
  urldate = {2020-02-20},
  langid = {english},
  number = {1}
}

@inproceedings{Brown1990,
  title = {From Programs to Transistors: {{Verifying}} Hardware Synthesis Tools},
  shorttitle = {From Programs to Transistors},
  booktitle = {Hardware {{Specification}}, {{Verification}} and {{Synthesis}}: {{Mathematical Aspects}}},
  author = {Brown, Geoffrey M. and Leeser, Miriam E.},
  editor = {Leeser, Miriam and Brown, Geoffrey},
  date = {1990},
  pages = {129--151},
  publisher = {{Springer}},
  location = {{New York, NY}},
  doi = {10.1007/0-387-97226-9_27},
  isbn = {978-0-387-34801-8},
  keywords = {Boolean Formula,State Transition System,Synthesis Algorithm,Transistor Network,Transmission Gate},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@inproceedings{Calegari2011,
  title = {A {{Type}}-{{Theoretic Framework}} for {{Certified Model Transformations}}},
  booktitle = {Formal {{Methods}}: {{Foundations}} and {{Applications}}},
  author = {Calegari, Daniel and Luna, Carlos and Szasz, Nora and Tasistro, Álvaro},
  editor = {Davies, Jim and Silva, Leila and Simao, Adenilso},
  date = {2011},
  pages = {112--127},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-19829-8_8},
  isbn = {978-3-642-19829-8},
  keywords = {Inductive Type,Matched Rule,Model Transformation,Object Constraint Language,Transformation Rule},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@article{Calegari2013,
  title = {Verification of {{Model Transformations}}: {{A Survey}} of the {{State}}-of-the-{{Art}}},
  shorttitle = {Verification of {{Model Transformations}}},
  author = {Calegari, Daniel and Szasz, Nora},
  date = {2013-03-05},
  journaltitle = {Electronic Notes in Theoretical Computer Science},
  shortjournal = {Electronic Notes in Theoretical Computer Science},
  volume = {292},
  pages = {5--25},
  doi = {10.1016/j.entcs.2013.02.002}
}

@inproceedings{Camposano1990,
  title = {Behavior-Preserving Transformations for High-Level Synthesis},
  booktitle = {Hardware {{Specification}}, {{Verification}} and {{Synthesis}}: {{Mathematical Aspects}}},
  author = {Camposano, R.},
  editor = {Leeser, Miriam and Brown, Geoffrey},
  date = {1990},
  pages = {106--128},
  publisher = {{Springer}},
  location = {{New York, NY}},
  doi = {10.1007/0-387-97226-9_26},
  isbn = {978-0-387-34801-8},
  keywords = {Atomic Computation,Combinational Logic,Control Step,Finite State Machine,Precedence Relation},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@inproceedings{Celaya2007,
  title = {Modeling and Analysis of Multi-Agent Systems Using Petri Nets},
  booktitle = {2007 {{IEEE International Conference}} on {{Systems}}, {{Man}} and {{Cybernetics}}},
  author = {Celaya, Jose R. and Desrochers, Alan A. and Graves, Robert J.},
  date = {2007-10},
  pages = {1439--1444},
  issn = {1062-922X},
  doi = {10.1109/ICSMC.2007.4413960},
  eventtitle = {2007 {{IEEE International Conference}} on {{Systems}}, {{Man}} and {{Cybernetics}}},
  keywords = {Application software,Artificial intelligence,Discrete event systems,Intelligent agent,Multiagent systems,Performance analysis,Petri nets,Process design,Robot kinematics,System recovery}
}

@inproceedings{Chargueraud2013,
  title = {Pretty-{{Big}}-{{Step Semantics}}},
  booktitle = {Programming {{Languages}} and {{Systems}}},
  author = {Charguéraud, Arthur},
  editor = {Felleisen, Matthias and Gardner, Philippa},
  date = {2013},
  pages = {41--60},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-37036-6_3},
  isbn = {978-3-642-37036-6},
  keywords = {Evaluation Premise,Evaluation Rule,Exception Handler,Intermediate Term,Operational Semantic},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@article{Cheng2019,
  title = {{{CoqTL}}: A {{Coq DSL}} for Rule-Based Model Transformation},
  shorttitle = {{{CoqTL}}},
  author = {Cheng, Zheng and Tisi, Massimo and Douence, Rémi},
  date = {2019-11-16},
  journaltitle = {Software and Systems Modeling},
  shortjournal = {Softw Syst Model},
  issn = {1619-1374},
  doi = {10.1007/s10270-019-00765-6},
  url = {https://doi.org/10.1007/s10270-019-00765-6},
  urldate = {2020-01-16},
  keywords = {Coq,Domain-specific language,Interactive theorem proving,Model transformation,Model-driven engineering},
  langid = {english}
}

@article{Chlipala2010,
  title = {A Verified Compiler for an Impure Functional Language},
  author = {Chlipala, Adam},
  date = {2010-01-17},
  journaltitle = {ACM SIGPLAN Notices},
  shortjournal = {SIGPLAN Not.},
  volume = {45},
  pages = {93--106},
  issn = {0362-1340},
  doi = {10.1145/1707801.1706312},
  url = {https://doi.org/10.1145/1707801.1706312},
  urldate = {2020-05-22},
  keywords = {compiler verification,interactive proof assistants},
  number = {1}
}

@article{Choppy2008,
  title = {Experimenting {{Formal Proofs}} of {{Petri Nets Refinements}}},
  author = {Choppy, Christine and Mayero, Micaela and Petrucci, Laure},
  date = {2008-06-28},
  journaltitle = {Electronic Notes in Theoretical Computer Science},
  shortjournal = {Electronic Notes in Theoretical Computer Science},
  volume = {214},
  pages = {231--254},
  issn = {1571-0661},
  doi = {10.1016/j.entcs.2008.06.011},
  url = {http://www.sciencedirect.com/science/article/pii/S157106610800354X},
  urldate = {2020-01-20},
  keywords = {Coq,Petri net,refinement,theorem proving},
  langid = {english},
  series = {Proceedings of the 13th {{BAC}}-{{FACS Refinement Workshop}} ({{REFINE}} 2008)}
}

@article{Choppy2010,
  title = {Coloured {{Petri}} Net Refinement Specification and Correctness Proof with {{Coq}}},
  author = {Choppy, Christine and Mayero, Micaela and Petrucci, Laure},
  date = {2010-09-01},
  journaltitle = {Innovations in Systems and Software Engineering},
  shortjournal = {Innovations Syst Softw Eng},
  volume = {6},
  pages = {195--202},
  issn = {1614-5054},
  doi = {10.1007/s11334-010-0131-2},
  url = {https://doi.org/10.1007/s11334-010-0131-2},
  urldate = {2020-01-20},
  keywords = {Coloured Petri nets,Refinement,Theorem proving},
  langid = {english},
  number = {3}
}

@article{Colmerauer1990,
  title = {An {{Introduction}} to {{Prolog III}}},
  author = {Colmerauer, Alain},
  date = {1990},
  journaltitle = {Computational Logic},
  pages = {37--79},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-76274-1_2},
  url = {https://link.springer.com/chapter/10.1007/978-3-642-76274-1_2},
  urldate = {2020-03-31},
  langid = {english}
}

@article{Combemale2009,
  title = {Essay on {{Semantics Definition}} in {{MDE}}. {{An Instrumented Approach}} for {{Model Verification}}},
  author = {Combemale, Benoît and Crégut, Xavier and Garoche, Pierre-Loic and Thirioux, Xavier},
  date = {2009-11-01},
  journaltitle = {Journal of Software},
  shortjournal = {Journal of Software},
  volume = {4},
  doi = {10.4304/jsw.4.9.943-958}
}

@article{Cook2011,
  title = {Proving Program Termination},
  author = {Cook, Byron and Podelski, Andreas and Rybalchenko, Andrey},
  date = {2011-05},
  journaltitle = {Communications of the ACM},
  shortjournal = {Commun. ACM},
  volume = {54},
  pages = {88--98},
  issn = {0001-0782, 1557-7317},
  doi = {10.1145/1941487.1941509},
  url = {https://dl.acm.org/doi/10.1145/1941487.1941509},
  urldate = {2020-09-03},
  langid = {english},
  number = {5}
}

@inproceedings{Cuoq2012,
  title = {Frama-{{C}}},
  booktitle = {Software {{Engineering}} and {{Formal Methods}}},
  author = {Cuoq, Pascal and Kirchner, Florent and Kosmatov, Nikolai and Prevosto, Virgile and Signoles, Julien and Yakobowski, Boris},
  editor = {Eleftherakis, George and Hinchey, Mike and Holcombe, Mike},
  date = {2012},
  pages = {233--247},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-33826-7_16},
  isbn = {978-3-642-33826-7},
  keywords = {Abstract Interpretation,Memory Location,Memory Model,Smart Card,Theorem Prover},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@article{Dave2003,
  title = {Compiler Verification: A Bibliography},
  shorttitle = {Compiler Verification},
  author = {Dave, Maulik A.},
  date = {2003-11-01},
  journaltitle = {ACM SIGSOFT Software Engineering Notes},
  shortjournal = {SIGSOFT Softw. Eng. Notes},
  volume = {28},
  pages = {2},
  issn = {01635948},
  doi = {10.1145/966221.966235},
  url = {http://portal.acm.org/citation.cfm?doid=966221.966235},
  urldate = {2020-05-22},
  langid = {english},
  number = {6}
}

@article{David1994,
  title = {Petri Nets for Modeling of Dynamic Systems: {{A}} Survey},
  shorttitle = {Petri Nets for Modeling of Dynamic Systems},
  author = {David, René and Alla, Hassane},
  date = {1994-02-01},
  journaltitle = {Automatica},
  shortjournal = {Automatica},
  volume = {30},
  pages = {175--202},
  issn = {0005-1098},
  doi = {10.1016/0005-1098(94)90024-8},
  url = {https://www.sciencedirect.com/science/article/pii/0005109894900248},
  urldate = {2021-06-17},
  keywords = {continuous systems,discrete event systems,dynamic systems,modeling,Petri net,properties},
  langid = {english},
  number = {2}
}

@article{Dederichs1993,
  title = {Focus: {{A Formal Design Method}} for {{Distributed Systems}}},
  shorttitle = {\emph{Focus}},
  author = {Dederichs, Frank and Dendorfer, Claus and Weber, Rainer},
  date = {1993},
  journaltitle = {Parallel Computer Architectures},
  pages = {190--202},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/978-3-662-21577-7_14},
  url = {https://link.springer.com/chapter/10.1007/978-3-662-21577-7_14},
  urldate = {2020-03-31},
  langid = {english}
}

@inproceedings{Deharbe1995,
  title = {Semantics of a Verification-Oriented Subset of {{VHDL}}},
  booktitle = {Correct {{Hardware Design}} and {{Verification Methods}}},
  author = {Déharbe, David and Borrione, Dominique},
  date = {1995-10-02},
  pages = {293--310},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/3-540-60385-9_18},
  url = {https://link.springer.com/chapter/10.1007/3-540-60385-9_18},
  urldate = {2020-04-01},
  eventtitle = {Advanced {{Research Working Conference}} on {{Correct Hardware Design}} and {{Verification Methods}}},
  langid = {english}
}

@incollection{Delahaye2000,
  title = {A {{Tactic Language}} for the {{System Coq}}},
  booktitle = {Logic for {{Programming}} and {{Automated Reasoning}}},
  author = {Delahaye, David},
  editor = {Parigot, Michel and Voronkov, Andrei},
  date = {2000},
  volume = {1955},
  pages = {85--95},
  publisher = {{Springer Berlin Heidelberg}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/3-540-44404-1_7},
  url = {http://link.springer.com/10.1007/3-540-44404-1_7},
  urldate = {2020-01-23},
  isbn = {978-3-540-41285-4},
  langid = {english}
}

@book{Diaz2001,
  title = {Les Réseaux de {{Petri}}: Modèles Fondamentaux},
  shorttitle = {Les Réseaux de {{Petri}}},
  author = {Diaz, Michel},
  date = {2001},
  publisher = {{Hermès science publications}}
}

@incollection{Dohmen1995,
  title = {A {{Deterministic Finite}}-{{State Model}} for {{VHDL}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Döhmen, Gert and Herrmann, Ronald},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  pages = {170--204},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_7},
  url = {https://doi.org/10.1007/978-1-4615-2237-9_7},
  urldate = {2020-03-02},
  isbn = {978-1-4615-2237-9},
  keywords = {Auxiliary Function,Composition Operator,Data Space,Input Port,Sequential Statement},
  langid = {english},
  series = {The {{Kluwer International Series}} in {{Engineering}} and {{Computer Science}}}
}

@article{Dyck2019,
  title = {Automatic Verification of Behavior Preservation at the Transformation Level for Relational Model Transformation},
  author = {Dyck, Johannes and Giese, Holger and Lambers, Leen},
  date = {2019-10-01},
  journaltitle = {Software \& Systems Modeling},
  shortjournal = {Softw Syst Model},
  volume = {18},
  pages = {2937--2972},
  publisher = {{Springer Berlin Heidelberg}},
  issn = {1619-1374},
  doi = {10.1007/s10270-018-00706-9},
  url = {https://link.springer.com/article/10.1007/s10270-018-00706-9},
  urldate = {2020-05-22},
  issue = {5},
  langid = {english},
  number = {5}
}

@article{Edwards1997,
  title = {Design of Embedded Systems: Formal Models, Validation, and Synthesis},
  shorttitle = {Design of Embedded Systems},
  author = {Edwards, S. and Lavagno, L. and Lee, E.A. and Sangiovanni-Vincentelli, A.},
  date = {1997-03},
  journaltitle = {Proceedings of the IEEE},
  volume = {85},
  pages = {366--390},
  issn = {1558-2256},
  doi = {10.1109/5.558710},
  eventtitle = {Proceedings of the {{IEEE}}},
  keywords = {Application software,application specific integrated circuits,Application specific integrated circuits,application-specific integrated circuits,ASIC,computer architecture,Computer architecture,concurrent design process,Consumer electronics,Embedded computing,embedded software,Embedded system,embedded systems design,formal models,formal specification,formal validation,formal verification,Hardware,heterogeneous systems,logic design,Microcontrollers,reactive real-time system design,Real time systems,real-time systems,Safety,specification,systems analysis},
  number = {3}
}

@inproceedings{Fredlund1990,
  title = {An Implementation of a Translational Semantics for an Imperative Language},
  booktitle = {{{CONCUR}} '90 {{Theories}} of {{Concurrency}}: {{Unification}} and {{Extension}}},
  author = {Fredlund, Lars-åke and Jonsson, Bengt and Parrow, Joachim},
  editor = {Baeten, J. C. M. and Klop, J. W.},
  date = {1990},
  pages = {246--262},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/BFb0039064},
  isbn = {978-3-540-46395-5},
  keywords = {Concurrent Program,Critical Section,Imperative Language,Mutual Exclusion Algorithm,Procedure Call},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@book{Friedenthal2014,
  title = {A {{Practical Guide}} to {{SysML}}: {{The Systems Modeling Language}}},
  shorttitle = {A {{Practical Guide}} to {{SysML}}},
  author = {Friedenthal, Sanford and Moore, Alan and Steiner, Rick},
  date = {2014-10-23},
  publisher = {{Morgan Kaufmann}},
  eprint = {Ze60AwAAQBAJ},
  eprinttype = {googlebooks},
  isbn = {978-0-12-800800-3},
  keywords = {Computers / Programming / Object Oriented,Computers / Programming Languages / General,Computers / Systems Architecture / General,Technology & Engineering / Engineering (General)},
  langid = {english},
  pagetotal = {631}
}

@inproceedings{Fronc2011,
  title = {Towards a {{Certified Petri Net Model}}-{{Checker}}},
  booktitle = {Programming {{Languages}} and {{Systems}}},
  author = {Fronc, Lukasz and Pommereau, Franck},
  editor = {Yang, Hongseok},
  date = {2011},
  pages = {322--336},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-25318-8_24},
  isbn = {978-3-642-25318-8},
  keywords = {explicit model-checking,LLVM,model compilation,SOS},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@inproceedings{Fronc2011a,
  title = {Towards a {{Certified Petri Net Model}}-{{Checker}}},
  booktitle = {Programming {{Languages}} and {{Systems}}},
  author = {Fronc, Lukasz and Pommereau, Franck},
  editor = {Yang, Hongseok},
  date = {2011},
  pages = {322--336},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-25318-8_24},
  isbn = {978-3-642-25318-8},
  keywords = {explicit model-checking,LLVM,model compilation,SOS},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@thesis{Fronc2013,
  title = {Compilation de réseaux de Petri : modèles haut niveau et symétries de processus},
  shorttitle = {Compilation de réseaux de Petri},
  author = {Fronc, Lukasz},
  date = {2013-11-28},
  institution = {{Université d'Evry Val d'Essonne}},
  url = {https://hal.archives-ouvertes.fr/tel-01096725},
  urldate = {2020-01-16},
  langid = {french},
  type = {phdthesis}
}

@inproceedings{Fronc2013a,
  title = {{{LTL Model Checking}} with {{Neco}}},
  booktitle = {Automated {{Technology}} for {{Verification}} and {{Analysis}}},
  author = {Fronc, Łukasz and Duret-Lutz, Alexandre},
  editor = {Van Hung, Dang and Ogawa, Mizuhito},
  date = {2013},
  pages = {451--454},
  publisher = {{Springer International Publishing}},
  location = {{Cham}},
  doi = {10.1007/978-3-319-02444-8_33},
  isbn = {978-3-319-02444-8},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@incollection{Fuchs1995,
  title = {A {{Functional Semantics}} for {{Delta}}-{{Delay VHDL Based}} on {{Focus}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Fuchs, Max and Mendler, Michael},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  volume = {307},
  pages = {9--42},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_2},
  url = {http://link.springer.com/10.1007/978-1-4615-2237-9_2},
  urldate = {2019-09-03},
  editorb = {Allen, Jonathan},
  editorbtype = {redactor},
  isbn = {978-1-4613-5941-8 978-1-4615-2237-9}
}

@inproceedings{Gomes2007,
  title = {From {{Petri}} Net Models to {{VHDL}} Implementation of Digital Controllers},
  booktitle = {{{IECON}} 2007 - 33rd {{Annual Conference}} of the {{IEEE Industrial Electronics Society}}},
  author = {Gomes, Luis and Costa, Aniko and Barros, Joao Paulo and Lima, Paulo},
  date = {2007-11},
  pages = {94--99},
  issn = {1553-572X},
  doi = {10.1109/IECON.2007.4460403},
  eventtitle = {{{IECON}} 2007 - 33rd {{Annual Conference}} of the {{IEEE Industrial Electronics Society}}},
  keywords = {automatic code generation,Automatic control,Automation,automation systems,control engineering computing,digital control,Digital control,digital controllers,discrete event systems,Discrete event systems,discrete-event systems,Embedded system,embedded systems development,Fires,FORDESIGN project,hardware description languages,Industrial Electronics Society,input-output Petri Net,IOPT,Petri net markup language,Petri net models,Petri nets,PNML,program compilers,Synchronization,VHDL implementation}
}

@inproceedings{Gonthier2008,
  title = {The {{Four Colour Theorem}}: {{Engineering}} of a {{Formal Proof}}},
  shorttitle = {The {{Four Colour Theorem}}},
  booktitle = {Computer {{Mathematics}}},
  author = {Gonthier, Georges},
  editor = {Kapur, Deepak},
  date = {2008},
  pages = {333--333},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-540-87827-8_28},
  isbn = {978-3-540-87827-8},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@inproceedings{Goossens1995,
  title = {Reasoning about {{VHDL}} Using Operational and Observational Semantics},
  booktitle = {Correct {{Hardware Design}} and {{Verification Methods}}},
  author = {Goossens, K. G. W.},
  date = {1995-10-02},
  pages = {311--327},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/3-540-60385-9_19},
  url = {https://link.springer.com/chapter/10.1007/3-540-60385-9_19},
  urldate = {2020-04-01},
  eventtitle = {Advanced {{Research Working Conference}} on {{Correct Hardware Design}} and {{Verification Methods}}},
  langid = {english}
}

@article{Guiraud2006,
  title = {An Implantable Neuroprosthesis for Standing and Walking in Paraplegia: 5-Year Patient Follow-Up},
  shorttitle = {An Implantable Neuroprosthesis for Standing and Walking in Paraplegia},
  author = {Guiraud, David and Stieglitz, Thomas and Koch, Klaus Peter and Divoux, Jean-Louis and Rabischong, Pierre},
  date = {2006-09},
  journaltitle = {Journal of Neural Engineering},
  shortjournal = {J. Neural Eng.},
  volume = {3},
  pages = {268--275},
  publisher = {{IOP Publishing}},
  issn = {1741-2552},
  doi = {10.1088/1741-2560/3/4/003},
  url = {https://doi.org/10.1088/1741-2560/3/4/003},
  urldate = {2021-06-11},
  langid = {english},
  number = {4}
}

@incollection{Gupta1993,
  title = {Formal {{Hardware Verification Methods}}: {{A Survey}}},
  shorttitle = {Formal {{Hardware Verification Methods}}},
  booktitle = {Computer-{{Aided Verification}}: {{A Special Issue}} of {{Formal Methods In System Design}} on {{Computer}}-{{Aided Verification}}},
  author = {Gupta, Aarti},
  editor = {Kurshan, Robert},
  date = {1993},
  pages = {5--92},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-3556-0_2},
  url = {https://doi.org/10.1007/978-1-4615-3556-0_2},
  urldate = {2020-03-16},
  isbn = {978-1-4615-3556-0},
  keywords = {design correctness,formal verification,hardware verification,proof methods,specification},
  langid = {english}
}

@article{Habibi2006,
  title = {Design and Verification of {{SystemC}} Transaction-Level Models},
  author = {Habibi, A. and Tahar, S.},
  date = {2006-01},
  journaltitle = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume = {14},
  pages = {57--68},
  issn = {1557-9999},
  doi = {10.1109/TVLSI.2005.863187},
  eventtitle = {{{IEEE Transactions}} on {{Very Large Scale Integration}} ({{VLSI}}) {{Systems}}},
  keywords = {Automata,Design methodology,Genetic algorithms,Hardware,Libraries,Master-slave,Object oriented modeling,Specification languages,system-level design,System-level design,system-level verification,SystemC,transaction-level modeling,Unified modeling language},
  number = {1}
}

@incollection{Hansen2007,
  title = {Semantics and {{Verification}} of a {{Language}} for {{Modelling Hardware Architectures}}},
  booktitle = {Formal {{Methods}} and {{Hybrid Real}}-{{Time Systems}}: {{Essays}} in {{Honor}} of {{Dines Bjørner}} and {{Chaochen Zhou}} on the {{Occasion}} of {{Their}} 70th {{Birthdays}}},
  author = {Hansen, Michael R. and Madsen, Jan and Brekling, Aske Wiid},
  editor = {Jones, Cliff B. and Liu, Zhiming and Woodcock, Jim},
  date = {2007},
  pages = {300--319},
  publisher = {{Springer}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-540-75221-9_13},
  url = {https://doi.org/10.1007/978-3-540-75221-9_13},
  urldate = {2020-02-20},
  isbn = {978-3-540-75221-9},
  keywords = {Hardware descriptions,model- checking,semantics,verification},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@article{Hansen2007a,
  title = {Semantics and {{Verification}} of a {{Language}} for {{Modelling Hardware Architectures}}},
  author = {Hansen, Michael R. and Madsen, Jan and Brekling, Aske Wiid},
  date = {2007},
  journaltitle = {Formal Methods and Hybrid Real-Time Systems},
  pages = {300--319},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/978-3-540-75221-9_13},
  url = {https://link.springer.com/chapter/10.1007/978-3-540-75221-9_13},
  urldate = {2020-07-01},
  langid = {english}
}

@article{Hermann2010,
  title = {Specification and {{Verification}} of {{Model Transformations}}},
  author = {Hermann, Frank and Hülsbusch, Mathias and König, Barbara},
  date = {2010-11-01},
  journaltitle = {Electronic Communications of the EASST},
  volume = {30},
  issn = {1863-2122},
  doi = {10.14279/tuj.eceasst.30.424},
  url = {https://journal.ub.tu-berlin.de/eceasst/article/view/424},
  urldate = {2020-05-25},
  issue = {0},
  langid = {english},
  number = {0}
}

@inproceedings{HongweiXi2000,
  title = {Imperative Programming with Dependent Types},
  booktitle = {Proceedings {{Fifteenth Annual IEEE Symposium}} on {{Logic}} in {{Computer Science}} ({{Cat}}. {{No}}.{{99CB36332}})},
  author = {{Hongwei Xi}},
  date = {2000},
  pages = {375--387},
  publisher = {{IEEE Comput. Soc}},
  location = {{Santa Barbara, CA, USA}},
  doi = {10.1109/LICS.2000.855785},
  url = {http://ieeexplore.ieee.org/document/855785/},
  urldate = {2019-11-27},
  eventtitle = {Fifteenth {{Annual IEEE Symposium}} on {{Logic}} in {{Computer Science}} ({{LICS}} 2000)},
  isbn = {978-0-7695-0725-5},
  langid = {english}
}

@article{Hutton1994,
  title = {Introduction to {{HOL}}: A Theorem Proving Environment for Higher Order Logic by {{Mike Gordon}} and {{Tom Melham}} (Eds.), {{Cambridge University Press}}, 1993, {{ISBN}} 0-521-44189-7},
  shorttitle = {Introduction to {{HOL}}},
  author = {Hutton, Graham},
  date = {1994-10},
  journaltitle = {Journal of Functional Programming},
  volume = {4},
  pages = {557--559},
  publisher = {{Cambridge University Press}},
  issn = {1469-7653, 0956-7968},
  doi = {10.1017/S0956796800001180},
  url = {https://www.cambridge.org/core/journals/journal-of-functional-programming/article/introduction-to-hol-a-theorem-proving-environment-for-higher-order-logic-by-gordon-mike-and-melham-tom-eds-cambridge-university-press-1993-isbn-0521441897/682CAD7058D7014549AE3F9580D0220B},
  urldate = {2020-04-22},
  langid = {english},
  number = {4}
}

@article{Iampietro,
  title = {Toward the {{Formal Veriﬁcation}} of {{HILECOP}}: {{Formalization}} and {{Implementation}} of {{Synchronously Executed Petri Nets}}},
  author = {Iampietro, Vincent and Andreu, David and Delahaye, David},
  pages = {2},
  langid = {english}
}

@article{Jiang2015,
  title = {Design of {{Mixed Synchronous}}/{{Asynchronous Systems}} with {{Multiple Clocks}}},
  author = {Jiang, Yu and Zhang, Hehua and Zhang, Huafeng and Liu, Han and Song, Xiaoyu and Gu, Ming and Sun, Jiaguang},
  date = {2015-08-01},
  journaltitle = {IEEE Transactions on Parallel and Distributed Systems},
  shortjournal = {IEEE Trans. Parallel Distrib. Syst.},
  volume = {26},
  pages = {2220--2232},
  issn = {1045-9219},
  doi = {10.1109/TPDS.2014.2346171},
  url = {http://ieeexplore.ieee.org/document/6874581/},
  urldate = {2019-09-19},
  number = {8}
}

@report{Jones1994,
  title = {The Implementation of the {{Gofer}} Functional Programming System},
  author = {Jones, Mark P.},
  date = {1994-05},
  pages = {52},
  institution = {{Yale University, Department of Computer Science}},
  langid = {english}
}

@book{Kloos2012,
  title = {Formal {{Semantics}} for {{VHDL}}},
  author = {Kloos, Carlos Delgado and Breuer, P.},
  date = {2012-12-06},
  publisher = {{Springer Science \& Business Media}},
  eprint = {eJ3xBwAAQBAJ},
  eprinttype = {googlebooks},
  isbn = {978-1-4615-2237-9},
  keywords = {Computers / Artificial Intelligence / General,Computers / Computer Science,Computers / Hardware / General,Computers / Languages / General,Technology & Engineering / Electrical,Technology & Engineering / Electronics / Circuits / General},
  langid = {english},
  pagetotal = {263}
}

@inproceedings{Lano2010,
  title = {Specification and {{Verification}} of {{Model Transformations Using UML}}-{{RSDS}}},
  booktitle = {Integrated {{Formal Methods}}},
  author = {Lano, Kevin and Kolahdouz-Rahimi, Shekoufeh},
  date = {2010-10-11},
  pages = {199--214},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-16265-7_15},
  url = {https://link.springer.com/chapter/10.1007/978-3-642-16265-7_15},
  urldate = {2020-05-25},
  eventtitle = {International {{Conference}} on {{Integrated Formal Methods}}},
  langid = {english}
}

@article{Lano2014,
  title = {Model-{{Transformation Design Patterns}}},
  author = {Lano, Kevin and Kolahdouz Rahimi, Shekoufeh},
  date = {2014-12-01},
  journaltitle = {Software Engineering, IEEE Transactions on},
  shortjournal = {Software Engineering, IEEE Transactions on},
  volume = {40},
  pages = {1224--1259},
  doi = {10.1109/TSE.2014.2354344}
}

@article{Lano2018,
  title = {A Survey of Model Transformation Design Patterns in Practice},
  author = {Lano, Kevin and Kolahdouz Rahimi, Shekoufeh and Yassipour Tehrani, Sobhan and Sharbaf, Mohammadreza},
  date = {2018-06-01},
  journaltitle = {Journal of Systems and Software},
  shortjournal = {Journal of Systems and Software},
  volume = {140},
  pages = {48--73},
  doi = {10.1016/j.jss.2018.03.001}
}

@thesis{Leroux2014,
  title = {Méthodologie de conception d'architectures numériques complexes : du formalisme à l’implémentation en passant par l'analyse, préservation de la conformité. Application aux neuroprothèses},
  shorttitle = {Méthodologie de conception d'architectures numériques complexes},
  author = {Leroux, Hélène},
  date = {2014-10-28},
  institution = {{Université Montpellier II - Sciences et Techniques du Languedoc}},
  url = {https://tel.archives-ouvertes.fr/tel-01766458},
  urldate = {2020-02-10},
  langid = {french},
  type = {phdthesis}
}

@article{Leroux2015,
  title = {Handling {{Exceptions}} in {{Petri Net}}-{{Based Digital Architecture}}: {{From Formalism}} to {{Implementation}} on {{FPGAs}}},
  shorttitle = {Handling {{Exceptions}} in {{Petri Net}}-{{Based Digital Architecture}}},
  author = {Leroux, Hélène and Andreu, David and Godary-Dejean, Karen},
  date = {2015-08},
  journaltitle = {IEEE Transactions on Industrial Informatics},
  volume = {11},
  pages = {897--906},
  issn = {1941-0050},
  doi = {10.1109/TII.2015.2435696},
  eventtitle = {{{IEEE Transactions}} on {{Industrial Informatics}}},
  keywords = {Analytical models,complex digital systems,component-based approach,Data models,Digital systems,exception,Exception,field programmable gate arrays,Field programmable gate arrays,field-programmable gate array (FPGA),field-programmable gate arrays,FPGA,handling exceptions,implementation,Informatics,macroplace,macroplace (MP),Petri net-based digital architecture,Petri nets,Petri nets (PNs),PN,programmable logic device,Semantics,validation},
  number = {4}
}

@article{Leroux2015a,
  title = {Handling {{Exceptions}} in {{Petri Net}}-{{Based Digital Architecture}}: {{From Formalism}} to {{Implementation}} on {{FPGAs}}},
  shorttitle = {Handling {{Exceptions}} in {{Petri Net}}-{{Based Digital Architecture}}},
  author = {Leroux, Hélène and Andreu, David and Godary-Dejean, Karen},
  date = {2015-08},
  journaltitle = {IEEE Transactions on Industrial Informatics},
  volume = {11},
  pages = {897--906},
  issn = {1941-0050},
  doi = {10.1109/TII.2015.2435696},
  eventtitle = {{{IEEE Transactions}} on {{Industrial Informatics}}},
  keywords = {Analytical models,complex digital systems,component-based approach,Data models,Digital systems,exception,Exception,field programmable gate arrays,Field programmable gate arrays,field-programmable gate array (FPGA),field-programmable gate arrays,FPGA,handling exceptions,implementation,Informatics,macroplace,macroplace (MP),Petri net-based digital architecture,Petri nets,Petri nets (PNs),PN,programmable logic device,Semantics,validation},
  number = {4}
}

@article{Leroy,
  title = {Spécification et vérification formelles   avec l'assistant à la preuve Coq},
  author = {Leroy, Xavier},
  pages = {41},
  langid = {french}
}

@article{Leroy2009,
  title = {A {{Formally Verified Compiler Back}}-End},
  author = {Leroy, Xavier},
  date = {2009-11-04},
  journaltitle = {Journal of Automated Reasoning},
  shortjournal = {J Autom Reasoning},
  volume = {43},
  pages = {363},
  issn = {1573-0670},
  doi = {10.1007/s10817-009-9155-4},
  url = {https://doi.org/10.1007/s10817-009-9155-4},
  urldate = {2020-01-21},
  keywords = {Compiler transformations and optimizations,Compiler verification,Formal methods,Program proof,Semantic preservation,The Coq theorem prover},
  langid = {english},
  number = {4}
}

@article{Leroy2009a,
  title = {A {{Formally Verified Compiler Back}}-End},
  author = {Leroy, Xavier},
  date = {2009-12-01},
  journaltitle = {Journal of Automated Reasoning},
  shortjournal = {J Autom Reasoning},
  volume = {43},
  pages = {363--446},
  publisher = {{Springer Netherlands}},
  issn = {1573-0670},
  doi = {10.1007/s10817-009-9155-4},
  url = {https://link.springer.com/article/10.1007/s10817-009-9155-4},
  urldate = {2020-05-22},
  issue = {4},
  langid = {english},
  number = {4}
}

@book{Long2011,
  title = {A {{Primer}} for {{Model}}-{{Based Systems Engineering}}},
  author = {Long, David and Scott, Zane},
  date = {2011},
  publisher = {{Lulu.com}},
  eprint = {pCaoAwAAQBAJ},
  eprinttype = {googlebooks},
  isbn = {978-1-105-58810-5},
  langid = {english},
  pagetotal = {126}
}

@inproceedings{Loow2021,
  title = {Lutsig: A Verified {{Verilog}} Compiler for Verified Circuit Development},
  shorttitle = {Lutsig},
  booktitle = {Proceedings of the 10th {{ACM SIGPLAN International Conference}} on {{Certified Programs}} and {{Proofs}}},
  author = {Lööw, Andreas},
  date = {2021-01-17},
  pages = {46--60},
  publisher = {{Association for Computing Machinery}},
  location = {{New York, NY, USA}},
  doi = {10.1145/3437992.3439916},
  url = {https://doi.org/10.1145/3437992.3439916},
  urldate = {2021-05-04},
  isbn = {978-1-4503-8299-1},
  keywords = {compiler verification,hardware synthesis,hardware verification},
  series = {{{CPP}} 2021}
}

@inproceedings{Loow2021a,
  title = {Lutsig: A Verified {{Verilog}} Compiler for Verified Circuit Development},
  shorttitle = {Lutsig},
  booktitle = {Proceedings of the 10th {{ACM SIGPLAN International Conference}} on {{Certified Programs}} and {{Proofs}}},
  author = {Lööw, Andreas},
  date = {2021-01-17},
  pages = {46--60},
  publisher = {{ACM}},
  location = {{Virtual Denmark}},
  doi = {10.1145/3437992.3439916},
  url = {https://dl.acm.org/doi/10.1145/3437992.3439916},
  urldate = {2021-05-04},
  eventtitle = {{{CPP}} '21: 10th {{ACM SIGPLAN International Conference}} on {{Certified Programs}} and {{Proofs}}},
  isbn = {978-1-4503-8299-1},
  langid = {english}
}

@article{Marranghello1998,
  title = {Digital Systems Synthesis from {{Petri}} Net Descriptions},
  author = {Marranghello, Norian},
  date = {1998-03-01},
  journaltitle = {DAIMI Report Series},
  issn = {2245-9316},
  doi = {10.7146/dpb.v27i530.7059},
  url = {https://tidsskrift.dk/daimipb/article/view/7059},
  urldate = {2020-05-19},
  issue = {530},
  langid = {english},
  number = {530}
}

@article{Masseron1993,
  title = {Generating Plans in Linear Logic: {{I}}. Actions as Proofs},
  shorttitle = {Generating Plans in Linear Logic},
  author = {Masseron, M. and Tollu, C. and Vauzeilles, J.},
  date = {1993-06-07},
  journaltitle = {Theoretical Computer Science},
  shortjournal = {Theoretical Computer Science},
  volume = {113},
  pages = {349--370},
  issn = {0304-3975},
  doi = {10.1016/0304-3975(93)90007-G},
  url = {http://www.sciencedirect.com/science/article/pii/030439759390007G},
  urldate = {2020-03-03},
  langid = {english},
  number = {2}
}

@inproceedings{Meghzili2017,
  title = {On the {{Verification}} of {{UML State Machine Diagrams}} to {{Colored Petri Nets Transformation Using Isabelle}}/{{HOL}}},
  booktitle = {2017 {{IEEE International Conference}} on {{Information Reuse}} and {{Integration}} ({{IRI}})},
  author = {Meghzili, Said and Chaoui, Allaoua and Strecker, Martin and Kerkouche, Elhillali},
  date = {2017-08},
  pages = {419--426},
  issn = {null},
  doi = {10.1109/IRI.2017.63},
  eventtitle = {2017 {{IEEE International Conference}} on {{Information Reuse}} and {{Integration}} ({{IRI}})},
  keywords = {Biological system modeling,Colored Petri nets (CPN),Colored Petri nets models,CPN,finite state machines,formal specification,formal verification,Formal verification,Isabelle-HOL theorem prover,Isabelle/ HOL,Mathematical model,Model Transformation,Object oriented modeling,Petri nets,Semantic correctness,software developers,software engineering,software engineers,theorem proving,Tools,Transforms,UML semantics,UML SMD,UML state machine diagrams,unified modeling language,Unified modeling language,Unified Modeling Language,verification capabilities}
}

@incollection{Meijer1995,
  title = {Merging Monads and Folds for Functional Programming},
  booktitle = {Advanced {{Functional Programming}}},
  author = {Meijer, Erik and Jeuring, Johan},
  editor = {Jeuring, Johan and Meijer, Erik},
  date = {1995},
  volume = {925},
  pages = {228--266},
  publisher = {{Springer Berlin Heidelberg}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/3-540-59451-5_7},
  url = {http://link.springer.com/10.1007/3-540-59451-5_7},
  urldate = {2020-08-27},
  editorb = {Goos, Gerhard and Hartmanis, Juris and Leeuwen, Jan},
  editorbtype = {redactor},
  isbn = {978-3-540-59451-2 978-3-540-49270-2},
  langid = {english},
  series = {Lecture {{Notes}} in {{Computer Science}}}
}

@thesis{Merzoug2018,
  title = {Validation formelle des systèmes numériques critiques : génération de l'espace d'états de réseaux de Petri exécutés en synchrone},
  shorttitle = {Validation formelle des systèmes numériques critiques},
  author = {Merzoug, Ibrahim},
  date = {2018-01-15},
  institution = {{Université Montpellier}},
  url = {https://tel.archives-ouvertes.fr/tel-01704776},
  urldate = {2020-02-10},
  langid = {french},
  type = {phdthesis}
}

@book{Meyer2012,
  title = {Tools for Practical Software Verification: {{LASER}}, {{International Summer School}} 2011, {{Elba Island}}, {{Italy}}, Revised Tutorial Lectures},
  shorttitle = {Tools for Practical Software Verification},
  editor = {Meyer, Bertrand and Nordio, Martin},
  date = {2012},
  publisher = {{Springer}},
  location = {{Berlin ; New York}},
  annotation = {OCLC: ocn829655089},
  isbn = {978-3-642-35745-9},
  keywords = {Computer software,Congresses,Software engineering,Verification},
  number = {7682},
  pagetotal = {181},
  series = {Lecture Notes in Computer Science}
}

@article{Milea,
  title = {Program {{Termination Proofs}}},
  author = {Milea, Tal},
  pages = {15},
  langid = {english}
}

@article{Moore2006,
  title = {Cramming More Components onto Integrated Circuits, {{Reprinted}} from {{Electronics}}, Volume 38, Number 8, {{April}} 19, 1965, Pp.114 Ff.},
  author = {Moore, Gordon E.},
  date = {2006-09},
  journaltitle = {IEEE Solid-State Circuits Society Newsletter},
  volume = {11},
  pages = {33--35},
  issn = {1098-4232},
  doi = {10.1109/N-SSC.2006.4785860},
  eventtitle = {{{IEEE Solid}}-{{State Circuits Society Newsletter}}},
  keywords = {Computers,Data mining,Films,Heating,Integrated circuits,Microwave amplifiers,Silicon},
  number = {3}
}

@article{Murata1989,
  title = {Petri Nets: {{Properties}}, Analysis and Applications},
  shorttitle = {Petri Nets},
  author = {Murata, T.},
  date = {1989-04},
  journaltitle = {Proceedings of the IEEE},
  volume = {77},
  pages = {541--580},
  issn = {1558-2256},
  doi = {10.1109/5.24143},
  eventtitle = {Proceedings of the {{IEEE}}},
  keywords = {Books,Equations,History,Information processing,Logic programming,Mathematical model,Petri nets,Power system modeling,Stochastic processes,Stochastic systems},
  number = {4}
}

@article{Narayanan2008,
  title = {Towards {{Verifying Model Transformations}}},
  author = {Narayanan, Anantha and Karsai, Gabor},
  date = {2008-04-28},
  journaltitle = {Electronic Notes in Theoretical Computer Science},
  shortjournal = {Electronic Notes in Theoretical Computer Science},
  volume = {211},
  pages = {191--200},
  issn = {1571-0661},
  doi = {10.1016/j.entcs.2008.04.041},
  url = {http://www.sciencedirect.com/science/article/pii/S1571066108002569},
  urldate = {2020-05-25},
  keywords = {Bisimulation,Graph Transformation,Verification},
  langid = {english},
  series = {Proceedings of the {{Fifth International Workshop}} on {{Graph Transformation}} and {{Visual Modeling Techniques}} ({{GT}}-{{VMT}} 2006)}
}

@book{Neumann1995,
  title = {Computer-Related Risks},
  author = {Neumann, Peter},
  date = {1995},
  publisher = {{ACM Press ; Addison-Wesley}},
  location = {{New York, New York : Reading, Mass}},
  isbn = {978-0-201-55805-0},
  keywords = {Electronic digital computers,Reliability,Risk management},
  pagetotal = {367}
}

@thesis{Ngo2014,
  title = {Formal {{Verification}} of a {{Synchronous Data}}- Flow {{Compiler}} : From {{Signal}} to {{C}}},
  shorttitle = {Formal {{Verification}} of a {{Synchronous Data}}- Flow {{Compiler}}},
  author = {Ngo, van Chan},
  date = {2014-07-01},
  institution = {{Université Rennes 1}},
  url = {https://tel.archives-ouvertes.fr/tel-01058041},
  urldate = {2021-05-04},
  langid = {english},
  type = {phdthesis}
}

@incollection{Olcoz1995,
  title = {A {{Formal Model}} of {{VHDL Using Coloured Petri Nets}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Olcoz, Serafín},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  pages = {140--169},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_6},
  url = {https://doi.org/10.1007/978-1-4615-2237-9_6},
  urldate = {2020-03-02},
  isbn = {978-1-4615-2237-9},
  keywords = {Executable Model,Hardware Description Language,Kernel Process,Sequential Statement,Wait Statement},
  langid = {english},
  series = {The {{Kluwer International Series}} in {{Engineering}} and {{Computer Science}}}
}

@article{Oliva1995,
  title = {The {{VLISP}} Verified {{PreScheme}} Compiler},
  author = {Oliva, Dino P. and Ramsdell, John D. and Wand, Mitchell},
  date = {1995-03-01},
  journaltitle = {LISP and Symbolic Computation},
  shortjournal = {Lisp and Symbolic Computation},
  volume = {8},
  pages = {111--182},
  issn = {1573-0557},
  doi = {10.1007/BF01128408},
  url = {https://doi.org/10.1007/BF01128408},
  urldate = {2020-01-21},
  keywords = {compiler,verified},
  langid = {english},
  number = {1}
}

@inproceedings{Owre1994,
  title = {A Tutorial on Using {{PVS}} for Hardware Verification},
  booktitle = {Theorem {{Provers}} in {{Circuit Design}}},
  author = {Owre, S. and Rushby, J. M. and Shankar, N. and Srivas, M. K.},
  date = {1994-09-26},
  pages = {258--279},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/3-540-59047-1_53},
  url = {https://link.springer.com/chapter/10.1007/3-540-59047-1_53},
  urldate = {2020-03-31},
  eventtitle = {International {{Conference}} on {{Theorem Provers}} in {{Circuit Design}}},
  langid = {english}
}

@article{Pandey1999,
  title = {{{VHDL}} Semantics and Validating Transformations},
  author = {Pandey, S.L. and Umamageswaran, K. and Wilsey, P.A.},
  date = {1999-07},
  journaltitle = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume = {18},
  pages = {936--955},
  issn = {1937-4151},
  doi = {10.1109/43.771177},
  eventtitle = {{{IEEE Transactions}} on {{Computer}}-{{Aided Design}} of {{Integrated Circuits}} and {{Systems}}},
  keywords = {Circuit simulation,Circuit synthesis,Computational modeling,Delay,delays,delta delays,Design automation,disconnection delays,dynamic semantics,equivalences,formal models,formal verification,hardware description languages,Hardware design languages,high level synthesis,interval temporal logic,Logic,postponed processes,process folding,programming language semantics,pulse rejection limits,resolution functions,rewrite rules,sequential statements,signal collapsing,temporal logic,Time warp simulation,timing,Timing,timing information,transaction preemption,very high speed integrated circuit hardware description language,very high speed integrated circuits,Very high speed integrated circuits,VHDL semantics},
  number = {7}
}

@incollection{Paulin-Mohring2012,
  title = {Introduction to the {{Coq Proof}}-{{Assistant}} for {{Practical Software Verification}}},
  booktitle = {Tools for {{Practical Software Verification}}},
  author = {Paulin-Mohring, Christine},
  editor = {Meyer, Bertrand and Nordio, Martin},
  date = {2012},
  volume = {7682},
  pages = {45--95},
  publisher = {{Springer Berlin Heidelberg}},
  location = {{Berlin, Heidelberg}},
  doi = {10.1007/978-3-642-35746-6_3},
  url = {http://link.springer.com/10.1007/978-3-642-35746-6_3},
  urldate = {2019-10-14},
  isbn = {978-3-642-35745-9 978-3-642-35746-6},
  langid = {english}
}

@article{Petri1962,
  title = {Kommunikation mit Automaten},
  author = {Petri, Carl Adam},
  date = {1962},
  journaltitle = {http://edoc.sub.uni-hamburg.de/informatik/volltexte/2011/160/pdf/diss\_petri.pdf},
  url = {https://edoc.sub.uni-hamburg.de//informatik/volltexte/2011/160/},
  urldate = {2021-06-10},
  langid = {german}
}

@article{Prothero2000,
  title = {Modelling and {{Implementation}} of {{Petri Nets Using VHDL}}},
  author = {Prothero, Dave},
  date = {2000},
  journaltitle = {Hardware Design and Petri Nets},
  pages = {223--236},
  publisher = {{Springer, Boston, MA}},
  doi = {10.1007/978-1-4757-3143-9_12},
  url = {https://link.springer.com/chapter/10.1007/978-1-4757-3143-9_12},
  urldate = {2020-06-01},
  langid = {english}
}

@inproceedings{Rangel2008,
  title = {Behavior {{Preservation}} in {{Model Refactoring Using DPO Transformations}} with {{Borrowed Contexts}}},
  booktitle = {Graph {{Transformations}}},
  author = {Rangel, Guilherme and Lambers, Leen and König, Barbara and Ehrig, Hartmut and Baldan, Paolo},
  date = {2008-09-07},
  pages = {242--256},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/978-3-540-87405-8_17},
  url = {https://link.springer.com/chapter/10.1007/978-3-540-87405-8_17},
  urldate = {2020-05-25},
  eventtitle = {International {{Conference}} on {{Graph Transformation}}},
  langid = {english}
}

@incollection{Reetz1995,
  title = {A {{Flow Graph Semantics}} of {{VHDL}}: {{A Basis}} for {{Hardware Verification}} with {{VHDL}}},
  shorttitle = {A {{Flow Graph Semantics}} of {{VHDL}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Reetz, Ralf and Kropf, Thomas},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  pages = {205--238},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_8},
  url = {https://doi.org/10.1007/978-1-4615-2237-9_8},
  urldate = {2020-03-02},
  isbn = {978-1-4615-2237-9},
  keywords = {Flow Graph,High Order Logic,Place Node,Simulation Cycle,Variable Node},
  langid = {english},
  series = {The {{Kluwer International Series}} in {{Engineering}} and {{Computer Science}}}
}

@inproceedings{Ross2006,
  title = {A {{Co}}-{{Verification Tool}} for a {{High Level Language Compiler}} for {{FPGAs}}},
  booktitle = {2006 14th {{Annual IEEE Symposium}} on {{Field}}-{{Programmable Custom Computing Machines}}},
  author = {Ross, Charles and Bohm, Wim},
  date = {2006-04},
  pages = {317--318},
  doi = {10.1109/FCCM.2006.6},
  eventtitle = {2006 14th {{Annual IEEE Symposium}} on {{Field}}-{{Programmable Custom Computing Machines}}},
  keywords = {Debugging,Field programmable gate arrays,Flow graphs,Hardware,High level languages,Libraries,Pipelines,Runtime,Testing,Timing}
}

@inproceedings{Schneider2000,
  title = {A {{Verified Hardware Synthesis}} of {{Esterel Programs}}},
  booktitle = {Architecture and {{Design}} of {{Distributed Embedded Systems}}},
  author = {Schneider, Klaus},
  date = {2000-10-18},
  pages = {205--214},
  publisher = {{Springer, Boston, MA}},
  doi = {10.1007/978-0-387-35409-5_20},
  url = {https://link.springer.com/chapter/10.1007/978-0-387-35409-5_20},
  urldate = {2020-07-01},
  eventtitle = {{{IFIP Working Conference}} on {{Distributed}} and {{Parallel Embedded Systems}}},
  langid = {english}
}

@inproceedings{Schreiner2016,
  title = {Digital {{Hardware Design Based}} on {{Metamodels}} and {{Model Transformations}}},
  booktitle = {{{VLSI}}-{{SoC}}: {{System}}-on-{{Chip}} in the {{Nanoscale Era}} – {{Design}}, {{Verification}} and {{Reliability}}},
  author = {Schreiner, Johannes and Ecker, Wolfgang},
  date = {2016-09-26},
  pages = {83--107},
  publisher = {{Springer, Cham}},
  doi = {10.1007/978-3-319-67104-8_5},
  url = {https://link.springer.com/chapter/10.1007/978-3-319-67104-8_5},
  urldate = {2020-05-19},
  eventtitle = {{{IFIP}}/{{IEEE International Conference}} on {{Very Large Scale Integration}} - {{System}} on a {{Chip}}},
  langid = {english}
}

@article{Shankar1997,
  title = {A {{Polymodal Semantics}} for {{VHDL}}},
  author = {Shankar, Subash and Slagle, James},
  date = {1997},
  journaltitle = {Advances in Hardware Design and Verification},
  pages = {88--105},
  publisher = {{Springer, Boston, MA}},
  doi = {10.1007/978-0-387-35190-2_6},
  url = {https://link.springer.com/chapter/10.1007/978-0-387-35190-2_6},
  urldate = {2020-04-01},
  langid = {english}
}

@inproceedings{Shields1998,
  title = {Dynamic Typing as Staged Type Inference},
  booktitle = {Proceedings of the 25th {{ACM SIGPLAN}}-{{SIGACT}} Symposium on {{Principles}} of Programming Languages  - {{POPL}} '98},
  author = {Shields, Mark and Sheard, Tim and Peyton Jones, Simon},
  date = {1998},
  pages = {289--302},
  publisher = {{ACM Press}},
  location = {{San Diego, California, United States}},
  doi = {10.1145/268946.268970},
  url = {http://portal.acm.org/citation.cfm?doid=268946.268970},
  urldate = {2019-11-19},
  eventtitle = {The 25th {{ACM SIGPLAN}}-{{SIGACT}} Symposium},
  isbn = {978-0-89791-979-1},
  langid = {english}
}

@inproceedings{Strecker2002,
  title = {Formal {{Verification}} of a {{Java Compiler}} in {{Isabelle}}},
  booktitle = {Automated {{Deduction}}—{{CADE}}-18},
  author = {Strecker, Martin},
  date = {2002-07-27},
  pages = {63--77},
  publisher = {{Springer, Berlin, Heidelberg}},
  doi = {10.1007/3-540-45620-1_5},
  url = {https://link.springer.com/chapter/10.1007/3-540-45620-1_5},
  urldate = {2020-06-08},
  eventtitle = {International {{Conference}} on {{Automated Deduction}}},
  langid = {english}
}

@article{Tan,
  title = {A {{New Veriﬁed Compiler Backend}} for {{CakeML}}},
  author = {Tan, Yong Kiam and Fox, Anthony and Myreen, Magnus O and Owens, Scott and Kumar, Ramana and Norrish, Michael},
  pages = {14},
  langid = {english}
}

@article{Tan2016,
  title = {A {{New Verified Compiler Backend}} for {{CakeML}}},
  author = {Tan, Yong Kiam and Myreen, MO and Kumar, R and Fox, A and Owens, S and Norrish, Michael},
  date = {2016-09-04},
  doi = {10.17863/CAM.6525}
}

@article{Thirunarayan2001,
  title = {Structural {{Operational Semantics}} for a {{Portable Subset}} of {{Behavioral VHDL}}-93},
  author = {Thirunarayan, Krishnaprasad and Ewing, Robert L.},
  date = {2001-01-01},
  journaltitle = {Formal Methods in System Design},
  shortjournal = {Formal Methods in System Design},
  volume = {18},
  pages = {69--88},
  issn = {1572-8102},
  doi = {10.1023/A:1008786720393},
  url = {https://doi.org/10.1023/A:1008786720393},
  urldate = {2020-03-02},
  langid = {english},
  number = {1}
}

@incollection{VanTassel1995,
  title = {An {{Operational Semantics}} for a {{Subset}} of {{VHDL}}},
  booktitle = {Formal {{Semantics}} for {{VHDL}}},
  author = {Van Tassel, John P.},
  editor = {Kloos, Carlos Delgado and Breuer, Peter T.},
  date = {1995},
  volume = {307},
  pages = {71--106},
  publisher = {{Springer US}},
  location = {{Boston, MA}},
  doi = {10.1007/978-1-4615-2237-9_4},
  url = {http://link.springer.com/10.1007/978-1-4615-2237-9_4},
  urldate = {2019-09-12},
  editorb = {Allen, Jonathan},
  editorbtype = {redactor},
  isbn = {978-1-4613-5941-8 978-1-4615-2237-9}
}

@book{VHDL2000,
  title = {{{IEEE}} Standard {{VHDL}} Language Reference Manual},
  author = {{IEEE Computer Society} and {Design Automation Standards Committee} and {IEEE Standards Coordinating Committee 20} and {Automatic Test Program Generation Subcommittee} and {Institute of Electrical and Electronics Engineers} and {IEEE-SA Standards Board}},
  date = {2000},
  publisher = {{Institute of Electrical and Electronics Engineers}},
  location = {{New York, N.Y.}},
  url = {http://ieeexplore.ieee.org/lpdocs/epic03/standards.htm},
  urldate = {2019-09-16},
  annotation = {OCLC: 49592632},
  isbn = {978-0-7381-1948-9 978-0-7381-1949-6},
  langid = {english}
}

@inproceedings{Wan2016,
  title = {Petri {{Net}}-Based {{Modeling}} and {{VHDL Implementation}} of {{Digital Systems}}},
  author = {Wan, Jun},
  date = {2016-08},
  pages = {108--111},
  publisher = {{Atlantis Press}},
  issn = {2352-538X},
  doi = {10.2991/cset-16.2016.26},
  url = {https://www.atlantis-press.com/proceedings/cset-16/25859234},
  urldate = {2020-06-01},
  eventtitle = {2016 {{International Conference}} on {{Computer Science}} and {{Electronic Technology}}},
  isbn = {978-94-6252-213-8},
  langid = {english}
}

@article{Wiedijk2000,
  title = {The {{De Bruijn Factor}}},
  author = {Wiedijk, Freek},
  date = {2000-08-12}
}

@inreference{Wiki2021,
  title = {Moore's Law},
  booktitle = {Wikipedia},
  author = {Wiki},
  date = {2021-05-17T13:20:05Z},
  url = {https://en.wikipedia.org/w/index.php?title=Moore%27s_law&oldid=1023631816},
  urldate = {2021-06-10},
  annotation = {Page Version ID: 1023631816},
  langid = {english}
}

@incollection{Yakovlev2006,
  title = {Petri Nets and Digital Hardware Design},
  booktitle = {Lecture {{Notes}} in {{Computer Science}} - {{LNCS}}},
  author = {Yakovlev, Alex and Koelmans, Albert},
  date = {2006-04-11},
  pages = {154--236},
  doi = {10.1007/3-540-65307-4_49}
}

@article{Yang2011,
  title = {Finding and Understanding Bugs in {{C}} Compilers},
  author = {Yang, Xuejun and Chen, Yang and Eide, Eric and Regehr, John},
  date = {2011-06-04},
  journaltitle = {ACM SIGPLAN Notices},
  shortjournal = {SIGPLAN Not.},
  volume = {46},
  pages = {283--294},
  issn = {0362-1340},
  doi = {10.1145/1993316.1993532},
  url = {https://doi.org/10.1145/1993316.1993532},
  urldate = {2021-05-07},
  keywords = {automated testing,compiler defect,compiler testing,random program generation,random testing},
  number = {6}
}

@article{Yang2014,
  title = {From {{AADL}} to {{Timed Abstract State Machines}}: {{A}} Verified Model Transformation},
  shorttitle = {From {{AADL}} to {{Timed Abstract State Machines}}},
  author = {Yang, Zhibin and Hu, Kai and Ma, Dianfu and Bodeveix, Jean-Paul and Pi, Lei and Talpin, Jean-Pierre},
  date = {2014-07-01},
  journaltitle = {Journal of Systems and Software},
  shortjournal = {Journal of Systems and Software},
  volume = {93},
  pages = {42--68},
  issn = {0164-1212},
  doi = {10.1016/j.jss.2014.02.058},
  url = {http://www.sciencedirect.com/science/article/pii/S0164121214000727},
  urldate = {2020-01-16},
  keywords = {Architecture Analysis and Design Language (AADL),Coq,Model transformation,Model-driven engineering,Semantics preservation,Timed Abstract State Machine (TASM)},
  langid = {english}
}

@article{Yang2016,
  title = {Towards a Verified Compiler Prototype for the Synchronous Language {{SIGNAL}}},
  author = {Yang, Zhibin and Bodeveix, Jean-Paul and Filali, Mamoun and Hu, Kai and Zhao, Yongwang and Ma, Dianfu},
  date = {2016-02-01},
  journaltitle = {Frontiers of Computer Science},
  shortjournal = {Front. Comput. Sci.},
  volume = {10},
  pages = {37--53},
  issn = {2095-2236},
  doi = {10.1007/s11704-015-4364-y},
  url = {https://doi.org/10.1007/s11704-015-4364-y},
  urldate = {2020-01-21},
  keywords = {architecture analysis and design language (AADL),Coq,guarded actions,SIGNAL,synchronous languages,verified compiler},
  langid = {english},
  number = {1}
}

@inproceedings{Yankova2007,
  title = {Automated {{HDL Generation}}: {{Comparative Evaluation}}},
  shorttitle = {Automated {{HDL Generation}}},
  booktitle = {2007 {{IEEE International Symposium}} on {{Circuits}} and {{Systems}}},
  author = {Yankova, Yana and Bertels, Koen and Vassiliadis, Stamatis and Meeuws, Roel and Virginia, Arcilio},
  date = {2007-05},
  pages = {2750--2753},
  issn = {2158-1525},
  doi = {10.1109/ISCAS.2007.378622},
  eventtitle = {2007 {{IEEE International Symposium}} on {{Circuits}} and {{Systems}}},
  keywords = {Application software,automated hardware generation,automated HDL generation,comparative evaluation,Design automation,Design optimization,electronic design automation,general purpose processor,hardware description languages,Hardware design languages,high level languages,High level languages,Laboratories,microprocessor chips,reconfigurable computing systems,Software design,Software tools,Sparks,Testing}
}

@inproceedings{zotero-12,
  title = {The Semantics of Behavioral {{VHDL}} '93 Descriptions}
}

@online{zotero-314,
  title = {{{CEUR}}-{{WS}}.Org/{{Vol}}-2651 - {{International Workshop}} on {{Petri Nets}} and {{Software Engineering}} ({{PNSE}} 2020)},
  url = {http://ceur-ws.org/Vol-2651/},
  urldate = {2020-09-09}
}

@online{zotero-46,
  title = {Formal {{Methods}}},
  url = {https://users.ece.cmu.edu/~koopman/des_s99/formal_methods/},
  urldate = {2019-11-13}
}

@online{zotero-62,
  title = {Lecture 7: {{Type Checking}}},
  url = {http://www.cse.chalmers.se/edu/year/2015/course/DAT150/lectures/proglang-07.html},
  urldate = {2019-11-27}
}

@misc{zotero-95,
  type = {misc}
}


