$date
	Sun Oct 23 00:14:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#998226
b1100 &
b1100 %
1$
b1100 !
1"
#998227
0"
#998230
b110 &
b110 %
#998234
b11 &
b11 %
#998238
b1010 &
b1010 %
#998242
b101 &
b101 %
#998246
b10000 &
b10000 %
#998250
b1000 &
b1000 %
#998254
b100 &
b100 %
#998258
b10 &
b10 %
#998262
b1 &
1#
b1 %
#998266
b0 &
b0 %
0#
0$
#1992575
b1111 !
1"
#1992578
b1111 &
b1111 %
1$
#1992579
0"
#1992582
b101110 &
b101110 %
#1992586
b10111 &
b10111 %
#1992590
b1000110 &
b1000110 %
#1992594
b100011 &
b100011 %
#1992598
b1101010 &
b1101010 %
#1992602
b110101 &
b110101 %
#1992606
b10100000 &
b10100000 %
#1992610
b1010000 &
b1010000 %
#1992614
b101000 &
b101000 %
#1992618
b10100 &
b10100 %
#1992622
b1010 &
b1010 %
#1992626
b101 &
b101 %
#1992630
b10000 &
b10000 %
#1992634
b1000 &
b1000 %
#1992638
b100 &
b100 %
#1992642
b10 &
b10 %
#1992646
b1 &
1#
b1 %
#1992650
b0 &
b0 %
0#
0$
#2933222
b10 &
b10 %
1$
b10 !
1"
#2933223
0"
#2933226
b1 &
b1 %
1#
#2933230
b0 &
0#
b0 %
0$
#4500012
