Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 21 18:20:59 2023
| Host         : DESKTOP-9RHCRMG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AESBoard_control_sets_placed.rpt
| Design       : AESBoard
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             929 |          407 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+------------------+------------------+----------------+--------------+
|              Clock Signal             | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  start_reg_i_2_n_1                    |               |                  |                1 |              1 |         1.00 |
|  result__0                            |               |                  |                1 |              1 |         1.00 |
|  led3_reg_i_1_n_1                     |               |                  |                1 |              1 |         1.00 |
|  led0_reg_i_1_n_1                     |               |                  |                1 |              1 |         1.00 |
|  FSM_onehot_currentState_reg_n_1_[45] |               |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                        |               |                  |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                        |               | Reset_n_1        |               13 |             47 |         3.62 |
|  inputMTV[0][0]                       |               |                  |               46 |            128 |         2.78 |
|  inputMix[0][0]                       |               |                  |               49 |            128 |         2.61 |
|  inputCompare__0_BUFG                 |               |                  |               41 |            128 |         3.12 |
|  inputShift[0][0]                     |               |                  |              128 |            128 |         1.00 |
|  inputSub[0][0]                       |               |                  |               46 |            128 |         2.78 |
|  n_0_882_BUFG                         |               |                  |               85 |            256 |         3.01 |
+---------------------------------------+---------------+------------------+------------------+----------------+--------------+


