/***************************************************************************************************
 * Copyright (C) 2025 Intel Corporation, All rights reserved.
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 **************************************************************************************************/

#pragma once
#include <array>
#include <type_traits>

#include "cute/algorithm/functional.hpp"
#include "cute/algorithm/gemm.hpp"
#include "cute/algorithm/subgroup_algorithms.hpp"
#include "cute/atom/mma_atom.hpp"
#include "cute/util/sycl_vec.hpp"
#include "cutlass/cutlass.h"
#include "cutlass/gemm/collective/xe_mma_blockscaled_scale_traits.hpp"
#include "cutlass/gemm/dispatch_policy.hpp"
#include "fmha_fusion.hpp"

namespace cutlass::fmha {

template <int Stages>
class XeDefault {};  // Default FMHA mainloop, P in registers.

};  // namespace cutlass::fmha

namespace cutlass::fmha::collective {

using namespace cute;
#if defined(__SYCL_DEVICE_ONLY__) && defined(SYCL_INTEL_TARGET)
CUTE_DEVICE
void cvt_f32x2_to_bf16x2_bias(float const& src0, float const& src1, cute::intel::uint2& tmp) {
  asm("{\n"
      ".decl IN_UD0 v_type=G type=UD num_elts=16 alias=<%1,0>\n"
      ".decl IN_UD1 v_type=G type=UD num_elts=16 alias=<%2,0>\n"
      ".decl TMP_UD v_type=G type=UD num_elts=32 alias=<%0,0>\n"
      "add (M1_NM, 16) TMP_UD(0,0)<1> IN_UD0(0,0)<1;1,0> 0x8000:uw\n"
      "add (M1_NM, 16) TMP_UD(1,0)<1> IN_UD1(0,0)<1;1,0> 0x8000:uw\n"
      "}\n"
      : "=rw"(tmp)
      : "rw"(src0), "rw"(src1));
}

CUTE_DEVICE
void cvt_f32x2_to_bf16x2_pack(cute::intel::uint2 const& tmp, cute::intel::ushort2& dst) {
  asm("{\n"
      ".decl TMP_UD v_type=G type=UD num_elts=32 alias=<%1,0>\n"
      ".decl TMP_UW v_type=G type=UW num_elts=64 alias=<TMP_UD,0>\n"
      ".decl OUT_UW v_type=G type=UW num_elts=32 alias=<%0,0>\n"
      "mov (M1_NM, 32) OUT_UW(0,0)<1> TMP_UW(0,1)<2;1,0>\n"
      "}\n"
      : "=rw"(dst)
      : "rw"(tmp));
}

template <class ElementP>
struct PackedFP8PReorder;

template <>
struct PackedFP8PReorder<cutlass::float_e5m2_t> {
  CUTE_DEVICE static void
  pack(float const& src0, float const& src1, float const& src2, float const& src3, cute::intel::uchar4& dst) {
    asm("{\n"
        ".decl IN_F0 v_type=G type=F  num_elts=16 alias=<%1,0>\n"
        ".decl IN_F1 v_type=G type=F  num_elts=16 alias=<%2,0>\n"
        ".decl IN_F2 v_type=G type=F  num_elts=16 alias=<%3,0>\n"
        ".decl IN_F3 v_type=G type=F  num_elts=16 alias=<%4,0>\n"
        ".decl OUT_UB v_type=G type=UB num_elts=64 alias=<%0,0>\n"
        ".decl TMP_HF v_type=G type=HF num_elts=64 align=64\n"
        "mov  (M1, 16) TMP_HF(0,0)<1>  IN_F0(0,0)<1;1,0>\n"
        "mov  (M1, 16) TMP_HF(0,16)<1> IN_F1(0,0)<1;1,0>\n"
        "mov  (M1, 16) TMP_HF(1,0)<1>  IN_F2(0,0)<1;1,0>\n"
        "mov  (M1, 16) TMP_HF(1,16)<1> IN_F3(0,0)<1;1,0>\n"
        "fcvt (M1_NM, 32) OUT_UB(0,0)<1>  TMP_HF(0,0)<1;1,0>\n"
        "fcvt (M1_NM, 32) OUT_UB(0,32)<1> TMP_HF(1,0)<1;1,0>\n"
        "}\n"
        : "=rw"(dst)
        : "rw"(src0), "rw"(src1), "rw"(src2), "rw"(src3));
  }
};

template <>
struct PackedFP8PReorder<cutlass::float_e4m3_t> {
  CUTE_DEVICE static void
  pack(float const& src0, float const& src1, float const& src2, float const& src3, cute::intel::uchar4& dst) {
    asm("{\n"
        ".decl IN_F0 v_type=G type=F num_elts=16 alias=<%1,0>\n"
        ".decl IN_F1 v_type=G type=F num_elts=16 alias=<%2,0>\n"
        ".decl IN_F2 v_type=G type=F num_elts=16 alias=<%3,0>\n"
        ".decl IN_F3 v_type=G type=F num_elts=16 alias=<%4,0>\n"
        ".decl OUT_B v_type=G type=B num_elts=64 alias=<%0,0>\n"
        ".decl TMP_HF v_type=G type=HF num_elts=64 align=64\n"
        "mov  (M1, 16) TMP_HF(0,0)<1>  IN_F0(0,0)<1;1,0>\n"
        "mov  (M1, 16) TMP_HF(0,16)<1> IN_F1(0,0)<1;1,0>\n"
        "mov  (M1, 16) TMP_HF(1,0)<1>  IN_F2(0,0)<1;1,0>\n"
        "mov  (M1, 16) TMP_HF(1,16)<1> IN_F3(0,0)<1;1,0>\n"
        "fcvt (M1_NM, 32) OUT_B(0,0)<1>  TMP_HF(0,0)<1;1,0>\n"
        "fcvt (M1_NM, 32) OUT_B(0,32)<1> TMP_HF(1,0)<1;1,0>\n"
        "}\n"
        : "=rw"(dst)
        : "rw"(src0), "rw"(src1), "rw"(src2), "rw"(src3));
  }
};
#else
CUTE_DEVICE
void cvt_f32x2_to_bf16x2_bias(float const& /*src0*/, float const& /*src1*/, cute::intel::uint2& /*tmp*/) {
  CUTE_INVALID_CONTROL_PATH("cvt_f32x2_to_bf16x2_bias requires Intel Xe SYCL device target");
}
CUTE_DEVICE
void cvt_f32x2_to_bf16x2_pack(cute::intel::uint2 const& /*tmp*/, cute::intel::ushort2& /*dst*/) {
  CUTE_INVALID_CONTROL_PATH("cvt_f32x2_to_bf16x2_pack requires Intel Xe SYCL device target");
}

template <class ElementP>
struct PackedFP8PReorder {
  CUTE_DEVICE static void pack(float const&, float const&, float const&, float const&, cute::intel::uchar4&) {
    CUTE_INVALID_CONTROL_PATH("PackedFP8PReorder requires Intel Xe SYCL device target");
  }
};
#endif
/////////////////////////////////////////////////////////////////////////////////////////////////

template <
    class DispatchPolicy_,
    bool CausalMask_,
    bool BlockScale_,
    bool F8kvF16mma_,
    bool PerTensorScale_,
    bool CachedKV_,
    bool PagedKV_,
    class TiledMMAQK_,  // Tiling for Q*K GEMM
    class TiledMMAPV_,  // Tiling for P*V GEMM
    int VTiles_,        // # of tiles in V dimension
    class TensorQ_,     // Global Q/K/V tensors
    class TensorK_,
    class TensorV_,
    class TensorScaleQ_,
    class TensorScaleK_,
    class TensorScaleV_,
    class TensorK_cache_,
    class TensorV_cache_,
    class TiledCopyQ_ = void,  // Optional TiledCopy for loading Q
    class TiledCopyK_ = void,  // Optional TiledCopy for loading K
    class TiledCopyV_ = void,  // Optional TiledCopy for loading V
    class TiledCopyK_cache_ = void,
    class TiledCopyV_cache_ = void>  // Optional TiledCopy for loading V_cache
struct FMHAFwdMainloop {
  static_assert(cutlass::detail::dependent_false<DispatchPolicy_>, "Could not find a mainloop specialization.");
};

/////////////////////////////////////////////////////////////////////////////////////////////////

template <
    int Stages,
    bool CausalMask_,
    bool BlockScale_,
    bool F8kvF16mma_,
    bool PerTensorScale_,
    bool CachedKV_,
    bool PagedKV_,
    class TiledMMAQK_,
    class TiledMMAPV_,
    int VTiles_,
    class TensorQ_,
    class TensorK_,
    class TensorV_,
    class TensorScaleQ_,
    class TensorScaleK_,
    class TensorScaleV_,
    class TensorK_cache_,
    class TensorV_cache_,
    class TiledCopyQ_,
    class TiledCopyK_,
    class TiledCopyV_,
    class TiledCopyK_cache_,
    class TiledCopyV_cache_>
struct FMHAFwdMainloop<
    XeDefault<Stages>,
    CausalMask_,
    BlockScale_,
    F8kvF16mma_,
    PerTensorScale_,
    CachedKV_,
    PagedKV_,
    TiledMMAQK_,
    TiledMMAPV_,
    VTiles_,
    TensorQ_,
    TensorK_,
    TensorV_,
    TensorScaleQ_,
    TensorScaleK_,
    TensorScaleV_,
    TensorK_cache_,
    TensorV_cache_,
    TiledCopyQ_,
    TiledCopyK_,
    TiledCopyV_,
    TiledCopyK_cache_,
    TiledCopyV_cache_> {
  //
  // Type Aliases
  //
  using TiledMMAQK = TiledMMAQK_;
  using TiledMMAPV = TiledMMAPV_;
  using TileShapeQK = decltype(TiledMMAQK{}.tile_mnk());
  using TileShapePV = decltype(TiledMMAPV{}.tile_mnk());
  static constexpr int VTiles = VTiles_;
  static_assert(
      (VTiles * decltype(get<1>(TileShapePV{}))::value) % decltype(get<2>(TileShapeQK{}))::value == 0,
      "Head size (VTiles * PV N-tile) must be divisible by the QK K-tile (BLK_QK_D); "
      "check the ShapeQK/ShapePV tile configuration for this head dimension.");
  static constexpr int DTiles =
      VTiles * decltype(get<1>(TileShapePV{}))::value / decltype(get<2>(TileShapeQK{}))::value;
  using SubgroupLayoutQK = decltype(TiledMMAQK{}.get_atom_layout_mnk());
  using SGPerWG = decltype(product(take<1, 4>(shape(typename TiledMMAQK::ThrLayoutVMNK{}))));

  using TensorQ = TensorQ_;
  using TensorK = TensorK_;
  using TensorV = TensorV_;
  using ElementQ = typename TensorQ::element_type;
  static constexpr bool FP4Input = cute::is_same_v<ElementQ, cutlass::float_e2m1_t>;
  using TensorQ2D = decltype(TensorQ_{}(append<rank_v<TensorQ_>>(make_coord(_, _), 0)));
  using TensorK2D = decltype(TensorK_{}(append<rank_v<TensorK_>>(make_coord(_, _), 0)));
  using TensorV2D = decltype(TensorV_{}(append<rank_v<TensorV_>>(make_coord(_, _), 0)));
  using TiledCopyQ =
      conditional_t<is_void_v<TiledCopyQ_>, decltype(make_block_2d_copy_A(TiledMMAQK{}, TensorQ2D{})), TiledCopyQ_>;
  using TiledCopyK =
      conditional_t<is_void_v<TiledCopyK_>, decltype(make_block_2d_copy_B(TiledMMAQK{}, TensorK2D{})), TiledCopyK_>;
  using TiledCopyV =
      conditional_t<is_void_v<TiledCopyV_>, decltype(make_block_2d_copy_B(TiledMMAPV{}, TensorV2D{})), TiledCopyV_>;
  static constexpr bool BlockScale = BlockScale_;
  static constexpr bool F8kvF16mma = F8kvF16mma_;
  static constexpr bool PerTensorScale = PerTensorScale_;

  using TensorScaleQ = TensorScaleQ_;
  using TensorScaleK = TensorScaleK_;
  using TensorScaleV = TensorScaleV_;
  using TensorScaleQ2D = decltype(TensorScaleQ_{}(append<rank_v<TensorScaleQ_>>(make_coord(_, _), 0)));
  using TensorScaleK2D = decltype(TensorScaleK_{}(append<rank_v<TensorScaleK_>>(make_coord(_, _), 0)));
  using TensorScaleV2D = decltype(TensorScaleV_{}(append<rank_v<TensorScaleV_>>(make_coord(_, _), 0)));
  using ElementScaleQ = typename TensorScaleQ::element_type;
  using ElementScaleK = typename TensorScaleK::element_type;
  using ElementScaleV = typename TensorScaleV::element_type;
  using StrideScaleQ = decltype(stride(TensorScaleQ{}));
  using StrideScaleK = decltype(stride(TensorScaleK{}));
  using StrideScaleV = decltype(stride(TensorScaleV{}));
  using TensorK_cache = TensorK_cache_;
  using TensorV_cache = TensorV_cache_;
  using TensorK_cache2D = decltype(TensorK_cache_{}(append<rank_v<TensorK_cache_>>(make_coord(_, _), 0)));
  using TensorV_cache2D = decltype(TensorV_cache_{}(append<rank_v<TensorV_cache_>>(make_coord(_, _), 0)));
  using TiledCopyK_cache = conditional_t<
      is_void_v<TiledCopyK_cache_>,
      decltype(make_block_2d_copy_B(TiledMMAQK{}, TensorK_cache2D{})),
      TiledCopyK_cache_>;
  using TiledCopyV_cache = conditional_t<
      is_void_v<TiledCopyV_cache_>,
      decltype(make_block_2d_copy_B(TiledMMAPV{}, TensorV_cache2D{})),
      TiledCopyV_cache_>;

  // TODO: static_asserts on TiledMMAPV here...

  //
  // Accumulator types
  //
  // FragS:    accumulator for Q*K MMA
  // FragO:    accumulator for P*V MMAs.
  //           Note: v mode may be split into multiple pieces
  //             to reduce register pressure.
  // Frag*Row types are reductions of the corresponding Frag* types
  //   over rows.
  //
  template <typename TiledMMA>
  using FragC = decltype(TiledMMA{}.get_slice(0).partition_sg_fragment_C(
      make_identity_tensor(select<0, 1>(TiledMMA{}.tile_mnk()))));

  using FragS = FragC<TiledMMAQK>;
  using FragSRow = decltype(reduce<1>(FragS{}, sycl::plus<void>{}));
  using FragSPartialRow = decltype(reduce<1, ReduceMode::Vertical>(FragS{}, sycl::plus<void>{}));
  using FragSCol = decltype(reduce<0>(FragS{}, sycl::plus<void>{}));
  using ElementS = typename TiledMMAQK::ValTypeD;

  using SingleFragA = FragC<TiledMMAPV>;                       // (atom val,q',v')
  using FragA = expand_sg_fragment_t<SingleFragA, 1, VTiles>;  // (atom val,q',v',VV)
  using FragARow = decltype(reduce<1>(FragA{}, sycl::plus<void>{}));
  using ElementA = typename TiledMMAPV::ValTypeD;

  static constexpr bool CausalMask = CausalMask_;
  static constexpr bool CachedKV = CachedKV_;
  static constexpr bool PagedKV = PagedKV_;

  static constexpr int BLK_Q = get<0>(TileShapeQK{});
  static constexpr int BLK_K = get<1>(TileShapeQK{});
  static constexpr int BLK_QK_D = get<2>(TileShapeQK{});

  static constexpr int BLK_P = get<0>(TileShapePV{});
  static constexpr int BLK_V = get<1>(TileShapePV{});
  static constexpr int BLK_PV_D = get<2>(TileShapePV{});

  static constexpr int ATOM_Q = get<1>(typename TiledMMAQK::ThrLayoutVMNK{}.shape());
  static constexpr int ATOM_K = get<2>(typename TiledMMAQK::ThrLayoutVMNK{}.shape());
  static constexpr int ATOM_QK_D = get<3>(typename TiledMMAQK::ThrLayoutVMNK{}.shape());

  static constexpr int MMA_Q = get<0>(typename TiledMMAQK::Shape_MNK{});
  static constexpr int MMA_K = get<1>(typename TiledMMAQK::Shape_MNK{});
  static constexpr int MMA_QK_D = get<2>(typename TiledMMAQK::Shape_MNK{});

  static constexpr int ATOM_P = get<1>(typename TiledMMAPV::ThrLayoutVMNK{}.shape());
  static constexpr int ATOM_V = get<2>(typename TiledMMAPV::ThrLayoutVMNK{}.shape());
  static constexpr int ATOM_PV_D = get<3>(typename TiledMMAPV::ThrLayoutVMNK{}.shape());

  static constexpr int MMA_P = get<0>(typename TiledMMAPV::Shape_MNK{});
  static constexpr int MMA_V = get<1>(typename TiledMMAPV::Shape_MNK{});
  static constexpr int MMA_PV_D = get<2>(typename TiledMMAPV::Shape_MNK{});

  static constexpr int SG_Q = ceil_div(BLK_Q, ATOM_Q);
  static constexpr int SG_K = ceil_div(BLK_K, ATOM_K);
  static constexpr int SG_QK_D = ceil_div(BLK_QK_D, ATOM_QK_D);

  static constexpr int SG_P = ceil_div(BLK_P, ATOM_P);
  static constexpr int SG_V = ceil_div(BLK_V, ATOM_V);
  static constexpr int SG_PV_D = ceil_div(BLK_PV_D, ATOM_PV_D);

  static constexpr auto GROUP_K = 32;

  using DefScaleType = cutlass::float_ue8m0_t;
  using ElementScaleP = cute::conditional_t<BlockScale, ElementScaleV, DefScaleType>;

  // User-facing arguments
  struct Arguments {
    ElementS const scale;
    int const* ptr_page_table = nullptr;
    int page_size = 0;
    int num_pages_per_seq = 0;
    // Total number of rows in the paged K/V pool (num_pages * page_size).
    // Under PagedKV the physical tile index can address any page in the pool,
    // so the cache tensor must span the whole pool, not just seq_len_kv_cache.
    int total_seqlen_kv = 0;
  };

  // Kernel-facing parameters
  using Params = Arguments;

  // SLM data
  struct SharedStorage {};

  Params params;

  //
  // Methods
  //

  FMHAFwdMainloop(Params const& params_, SharedStorage&) : params(params_) {}

  static constexpr Params to_underlying_arguments(Arguments const& args, void* /* workspace */) {
    constexpr double kLog2e = 1.4426950408889634074;  // log_2(e)
    ElementS val = args.scale * static_cast<ElementS>(kLog2e);
    return Params{val, args.ptr_page_table, args.page_size, args.num_pages_per_seq, args.total_seqlen_kv};
  }

  CUTLASS_HOST_DEVICE static bool can_implement(Arguments const&) {
    return true;
  }

  CUTLASS_DEVICE
  int get_physical_k_tile(int K, int batch_offset, int tiles_per_page) {
    int page_idx = K / tiles_per_page;
    int tile_in_page = K % tiles_per_page;
    return params.ptr_page_table[batch_offset + page_idx] * tiles_per_page + tile_in_page;
  }

  template <bool GqaFusion = false, typename QVCoord>
  CUTLASS_DEVICE void operator()(
      TensorQ2D const& Q_2D,    // (q,d)
      TensorK2D const& K_2D,    // (k,d)
      TensorV2D const& V_2D,    // (d,k)
      FragA& tArA,              // Output accumulator (q,v)
      FragARow& tA_max,         // Softmax row-wise max accumulator
      FragSPartialRow& tA_sum,  // Softmax row-wise sum accumulator
      QVCoord blk_qv,           // WG tile indices: (Q,V)
      int blk_k0,               // K block range: [K0,K1)
      int blk_k1,
      int total_blk,  // Total # of K blocks
      int thr_id,
      int seq_len,
      int seq_len_kv_cache,
      int l_coord,
      int full_tile_offset,
      int discard_seq_coord,
      int q_pos_base = 0,  // Tile-row offset of this block (GQA fusion / spec-decode)
      int gqa_fusion_q_per_head = 0,
      TensorK_cache2D const& K_cache_2D = TensorK_cache2D{},
      TensorV_cache2D const& V_cache_2D = TensorV_cache2D{},
      float scale_k = 1.0f,
      float scale_v = 1.0f,
      float scale_q = 1.0f,
      TensorScaleQ2D const& scaleQ = TensorScaleQ2D{},
      TensorScaleK2D const& scaleK = TensorScaleK2D{},
      TensorScaleV2D const& scaleV = TensorScaleV2D{}) {
    using namespace sycl::ext::oneapi::this_work_item;

    // Short dimension names:
    //    q = sequence len dimension for Q
    //    k = sequence len dimension for K
    //    d = head size dimension for K/Q
    //    v = head size dimension for V
    //   VV = MMA tile indices for V
    // Capital letters (Q, K, ...) refer to WG block indices.
    // Primed letters (q', k', ...) refer to atom block indices.

    auto tile_shape_v = make_shape(get<1>(TileShapePV{}) * C<VTiles>{}, get<2>(TileShapePV{}));

    /* Create proxy coordinate tensors for Q/K/P/V */
    Tensor cQ = make_identity_tensor(Q_2D.shape());               // (q,d)
    Tensor cK = make_identity_tensor(K_2D.shape());               // (k,d)
    Tensor cV = make_identity_tensor(V_2D.shape());               // (v,k)
    Tensor cK_cache = make_identity_tensor(K_cache_2D.shape());   // (k,d)
    Tensor cV_cache = make_identity_tensor(V_cache_2D.shape());   // (v,k)
    Tensor cP = make_identity_tensor(take<0, 2>(TileShapeQK{}));  // (q,k)

    /* Partition global tensors into workgroup tiles */
    Tensor gQ = local_tile(cQ, TileShapeQK{}, append(blk_qv, _), Step<_1, X, _1>{});          // (q,d,D)
    Tensor gK = local_tile(cK, TileShapeQK{}, make_coord(_, _, _), Step<X, _1, _1>{});        // (k,d,K,D)
    Tensor gV = local_tile(cV, tile_shape_v, make_coord(get<1>(blk_qv), _));                  // (v,k,K)
    Tensor gV_split = local_tile(gV, TileShapePV{}, make_coord(_, _, 0), Step<X, _1, _1>{});  // (v,k,VV,K)

    auto tile_shape_k = make_shape(get<1>(TileShapeQK{}), get<2>(TileShapeQK{}) * C<DTiles>{});
    Tensor gK_prefetch = local_tile(cK, tile_shape_k, make_coord(_, 0));                                  // (k,d,K)
    Tensor gK_cache = local_tile(cK_cache, TileShapeQK{}, make_coord(_, _, _), Step<X, _1, _1>{});        // (k,d,K,D)
    Tensor gV_cache = local_tile(cV_cache, tile_shape_v, make_coord(get<1>(blk_qv), _));                  // (v,k,K)
    Tensor gV_cache_split = local_tile(gV_cache, TileShapePV{}, make_coord(_, _, 0), Step<X, _1, _1>{});  // (v,k,VV,K)

    /* Create global -> register copies */
    TiledCopyQ copy_q{Q_2D};
    TiledCopyK copy_k{K_2D};
    TiledCopyV copy_v{V_2D};
    TiledCopyK_cache copy_k_cache{K_cache_2D};
    TiledCopyV_cache copy_v_cache{V_cache_2D};

    /* Create MMAs */
    TiledMMAQK mma_qk{};
    TiledMMAPV mma_pv{};

    /* Slice TiledCopy/TiledMMA operations down to to work-item level */
    auto thr_copy_q = copy_q.get_slice(thr_id);
    auto thr_copy_k = copy_k.get_slice(thr_id);
    auto thr_copy_v = copy_v.get_slice(thr_id);
    auto thr_copy_k_cache = copy_k_cache.get_slice(thr_id);
    auto thr_copy_v_cache = copy_v_cache.get_slice(thr_id);
    auto thr_mma_qk = mma_qk.get_slice(thr_id);
    auto thr_mma_pv = mma_pv.get_slice(thr_id);

    /* Partition coordinate tensors for copy */
    auto tQgQ = thr_copy_q.partition_S(gQ);        // (atom_val,q',d',D)
    auto tKgK = thr_copy_k.partition_S(gK);        // (atom_val,k',d',K,D)
    auto tVgV = thr_copy_v.partition_S(gV_split);  // (atom_val,v',k',VV,K)
    auto tKgK_cache = thr_copy_k_cache.partition_S(gK_cache);
    auto tVgV_cache = thr_copy_v_cache.partition_S(gV_cache_split);

    /* Create register fragments for MMA and copies */
    auto tQrQ = thr_copy_q.partition_sg_fragment_D(gQ(_, _, 0));
    [[maybe_unused]] auto tSrQ = thr_mma_qk.partition_sg_fragment_A(gQ(_, _, 0));
    std::array<decltype(tSrQ), DTiles> tSrQ_arr;

    auto tKrK = thr_copy_k.partition_sg_fragment_D(gK(_, _, 0, 0));
    auto tSrK = thr_mma_qk.partition_sg_fragment_B(gK(_, _, 0, 0));

    auto tSrS = thr_mma_qk.partition_sg_fragment_C(cP);
    auto tArP = thr_mma_pv.partition_sg_fragment_A(cP);

    auto tVrV = thr_copy_v.partition_sg_fragment_D(gV_split(_, _, 0, 0));
    auto tArV = thr_mma_pv.partition_sg_fragment_B(gV_split(_, _, 0, 0));

    /* Create TiledCopy objects for prefetches */
    auto prefetch_k = make_block_2d_prefetch<SGPerWG{}>(tile_shape_k, K_2D);
    auto prefetch_v = make_block_2d_prefetch<SGPerWG{}>(tile_shape_v, V_2D);
    auto prefetch_k_cache = make_block_2d_prefetch(copy_k_cache);
    auto prefetch_v_cache = make_block_2d_prefetch(copy_v_cache);

    /* Partition global tensors for prefetch */
    auto pKgK = prefetch_k.get_slice(thr_id).partition_S(gK_prefetch);
    auto pVgV = prefetch_v.get_slice(thr_id).partition_S(gV);
    auto pKgK_cache = prefetch_k_cache.get_slice(thr_id).partition_S(gK_cache);
    auto pVgV_cache = prefetch_v_cache.get_slice(thr_id).partition_S(gV_cache_split);
    const auto subgroup_id = thr_id / intel::sg_size;

    using ScaleCopyQK = void;
    using ScaleCopyPV = void;
    auto scale_context_qk = [&]() {
      if constexpr (BlockScale) {
        auto scale_copy_Q = gemm::collective::make_scaled_copy<ScaleCopyQK, ElementScaleQ, SG_Q, SG_QK_D, GROUP_K>(
            scaleQ, 0, 0, size<4>(tKgK));
        auto scale_copy_K = gemm::collective::make_scaled_copy<ScaleCopyQK, ElementScaleK, SG_K, SG_QK_D, GROUP_K>(
            scaleK, 0, 0, size<4>(tKgK));
        auto scale_prefetch_Q =
            gemm::collective::make_scaled_prefetch<decltype(get<0>(scale_copy_Q)), SG_Q, SG_QK_D, GROUP_K>(
                get<0>(scale_copy_Q), 0, l_coord, size<4>(tKgK));
        auto scale_prefetch_K =
            gemm::collective::make_scaled_prefetch<decltype(get<0>(scale_copy_K)), SG_K, SG_QK_D, GROUP_K>(
                get<0>(scale_copy_K), 0, l_coord, size<4>(tKgK));
        auto scale_offsets_qk = gemm::collective::make_scaled_offsets<
            decltype(size<1>(tSrQ.shape()))::value,
            decltype(size<1>(tSrK.shape()))::value,
            decltype(size<2>(tSrK.shape()))::value,
            MMA_QK_D,
            GROUP_K,
            typename cute::remove_cvref_t<decltype(get<0>(scale_copy_Q))>::BlockShape,
            typename cute::remove_cvref_t<decltype(get<0>(scale_copy_K))>::BlockShape>();
        return cute::make_tuple(scale_copy_Q, scale_copy_K, scale_prefetch_Q, scale_prefetch_K, scale_offsets_qk);
      } else {
        return cute::tuple<>{};
      }
    }();

    auto scale_context_pv = [&]() {
      if constexpr (BlockScale) {
        auto scale_copy_P =
            gemm::collective::make_scaled_copy<ScaleCopyPV, ElementScaleP, SG_P, SG_PV_D, GROUP_K>(scaleV);
        auto scale_copy_V = gemm::collective::make_scaled_copy<ScaleCopyPV, ElementScaleV, SG_V, SG_PV_D, GROUP_K>(
            scaleV, 0, 0, blk_k1);
        auto scale_prefetch_V =
            gemm::collective::make_scaled_prefetch<decltype(get<0>(scale_copy_V)), SG_V, SG_PV_D, GROUP_K>(
                get<0>(scale_copy_V), 0, l_coord, blk_k1);
        auto scale_offsets_pv = gemm::collective::make_scaled_offsets<
            decltype(size<1>(tArP.shape()))::value,
            decltype(size<1>(tArV.shape()))::value,
            decltype(size<2>(tArV.shape()))::value,
            MMA_PV_D,
            GROUP_K,
            typename cute::remove_cvref_t<decltype(get<0>(scale_copy_P))>::BlockShape,
            typename cute::remove_cvref_t<decltype(get<0>(scale_copy_V))>::BlockShape>();
        return cute::make_tuple(scale_copy_P, scale_copy_V, scale_prefetch_V, scale_offsets_pv);
      } else {
        return cute::tuple<>{};
      }
    }();

    // ------
    // Kernel
    // ------

    /* Initialization steps for first block: Q/K prefetch, O init */
    /* TODO: limit D prefetch for large head size, and reorder K prefetches */
    using PreparedK_t = decltype(prepare_payloads(copy_k, tKgK(_, _, _, 0, 0), tKrK));
    using PreparedV_t = decltype(prepare_payloads(copy_v, tVgV(_, _, _, 0, 0), tVrV));
    std::array<PreparedK_t, DTiles> prepared_k;
    std::array<PreparedV_t, VTiles> prepared_v;

    int kblocks_cache = ceil_div(seq_len_kv_cache, get<1>(TileShapeQK{}));

    /* Preload + reorder Q once; reused across all K iterations. */
    CUTLASS_PRAGMA_UNROLL
    for (int d = 0; d < DTiles; d++) {
      copy(copy_q, tQgQ(_, _, _, d), tQrQ);
      reorder(tQrQ, tSrQ_arr[d]);
    }

    CUTLASS_PRAGMA_UNROLL
    for (int d = 0; d < DTiles; d++) {
      prepared_k[d] = prepare_payloads(copy_k, tKgK(_, _, _, 0, d), tKrK);
    }
    CUTLASS_PRAGMA_UNROLL
    for (int VV = 0; VV < VTiles; VV++) {
      prepared_v[VV] = prepare_payloads(copy_v, tVgV(_, _, _, VV, 0), tVrV);
    }

    [[maybe_unused]] auto prepared_pk = prepare_payloads(prefetch_k, pKgK(_, _, _, 0), pKgK(_, _, _, 0));
    [[maybe_unused]] auto prepared_pv = prepare_payloads(prefetch_v, pVgV(_, _, _, 0), pVgV(_, _, _, 0));
    constexpr int kv_stride = get<1>(TileShapeQK{});
    [[maybe_unused]] int const tiles_per_page = params.page_size / kv_stride;
    [[maybe_unused]] int const batch_offset = l_coord * params.num_pages_per_seq;

    // Conservative optimization for cached non-paged path:
    // keep legacy prefetch, but switch K/V copy to payload pipeline.
    using PreparedK_cache_t = decltype(prepare_payloads(copy_k_cache, tKgK_cache(_, _, _, 0, 0), tKrK));
    using PreparedV_cache_t = decltype(prepare_payloads(copy_v_cache, tVgV_cache(_, _, _, 0, 0), tVrV));
    std::array<PreparedK_cache_t, DTiles> prepared_k_cache;
    std::array<PreparedV_cache_t, VTiles> prepared_v_cache;
    std::array<int, Stages> physical_k_tiles_cache{};

    if constexpr (CachedKV && !PagedKV) {
      CUTLASS_PRAGMA_UNROLL
      for (int d = 0; d < DTiles; d++) {
        prepared_k_cache[d] = prepare_payloads(copy_k_cache, tKgK_cache(_, _, _, 0, d), tKrK);
      }
      CUTLASS_PRAGMA_UNROLL
      for (int VV = 0; VV < VTiles; VV++) {
        prepared_v_cache[VV] = prepare_payloads(copy_v_cache, tVgV_cache(_, _, _, VV, 0), tVrV);
      }
      if (blk_k0 > 0) {
        int const cache_start_delta = blk_k0 * kv_stride;
        CUTLASS_PRAGMA_UNROLL
        for (int d = 0; d < DTiles; d++) {
          update_payloads(prepared_k_cache[d], cache_start_delta);
        }
        CUTLASS_PRAGMA_UNROLL
        for (int VV = 0; VV < VTiles; VV++) {
          update_payloads(prepared_v_cache[VV], cache_start_delta);
        }
      }
    }

    if constexpr (CachedKV && PagedKV) {
      CUTLASS_PRAGMA_UNROLL
      for (int s = 0; s < Stages; s++) {
        int logical_k = blk_k0 + s;
        if (logical_k < kblocks_cache) {
          physical_k_tiles_cache[s] = get_physical_k_tile(logical_k, batch_offset, tiles_per_page);
        }
      }
    }

    const int k_start = (blk_k0 > kblocks_cache ? blk_k0 : kblocks_cache) - kblocks_cache;
    if (k_start > 0) {
      const int k_start_delta = k_start * kv_stride;
      CUTLASS_PRAGMA_UNROLL
      for (int d = 0; d < DTiles; d++) {
        update_payloads(prepared_k[d], k_start_delta);
      }
      CUTLASS_PRAGMA_UNROLL
      for (int VV = 0; VV < VTiles; VV++) {
        update_payloads(prepared_v[VV], k_start_delta);
      }
      update_payloads(prepared_pk, k_start_delta);
      update_payloads(prepared_pv, k_start_delta);
    }
    if constexpr (!GqaFusion) {
      CUTLASS_PRAGMA_UNROLL
      for (int K = 0; K < Stages; K++) {
        prefetch_with_payloads(prefetch_k, prepared_pk, shape(pKgK(_, _, _, 0)));
        update_payloads(prepared_pk, kv_stride);
      }
      CUTLASS_PRAGMA_UNROLL
      for (int K = 0; K < Stages; K++) {
        prefetch_with_payloads(prefetch_v, prepared_pv, shape(pVgV(_, _, _, 0)));
        update_payloads(prepared_pv, kv_stride);
      }
    }
    // Cache K prefetch init, still uses legacy API.
    if constexpr (CachedKV) {
      for (int D = 0; D < size<4>(pKgK_cache); D++) {
        CUTLASS_PRAGMA_UNROLL
        for (int K = 0; K < Stages; K++) {
          int logical_k = blk_k0 + K;
          if (logical_k < kblocks_cache) {
            if constexpr (PagedKV) {
              int physical_K_tile = physical_k_tiles_cache[K];
              prefetch(prefetch_k_cache, pKgK_cache(_, _, _, physical_K_tile, D));
            } else {
              prefetch(prefetch_k_cache, pKgK_cache(_, _, _, logical_k, D));
            }
          }
        }
      }
    }
    if constexpr (BlockScale) {
      const int q_coord = get<0>(blk_qv) * BLK_Q + (subgroup_id / ATOM_K) * SG_Q;
      auto& tiled_prefetch_scaleQ = get<0>(get<2>(scale_context_qk));
      auto prefetch_iter_scaleQ = get<1>(get<2>(scale_context_qk));
      auto& tiled_prefetch_scaleK = get<0>(get<3>(scale_context_qk));
      auto prefetch_iter_scaleK = get<1>(get<3>(scale_context_qk));
      prefetch_iter_scaleQ.data().coord_ = {q_coord, 0, l_coord};
      for (int D = 0; D < DTiles; D++) {
        prefetch(tiled_prefetch_scaleQ, prefetch_iter_scaleQ(_, _, _, D));
      }

      for (int K = 0; K < Stages; K++) {
        const int k_coord = K * BLK_K + (subgroup_id % ATOM_K) * SG_K;
        prefetch_iter_scaleK.data().coord_ = {k_coord, 0, l_coord};
        for (int D = 0; D < DTiles; D++) {
          prefetch(tiled_prefetch_scaleK, prefetch_iter_scaleK(_, _, _, D));
        }
      }
    }

    /* Preload scaleQ once; reused across all K iterations (BlockScale only).
     * scaleQ depends on (q_coord, l_coord, D) only -- all KV-loop invariants. */
    auto scaleQ_arr_ctx = [&]() {
      if constexpr (BlockScale) {
        using FragScaleQ_t = cute::remove_cvref_t<decltype(get<2>(get<0>(scale_context_qk)))>;
        std::array<FragScaleQ_t, DTiles> arr{};
        auto& tiled_copy_scaleQ = get<0>(get<0>(scale_context_qk));
        auto copy_iter_scaleQ = get<1>(get<0>(scale_context_qk));
        const int q_coord_sc = get<0>(blk_qv) * BLK_Q + (subgroup_id / ATOM_K) * SG_Q;
        copy_iter_scaleQ.data().coord_ = {q_coord_sc, 0, l_coord};
        CUTLASS_PRAGMA_UNROLL
        for (int D = 0; D < DTiles; D++) {
          copy(tiled_copy_scaleQ, copy_iter_scaleQ(_, _, _, D), arr[D]);
        }
        return arr;
      } else {
        return cute::tuple<>{};
      }
    }();

    clear(tArA);
    fill(tA_max, cutlass::platform::numeric_limits<ElementA>::lowest());
    clear(tA_sum);

    constexpr int kAtomsPerD =
        decltype(get<2>(TileShapeQK{}))::value / decltype(get<2>(typename TiledMMAQK::AtomShape_MNK{}))::value;
    /* Main loop body */
    auto mainloop_body = [&](auto cached_k,
                             int K,
                             auto& copy_k_cur,
                             auto& copy_v_cur,
                             auto& prefetch_v_cur,
                             auto& tKgK_cur,
                             auto& tVgV_cur,
                             auto& pVgV_cur) {
#if not defined(CUTLASS_TEST_FOR_CRI)
      /* Split barrier to keep threads together */
      barrier_arrive(ScopeWorkgroup);
#endif
      constexpr bool is_cache = decltype(cached_k)::value;

      int k_idx;
      if constexpr (is_cache) {
        k_idx = K;
        if constexpr (PagedKV) {
          k_idx = physical_k_tiles_cache[(K - blk_k0) % Stages];
        }
      } else {
        k_idx = K - kblocks_cache;
      }

      // V prefetch for next iteration (non-cache only; cache prefetch lives below).
      if constexpr (!is_cache && !GqaFusion) {
        prefetch_with_payloads(prefetch_v, prepared_pv, shape(pVgV(_, _, _, 0)));
        update_payloads(prepared_pv, kv_stride);
      }
      /* GEMM 1: S = K * Q */
      CUTLASS_PRAGMA_UNROLL

      for (int D = 0; D < DTiles; D++) {
        if constexpr (is_cache) {
          if constexpr (!PagedKV) {
            copy_with_multi_payloads(copy_k_cache, prepared_k_cache[D], tKrK);
            update_payloads(prepared_k_cache[D], kv_stride);
          } else {
            copy(copy_k_cur, tKgK_cur(_, _, _, k_idx, D), tKrK);
          }
        } else {
          copy_with_multi_payloads(copy_k, prepared_k[D], tKrK);
          update_payloads(prepared_k[D], kv_stride);
        }

        reorder(tKrK, tSrK);

        if constexpr (BlockScale) {
          if constexpr (sizeof_bits_v<ElementQ> <= 8) {
            static_assert(SG_QK_D >= 32, "Intel Xe blockscaled MMA requires SG_QK_D to be at least 32.");
            static_assert(SG_PV_D >= 32, "Intel Xe blockscaled MMA requires SG_PV_D to be at least 32.");
          }

          static_assert(SG_Q == SG_P && SG_K == SG_PV_D && BLK_P == BLK_Q);

          const int k_coord = K * BLK_K + (subgroup_id % ATOM_K) * SG_K;

          auto& tiled_copy_scaleK = get<0>(get<1>(scale_context_qk));
          auto copy_iter_scaleK = get<1>(get<1>(scale_context_qk));
          auto fragment_scaleK = get<2>(get<1>(scale_context_qk));
          auto [gemm_qm_offsets, gemm_kn_offsets, gemm_qk_offsets, gemm_kk_offsets] = get<4>(scale_context_qk);

          auto& fragment_scaleQ_d = scaleQ_arr_ctx[D];
          using scaleQSize = decltype(size(fragment_scaleQ_d));
          using scaleKSize = decltype(size(fragment_scaleK));

          Tensor scaleQ_view = make_tensor(
              recast<intel::vector_t<ElementScaleQ, scaleQSize::value>>(fragment_scaleQ_d).data(),
              make_layout(Shape<_1, decltype(size<1>(tSrQ.shape())), _1>{}, Stride<_1, _0, _0>{}));
          Tensor scaleK_view = make_tensor(
              recast<intel::vector_t<ElementScaleK, scaleKSize::value>>(fragment_scaleK).data(),
              make_layout(Shape<_1, decltype(size<1>(tSrK.shape())), _1>{}, Stride<_1, _0, _0>{}));

          auto zipped_q = make_zip_tensor(tSrQ_arr[D], scaleQ_view, gemm_qm_offsets, gemm_qk_offsets);
          auto zipped_k = make_zip_tensor(tSrK, scaleK_view, gemm_kn_offsets, gemm_kk_offsets);

          copy_iter_scaleK.data().coord_ = {k_coord, 0, l_coord};

          copy(tiled_copy_scaleK, copy_iter_scaleK(_, _, _, D), fragment_scaleK);

          if (D == 0) {
            cute::gemm<true>(mma_qk, zipped_q, zipped_k, tSrS);
          } else {
            cute::gemm(mma_qk, zipped_q, zipped_k, tSrS);
          }
        } else {
          if constexpr (F8kvF16mma) {
            dequantize(tSrK, scale_k);
          }
          auto const& tSrQ_d = tSrQ_arr[D];
          if (D == 0) {
            cute::gemm<true>(mma_qk, tSrQ_d(_, _, 0), tSrK(_, _, 0), tSrS);
            CUTLASS_PRAGMA_UNROLL
            for (int k = 1; k < kAtomsPerD; k++) {
              cute::gemm(mma_qk, tSrQ_d(_, _, k), tSrK(_, _, k), tSrS);
            }
          } else {
            cute::gemm(mma_qk, tSrQ_d, tSrK, tSrS);
          }
        }
      }

      /* K prefetch for next iteration */
      if constexpr (is_cache) {
        CUTLASS_PRAGMA_UNROLL
        for (int VV = 0; VV < VTiles; VV++) {
          prefetch(prefetch_v_cache, pVgV_cache(_, _, _, VV, k_idx));
        }
      } else if constexpr (!GqaFusion) {
        prefetch_with_payloads(prefetch_k, prepared_pk, shape(pKgK(_, _, _, 0)));
        update_payloads(prepared_pk, kv_stride);
      }
      // Prefetch V scale
      if constexpr (BlockScale) {
        auto& tiled_prefetch_scaleV = get<0>(get<2>(scale_context_pv));
        auto prefetch_iter_scaleV = get<1>(get<2>(scale_context_pv));
        CUTLASS_PRAGMA_UNROLL
        for (int VV = 0; VV < VTiles; VV++) {
          const int v_coord = get<1>(blk_qv) * VTiles * BLK_V + VV * BLK_V + (subgroup_id % ATOM_V) * SG_V;
          prefetch_iter_scaleV.data().coord_ = {v_coord, 0, l_coord};
          prefetch(tiled_prefetch_scaleV, prefetch_iter_scaleV(_, _, _, K - kblocks_cache));
        }
      }
      /* Causal masking - only in non-cache mode */
      if constexpr (!is_cache && CausalMask) {
        if (K == total_blk - 1) {
          // Need to get global col and row indices to mask the elements.
          // Use the logical new-KV tile index (K - kblocks_cache) so that
          // col_idx correctly reflects the position within the new-KV segment
          // even when seq_len_kv_cache is not a multiple of BLK_K (i.e.
          // kblocks_cache * BLK_K > seq_len_kv_cache).
          int new_k_tile = K - kblocks_cache;
          Tensor cPgP = make_identity_tensor(make_shape(seq_len, seq_len));
          Tensor gP = local_tile(cPgP, take<0, 2>(TileShapeQK{}), make_coord(get<0>(blk_qv), new_k_tile));
          auto cS_thread = thr_mma_qk.partition_C(gP);
          CUTLASS_PRAGMA_UNROLL
          for (int i = 0; i < tSrS.size(); ++i) {
            int row_idx = get<0>(cS_thread(i));
            // get<1>(cS_thread(i)) is the new-KV-local column; add seq_len_kv_cache
            // to get the logical full-sequence column coordinate.
            int col_idx = get<1>(cS_thread(i)) + seq_len_kv_cache;
            int seq_coord = (gqa_fusion_q_per_head > 0) ? ((q_pos_base + row_idx) % gqa_fusion_q_per_head) : row_idx;
            if (col_idx - seq_len_kv_cache - full_tile_offset > seq_coord - discard_seq_coord) {
              tSrS(i) = ElementS(-INFINITY);
            }
          }
        }
      }
      /* k masking for remainder tiles (cache and new) */
      {
        int seq_len_new = seq_len - seq_len_kv_cache;
        bool check_remainder_k = (seq_len_new % get<1>(TileShapeQK{}) != 0);
        bool check_remainder_k_cache = CachedKV && (seq_len_kv_cache % get<1>(TileShapeQK{}) != 0);
        bool has_remainder =
            is_cache ? (check_remainder_k_cache && K == kblocks_cache - 1) : (check_remainder_k && K == total_blk - 1);
        if (has_remainder) {
          int seq_bound = is_cache ? seq_len_kv_cache : seq_len_new;
          // Derive each key column from the MMA C partition so the mask matches
          // the actual tSrS fragment layout. The copy-partition + lane arithmetic
          // used by the reference xe_3 maps columns differently under this kernel's
          // MMA/tile config and masks the wrong columns on the partial tail tile.
          // logical_k_tile is the tile index within its own segment (cache or new),
          // correct even under PagedKV where k_idx is a physical tile.
          int logical_k_tile = is_cache ? K : (K - kblocks_cache);
          Tensor cKrem = make_identity_tensor(make_shape(seq_len, seq_len));
          Tensor gKrem = local_tile(cKrem, take<0, 2>(TileShapeQK{}), make_coord(get<0>(blk_qv), logical_k_tile));
          auto cS_thread = thr_mma_qk.partition_C(gKrem);
          CUTLASS_PRAGMA_UNROLL
          for (int i = 0; i < tSrS.size(); i++) {
            if (get<1>(cS_thread(i)) >= seq_bound) {
              tSrS(i) = ElementS(-INFINITY);
            }
          }
        }
      }
      asm volatile("fence_sw");
      // Fold Q*K  scale into params.scale
      ElementS qk_scale = params.scale;
      if constexpr (PerTensorScale) {
        qk_scale = params.scale * ElementS(scale_q) * ElementS(scale_k);
      }
      auto [rescale, tS_partial_sum] = softmax(tSrS, tA_max, tA_sum, qk_scale);
      asm volatile("fence_sw");
      auto sg = sycl::ext::oneapi::this_work_item::get_sub_group();
      constexpr int kSumSize = decltype(tA_sum.size())::value;
      constexpr bool kSumDivVT = (kSumSize % VTiles == 0);
      constexpr int kSumPerVT = kSumDivVT ? (kSumSize / VTiles) : 0;
      /* Apply softmax and scaling (tA rescaling fused into GEMM2 VTile loop) */
      using ElementP = typename TiledMMAPV::ValTypeA;
      auto p_sl0 = cute::detail::subbyte_sg_tv_swizzle<ElementS>(project_strides(tSrS.tv_layout()));
      auto p_dl0 = cute::detail::subbyte_sg_tv_swizzle<ElementP>(project_strides(tArP.tv_layout()));
      using PReorderLayout = decltype(coalesce(composition(right_inverse(p_dl0), p_sl0)));
      constexpr bool kCanUsePackedFP8Reorder =
          std::is_same_v<ElementS, float> &&
          (std::is_same_v<ElementP, cutlass::float_e5m2_t> || std::is_same_v<ElementP, cutlass::float_e4m3_t>) &&
          std::is_same_v<PReorderLayout, Layout<Shape<_16, _16, _2, _2>, Stride<_1, _32, _16, _512>>>;
      if constexpr (std::is_same_v<ElementP, bfloat16_t>) {
        static_assert(
            decltype(tArP.size())::value % 2 == 0, "tArP per-WI element count must be even for f32x2->bf16x2 packing");
        constexpr int kCvtPairs = decltype(tSrS.size())::value / 2;
        cute::intel::uint2 cvt_tmp[kCvtPairs];
        CUTLASS_PRAGMA_UNROLL
        for (int p = 0; p < kCvtPairs; p++) {
          cvt_f32x2_to_bf16x2_bias(tSrS(2 * p), tSrS(2 * p + 1), cvt_tmp[p]);
        }
        CUTLASS_PRAGMA_UNROLL
        for (int p = 0; p < kCvtPairs; p++) {
          cvt_f32x2_to_bf16x2_pack(cvt_tmp[p], reinterpret_cast<cute::intel::ushort2&>(tArP(2 * p)));
        }
      } else if constexpr (kCanUsePackedFP8Reorder) {
        static_assert(decltype(tArP.size())::value == 64, "Packed FP8 reorder expects 64 per-WI P elements");
        CUTLASS_PRAGMA_UNROLL
        for (int g = 0; g < 2; g++) {
          CUTLASS_PRAGMA_UNROLL
          for (int p = 0; p < 16; p += 2) {
            int const src0 = g * 32 + p;
            int const src1 = src0 + 16;
            int const dst = g * 32 + 2 * p;
            PackedFP8PReorder<ElementP>::pack(
                tSrS(src0),
                tSrS(src1),
                tSrS(src0 + 1),
                tSrS(src1 + 1),
                reinterpret_cast<cute::intel::uchar4&>(tArP(dst)));
          }
        }
      } else {
        reorder(tSrS, tArP);
      }
      asm volatile("fence_sw");

      /* GEMM 2: A += P * V, split in v dimension.
        tArA rescaling is fused to per-VTile */
      CUTLASS_PRAGMA_UNROLL
      for (int VV = 0; VV < VTiles; VV++) {
        if constexpr (is_cache) {
          if constexpr (!PagedKV) {
            copy_with_multi_payloads(copy_v_cache, prepared_v_cache[VV], tVrV);
            update_payloads(prepared_v_cache[VV], kv_stride);
          } else {
            copy(copy_v_cur, tVgV_cur(_, _, _, VV, k_idx), tVrV);
          }
        } else {
          copy_with_multi_payloads(copy_v, prepared_v[VV], tVrV);
          update_payloads(prepared_v[VV], kv_stride);
        }
        reorder(tVrV, tArV);

        CUTLASS_PRAGMA_UNROLL
        for (int i = tArA.size() / VTiles - 1; i >= 0; i--)
          tArA(_, _, _, VV)(i) *= broadcast<0>(rescale, tArA, i);

        if constexpr (kSumDivVT) {
          CUTLASS_PRAGMA_UNROLL
          for (int j = 0; j < kSumPerVT; j++) {
            int const i = VV * kSumPerVT + j;
            tA_sum(i) = tA_sum(i) * group_broadcast(sg, rescale(0), i) + tS_partial_sum(i);
          }
        }
        if constexpr (BlockScale && !FP4Input) {
          const int v_coord = get<1>(blk_qv) * VTiles * BLK_V + VV * BLK_V + (subgroup_id % ATOM_V) * SG_V;
          auto& tiled_copy_scaleP = get<0>(get<0>(scale_context_pv));
          // P is dummy scale, just the same as V
          auto fragment_scaleP = get<2>(get<0>(scale_context_pv));
          auto& tiled_copy_scaleV = get<0>(get<1>(scale_context_pv));
          auto copy_iter_scaleV = get<1>(get<1>(scale_context_pv));
          auto fragment_scaleV = get<2>(get<1>(scale_context_pv));
          auto [gemm_p_offsets, gemm_v_offsets, gemm_pk_offsets, gemm_vk_offsets] = get<3>(scale_context_pv);

          using scalePSize = decltype(size(fragment_scaleP));
          using scaleVSize = decltype(size(fragment_scaleV));

          Tensor scaleP_view = make_tensor(
              recast<intel::vector_t<ElementScaleV, scalePSize::value>>(fragment_scaleP).data(),
              make_layout(Shape<_1, decltype(size<1>(tArP.shape())), _1>{}, Stride<_1, _0, _0>{}));
          Tensor scaleV_view = make_tensor(
              recast<intel::vector_t<ElementScaleV, scaleVSize::value>>(fragment_scaleV).data(),
              make_layout(Shape<_1, decltype(size<1>(tArV.shape())), _1>{}, Stride<_1, _0, _0>{}));

          auto zipped_p = make_zip_tensor(tArP, scaleP_view, gemm_p_offsets, gemm_pk_offsets);
          auto zipped_v = make_zip_tensor(tArV, scaleV_view, gemm_v_offsets, gemm_vk_offsets);

          copy_iter_scaleV.data().coord_ = {v_coord, 0, l_coord};

          fill(fragment_scaleP, ElementScaleV(1));
          copy(tiled_copy_scaleV, copy_iter_scaleV(_, _, _, K), fragment_scaleV);

          cute::gemm(mma_pv, zipped_p, zipped_v, tArA(_, _, _, VV));
        } else {
          if constexpr (F8kvF16mma) {
            dequantize(tArV, scale_v);
          }
          cute::gemm(mma_pv, tArP, tArV, tArA(_, _, _, VV));
        }
      }

      /* K prefetch */
      int K_next = K + Stages;
      if constexpr (is_cache) {
        if (K_next < kblocks_cache) {
          int physical_K_next = K_next;
          if constexpr (PagedKV) {
            int slot_next = (K_next - blk_k0) % Stages;
            physical_k_tiles_cache[slot_next] = get_physical_k_tile(K_next, batch_offset, tiles_per_page);
            physical_K_next = physical_k_tiles_cache[slot_next];
          }
          for (int D = 0; D < size<4>(pKgK_cache); D++) {
            prefetch(prefetch_k_cache, pKgK_cache(_, _, _, physical_K_next, D));
          }
        }
      }
      // Prefetch K scale
      if constexpr (BlockScale) {
        auto& tiled_prefetch_scaleK = get<0>(get<3>(scale_context_qk));
        auto prefetch_iter_scaleK = get<1>(get<3>(scale_context_qk));
        const int k_coord_next = (K_next - kblocks_cache) * BLK_K + (subgroup_id % ATOM_K) * SG_K;
        prefetch_iter_scaleK.data().coord_ = {k_coord_next, 0, l_coord};
        for (int D = 0; D < DTiles; D++) {
          prefetch(tiled_prefetch_scaleK, prefetch_iter_scaleK(_, _, _, D));
        }
      }
#if not defined(CUTLASS_TEST_FOR_CRI)
      barrier_wait(ScopeWorkgroup);
#endif
    };

    /* Main loop, blocked in k. */
    if constexpr (CachedKV) {
      for (int K = blk_k0; K < kblocks_cache; K++) {
        mainloop_body(
            std::bool_constant<true>{},
            K,
            copy_k_cache,
            copy_v_cache,
            prefetch_v_cache,
            tKgK_cache,
            tVgV_cache,
            pVgV_cache);
      }
    }

    for (int K = (blk_k0 > kblocks_cache ? blk_k0 : kblocks_cache); K < blk_k1; K++) {
      mainloop_body(std::bool_constant<false>{}, K, copy_k, copy_v, prefetch_v, tKgK, tVgV, pVgV);
    }
  }

  // Single step of blocked softmax.
  CUTLASS_DEVICE
  auto softmax(
      FragS& tS,                // Softmax src/dst block
      FragARow& tA_max,         // Softmax row-wise max accumulator
      FragSPartialRow& tA_sum,  // Softmax row-wise partial sum (per-lane)
      ElementS qk_scale) {      //  Q*K scale fold with original scale
    /* Compute row-wise maxima for this block */
    auto tS_bmax = reduce<1, ReduceMode::Full, /*EnableFast64Rows=*/!CausalMask>(tS, sycl::maximum<void>{});

    FragARow rescale;
    CUTLASS_PRAGMA_UNROLL
    for (int i = 0; i < tA_max.size(); i++) {
      ElementS new_max = sycl::max(tA_max(i), qk_scale * tS_bmax(i));
      rescale(i) = sycl::native::exp2(tA_max(i) - new_max);
      tA_max(i) = new_max;
    }

    /* Scale S and subtract maxima, then exponentiate */
    CUTLASS_PRAGMA_UNROLL
    for (int i = 0; i < tS.size(); i++)
      tS(i) = qk_scale * tS(i) - broadcast<0>(tA_max, tS, i);

    asm volatile("fence_sw");
    CUTLASS_PRAGMA_UNROLL
    for (int i = 0; i < tS.size(); i++)
      tS(i) = sycl::native::exp2(tS(i));

    /* Per-lane vertical partial sum (deferred horizontal reduction) */
    auto tS_partial_sum = reduce<1, ReduceMode::Vertical>(tS, sycl::plus<void>{});

    constexpr int kSumSize = decltype(tA_sum.size())::value;
    constexpr bool kSumDivVT = (kSumSize % VTiles == 0);

    // When tA_sum.size() does not divide VTiles (e.g. decode with q=1),
    // rescale + accumulate sums once here instead of fusing per VTile.
    if constexpr (!kSumDivVT) {
      auto sg = sycl::ext::oneapi::this_work_item::get_sub_group();
      CUTLASS_PRAGMA_UNROLL
      for (int i = 0; i < kSumSize; i++) {
        tA_sum(i) = tA_sum(i) * group_broadcast(sg, rescale(0), i) + tS_partial_sum(i);
      }
    }

    return cute::make_tuple(rescale, tS_partial_sum);
  }
};

template <typename SGLayoutQK>
CUTLASS_HOST_DEVICE constexpr auto get_sg_layout_pv(SGLayoutQK const&) {
  return make_layout(get<0>(SGLayoutQK{}), Layout<_1, _0>{}, get<1>(SGLayoutQK{}));
}

// Get a P*V TiledMMA given K*Q tile size and SG configuration, for mainloops
//   not supporting S data interchange among subgroups (e.g. XeDefault).
template <typename MMAOp, typename WGTileQK, typename SGLayoutQK, typename TileV>
CUTLASS_HOST_DEVICE constexpr auto
get_tiled_mma_pv(MMAOp const&, WGTileQK const& wg_tile_qk, SGLayoutQK const& sg_layout_qk, TileV const&) {
  using TileQ = decltype(get<0>(wg_tile_qk));
  using TileK = decltype(get<1>(wg_tile_qk));

  using WGTilePV = Shape<TileQ, TileV, TileK>;
  using SGLayoutPV = decltype(get_sg_layout_pv(sg_layout_qk));

  static_assert(size(SGLayoutPV{}) == size(SGLayoutQK{}), "Q*K cannot be parallelized in the head size dimension");

  return TiledMMAHelper<MMAOp, WGTilePV, SGLayoutPV>{};
}

}  // namespace cutlass::fmha::collective

/////////////////////////////////////////////////////////////////////////////////////////////////
