Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/angelos/Documents/git/computerArchitecture/file_register_2/file_reg_isim_beh.exe -prj /home/angelos/Documents/git/computerArchitecture/file_register_2/file_reg_beh.prj work.file_reg 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/angelos/Documents/git/computerArchitecture/file_register_2/src/file_register.vhd" into library work
Parsing VHDL file "/home/angelos/Documents/git/computerArchitecture/file_register_2/src/file_register_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99264 KB
Fuse CPU Usage: 1140 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture arch of entity file_register [\file_register(16,4)\]
Compiling architecture behavior of entity file_reg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/angelos/Documents/git/computerArchitecture/file_register_2/file_reg_isim_beh.exe
Fuse Memory Usage: 679448 KB
Fuse CPU Usage: 1320 ms
GCC CPU Usage: 4720 ms
