#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Apr 19 14:03:11 2024
# Process ID: 7487
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 4175.658 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 5000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8063.066 ; gain = 72.199 ; free physical = 4077 ; free virtual = 13448
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 5000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
set_property -name {xsim.simulate.runtime} -value {15000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 15000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ns
set_property -name {xsim.simulate.runtime} -value {1500000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8190.938 ; gain = 0.000 ; free physical = 3588 ; free virtual = 13144
set_property -name {xsim.simulate.runtime} -value {2500000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8194.812 ; gain = 0.000 ; free physical = 3613 ; free virtual = 13176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8205.816 ; gain = 0.000 ; free physical = 3593 ; free virtual = 13095
set_property -name {xsim.simulate.runtime} -value {3500000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 3500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3500000ns
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
set_property -name {xsim.simulate.runtime} -value {20000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[2] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
set_property -name {xsim.simulate.runtime} -value {2000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[110] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 0, Final result[10]= [xx]
SAMPLE = 0, Final result[11]= [xx]
SAMPLE = 0, Final result[12]= [xx]
SAMPLE = 0, Final result[13]= [xx]
SAMPLE = 0, Final result[14]= [xx]
SAMPLE = 0, Final result[15]= [xx]
SAMPLE = 0, Final result[16]= [xx]
SAMPLE = 0, Final result[17]= [xx]
SAMPLE = 0, Final result[18]= [xx]
SAMPLE = 0, Final result[19]= [xx]
SAMPLE = 0, Final result[20]= [xx]
SAMPLE = 0, Final result[21]= [xx]
SAMPLE = 0, Final result[22]= [xx]
SAMPLE = 0, Final result[23]= [xx]
SAMPLE = 0, Final result[24]= [xx]
SAMPLE = 0, Final result[25]= [xx]
SAMPLE = 0, Final result[26]= [xx]
SAMPLE = 0, Final result[27]= [xx]
SAMPLE = 0, Final result[28]= [xx]
SAMPLE = 0, Final result[29]= [xx]
SAMPLE = 0, Final result[30]= [xx]
SAMPLE = 0, Final result[31]= [xx]
SAMPLE = 0, Final result[32]= [xx]
SAMPLE = 0, Final result[33]= [xx]
SAMPLE = 0, Final result[34]= [xx]
SAMPLE = 0, Final result[35]= [xx]
SAMPLE = 0, Final result[36]= [xx]
SAMPLE = 0, Final result[37]= [xx]
SAMPLE = 0, Final result[38]= [xx]
SAMPLE = 0, Final result[39]= [xx]
SAMPLE = 0, Final result[40]= [xx]
SAMPLE = 0, Final result[41]= [xx]
SAMPLE = 0, Final result[42]= [xx]
SAMPLE = 0, Final result[43]= [xx]
SAMPLE = 0, Final result[44]= [xx]
SAMPLE = 0, Final result[45]= [xx]
SAMPLE = 0, Final result[46]= [xx]
SAMPLE = 0, Final result[47]= [xx]
SAMPLE = 0, Final result[48]= [xx]
SAMPLE = 0, Final result[49]= [xx]
SAMPLE = 0, Final result[50]= [xx]
SAMPLE = 0, Final result[51]= [xx]
SAMPLE = 0, Final result[52]= [xx]
SAMPLE = 0, Final result[53]= [xx]
SAMPLE = 0, Final result[54]= [xx]
SAMPLE = 0, Final result[55]= [xx]
SAMPLE = 0, Final result[56]= [xx]
SAMPLE = 0, Final result[57]= [xx]
SAMPLE = 0, Final result[58]= [xx]
SAMPLE = 0, Final result[59]= [xx]
SAMPLE = 0, Final result[60]= [xx]
SAMPLE = 0, Final result[61]= [xx]
SAMPLE = 0, Final result[62]= [xx]
SAMPLE = 0, Final result[63]= [xx]
SAMPLE = 0, Final result[64]= [xx]
SAMPLE = 0, Final result[65]= [xx]
SAMPLE = 0, Final result[66]= [xx]
SAMPLE = 0, Final result[67]= [xx]
SAMPLE = 0, Final result[68]= [xx]
SAMPLE = 0, Final result[69]= [xx]
SAMPLE = 0, Final result[70]= [xx]
SAMPLE = 0, Final result[71]= [xx]
SAMPLE = 0, Final result[72]= [xx]
SAMPLE = 0, Final result[73]= [xx]
SAMPLE = 0, Final result[74]= [xx]
SAMPLE = 0, Final result[75]= [xx]
SAMPLE = 0, Final result[76]= [xx]
SAMPLE = 0, Final result[77]= [xx]
SAMPLE = 0, Final result[78]= [xx]
SAMPLE = 0, Final result[79]= [xx]
SAMPLE = 0, Final result[80]= [xx]
SAMPLE = 0, Final result[81]= [xx]
SAMPLE = 0, Final result[82]= [xx]
SAMPLE = 0, Final result[83]= [xx]
SAMPLE = 0, Final result[84]= [xx]
SAMPLE = 0, Final result[85]= [xx]
SAMPLE = 0, Final result[86]= [xx]
SAMPLE = 0, Final result[87]= [xx]
SAMPLE = 0, Final result[88]= [xx]
SAMPLE = 0, Final result[89]= [xx]
SAMPLE = 0, Final result[90]= [xx]
SAMPLE = 0, Final result[91]= [xx]
SAMPLE = 0, Final result[92]= [xx]
SAMPLE = 0, Final result[93]= [xx]
SAMPLE = 0, Final result[94]= [xx]
SAMPLE = 0, Final result[95]= [xx]
SAMPLE = 0, Final result[96]= [xx]
SAMPLE = 0, Final result[97]= [xx]
SAMPLE = 0, Final result[98]= [xx]
SAMPLE = 0, Final result[99]= [xx]
SAMPLE = 0, Final result[100]= [xx]
SAMPLE = 0, Final result[101]= [xx]
SAMPLE = 0, Final result[102]= [xx]
SAMPLE = 0, Final result[103]= [xx]
SAMPLE = 0, Final result[104]= [xx]
SAMPLE = 0, Final result[105]= [xx]
SAMPLE = 0, Final result[106]= [xx]
SAMPLE = 0, Final result[107]= [xx]
SAMPLE = 0, Final result[108]= [xx]
SAMPLE = 0, Final result[109]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]
SAMPLE = 1, Final result[10]= [xx]
SAMPLE = 1, Final result[11]= [xx]
SAMPLE = 1, Final result[12]= [xx]
SAMPLE = 1, Final result[13]= [xx]
SAMPLE = 1, Final result[14]= [xx]
SAMPLE = 1, Final result[15]= [xx]
SAMPLE = 1, Final result[16]= [xx]
SAMPLE = 1, Final result[17]= [xx]
SAMPLE = 1, Final result[18]= [xx]
SAMPLE = 1, Final result[19]= [xx]
SAMPLE = 1, Final result[20]= [xx]
SAMPLE = 1, Final result[21]= [xx]
SAMPLE = 1, Final result[22]= [xx]
SAMPLE = 1, Final result[23]= [xx]
SAMPLE = 1, Final result[24]= [xx]
SAMPLE = 1, Final result[25]= [xx]
SAMPLE = 1, Final result[26]= [xx]
SAMPLE = 1, Final result[27]= [xx]
SAMPLE = 1, Final result[28]= [xx]
SAMPLE = 1, Final result[29]= [xx]
SAMPLE = 1, Final result[30]= [xx]
SAMPLE = 1, Final result[31]= [xx]
SAMPLE = 1, Final result[32]= [xx]
SAMPLE = 1, Final result[33]= [xx]
SAMPLE = 1, Final result[34]= [xx]
SAMPLE = 1, Final result[35]= [xx]
SAMPLE = 1, Final result[36]= [xx]
SAMPLE = 1, Final result[37]= [xx]
SAMPLE = 1, Final result[38]= [xx]
SAMPLE = 1, Final result[39]= [xx]
SAMPLE = 1, Final result[40]= [xx]
SAMPLE = 1, Final result[41]= [xx]
SAMPLE = 1, Final result[42]= [xx]
SAMPLE = 1, Final result[43]= [xx]
SAMPLE = 1, Final result[44]= [xx]
SAMPLE = 1, Final result[45]= [xx]
SAMPLE = 1, Final result[46]= [xx]
SAMPLE = 1, Final result[47]= [xx]
SAMPLE = 1, Final result[48]= [xx]
SAMPLE = 1, Final result[49]= [xx]
SAMPLE = 1, Final result[50]= [xx]
SAMPLE = 1, Final result[51]= [xx]
SAMPLE = 1, Final result[52]= [xx]
SAMPLE = 1, Final result[53]= [xx]
SAMPLE = 1, Final result[54]= [xx]
SAMPLE = 1, Final result[55]= [xx]
SAMPLE = 1, Final result[56]= [xx]
SAMPLE = 1, Final result[57]= [xx]
SAMPLE = 1, Final result[58]= [xx]
SAMPLE = 1, Final result[59]= [xx]
SAMPLE = 1, Final result[60]= [xx]
SAMPLE = 1, Final result[61]= [xx]
SAMPLE = 1, Final result[62]= [xx]
SAMPLE = 1, Final result[63]= [xx]
SAMPLE = 1, Final result[64]= [xx]
SAMPLE = 1, Final result[65]= [xx]
SAMPLE = 1, Final result[66]= [xx]
SAMPLE = 1, Final result[67]= [xx]
SAMPLE = 1, Final result[68]= [xx]
SAMPLE = 1, Final result[69]= [xx]
SAMPLE = 1, Final result[70]= [xx]
SAMPLE = 1, Final result[71]= [xx]
SAMPLE = 1, Final result[72]= [xx]
SAMPLE = 1, Final result[73]= [xx]
SAMPLE = 1, Final result[74]= [xx]
SAMPLE = 1, Final result[75]= [xx]
SAMPLE = 1, Final result[76]= [xx]
SAMPLE = 1, Final result[77]= [xx]
SAMPLE = 1, Final result[78]= [xx]
SAMPLE = 1, Final result[79]= [xx]
SAMPLE = 1, Final result[80]= [xx]
SAMPLE = 1, Final result[81]= [xx]
SAMPLE = 1, Final result[82]= [xx]
SAMPLE = 1, Final result[83]= [xx]
SAMPLE = 1, Final result[84]= [xx]
SAMPLE = 1, Final result[85]= [xx]
SAMPLE = 1, Final result[86]= [xx]
SAMPLE = 1, Final result[87]= [xx]
SAMPLE = 1, Final result[88]= [xx]
SAMPLE = 1, Final result[89]= [xx]
SAMPLE = 1, Final result[90]= [xx]
SAMPLE = 1, Final result[91]= [xx]
SAMPLE = 1, Final result[92]= [xx]
SAMPLE = 1, Final result[93]= [xx]
SAMPLE = 1, Final result[94]= [xx]
SAMPLE = 1, Final result[95]= [xx]
SAMPLE = 1, Final result[96]= [xx]
SAMPLE = 1, Final result[97]= [xx]
SAMPLE = 1, Final result[98]= [xx]
SAMPLE = 1, Final result[99]= [xx]
SAMPLE = 1, Final result[100]= [xx]
SAMPLE = 1, Final result[101]= [xx]
SAMPLE = 1, Final result[102]= [xx]
SAMPLE = 1, Final result[103]= [xx]
SAMPLE = 1, Final result[104]= [xx]
SAMPLE = 1, Final result[105]= [xx]
SAMPLE = 1, Final result[106]= [xx]
SAMPLE = 1, Final result[107]= [xx]
SAMPLE = 1, Final result[108]= [xx]
SAMPLE = 1, Final result[109]= [xx]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8823.074 ; gain = 0.000 ; free physical = 3298 ; free virtual = 12679
set_property -name {xsim.simulate.runtime} -value {200000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [xx]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [xx]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[0][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[1][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[0][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[1][0]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [xx]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [xx]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[1][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[0][0]= [xxxxxxxx]
SAMPLE = 1, Real result ht[1][0]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [xx]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [xx]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [xx]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[4] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 200000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
set_property -name {xsim.simulate.runtime} -value {300000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 300000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[1]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 300000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 300000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 300000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300000ns
set_property -name {xsim.simulate.runtime} -value {10000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 70400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 9115.277 ; gain = 0.000 ; free physical = 2141 ; free virtual = 11921
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 9115.277 ; gain = 0.125 ; free physical = 2141 ; free virtual = 11921
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 9115.277 ; gain = 0.125 ; free physical = 2141 ; free virtual = 11921
set_property -name {xsim.simulate.runtime} -value {2000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 70400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9135.992 ; gain = 0.000 ; free physical = 1750 ; free virtual = 11710
set_property -name {xsim.simulate.runtime} -value {1500000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 70400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[220] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9135.996 ; gain = 0.000 ; free physical = 1586 ; free virtual = 11599
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[2][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[3][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[4][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[5][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[6][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[7][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[8][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[9][2]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[2][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[3][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[4][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[5][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[6][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[7][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[8][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[9][2]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9215.164 ; gain = 0.000 ; free physical = 1648 ; free virtual = 11641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[70] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [xxxxxxxx]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9231.129 ; gain = 0.000 ; free physical = 1635 ; free virtual = 11637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[70] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9231.129 ; gain = 0.000 ; free physical = 1660 ; free virtual = 11616
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9241.129 ; gain = 0.000 ; free physical = 1656 ; free virtual = 11626
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9257.117 ; gain = 3.984 ; free physical = 1620 ; free virtual = 11625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9293.129 ; gain = 0.000 ; free physical = 1609 ; free virtual = 11608
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9318.145 ; gain = 0.000 ; free physical = 1619 ; free virtual = 11625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[30] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9325.141 ; gain = 0.000 ; free physical = 1630 ; free virtual = 11613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[30] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[2][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[3][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[4][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[5][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[6][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[7][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[8][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[9][2]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[2][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[3][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[4][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[5][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[6][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[7][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[8][2]= [xxxxxxxx]
SAMPLE = 0, Real result ht[9][2]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9419.152 ; gain = 2.984 ; free physical = 1547 ; free virtual = 11607
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[30] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9445.203 ; gain = 0.000 ; free physical = 1536 ; free virtual = 11598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[30] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [xxxxxxxx]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [xxxxxxxx]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9477.184 ; gain = 0.000 ; free physical = 1541 ; free virtual = 11574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[200] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9501.168 ; gain = 9.957 ; free physical = 1531 ; free virtual = 11576
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[20] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[10] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[160] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9588.188 ; gain = 6.977 ; free physical = 2127 ; free virtual = 12055
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[160] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9613.367 ; gain = 11.992 ; free physical = 2098 ; free virtual = 11936
set_property -name {xsim.simulate.runtime} -value {2500000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 9638.371 ; gain = 3.980 ; free physical = 2095 ; free virtual = 11918
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 2500000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9676.375 ; gain = 13.984 ; free physical = 2075 ; free virtual = 11931
set_property -name {xsim.simulate.runtime} -value {4000000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {5000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 5000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [0]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [0]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [0]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [0]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [0]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [0]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [0]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [0]
SAMPLE = 1, Real result ht[0][17]= [0]
SAMPLE = 1, Real result ht[0][18]= [0]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [0]
SAMPLE = 1, Real result ht[0][22]= [0]
SAMPLE = 1, Real result ht[0][23]= [0]
SAMPLE = 1, Real result ht[1][16]= [0]
SAMPLE = 1, Real result ht[1][17]= [0]
SAMPLE = 1, Real result ht[1][18]= [0]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [0]
SAMPLE = 1, Real result ht[1][22]= [0]
SAMPLE = 1, Real result ht[1][23]= [0]
SAMPLE = 1, Real result ht[2][16]= [0]
SAMPLE = 1, Real result ht[2][17]= [0]
SAMPLE = 1, Real result ht[2][18]= [0]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [0]
SAMPLE = 1, Real result ht[2][22]= [0]
SAMPLE = 1, Real result ht[2][23]= [0]
SAMPLE = 1, Real result ht[3][16]= [0]
SAMPLE = 1, Real result ht[3][17]= [0]
SAMPLE = 1, Real result ht[3][18]= [0]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [0]
SAMPLE = 1, Real result ht[3][22]= [0]
SAMPLE = 1, Real result ht[3][23]= [0]
SAMPLE = 1, Real result ht[4][16]= [0]
SAMPLE = 1, Real result ht[4][17]= [0]
SAMPLE = 1, Real result ht[4][18]= [0]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [0]
SAMPLE = 1, Real result ht[4][22]= [0]
SAMPLE = 1, Real result ht[4][23]= [0]
SAMPLE = 1, Real result ht[5][16]= [0]
SAMPLE = 1, Real result ht[5][17]= [0]
SAMPLE = 1, Real result ht[5][18]= [0]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [0]
SAMPLE = 1, Real result ht[5][22]= [0]
SAMPLE = 1, Real result ht[5][23]= [0]
SAMPLE = 1, Real result ht[6][16]= [0]
SAMPLE = 1, Real result ht[6][17]= [0]
SAMPLE = 1, Real result ht[6][18]= [0]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [0]
SAMPLE = 1, Real result ht[6][22]= [0]
SAMPLE = 1, Real result ht[6][23]= [0]
SAMPLE = 1, Real result ht[7][16]= [0]
SAMPLE = 1, Real result ht[7][17]= [0]
SAMPLE = 1, Real result ht[7][18]= [0]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [0]
SAMPLE = 1, Real result ht[7][22]= [0]
SAMPLE = 1, Real result ht[7][23]= [0]
SAMPLE = 1, Real result ht[8][16]= [0]
SAMPLE = 1, Real result ht[8][17]= [0]
SAMPLE = 1, Real result ht[8][18]= [0]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [0]
SAMPLE = 1, Real result ht[8][22]= [0]
SAMPLE = 1, Real result ht[8][23]= [0]
SAMPLE = 1, Real result ht[9][16]= [0]
SAMPLE = 1, Real result ht[9][17]= [0]
SAMPLE = 1, Real result ht[9][18]= [0]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [0]
SAMPLE = 1, Real result ht[9][22]= [0]
SAMPLE = 1, Real result ht[9][23]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9691.762 ; gain = 0.000 ; free physical = 2066 ; free virtual = 11909
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9691.762 ; gain = 0.000 ; free physical = 2066 ; free virtual = 11909
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 5000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [0]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [0]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [0]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [0]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [0]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [0]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [0]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [0]
SAMPLE = 1, Real result ht[0][17]= [0]
SAMPLE = 1, Real result ht[0][18]= [0]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [0]
SAMPLE = 1, Real result ht[0][22]= [0]
SAMPLE = 1, Real result ht[0][23]= [0]
SAMPLE = 1, Real result ht[1][16]= [0]
SAMPLE = 1, Real result ht[1][17]= [0]
SAMPLE = 1, Real result ht[1][18]= [0]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [0]
SAMPLE = 1, Real result ht[1][22]= [0]
SAMPLE = 1, Real result ht[1][23]= [0]
SAMPLE = 1, Real result ht[2][16]= [0]
SAMPLE = 1, Real result ht[2][17]= [0]
SAMPLE = 1, Real result ht[2][18]= [0]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [0]
SAMPLE = 1, Real result ht[2][22]= [0]
SAMPLE = 1, Real result ht[2][23]= [0]
SAMPLE = 1, Real result ht[3][16]= [0]
SAMPLE = 1, Real result ht[3][17]= [0]
SAMPLE = 1, Real result ht[3][18]= [0]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [0]
SAMPLE = 1, Real result ht[3][22]= [0]
SAMPLE = 1, Real result ht[3][23]= [0]
SAMPLE = 1, Real result ht[4][16]= [0]
SAMPLE = 1, Real result ht[4][17]= [0]
SAMPLE = 1, Real result ht[4][18]= [0]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [0]
SAMPLE = 1, Real result ht[4][22]= [0]
SAMPLE = 1, Real result ht[4][23]= [0]
SAMPLE = 1, Real result ht[5][16]= [0]
SAMPLE = 1, Real result ht[5][17]= [0]
SAMPLE = 1, Real result ht[5][18]= [0]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [0]
SAMPLE = 1, Real result ht[5][22]= [0]
SAMPLE = 1, Real result ht[5][23]= [0]
SAMPLE = 1, Real result ht[6][16]= [0]
SAMPLE = 1, Real result ht[6][17]= [0]
SAMPLE = 1, Real result ht[6][18]= [0]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [0]
SAMPLE = 1, Real result ht[6][22]= [0]
SAMPLE = 1, Real result ht[6][23]= [0]
SAMPLE = 1, Real result ht[7][16]= [0]
SAMPLE = 1, Real result ht[7][17]= [0]
SAMPLE = 1, Real result ht[7][18]= [0]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [0]
SAMPLE = 1, Real result ht[7][22]= [0]
SAMPLE = 1, Real result ht[7][23]= [0]
SAMPLE = 1, Real result ht[8][16]= [0]
SAMPLE = 1, Real result ht[8][17]= [0]
SAMPLE = 1, Real result ht[8][18]= [0]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [0]
SAMPLE = 1, Real result ht[8][22]= [0]
SAMPLE = 1, Real result ht[8][23]= [0]
SAMPLE = 1, Real result ht[9][16]= [0]
SAMPLE = 1, Real result ht[9][17]= [0]
SAMPLE = 1, Real result ht[9][18]= [0]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [0]
SAMPLE = 1, Real result ht[9][22]= [0]
SAMPLE = 1, Real result ht[9][23]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9723.438 ; gain = 0.000 ; free physical = 2038 ; free virtual = 11875
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9723.438 ; gain = 0.000 ; free physical = 2038 ; free virtual = 11875
synth_design -top controller -part xc7z020clg400-1 -lint 
Command: synth_design -top controller -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-11241] undeclared symbol 'o_lstm_is_continued', assumed default net type 'wire' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:228]
INFO: [Synth 8-11241] undeclared symbol 'o_lstm_is_waiting', assumed default net type 'wire' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:229]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10396.801 ; gain = 371.828 ; free physical = 1339 ; free virtual = 11225
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lstm_unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:23]
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MAC' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:23]
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-7137] Register index_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:103]
WARNING: [Synth 8-7137] Register flag_accu_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:117]
WARNING: [Synth 8-7137] Register time_remaining_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:119]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[0] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[1] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[2] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[3] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[4] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[5] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[6] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[7] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register index_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:103]
WARNING: [Synth 8-7137] Register flag_accu_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:117]
WARNING: [Synth 8-7137] Register time_remaining_reg in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:119]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[0] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[1] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[2] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[3] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[4] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[5] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[6] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
WARNING: [Synth 8-7137] Register sum_arr_bf_reg[7] in module MAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (1#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tanh_appr' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:23]
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
	Parameter IN_BITWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh_appr' (2#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_appro' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:23]
	Parameter OUT_BITWIDTH bound to: 32 - type: integer 
	Parameter IN_BITWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_appro' (3#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:354]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:194]
WARNING: [Synth 8-6014] Unused sequential element receive_data_done_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:171]
WARNING: [Synth 8-6014] Unused sequential element wait_done_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:176]
WARNING: [Synth 8-6014] Unused sequential element fc_bf_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:254]
WARNING: [Synth 8-7137] Register finish_step_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:203]
WARNING: [Synth 8-7137] Register accu_input_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:206]
WARNING: [Synth 8-7137] Register accu_forget_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:207]
WARNING: [Synth 8-7137] Register accu_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:149]
WARNING: [Synth 8-7137] Register accu_output_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:209]
WARNING: [Synth 8-7137] Register cell_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:212]
WARNING: [Synth 8-7137] Register prev_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:223]
WARNING: [Synth 8-7137] Register gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:229]
WARNING: [Synth 8-7137] Register is_waiting_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:231]
WARNING: [Synth 8-7137] Register mac_en_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:126]
WARNING: [Synth 8-7137] Register cell_update_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:343]
WARNING: [Synth 8-7137] Register input_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:340]
WARNING: [Synth 8-7137] Register forget_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:339]
WARNING: [Synth 8-7137] Register output_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:366]
WARNING: [Synth 8-7137] Register out_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:408]
WARNING: [Synth 8-7137] Register hidden_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:411]
WARNING: [Synth 8-7137] Register finish_step_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:203]
WARNING: [Synth 8-7137] Register accu_input_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:206]
WARNING: [Synth 8-7137] Register accu_forget_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:207]
WARNING: [Synth 8-7137] Register accu_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:149]
WARNING: [Synth 8-7137] Register accu_output_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:209]
WARNING: [Synth 8-7137] Register cell_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:212]
WARNING: [Synth 8-7137] Register prev_cell_bf_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:223]
WARNING: [Synth 8-7137] Register gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:229]
WARNING: [Synth 8-7137] Register is_waiting_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:231]
WARNING: [Synth 8-7137] Register mac_en_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:126]
WARNING: [Synth 8-7137] Register cell_update_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:343]
WARNING: [Synth 8-7137] Register input_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:340]
WARNING: [Synth 8-7137] Register forget_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:339]
WARNING: [Synth 8-7137] Register output_gate_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:366]
WARNING: [Synth 8-7137] Register out_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:408]
WARNING: [Synth 8-7137] Register hidden_state_reg in module lstm_unit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:411]
INFO: [Synth 8-6155] done synthesizing module 'lstm_unit' (4#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:325]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:250]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:242]
WARNING: [Synth 8-6014] Unused sequential element current_input_index_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:302]
WARNING: [Synth 8-6014] Unused sequential element w_state_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:313]
WARNING: [Synth 8-6014] Unused sequential element is_load_cell_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:450]
WARNING: [Synth 8-7137] Register read_bias_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:254]
WARNING: [Synth 8-7137] Register is_last_timestep_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:210]
WARNING: [Synth 8-7137] Register is_last_sample_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:211]
WARNING: [Synth 8-7137] Register data_load_done_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:290]
WARNING: [Synth 8-7137] Register t_valid_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:295]
WARNING: [Synth 8-7137] Register is_load_bias_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:213]
WARNING: [Synth 8-7137] Register is_last_input_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:208]
WARNING: [Synth 8-7137] Register current_weight_index_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:301]
WARNING: [Synth 8-7137] Register current_buffer_index_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:303]
WARNING: [Synth 8-7137] Register current_bias_index_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:304]
WARNING: [Synth 8-7137] Register type_gate_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:215]
WARNING: [Synth 8-7137] Register r_state_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:312]
WARNING: [Synth 8-7137] Register weight_bf_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register input_bf_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:344]
WARNING: [Synth 8-7137] Register r_data_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:350]
WARNING: [Synth 8-7137] Register bias_bf_reg in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register weight_reg[0] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[1] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[2] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[3] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[4] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[5] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[6] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[7] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[8] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[9] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[10] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[11] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[12] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[13] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[14] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[15] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[16] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[17] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[18] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[19] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[20] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[21] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[22] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[23] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[24] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[25] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[26] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[27] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[28] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
WARNING: [Synth 8-7137] Register weight_reg[29] in module controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:217]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10490.770 ; gain = 465.797 ; free physical = 1223 ; free virtual = 11116
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Apr 19 23:26:18 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-1 | 9            | 0        |
| ASSIGN-5 | 1            | 0        |
| ASSIGN-6 | 2            | 0        |
| INFER-1  | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 32 32 32 32 32 32 32 32 32) of add/sub cluster ending with expression '(accu_bf[6] + prev_sum_bf)' could yield maximum size of 36, but only width of 32 is being used.
Hierarchy 'MAC', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv', Line 180, Additional lines 73 74 75 76 77 78 79.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 1 8) of add/sub cluster ending with expression '(current_buffer_index + 1)' could yield maximum size of 9, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 551.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 2 8) of add/sub cluster ending with expression '(current_buffer_index + 2)' could yield maximum size of 9, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 554.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 1 8) of add/sub cluster ending with expression '(current_buffer_index + 1)' could yield maximum size of 9, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 554.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 2 8) of add/sub cluster ending with expression '(current_buffer_index + 3)' could yield maximum size of 9, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 557.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 2 8) of add/sub cluster ending with expression '(current_buffer_index + 2)' could yield maximum size of 9, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 557.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 1 8) of add/sub cluster ending with expression '(current_buffer_index + 1)' could yield maximum size of 9, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 557.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 1 7) of add/sub cluster ending with expression '(current_no_units - 1)' could yield maximum size of 7, but only width of 5 is being used.
Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 432.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_buffer_index' are not set. First unset bit index is 0. 
RTL Name 'max_buffer_index', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 150.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'o_lstm_is_continued' was assigned but not read. 
RTL Name 'o_lstm_is_continued', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 228.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'o_lstm_is_waiting' was assigned but not read. 
RTL Name 'o_lstm_is_waiting', Hierarchy 'controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv', Line 229.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_out_reg. 
RTL Name 'data_out_reg', Hierarchy 'sigmoid_appro', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv', Line 60.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 31 32) of add/sub cluster ending with expression '(data_in + (data_in >>> 2))' could yield maximum size of 33, but only width of 31 is being used.
Hierarchy 'tanh_appr', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv', Line 77.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for data_out_reg. 
RTL Name 'data_out_reg', Hierarchy 'tanh_appr', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv', Line 66.
INFO: [Synth 37-85] Total of 14 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.3 . Memory (MB): peak = 10505.613 ; gain = 0.000 ; free physical = 1227 ; free virtual = 11116
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10660.352 ; gain = 0.000 ; free physical = 1176 ; free virtual = 11079
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 10660.352 ; gain = 936.914 ; free physical = 1172 ; free virtual = 11075
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Fri Apr 19 23:26:41 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs impl_1 -jobs 8
[Fri Apr 19 23:27:56 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
[Fri Apr 19 23:27:56 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 10660.352 ; gain = 0.000 ; free physical = 459 ; free virtual = 8868
INFO: [Netlist 29-17] Analyzing 4146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10660.352 ; gain = 0.000 ; free physical = 2790 ; free virtual = 11111
Restored from archive | CPU: 2.540000 secs | Memory: 65.226311 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10660.352 ; gain = 0.000 ; free physical = 2790 ; free virtual = 11111
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10870.488 ; gain = 0.000 ; free physical = 2477 ; free virtual = 10800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 11133.422 ; gain = 473.070 ; free physical = 2291 ; free virtual = 10670
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Fri Apr 19 23:36:39 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Apr 19 23:37:39 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11267.355 ; gain = 0.000 ; free physical = 2413 ; free virtual = 9387
INFO: [Netlist 29-17] Analyzing 1367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11267.355 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9388
Restored from archive | CPU: 1.310000 secs | Memory: 31.334702 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11267.355 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9388
refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 11315.367 ; gain = 51.008 ; free physical = 2415 ; free virtual = 9380
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Fri Apr 19 23:41:34 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Apr 19 23:42:41 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11403.410 ; gain = 0.000 ; free physical = 2695 ; free virtual = 9716
INFO: [Netlist 29-17] Analyzing 905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.66 . Memory (MB): peak = 11403.410 ; gain = 0.000 ; free physical = 2756 ; free virtual = 9735
Restored from archive | CPU: 0.700000 secs | Memory: 16.551422 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.66 . Memory (MB): peak = 11403.410 ; gain = 0.000 ; free physical = 2756 ; free virtual = 9735
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 11403.410 ; gain = 0.000 ; free physical = 2662 ; free virtual = 9731
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
