
AVRASM ver. 2.1.30  E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm Tue Dec 28 17:33:15 2021

E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1086): warning: Register r4 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1087): warning: Register r5 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1088): warning: Register r6 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1089): warning: Register r7 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1090): warning: Register r9 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1091): warning: Register r8 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1092): warning: Register r11 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1093): warning: Register r10 already defined by the .DEF directive
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1094): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R4
                 	.DEF _a_msb=R5
                 	.DEF _b=R6
                 	.DEF _b_msb=R7
                 	.DEF _i=R9
                 	.DEF _operator=R8
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c031      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000013 0000
000014 0000      	.DB  0x0,0x0,0x0,0x0
000015 0000      	.DB  0x0,0x0
                 
                 _0x3:
000016 3837
000017 2f39
000018 3534
000019 2a36      	.DB  0x37,0x38,0x39,0x2F,0x34,0x35,0x36,0x2A
00001a 3231
00001b 2d33
00001c 3063
00001d 2b3d      	.DB  0x31,0x32,0x33,0x2D,0x63,0x30,0x3D,0x2B
                 _0x2000060:
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1132): warning: .cseg .db misalignment - padding zero byte
00001e 0001      	.DB  0x1
                 _0x2000000:
00001f 4e2d
000020 4e41
000021 4900
000022 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
E:\term 9\az rizpardazande\5\Debug\List\5 finish.asm(1135): warning: .cseg .db misalignment - padding zero byte
000023 0000      	.DB  0x0
                 _0x2020003:
000024 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000025 0006      	.DW  0x06
000026 0004      	.DW  0x04
000027 0026      	.DW  __REG_VARS*2
                 
000028 0010      	.DW  0x10
000029 0170      	.DW  _keypad_S0000000000
00002a 002c      	.DW  _0x3*2
                 
00002b 0001      	.DW  0x01
00002c 0180      	.DW  __seed_G100
00002d 003c      	.DW  _0x2000060*2
                 
00002e 0002      	.DW  0x02
00002f 0184      	.DW  __base_y_G101
000030 0048      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
000031 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000032 94f8      	CLI
000033 27ee      	CLR  R30
000034 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000035 e0f1      	LDI  R31,1
000036 bffb      	OUT  GICR,R31
000037 bfeb      	OUT  GICR,R30
000038 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000039 e08d      	LDI  R24,(14-2)+1
00003a e0a2      	LDI  R26,2
00003b 27bb      	CLR  R27
                 __CLEAR_REG:
00003c 93ed      	ST   X+,R30
00003d 958a      	DEC  R24
00003e f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003f e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000040 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000041 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000042 93ed      	ST   X+,R30
000043 9701      	SBIW R24,1
000044 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000045 e4ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000046 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000047 9185      	LPM  R24,Z+
000048 9195      	LPM  R25,Z+
000049 9700      	SBIW R24,0
00004a f061      	BREQ __GLOBAL_INI_END
00004b 91a5      	LPM  R26,Z+
00004c 91b5      	LPM  R27,Z+
00004d 9005      	LPM  R0,Z+
00004e 9015      	LPM  R1,Z+
00004f 01bf      	MOVW R22,R30
000050 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000051 9005      	LPM  R0,Z+
000052 920d      	ST   X+,R0
000053 9701      	SBIW R24,1
000054 f7e1      	BRNE __GLOBAL_INI_LOOP
000055 01fb      	MOVW R30,R22
000056 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000057 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000058 bfed      	OUT  SPL,R30
000059 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005b e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005c e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005d c068      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/28/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <stdint.h>
                 ;#include <stdlib.h>
                 ;
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;char buffer[16];
                 ;int a = 0, b = 0;
                 ;uint8_t i = 0;
                 ;char operator;
                 ;char numpad() {
                 ; 0000 0026 char numpad() {
                 
                 	.CSEG
                 _numpad:
                 ; .FSTART _numpad
                 ; 0000 0027   static const char keypad[4][4] = {
                 ; 0000 0028     '7', '8', '9', '/',
                 ; 0000 0029     '4', '5', '6', '*',
                 ; 0000 002A     '1', '2', '3', '-',
                 ; 0000 002B     'c', '0', '=', '+'
                 ; 0000 002C   };
                 
                 	.DSEG
                 
                 	.CSEG
                 ; 0000 002D   uint8_t x, y;
                 ; 0000 002E   for (y = 0; y < 5; y++) {
00005e d258      	RCALL __SAVELOCR2
                 ;	x -> R17
                 ;	y -> R16
00005f e000      	LDI  R16,LOW(0)
                 _0x5:
000060 3005      	CPI  R16,5
000061 f520      	BRSH _0x6
                 ; 0000 002F     PORTD = ~(1 << y);
000062 2fe0      	MOV  R30,R16
000063 e0a1      	LDI  R26,LOW(1)
000064 d209      	RCALL __LSLB12
000065 95e0      	COM  R30
000066 bbe2      	OUT  0x12,R30
                 ; 0000 0030     x = (~PIND & 0b11110000) >> 4;
000067 b3e0      	IN   R30,0x10
000068 95e0      	COM  R30
000069 7fe0      	ANDI R30,LOW(0xF0)
00006a e0f0      	LDI  R31,0
00006b d20f      	RCALL __ASRW4
00006c 2f1e      	MOV  R17,R30
                 ; 0000 0031     if (x) {
00006d 3010      	CPI  R17,0
00006e f0a9      	BREQ _0x7
                 ; 0000 0032       x = (x == 8)? 3 : x >> 1;
00006f 3018      	CPI  R17,8
000070 f411      	BRNE _0x8
000071 e0e3      	LDI  R30,LOW(3)
000072 c004      	RJMP _0x9
                 _0x8:
000073 2fe1      	MOV  R30,R17
000074 e0f0      	LDI  R31,0
000075 95f5      	ASR  R31
000076 95e7      	ROR  R30
                 _0x9:
000077 2f1e      	MOV  R17,R30
                 ; 0000 0033       return keypad[y][x];
000078 2fe0      	MOV  R30,R16
000079 e7a0      	LDI  R26,LOW(_keypad_S0000000000)
00007a e0b1      	LDI  R27,HIGH(_keypad_S0000000000)
00007b e0f0      	LDI  R31,0
00007c d1f9      	RCALL __LSLW2
00007d 0fae      	ADD  R26,R30
00007e 1fbf      	ADC  R27,R31
00007f 27ee      	CLR  R30
000080 0fa1      	ADD  R26,R17
000081 1fbe      	ADC  R27,R30
000082 91ec      	LD   R30,X
000083 c003      	RJMP _0x20A0002
                 ; 0000 0034     }
                 ; 0000 0035   }
                 _0x7:
000084 5f0f      	SUBI R16,-1
000085 cfda      	RJMP _0x5
                 _0x6:
                 ; 0000 0036   return 0;
000086 e0e0      	LDI  R30,LOW(0)
                 _0x20A0002:
000087 9109      	LD   R16,Y+
000088 9119      	LD   R17,Y+
000089 9508      	RET
                 ; 0000 0037 }
                 ; .FEND
                 ;int calc() {
                 ; 0000 0038 int calc() {
                 _calc:
                 ; .FSTART _calc
                 ; 0000 0039   if (operator == '+') {
00008a e2eb      	LDI  R30,LOW(43)
00008b 15e8      	CP   R30,R8
00008c f421      	BRNE _0xB
                 ; 0000 003A     return a + b;
00008d 01f3      	MOVW R30,R6
00008e 0de4      	ADD  R30,R4
00008f 1df5      	ADC  R31,R5
000090 9508      	RET
                 ; 0000 003B   } else if (operator == '-') {
                 _0xB:
000091 e2ed      	LDI  R30,LOW(45)
000092 15e8      	CP   R30,R8
000093 f421      	BRNE _0xD
                 ; 0000 003C     return a - b;
000094 01f2      	MOVW R30,R4
000095 19e6      	SUB  R30,R6
000096 09f7      	SBC  R31,R7
000097 9508      	RET
                 ; 0000 003D   } else if (operator == '/') {
                 _0xD:
000098 e2ef      	LDI  R30,LOW(47)
000099 15e8      	CP   R30,R8
00009a f421      	BRNE _0xF
                 ; 0000 003E     return a / b;
00009b 01f3      	MOVW R30,R6
00009c 01d2      	MOVW R26,R4
00009d d206      	RCALL __DIVW21
00009e 9508      	RET
                 ; 0000 003F   } else if (operator == '*') {
                 _0xF:
00009f e2ea      	LDI  R30,LOW(42)
0000a0 15e8      	CP   R30,R8
0000a1 f421      	BRNE _0x11
                 ; 0000 0040     return a * b;
0000a2 01f3      	MOVW R30,R6
0000a3 01d2      	MOVW R26,R4
0000a4 d1e7      	RCALL __MULW12
0000a5 9508      	RET
                 ; 0000 0041   } else if (operator == '=') {
                 _0x11:
0000a6 e3ed      	LDI  R30,LOW(61)
0000a7 15e8      	CP   R30,R8
0000a8 f411      	BRNE _0x13
                 ; 0000 0042     return a;
0000a9 01f2      	MOVW R30,R4
0000aa 9508      	RET
                 ; 0000 0043   }
                 ; 0000 0044 }
                 _0x13:
0000ab 9508      	RET
                 ; .FEND
                 ;void reset() {
                 ; 0000 0045 void reset() {
                 _reset:
                 ; .FSTART _reset
                 ; 0000 0046   for (i = 0; i <= 16; i++) {
0000ac 2499      	CLR  R9
                 _0x15:
0000ad e1e0      	LDI  R30,LOW(16)
0000ae 15e9      	CP   R30,R9
0000af f040      	BRLO _0x16
                 ; 0000 0047      buffer[i] = 0;
0000b0 2de9      	MOV  R30,R9
0000b1 e0f0      	LDI  R31,0
0000b2 5ae0      	SUBI R30,LOW(-_buffer)
0000b3 4ffe      	SBCI R31,HIGH(-_buffer)
0000b4 e0a0      	LDI  R26,LOW(0)
0000b5 83a0      	STD  Z+0,R26
                 ; 0000 0048   }
0000b6 9493      	INC  R9
0000b7 cff5      	RJMP _0x15
                 _0x16:
                 ; 0000 0049   lcd_clear();
0000b8 d12b      	RCALL _lcd_clear
                 ; 0000 004A   if (operator) {
0000b9 2088      	TST  R8
0000ba f031      	BREQ _0x17
                 ; 0000 004B   lcd_gotoxy(0, 1);
0000bb e0e0      	LDI  R30,LOW(0)
0000bc 93ea      	ST   -Y,R30
0000bd e0a1      	LDI  R26,LOW(1)
0000be d118      	RCALL _lcd_gotoxy
                 ; 0000 004C   lcd_putchar(operator);
0000bf 2da8      	MOV  R26,R8
0000c0 d131      	RCALL _lcd_putchar
                 ; 0000 004D   }
                 ; 0000 004E   lcd_gotoxy(0, 0);
                 _0x17:
0000c1 e0e0      	LDI  R30,LOW(0)
0000c2 93ea      	ST   -Y,R30
0000c3 e0a0      	LDI  R26,LOW(0)
0000c4 d112      	RCALL _lcd_gotoxy
                 ; 0000 004F }
0000c5 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0052 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0053 // Declare your local variables here
                 ; 0000 0054 
                 ; 0000 0055 // Input/Output Ports initialization
                 ; 0000 0056 // Port B initialization
                 ; 0000 0057 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0058 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000c6 e0e0      	LDI  R30,LOW(0)
0000c7 bbe7      	OUT  0x17,R30
                 ; 0000 0059 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005A PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000c8 bbe8      	OUT  0x18,R30
                 ; 0000 005B 
                 ; 0000 005C // Port C initialization
                 ; 0000 005D // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005E DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000c9 bbe4      	OUT  0x14,R30
                 ; 0000 005F // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0060 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ca bbe5      	OUT  0x15,R30
                 ; 0000 0061 
                 ; 0000 0062 // Port D initialization
                 ; 0000 0063 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0064 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
0000cb e0ef      	LDI  R30,LOW(15)
0000cc bbe1      	OUT  0x11,R30
                 ; 0000 0065 // State: Bit7=P Bit6=P Bit5=P Bit4=P Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0066 PORTD=(1<<PORTD7) | (1<<PORTD6) | (1<<PORTD5) | (1<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000cd efe0      	LDI  R30,LOW(240)
0000ce bbe2      	OUT  0x12,R30
                 ; 0000 0067 
                 ; 0000 0068 // Timer/Counter 0 initialization
                 ; 0000 0069 // Clock source: System Clock
                 ; 0000 006A // Clock value: Timer 0 Stopped
                 ; 0000 006B TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
0000cf e0e0      	LDI  R30,LOW(0)
0000d0 bfe3      	OUT  0x33,R30
                 ; 0000 006C TCNT0=0x00;
0000d1 bfe2      	OUT  0x32,R30
                 ; 0000 006D 
                 ; 0000 006E // Timer/Counter 1 initialization
                 ; 0000 006F // Clock source: System Clock
                 ; 0000 0070 // Clock value: Timer1 Stopped
                 ; 0000 0071 // Mode: Normal top=0xFFFF
                 ; 0000 0072 // OC1A output: Disconnected
                 ; 0000 0073 // OC1B output: Disconnected
                 ; 0000 0074 // Noise Canceler: Off
                 ; 0000 0075 // Input Capture on Falling Edge
                 ; 0000 0076 // Timer1 Overflow Interrupt: Off
                 ; 0000 0077 // Input Capture Interrupt: Off
                 ; 0000 0078 // Compare A Match Interrupt: Off
                 ; 0000 0079 // Compare B Match Interrupt: Off
                 ; 0000 007A TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000d2 bdef      	OUT  0x2F,R30
                 ; 0000 007B TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000d3 bdee      	OUT  0x2E,R30
                 ; 0000 007C TCNT1H=0x00;
0000d4 bded      	OUT  0x2D,R30
                 ; 0000 007D TCNT1L=0x00;
0000d5 bdec      	OUT  0x2C,R30
                 ; 0000 007E ICR1H=0x00;
0000d6 bde7      	OUT  0x27,R30
                 ; 0000 007F ICR1L=0x00;
0000d7 bde6      	OUT  0x26,R30
                 ; 0000 0080 OCR1AH=0x00;
0000d8 bdeb      	OUT  0x2B,R30
                 ; 0000 0081 OCR1AL=0x00;
0000d9 bdea      	OUT  0x2A,R30
                 ; 0000 0082 OCR1BH=0x00;
0000da bde9      	OUT  0x29,R30
                 ; 0000 0083 OCR1BL=0x00;
0000db bde8      	OUT  0x28,R30
                 ; 0000 0084 
                 ; 0000 0085 // Timer/Counter 2 initialization
                 ; 0000 0086 // Clock source: System Clock
                 ; 0000 0087 // Clock value: Timer2 Stopped
                 ; 0000 0088 // Mode: Normal top=0xFF
                 ; 0000 0089 // OC2 output: Disconnected
                 ; 0000 008A ASSR=0<<AS2;
0000dc bde2      	OUT  0x22,R30
                 ; 0000 008B TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000dd bde5      	OUT  0x25,R30
                 ; 0000 008C TCNT2=0x00;
0000de bde4      	OUT  0x24,R30
                 ; 0000 008D OCR2=0x00;
0000df bde3      	OUT  0x23,R30
                 ; 0000 008E 
                 ; 0000 008F // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0090 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
0000e0 bfe9      	OUT  0x39,R30
                 ; 0000 0091 
                 ; 0000 0092 // External Interrupt(s) initialization
                 ; 0000 0093 // INT0: Off
                 ; 0000 0094 // INT1: Off
                 ; 0000 0095 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000e1 bfe5      	OUT  0x35,R30
                 ; 0000 0096 
                 ; 0000 0097 // USART initialization
                 ; 0000 0098 // USART disabled
                 ; 0000 0099 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000e2 b9ea      	OUT  0xA,R30
                 ; 0000 009A 
                 ; 0000 009B // Analog Comparator initialization
                 ; 0000 009C // Analog Comparator: Off
                 ; 0000 009D // The Analog Comparator's positive input is
                 ; 0000 009E // connected to the AIN0 pin
                 ; 0000 009F // The Analog Comparator's negative input is
                 ; 0000 00A0 // connected to the AIN1 pin
                 ; 0000 00A1 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000e3 e8e0      	LDI  R30,LOW(128)
0000e4 b9e8      	OUT  0x8,R30
                 ; 0000 00A2 SFIOR=(0<<ACME);
0000e5 e0e0      	LDI  R30,LOW(0)
0000e6 bfe0      	OUT  0x30,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // ADC initialization
                 ; 0000 00A5 // ADC disabled
                 ; 0000 00A6 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000e7 b9e6      	OUT  0x6,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // SPI initialization
                 ; 0000 00A9 // SPI disabled
                 ; 0000 00AA SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000e8 b9ed      	OUT  0xD,R30
                 ; 0000 00AB 
                 ; 0000 00AC // TWI initialization
                 ; 0000 00AD // TWI disabled
                 ; 0000 00AE TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000e9 bfe6      	OUT  0x36,R30
                 ; 0000 00AF 
                 ; 0000 00B0 // Alphanumeric LCD initialization
                 ; 0000 00B1 // Connections are specified in the
                 ; 0000 00B2 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00B3 // RS - PORTB Bit 6
                 ; 0000 00B4 // RD - PORTB Bit 5
                 ; 0000 00B5 // EN - PORTB Bit 4
                 ; 0000 00B6 // D4 - PORTB Bit 3
                 ; 0000 00B7 // D5 - PORTB Bit 2
                 ; 0000 00B8 // D6 - PORTB Bit 1
                 ; 0000 00B9 // D7 - PORTB Bit 0
                 ; 0000 00BA // Characters/line: 16
                 ; 0000 00BB lcd_init(16);
0000ea e1a0      	LDI  R26,LOW(16)
0000eb d12b      	RCALL _lcd_init
                 ; 0000 00BC lcd_clear();
0000ec d0f7      	RCALL _lcd_clear
                 ; 0000 00BD 
                 ; 0000 00BE // Main loop
                 ; 0000 00BF while (1) {
                 _0x18:
                 ; 0000 00C0     // Get 4 inputs from numpad, save in buffer and echo on LCD
                 ; 0000 00C1     int i = 0;
                 ; 0000 00C2     while (i < 16) {
0000ed 9722      	SBIW R28,2
0000ee e0e0      	LDI  R30,LOW(0)
0000ef 83e8      	ST   Y,R30
0000f0 83e9      	STD  Y+1,R30
                 ;	i -> Y+0
                 _0x1B:
0000f1 81a8      	LD   R26,Y
0000f2 81b9      	LDD  R27,Y+1
0000f3 9750      	SBIW R26,16
0000f4 f00c      	BRLT PC+2
0000f5 c050      	RJMP _0x1D
                 ; 0000 00C3       char x = 0;
                 ; 0000 00C4       x = numpad();
0000f6 9721      	SBIW R28,1
0000f7 e0e0      	LDI  R30,LOW(0)
0000f8 83e8      	ST   Y,R30
                 ;	i -> Y+1
                 ;	x -> Y+0
0000f9 df64      	RCALL _numpad
0000fa 83e8      	ST   Y,R30
                 ; 0000 00C5       if (x == 'c') {
0000fb 81a8      	LD   R26,Y
0000fc 36a3      	CPI  R26,LOW(0x63)
0000fd f439      	BRNE _0x1E
                 ; 0000 00C6         b = 0;
0000fe 2466      	CLR  R6
0000ff 2477      	CLR  R7
                 ; 0000 00C7         reset();
000100 dfab      	RCALL _reset
                 ; 0000 00C8         i = 0;
000101 e0e0      	LDI  R30,LOW(0)
000102 83e9      	STD  Y+1,R30
000103 83ea      	STD  Y+1+1,R30
                 ; 0000 00C9       } else if (x == '+' || x == '-' || x == '/' || x == '*' || x == '=') {
000104 c03d      	RJMP _0x1F
                 _0x1E:
000105 81a8      	LD   R26,Y
000106 32ab      	CPI  R26,LOW(0x2B)
000107 f041      	BREQ _0x21
000108 32ad      	CPI  R26,LOW(0x2D)
000109 f031      	BREQ _0x21
00010a 32af      	CPI  R26,LOW(0x2F)
00010b f021      	BREQ _0x21
00010c 32aa      	CPI  R26,LOW(0x2A)
00010d f011      	BREQ _0x21
00010e 33ad      	CPI  R26,LOW(0x3D)
00010f f4c9      	BRNE _0x20
                 _0x21:
                 ; 0000 00CA         if (operator) {
000110 2088      	TST  R8
000111 f0a9      	BREQ _0x23
                 ; 0000 00CB           a = b;
000112 0123      	MOVW R4,R6
                 ; 0000 00CC           b = atoi(buffer);
000113 e6a0      	LDI  R26,LOW(_buffer)
000114 e0b1      	LDI  R27,HIGH(_buffer)
000115 d033      	RCALL _atoi
000116 013f      	MOVW R6,R30
                 ; 0000 00CD           b = calc();
000117 df72      	RCALL _calc
000118 013f      	MOVW R6,R30
                 ; 0000 00CE           operator = x;
000119 8088      	LDD  R8,Y+0
                 ; 0000 00CF           reset();
00011a df91      	RCALL _reset
                 ; 0000 00D0           itoa(b,buffer);
00011b 927a      	ST   -Y,R7
00011c 926a      	ST   -Y,R6
00011d e6a0      	LDI  R26,LOW(_buffer)
00011e e0b1      	LDI  R27,HIGH(_buffer)
00011f d05e      	RCALL _itoa
                 ; 0000 00D1           lcd_puts(buffer);
000120 e6a0      	LDI  R26,LOW(_buffer)
000121 e0b1      	LDI  R27,HIGH(_buffer)
000122 d0e3      	RCALL _lcd_puts
                 ; 0000 00D2           i = 0;
000123 e0e0      	LDI  R30,LOW(0)
000124 83e9      	STD  Y+1,R30
000125 83ea      	STD  Y+1+1,R30
                 ; 0000 00D3         } else {
000126 c001      	RJMP _0x24
                 _0x23:
                 ; 0000 00D4           operator = x;
000127 8088      	LDD  R8,Y+0
                 ; 0000 00D5         }
                 _0x24:
                 ; 0000 00D6      } else if (x) {
000128 c019      	RJMP _0x25
                 _0x20:
000129 81e8      	LD   R30,Y
00012a 30e0      	CPI  R30,0
00012b f0b1      	BREQ _0x26
                 ; 0000 00D7         if (i == 0) reset();
00012c 81e9      	LDD  R30,Y+1
00012d 81fa      	LDD  R31,Y+1+1
00012e 9730      	SBIW R30,0
00012f f409      	BRNE _0x27
000130 df7b      	RCALL _reset
                 ; 0000 00D8         buffer[i] = x;
                 _0x27:
000131 81e9      	LDD  R30,Y+1
000132 81fa      	LDD  R31,Y+1+1
000133 5ae0      	SUBI R30,LOW(-_buffer)
000134 4ffe      	SBCI R31,HIGH(-_buffer)
000135 81a8      	LD   R26,Y
000136 83a0      	STD  Z+0,R26
                 ; 0000 00D9         lcd_gotoxy(i,0);
000137 81e9      	LDD  R30,Y+1
000138 93ea      	ST   -Y,R30
000139 e0a0      	LDI  R26,LOW(0)
00013a d09c      	RCALL _lcd_gotoxy
                 ; 0000 00DA         lcd_putchar(x);
00013b 81a8      	LD   R26,Y
00013c d0b5      	RCALL _lcd_putchar
                 ; 0000 00DB         i++;
00013d 81e9      	LDD  R30,Y+1
00013e 81fa      	LDD  R31,Y+1+1
00013f 9631      	ADIW R30,1
000140 83e9      	STD  Y+1,R30
000141 83fa      	STD  Y+1+1,R31
                 ; 0000 00DC       }
                 ; 0000 00DD       delay_ms(200);
                 _0x26:
                 _0x25:
                 _0x1F:
000142 eca8      	LDI  R26,LOW(200)
000143 d110      	RCALL SUBOPT_0x0
                 ; 0000 00DE     }
000144 9621      	ADIW R28,1
000145 cfab      	RJMP _0x1B
                 _0x1D:
                 ; 0000 00DF   }
000146 9622      	ADIW R28,2
000147 cfa5      	RJMP _0x18
                 ; 0000 00E0 }
                 _0x28:
000148 cfff      	RJMP _0x28
                 ; .FEND
                 
                 	.CSEG
                 _atoi:
                 ; .FSTART _atoi
000149 93ba      	ST   -Y,R27
00014a 93aa      	ST   -Y,R26
00014b 81b9         	ldd  r27,y+1
00014c 81a8         	ld   r26,y
                 __atoi0:
00014d 91ec         	ld   r30,x
00014e 2f8a              mov  r24,r26
00014f 2fae      	MOV  R26,R30
000150 d0f8      	RCALL _isspace
000151 2fa8              mov  r26,r24
000152 23ee         	tst  r30
000153 f011         	breq __atoi1
000154 9611         	adiw r26,1
000155 cff7         	rjmp __atoi0
                 __atoi1:
000156 94e8         	clt
000157 91ec         	ld   r30,x
000158 32ed         	cpi  r30,'-'
000159 f411         	brne __atoi2
00015a 9468         	set
00015b c002         	rjmp __atoi3
                 __atoi2:
00015c 32eb         	cpi  r30,'+'
00015d f409         	brne __atoi4
                 __atoi3:
00015e 9611         	adiw r26,1
                 __atoi4:
00015f 2766         	clr  r22
000160 2777         	clr  r23
                 __atoi5:
000161 91ec         	ld   r30,x
000162 2f8a              mov  r24,r26
000163 2fae      	MOV  R26,R30
000164 d0db      	RCALL _isdigit
000165 2fa8              mov  r26,r24
000166 23ee         	tst  r30
000167 f079         	breq __atoi6
000168 01fb         	movw r30,r22
000169 0f66         	lsl  r22
00016a 1f77         	rol  r23
00016b 0f66         	lsl  r22
00016c 1f77         	rol  r23
00016d 0f6e         	add  r22,r30
00016e 1f7f         	adc  r23,r31
00016f 0f66         	lsl  r22
000170 1f77         	rol  r23
000171 91ed         	ld   r30,x+
000172 27ff         	clr  r31
000173 53e0         	subi r30,'0'
000174 0f6e         	add  r22,r30
000175 1f7f         	adc  r23,r31
000176 cfea         	rjmp __atoi5
                 __atoi6:
000177 01fb         	movw r30,r22
000178 f41e         	brtc __atoi7
000179 95e0         	com  r30
00017a 95f0         	com  r31
00017b 9631         	adiw r30,1
                 __atoi7:
00017c 9622         	adiw r28,2
00017d 9508         	ret
                 ; .FEND
                 _itoa:
                 ; .FSTART _itoa
00017e 93ba      	ST   -Y,R27
00017f 93aa      	ST   -Y,R26
000180 91a9          ld   r26,y+
000181 91b9          ld   r27,y+
000182 91e9          ld   r30,y+
000183 91f9          ld   r31,y+
000184 9630          adiw r30,0
000185 f42a          brpl __itoa0
000186 95e0          com  r30
000187 95f0          com  r31
000188 9631          adiw r30,1
000189 e26d          ldi  r22,'-'
00018a 936d          st   x+,r22
                 __itoa0:
00018b 94e8          clt
00018c e180          ldi  r24,low(10000)
00018d e297          ldi  r25,high(10000)
00018e d00d          rcall __itoa1
00018f ee88          ldi  r24,low(1000)
000190 e093          ldi  r25,high(1000)
000191 d00a          rcall __itoa1
000192 e684          ldi  r24,100
000193 2799          clr  r25
000194 d007          rcall __itoa1
000195 e08a          ldi  r24,10
000196 d005          rcall __itoa1
000197 2f6e          mov  r22,r30
000198 d010          rcall __itoa5
000199 2766          clr  r22
00019a 936c          st   x,r22
00019b 9508          ret
                 
                 __itoa1:
00019c 2766          clr	 r22
                 __itoa2:
00019d 17e8          cp   r30,r24
00019e 07f9          cpc  r31,r25
00019f f020          brlo __itoa3
0001a0 9563          inc  r22
0001a1 1be8          sub  r30,r24
0001a2 0bf9          sbc  r31,r25
0001a3 f7c9          brne __itoa2
                 __itoa3:
0001a4 2366          tst  r22
0001a5 f411          brne __itoa4
0001a6 f016          brts __itoa5
0001a7 9508          ret
                 __itoa4:
0001a8 9468          set
                 __itoa5:
0001a9 5d60          subi r22,-0x30
0001aa 936d          st   x+,r22
0001ab 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
0001ac 93aa      	ST   -Y,R26
0001ad 81e8      	LD   R30,Y
0001ae 71e0      	ANDI R30,LOW(0x10)
0001af f011      	BREQ _0x2020004
0001b0 9ac3      	SBI  0x18,3
0001b1 c001      	RJMP _0x2020005
                 _0x2020004:
0001b2 98c3      	CBI  0x18,3
                 _0x2020005:
0001b3 81e8      	LD   R30,Y
0001b4 72e0      	ANDI R30,LOW(0x20)
0001b5 f011      	BREQ _0x2020006
0001b6 9ac2      	SBI  0x18,2
0001b7 c001      	RJMP _0x2020007
                 _0x2020006:
0001b8 98c2      	CBI  0x18,2
                 _0x2020007:
0001b9 81e8      	LD   R30,Y
0001ba 74e0      	ANDI R30,LOW(0x40)
0001bb f011      	BREQ _0x2020008
0001bc 9ac1      	SBI  0x18,1
0001bd c001      	RJMP _0x2020009
                 _0x2020008:
0001be 98c1      	CBI  0x18,1
                 _0x2020009:
0001bf 81e8      	LD   R30,Y
0001c0 78e0      	ANDI R30,LOW(0x80)
0001c1 f011      	BREQ _0x202000A
0001c2 9ac0      	SBI  0x18,0
0001c3 c001      	RJMP _0x202000B
                 _0x202000A:
0001c4 98c0      	CBI  0x18,0
                 _0x202000B:
0001c5 d090      	RCALL SUBOPT_0x1
0001c6 9ac4      	SBI  0x18,4
0001c7 d08e      	RCALL SUBOPT_0x1
0001c8 98c4      	CBI  0x18,4
0001c9 d08c      	RCALL SUBOPT_0x1
0001ca c073      	RJMP _0x20A0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0001cb 93aa      	ST   -Y,R26
0001cc 81a8      	LD   R26,Y
0001cd dfde      	RCALL __lcd_write_nibble_G101
0001ce 81e8          ld    r30,y
0001cf 95e2          swap  r30
0001d0 83e8          st    y,r30
0001d1 81a8      	LD   R26,Y
0001d2 dfd9      	RCALL __lcd_write_nibble_G101
                +
0001d3 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0001d4 958a     +DEC R24
0001d5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0001d6 c067      	RJMP _0x20A0001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0001d7 93aa      	ST   -Y,R26
0001d8 81e8      	LD   R30,Y
0001d9 e0f0      	LDI  R31,0
0001da 57ec      	SUBI R30,LOW(-__base_y_G101)
0001db 4ffe      	SBCI R31,HIGH(-__base_y_G101)
0001dc 81e0      	LD   R30,Z
0001dd 81a9      	LDD  R26,Y+1
0001de 0fae      	ADD  R26,R30
0001df dfeb      	RCALL __lcd_write_data
0001e0 80b9      	LDD  R11,Y+1
0001e1 80a8      	LDD  R10,Y+0
0001e2 9622      	ADIW R28,2
0001e3 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0001e4 e0a2      	LDI  R26,LOW(2)
0001e5 dfe5      	RCALL __lcd_write_data
0001e6 e0a3      	LDI  R26,LOW(3)
0001e7 d06c      	RCALL SUBOPT_0x0
0001e8 e0ac      	LDI  R26,LOW(12)
0001e9 dfe1      	RCALL __lcd_write_data
0001ea e0a1      	LDI  R26,LOW(1)
0001eb dfdf      	RCALL __lcd_write_data
0001ec e0a3      	LDI  R26,LOW(3)
0001ed d066      	RCALL SUBOPT_0x0
0001ee e0e0      	LDI  R30,LOW(0)
0001ef 2eae      	MOV  R10,R30
0001f0 2ebe      	MOV  R11,R30
0001f1 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0001f2 93aa      	ST   -Y,R26
0001f3 81a8      	LD   R26,Y
0001f4 30aa      	CPI  R26,LOW(0xA)
0001f5 f011      	BREQ _0x2020011
0001f6 14bd      	CP   R11,R13
0001f7 f040      	BRLO _0x2020010
                 _0x2020011:
0001f8 e0e0      	LDI  R30,LOW(0)
0001f9 93ea      	ST   -Y,R30
0001fa 94a3      	INC  R10
0001fb 2daa      	MOV  R26,R10
0001fc dfda      	RCALL _lcd_gotoxy
0001fd 81a8      	LD   R26,Y
0001fe 30aa      	CPI  R26,LOW(0xA)
0001ff f1f1      	BREQ _0x20A0001
                 _0x2020010:
000200 94b3      	INC  R11
000201 9ac6      	SBI  0x18,6
000202 81a8      	LD   R26,Y
000203 dfc7      	RCALL __lcd_write_data
000204 98c6      	CBI  0x18,6
000205 c038      	RJMP _0x20A0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000206 93ba      	ST   -Y,R27
000207 93aa      	ST   -Y,R26
000208 931a      	ST   -Y,R17
                 _0x2020014:
000209 81a9      	LDD  R26,Y+1
00020a 81ba      	LDD  R27,Y+1+1
00020b 91ed      	LD   R30,X+
00020c 83a9      	STD  Y+1,R26
00020d 83ba      	STD  Y+1+1,R27
00020e 2f1e      	MOV  R17,R30
00020f 30e0      	CPI  R30,0
000210 f019      	BREQ _0x2020016
000211 2fa1      	MOV  R26,R17
000212 dfdf      	RCALL _lcd_putchar
000213 cff5      	RJMP _0x2020014
                 _0x2020016:
000214 8118      	LDD  R17,Y+0
000215 9623      	ADIW R28,3
000216 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000217 93aa      	ST   -Y,R26
000218 9abb      	SBI  0x17,3
000219 9aba      	SBI  0x17,2
00021a 9ab9      	SBI  0x17,1
00021b 9ab8      	SBI  0x17,0
00021c 9abc      	SBI  0x17,4
00021d 9abe      	SBI  0x17,6
00021e 9abd      	SBI  0x17,5
00021f 98c4      	CBI  0x18,4
000220 98c6      	CBI  0x18,6
000221 98c5      	CBI  0x18,5
000222 80d8      	LDD  R13,Y+0
000223 81e8      	LD   R30,Y
000224 58e0      	SUBI R30,-LOW(128)
                +
000225 93e0 0186+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
000227 81e8      	LD   R30,Y
000228 54e0      	SUBI R30,-LOW(192)
                +
000229 93e0 0187+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
00022b e1a4      	LDI  R26,LOW(20)
00022c d027      	RCALL SUBOPT_0x0
00022d d02c      	RCALL SUBOPT_0x2
00022e d02b      	RCALL SUBOPT_0x2
00022f d02a      	RCALL SUBOPT_0x2
000230 e2a0      	LDI  R26,LOW(32)
000231 df7a      	RCALL __lcd_write_nibble_G101
                +
000232 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
000233 958a     +DEC R24
000234 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
000235 e2a8      	LDI  R26,LOW(40)
000236 df94      	RCALL __lcd_write_data
000237 e0a4      	LDI  R26,LOW(4)
000238 df92      	RCALL __lcd_write_data
000239 e8a5      	LDI  R26,LOW(133)
00023a df90      	RCALL __lcd_write_data
00023b e0a6      	LDI  R26,LOW(6)
00023c df8e      	RCALL __lcd_write_data
00023d dfa6      	RCALL _lcd_clear
                 _0x20A0001:
00023e 9621      	ADIW R28,1
00023f 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _isdigit:
                 ; .FSTART _isdigit
000240 93aa      	ST   -Y,R26
000241 e0e1          ldi  r30,1
000242 91f9          ld   r31,y+
000243 33f0          cpi  r31,'0'
000244 f010          brlo isdigit0
000245 33fa          cpi  r31,'9'+1
000246 f008          brlo isdigit1
                 isdigit0:
000247 27ee          clr  r30
                 isdigit1:
000248 9508          ret
                 ; .FEND
                 _isspace:
                 ; .FSTART _isspace
000249 93aa      	ST   -Y,R26
00024a e0e1          ldi  r30,1
00024b 91f9          ld   r31,y+
00024c 32f0          cpi  r31,' '
00024d f029          breq isspace1
00024e 30f9          cpi  r31,9
00024f f010          brlo isspace0
000250 30fe          cpi  r31,13+1
000251 f008          brlo isspace1
                 isspace0:
000252 27ee          clr  r30
                 isspace1:
000253 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _buffer:
000160           	.BYTE 0x10
                 _keypad_S0000000000:
000170           	.BYTE 0x10
                 __seed_G100:
000180           	.BYTE 0x4
                 __base_y_G101:
000184           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000254 e0b0      	LDI  R27,0
000255 c00a      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
                +
000256 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
000257 958a     +DEC R24
000258 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000259 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x2:
00025a e3a0      	LDI  R26,LOW(48)
00025b df50      	RCALL __lcd_write_nibble_G101
                +
00025c e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
00025d 958a     +DEC R24
00025e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
00025f 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000260 9610      	adiw r26,0
000261 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000262 ef8a     +LDI R24 , LOW ( 0xFA )
000263 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
000264 9701     +SBIW R24 , 1
000265 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
000266 95a8      	wdr
000267 9711      	sbiw r26,1
000268 f7c9      	brne __delay_ms0
                 __delay_ms1:
000269 9508      	ret
                 
                 __ANEGW1:
00026a 95f1      	NEG  R31
00026b 95e1      	NEG  R30
00026c 40f0      	SBCI R31,0
00026d 9508      	RET
                 
                 __LSLB12:
00026e 23ee      	TST  R30
00026f 2e0e      	MOV  R0,R30
000270 2fea      	MOV  R30,R26
000271 f019      	BREQ __LSLB12R
                 __LSLB12L:
000272 0fee      	LSL  R30
000273 940a      	DEC  R0
000274 f7e9      	BRNE __LSLB12L
                 __LSLB12R:
000275 9508      	RET
                 
                 __LSLW2:
000276 0fee      	LSL  R30
000277 1fff      	ROL  R31
000278 0fee      	LSL  R30
000279 1fff      	ROL  R31
00027a 9508      	RET
                 
                 __ASRW4:
00027b 95f5      	ASR  R31
00027c 95e7      	ROR  R30
                 __ASRW3:
00027d 95f5      	ASR  R31
00027e 95e7      	ROR  R30
                 __ASRW2:
00027f 95f5      	ASR  R31
000280 95e7      	ROR  R30
000281 95f5      	ASR  R31
000282 95e7      	ROR  R30
000283 9508      	RET
                 
                 __MULW12U:
000284 9ffa      	MUL  R31,R26
000285 2df0      	MOV  R31,R0
000286 9feb      	MUL  R30,R27
000287 0df0      	ADD  R31,R0
000288 9fea      	MUL  R30,R26
000289 2de0      	MOV  R30,R0
00028a 0df1      	ADD  R31,R1
00028b 9508      	RET
                 
                 __MULW12:
00028c d01c      	RCALL __CHKSIGNW
00028d dff6      	RCALL __MULW12U
00028e f40e      	BRTC __MULW121
00028f dfda      	RCALL __ANEGW1
                 __MULW121:
000290 9508      	RET
                 
                 __DIVW21U:
000291 2400      	CLR  R0
000292 2411      	CLR  R1
000293 e190      	LDI  R25,16
                 __DIVW21U1:
000294 0faa      	LSL  R26
000295 1fbb      	ROL  R27
000296 1c00      	ROL  R0
000297 1c11      	ROL  R1
000298 1a0e      	SUB  R0,R30
000299 0a1f      	SBC  R1,R31
00029a f418      	BRCC __DIVW21U2
00029b 0e0e      	ADD  R0,R30
00029c 1e1f      	ADC  R1,R31
00029d c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00029e 60a1      	SBR  R26,1
                 __DIVW21U3:
00029f 959a      	DEC  R25
0002a0 f799      	BRNE __DIVW21U1
0002a1 01fd      	MOVW R30,R26
0002a2 01d0      	MOVW R26,R0
0002a3 9508      	RET
                 
                 __DIVW21:
0002a4 d004      	RCALL __CHKSIGNW
0002a5 dfeb      	RCALL __DIVW21U
0002a6 f40e      	BRTC __DIVW211
0002a7 dfc2      	RCALL __ANEGW1
                 __DIVW211:
0002a8 9508      	RET
                 
                 __CHKSIGNW:
0002a9 94e8      	CLT
0002aa fff7      	SBRS R31,7
0002ab c002      	RJMP __CHKSW1
0002ac dfbd      	RCALL __ANEGW1
0002ad 9468      	SET
                 __CHKSW1:
0002ae ffb7      	SBRS R27,7
0002af c006      	RJMP __CHKSW2
0002b0 95a0      	COM  R26
0002b1 95b0      	COM  R27
0002b2 9611      	ADIW R26,1
0002b3 f800      	BLD  R0,0
0002b4 9403      	INC  R0
0002b5 fa00      	BST  R0,0
                 __CHKSW2:
0002b6 9508      	RET
                 
                 __SAVELOCR2:
0002b7 931a      	ST   -Y,R17
0002b8 930a      	ST   -Y,R16
0002b9 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  17 r1 :   6 r2 :   0 r3 :   0 r4 :   6 r5 :   1 r6 :   9 r7 :   3 
r8 :  10 r9 :   4 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   7 r17:  12 r18:   0 r19:   0 r20:   0 r21:   0 r22:  20 r23:   6 
r24:  27 r25:  10 r26:  89 r27:  21 r28:   9 r29:   1 r30: 191 r31:  49 
x  :  12 y  :  81 z  :  10 
Registers used: 26 out of 35 (74.3%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   6 add   :   9 
adiw  :  14 and   :   0 andi  :   5 asr   :   5 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  21 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 
brlt  :   1 brmi  :   0 brne  :  24 brpl  :   1 brsh  :   1 brtc  :   3 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 cbi   :   9 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  16 
cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   8 cp    :   8 
cpc   :   1 cpi   :  20 cpse  :   0 dec   :   7 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   5 ld    :  35 ldd   :  18 ldi   :  84 lds   :   0 lpm   :   7 
lsl   :   7 lsr   :   0 mov   :  23 movw  :  17 mul   :   3 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   0 ori   :   0 out   :  37 
pop   :   0 push  :   0 rcall :  62 ret   :  31 reti  :   0 rjmp  :  47 
rol   :   8 ror   :   5 sbc   :   3 sbci  :   4 sbi   :  13 sbic  :   0 
sbis  :   0 sbiw  :   9 sbr   :   1 sbrc  :   0 sbrs  :   2 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   3 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  32 std   :  11 
sts   :   2 sub   :   3 subi  :   8 swap  :   1 tst   :   6 wdr   :   1 

Instructions used: 57 out of 114 (50.0%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000574   1334     62   1396    8192  17.0%
[.dseg] 0x000060 0x000188      0     40     40    1024   3.9%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 11 warnings
