{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649415624153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649415624154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 13:00:23 2022 " "Processing started: Fri Apr 08 13:00:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649415624154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415624154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c tecnica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c tecnica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415624154 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415626872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649415626941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649415626941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/nios_system_tec1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/nios_system_tec1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1 " "Found entity 1: nios_system_tec1" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_tec1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_irq_mapper " "Found entity 1: nios_system_tec1_irq_mapper" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1 " "Found entity 1: nios_system_tec1_mm_interconnect_1" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_rsp_mux " "Found entity 1: nios_system_tec1_mm_interconnect_1_rsp_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637187 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_rsp_demux " "Found entity 1: nios_system_tec1_mm_interconnect_1_rsp_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_cmd_mux " "Found entity 1: nios_system_tec1_mm_interconnect_1_cmd_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_cmd_demux " "Found entity 1: nios_system_tec1_mm_interconnect_1_cmd_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637243 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_1_router_001_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637265 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_1_router_001 " "Found entity 2: nios_system_tec1_mm_interconnect_1_router_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_router_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_1_router_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637278 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_1_router " "Found entity 2: nios_system_tec1_mm_interconnect_1_router" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0 " "Found entity 1: nios_system_tec1_mm_interconnect_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_demux_002" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637525 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637525 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637525 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637525 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_006_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637590 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_006 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_006" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637597 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_004 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_004" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637606 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_002 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_002" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637620 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_001 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649415637630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637634 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router " "Found entity 2: nios_system_tec1_mm_interconnect_0_router" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_tec1_cpu_custom_instruction_master_multi_xconnect" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: nios_system_tec1_cpu_custom_instruction_master_comb_xconnect" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_timer " "Found entity 1: nios_system_tec1_timer" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_sysid " "Found entity 1: nios_system_tec1_sysid" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_sw " "Found entity 1: nios_system_tec1_sw" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_sdram_input_efifo_module " "Found entity 1: nios_system_tec1_sdram_input_efifo_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637718 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_sdram " "Found entity 2: nios_system_tec1_sdram" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_pll " "Found entity 1: nios_system_tec1_pll" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_performance_counter_0 " "Found entity 1: nios_system_tec1_performance_counter_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_nios_custom_instr_floating_point_2_0 " "Found entity 1: nios_system_tec1_nios_custom_instr_floating_point_2_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415637751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415637751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638448 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638453 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (nios_system_tec1) " "Found design unit 1: fpoint2_multi_dspba_library_package (nios_system_tec1)" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638471 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638483 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638492 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638503 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638513 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638522 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (nios_system_tec1) " "Found design unit 1: FPSqrt_safe_path (nios_system_tec1)" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638538 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638544 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638553 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638563 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638568 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638573 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_led " "Found entity 1: nios_system_tec1_led" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_key " "Found entity 1: nios_system_tec1_key" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_tec1_jtag_uart_sim_scfifo_w" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638616 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_jtag_uart_scfifo_w " "Found entity 2: nios_system_tec1_jtag_uart_scfifo_w" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638616 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec1_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_tec1_jtag_uart_sim_scfifo_r" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638616 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec1_jtag_uart_scfifo_r " "Found entity 4: nios_system_tec1_jtag_uart_scfifo_r" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638616 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec1_jtag_uart " "Found entity 5: nios_system_tec1_jtag_uart" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu " "Found entity 1: nios_system_tec1_cpu" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415638628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415638628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_ic_data_module " "Found entity 1: nios_system_tec1_cpu_cpu_ic_data_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_cpu_cpu_ic_tag_module " "Found entity 2: nios_system_tec1_cpu_cpu_ic_tag_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec1_cpu_cpu_bht_module " "Found entity 3: nios_system_tec1_cpu_cpu_bht_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec1_cpu_cpu_register_bank_a_module " "Found entity 4: nios_system_tec1_cpu_cpu_register_bank_a_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec1_cpu_cpu_register_bank_b_module " "Found entity 5: nios_system_tec1_cpu_cpu_register_bank_b_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_tec1_cpu_cpu_dc_tag_module " "Found entity 6: nios_system_tec1_cpu_cpu_dc_tag_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_tec1_cpu_cpu_dc_data_module " "Found entity 7: nios_system_tec1_cpu_cpu_dc_data_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_tec1_cpu_cpu_dc_victim_module " "Found entity 8: nios_system_tec1_cpu_cpu_dc_victim_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_tec1_cpu_cpu_nios2_oci_debug " "Found entity 9: nios_system_tec1_cpu_cpu_nios2_oci_debug" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_tec1_cpu_cpu_nios2_oci_break " "Found entity 10: nios_system_tec1_cpu_cpu_nios2_oci_break" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_tec1_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios_system_tec1_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_tec1_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios_system_tec1_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_tec1_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios_system_tec1_cpu_cpu_nios2_oci_itrace" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_tec1_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios_system_tec1_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_tec1_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios_system_tec1_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_tec1_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios_system_tec1_cpu_cpu_nios2_oci_fifo" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_tec1_cpu_cpu_nios2_oci_pib " "Found entity 20: nios_system_tec1_cpu_cpu_nios2_oci_pib" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_tec1_cpu_cpu_nios2_oci_im " "Found entity 21: nios_system_tec1_cpu_cpu_nios2_oci_im" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_tec1_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios_system_tec1_cpu_cpu_nios2_performance_monitors" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_tec1_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios_system_tec1_cpu_cpu_nios2_avalon_reg" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_tec1_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios_system_tec1_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_tec1_cpu_cpu_nios2_ocimem " "Found entity 25: nios_system_tec1_cpu_cpu_nios2_ocimem" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_tec1_cpu_cpu_nios2_oci " "Found entity 26: nios_system_tec1_cpu_cpu_nios2_oci" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_tec1_cpu_cpu " "Found entity 27: nios_system_tec1_cpu_cpu" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_system_tec1_cpu_cpu_debug_slave_sysclk" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_debug_slave_tck " "Found entity 1: nios_system_tec1_cpu_cpu_debug_slave_tck" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_system_tec1_cpu_cpu_debug_slave_wrapper" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_mult_cell " "Found entity 1: nios_system_tec1_cpu_cpu_mult_cell" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_test_bench " "Found entity 1: nios_system_tec1_cpu_cpu_test_bench" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecnica1.v 1 1 " "Found 1 design units, including 1 entities, in source file tecnica1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecnica1 " "Found entity 1: tecnica1" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649415639752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415639752 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(318) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649415639806 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(328) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649415639806 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(338) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649415639806 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(682) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649415639808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tecnica1 " "Elaborating entity \"tecnica1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649415640044 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 tecnica1.v(89) " "Output port \"HEX0\" at tecnica1.v(89) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 tecnica1.v(92) " "Output port \"HEX1\" at tecnica1.v(92) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 tecnica1.v(95) " "Output port \"HEX2\" at tecnica1.v(95) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 tecnica1.v(98) " "Output port \"HEX3\" at tecnica1.v(98) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 tecnica1.v(101) " "Output port \"HEX4\" at tecnica1.v(101) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 tecnica1.v(104) " "Output port \"HEX5\" at tecnica1.v(104) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR tecnica1.v(170) " "Output port \"LEDR\" at tecnica1.v(170) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B tecnica1.v(203) " "Output port \"VGA_B\" at tecnica1.v(203) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G tecnica1.v(206) " "Output port \"VGA_G\" at tecnica1.v(206) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640045 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R tecnica1.v(208) " "Output port \"VGA_R\" at tecnica1.v(208) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_B tecnica1.v(213) " "Output port \"MTL2_B\" at tecnica1.v(213) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_G tecnica1.v(215) " "Output port \"MTL2_G\" at tecnica1.v(215) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_R tecnica1.v(217) " "Output port \"MTL2_R\" at tecnica1.v(217) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN tecnica1.v(41) " "Output port \"ADC_DIN\" at tecnica1.v(41) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK tecnica1.v(43) " "Output port \"ADC_SCLK\" at tecnica1.v(43) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT tecnica1.v(49) " "Output port \"AUD_DACDAT\" at tecnica1.v(49) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK tecnica1.v(51) " "Output port \"AUD_XCK\" at tecnica1.v(51) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL tecnica1.v(79) " "Output port \"FAN_CTRL\" at tecnica1.v(79) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK tecnica1.v(82) " "Output port \"FPGA_I2C_SCLK\" at tecnica1.v(82) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD tecnica1.v(164) " "Output port \"IRDA_TXD\" at tecnica1.v(164) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N tecnica1.v(185) " "Output port \"TD_RESET_N\" at tecnica1.v(185) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N tecnica1.v(204) " "Output port \"VGA_BLANK_N\" at tecnica1.v(204) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK tecnica1.v(205) " "Output port \"VGA_CLK\" at tecnica1.v(205) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS tecnica1.v(207) " "Output port \"VGA_HS\" at tecnica1.v(207) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N tecnica1.v(209) " "Output port \"VGA_SYNC_N\" at tecnica1.v(209) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS tecnica1.v(210) " "Output port \"VGA_VS\" at tecnica1.v(210) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_DCLK tecnica1.v(214) " "Output port \"MTL2_DCLK\" at tecnica1.v(214) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640046 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_HSD tecnica1.v(216) " "Output port \"MTL2_HSD\" at tecnica1.v(216) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640047 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_TOUCH_I2C_SCL tecnica1.v(218) " "Output port \"MTL2_TOUCH_I2C_SCL\" at tecnica1.v(218) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640047 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_VSD tecnica1.v(223) " "Output port \"MTL2_VSD\" at tecnica1.v(223) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649415640047 "|tecnica1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 nios_system_tec0 " "Node instance \"u0\" instantiates undefined entity \"nios_system_tec0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "tecnica1.v" "u0" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 255 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1649415640085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/output_files/tecnica1.map.smsg " "Generated suppressed messages file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/output_files/tecnica1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415640301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649415641540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 08 13:00:41 2022 " "Processing ended: Fri Apr 08 13:00:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649415641540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649415641540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649415641540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415641540 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649415642175 ""}
