// Seed: 780672814
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input wire flow,
    input logic id_6
);
  type_12(
      id_5[1], id_4
  );
endmodule
