Fitter report for sdram_ov5640_lcd
Wed Mar 15 12:43:52 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Wed Mar 15 12:43:51 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; sdram_ov5640_lcd                          ;
; Top-level Entity Name              ; sdram_ov5640_lcd                          ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE6F17C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 1,236 / 6,272 ( 20 % )                    ;
;     Total combinational functions  ; 1,142 / 6,272 ( 18 % )                    ;
;     Dedicated logic registers      ; 542 / 6,272 ( 9 % )                       ;
; Total registers                    ; 542                                       ;
; Total pins                         ; 89 / 180 ( 49 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 16,384 / 276,480 ( 6 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  16.7%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; S_CLK            ; Missing drive strength ;
; S_CKE            ; Missing drive strength ;
; S_NCS            ; Missing drive strength ;
; S_NWE            ; Missing drive strength ;
; S_NCAS           ; Missing drive strength ;
; S_NRAS           ; Missing drive strength ;
; S_DQM[0]         ; Missing drive strength ;
; S_DQM[1]         ; Missing drive strength ;
; S_BA[0]          ; Missing drive strength ;
; S_BA[1]          ; Missing drive strength ;
; S_A[0]           ; Missing drive strength ;
; S_A[1]           ; Missing drive strength ;
; S_A[2]           ; Missing drive strength ;
; S_A[3]           ; Missing drive strength ;
; S_A[4]           ; Missing drive strength ;
; S_A[5]           ; Missing drive strength ;
; S_A[6]           ; Missing drive strength ;
; S_A[7]           ; Missing drive strength ;
; S_A[8]           ; Missing drive strength ;
; S_A[9]           ; Missing drive strength ;
; S_A[10]          ; Missing drive strength ;
; S_A[11]          ; Missing drive strength ;
; S_A[12]          ; Missing drive strength ;
; lcd_out_clk      ; Missing drive strength ;
; lcd_out_hs       ; Missing drive strength ;
; lcd_out_vs       ; Missing drive strength ;
; lcd_out_de       ; Missing drive strength ;
; lcd_out_rgb_b[0] ; Missing drive strength ;
; lcd_out_rgb_b[1] ; Missing drive strength ;
; lcd_out_rgb_b[2] ; Missing drive strength ;
; lcd_out_rgb_b[3] ; Missing drive strength ;
; lcd_out_rgb_b[4] ; Missing drive strength ;
; lcd_out_rgb_b[5] ; Missing drive strength ;
; lcd_out_rgb_b[6] ; Missing drive strength ;
; lcd_out_rgb_b[7] ; Missing drive strength ;
; lcd_out_rgb_g[0] ; Missing drive strength ;
; lcd_out_rgb_g[1] ; Missing drive strength ;
; lcd_out_rgb_g[2] ; Missing drive strength ;
; lcd_out_rgb_g[3] ; Missing drive strength ;
; lcd_out_rgb_g[4] ; Missing drive strength ;
; lcd_out_rgb_g[5] ; Missing drive strength ;
; lcd_out_rgb_g[6] ; Missing drive strength ;
; lcd_out_rgb_g[7] ; Missing drive strength ;
; lcd_out_rgb_r[0] ; Missing drive strength ;
; lcd_out_rgb_r[1] ; Missing drive strength ;
; lcd_out_rgb_r[2] ; Missing drive strength ;
; lcd_out_rgb_r[3] ; Missing drive strength ;
; lcd_out_rgb_r[4] ; Missing drive strength ;
; lcd_out_rgb_r[5] ; Missing drive strength ;
; lcd_out_rgb_r[6] ; Missing drive strength ;
; lcd_out_rgb_r[7] ; Missing drive strength ;
; CMOS_SCLK        ; Missing drive strength ;
; CMOS_XCLK        ; Missing drive strength ;
; cmos_rst_n       ; Missing drive strength ;
; cmos_pwdn        ; Missing drive strength ;
; LED[0]           ; Missing drive strength ;
; LED[1]           ; Missing drive strength ;
; LED[2]           ; Missing drive strength ;
; LED[3]           ; Missing drive strength ;
; S_DB[0]          ; Missing drive strength ;
; S_DB[1]          ; Missing drive strength ;
; S_DB[2]          ; Missing drive strength ;
; S_DB[3]          ; Missing drive strength ;
; S_DB[4]          ; Missing drive strength ;
; S_DB[5]          ; Missing drive strength ;
; S_DB[6]          ; Missing drive strength ;
; S_DB[7]          ; Missing drive strength ;
; S_DB[8]          ; Missing drive strength ;
; S_DB[9]          ; Missing drive strength ;
; S_DB[10]         ; Missing drive strength ;
; S_DB[11]         ; Missing drive strength ;
; S_DB[12]         ; Missing drive strength ;
; S_DB[13]         ; Missing drive strength ;
; S_DB[14]         ; Missing drive strength ;
; S_DB[15]         ; Missing drive strength ;
; CMOS_SDAT        ; Missing drive strength ;
+------------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; I/O Standard ;                ;              ; back_pwm   ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1916 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1916 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1911    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 5       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/AX301/verilog/sdram_ov5640_rgb_lcd_480272/sdram_ov5640_lcd.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,236 / 6,272 ( 20 % )   ;
;     -- Combinational with no register       ; 694                      ;
;     -- Register only                        ; 94                       ;
;     -- Combinational with a register        ; 448                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 693                      ;
;     -- 3 input functions                    ; 164                      ;
;     -- <=2 input functions                  ; 285                      ;
;     -- Register only                        ; 94                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 955                      ;
;     -- arithmetic mode                      ; 187                      ;
;                                             ;                          ;
; Total registers*                            ; 542 / 7,124 ( 8 % )      ;
;     -- Dedicated logic registers            ; 542 / 6,272 ( 9 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 95 / 392 ( 24 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 89 / 180 ( 49 % )        ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 7                        ;
; M9Ks                                        ; 2 / 30 ( 7 % )           ;
; Total block memory bits                     ; 16,384 / 276,480 ( 6 % ) ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 7 / 10 ( 70 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 2%             ;
; Peak interconnect usage (total/H/V)         ; 6% / 8% / 5%             ;
; Maximum fan-out                             ; 302                      ;
; Highest non-global fan-out                  ; 185                      ;
; Total fan-out                               ; 6177                     ;
; Average fan-out                             ; 3.14                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1236 / 6272 ( 20 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 694                  ; 0                              ;
;     -- Register only                        ; 94                   ; 0                              ;
;     -- Combinational with a register        ; 448                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 693                  ; 0                              ;
;     -- 3 input functions                    ; 164                  ; 0                              ;
;     -- <=2 input functions                  ; 285                  ; 0                              ;
;     -- Register only                        ; 94                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 955                  ; 0                              ;
;     -- arithmetic mode                      ; 187                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 542                  ; 0                              ;
;     -- Dedicated logic registers            ; 542 / 6272 ( 9 % )   ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 95 / 392 ( 24 % )    ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 89                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 16384                ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 30 ( 6 % )       ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 4 / 12 ( 33 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 394                  ; 1                              ;
;     -- Registered Input Connections         ; 373                  ; 0                              ;
;     -- Output Connections                   ; 18                   ; 377                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 6176                 ; 383                            ;
;     -- Registered Connections               ; 3350                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 34                   ; 378                            ;
;     -- hard_block:auto_generated_inst       ; 378                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 13                   ; 1                              ;
;     -- Output Ports                         ; 59                   ; 5                              ;
;     -- Bidir Ports                          ; 17                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK      ; E1    ; 1        ; 0            ; 11           ; 7            ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[0] ; L2    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[1] ; M6    ; 3        ; 7            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[2] ; G2    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[3] ; M1    ; 2        ; 0            ; 11           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[4] ; L1    ; 2        ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[5] ; N5    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[6] ; J1    ; 2        ; 0            ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_DB[7] ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_HREF  ; K1    ; 2        ; 0            ; 8            ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_PCLK  ; G1    ; 1        ; 0            ; 18           ; 21           ; 70                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CMOS_VSYNC ; F2    ; 1        ; 0            ; 19           ; 14           ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY1       ; M15   ; 5        ; 34           ; 12           ; 14           ; 34                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CMOS_SCLK        ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS_XCLK        ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]           ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]           ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]           ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]           ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[0]           ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[10]          ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[11]          ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[12]          ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[1]           ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[2]           ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[3]           ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[4]           ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[5]           ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[6]           ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[7]           ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[8]           ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[9]           ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[0]          ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[1]          ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CKE            ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CLK            ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[0]         ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[1]         ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCAS           ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCS            ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NRAS           ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NWE            ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_pwdn        ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_rst_n       ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_clk      ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_de       ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_hs       ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[0] ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[1] ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[2] ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[3] ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[4] ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[5] ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[6] ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_b[7] ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[0] ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[1] ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[2] ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[3] ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[4] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[5] ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[6] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_g[7] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[0] ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[1] ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[2] ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[3] ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[4] ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[5] ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[6] ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_rgb_r[7] ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_out_vs       ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                               ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; CMOS_SDAT ; F3    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat                                                                                     ; -                   ;
; S_DB[0]   ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[10]  ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[11]  ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[12]  ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[13]  ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[14]  ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[15]  ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[1]   ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[2]   ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[3]   ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[4]   ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[5]   ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[6]   ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[7]   ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[8]   ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[9]   ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; S_DB[10]         ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; S_DB[11]         ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; S_DB[8]          ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; S_DQM[1]         ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; S_CKE            ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; S_A[12]          ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; lcd_out_rgb_g[2] ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; lcd_out_rgb_g[1] ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )  ; 3.3V          ; --           ;
; 2        ; 7 / 19 ( 37 % )  ; 3.3V          ; --           ;
; 3        ; 4 / 26 ( 15 % )  ; 3.3V          ; --           ;
; 4        ; 3 / 27 ( 11 % )  ; 3.3V          ; --           ;
; 5        ; 18 / 25 ( 72 % ) ; 3.3V          ; --           ;
; 6        ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ;
; 7        ; 21 / 26 ( 81 % ) ; 3.3V          ; --           ;
; 8        ; 16 / 26 ( 62 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; lcd_out_rgb_r[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; lcd_out_rgb_r[5]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; lcd_out_rgb_r[7]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; lcd_out_rgb_g[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; lcd_out_rgb_g[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; lcd_out_rgb_g[5]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; lcd_out_rgb_g[7]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; lcd_out_rgb_b[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; lcd_out_rgb_b[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; lcd_out_rgb_b[5]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; lcd_out_rgb_b[7]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; lcd_out_hs                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; S_A[4]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; S_A[5]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; lcd_out_rgb_r[0]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; lcd_out_rgb_r[2]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; lcd_out_rgb_r[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; lcd_out_rgb_r[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; lcd_out_rgb_g[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; lcd_out_rgb_g[2]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; lcd_out_rgb_g[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; lcd_out_rgb_g[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; lcd_out_rgb_b[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; lcd_out_rgb_b[2]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; lcd_out_rgb_b[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; lcd_out_rgb_b[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; S_CLK                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; S_A[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; lcd_out_rgb_r[1]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; lcd_out_vs                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; LED[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; S_A[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; S_A[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; S_A[8]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; lcd_out_clk                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; lcd_out_de                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; LED[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; S_A[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; S_A[9]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; S_A[11]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; CLOCK                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; LED[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; S_A[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; CMOS_SCLK                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; CMOS_VSYNC                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; CMOS_SDAT                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; LED[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; S_A[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; S_BA[1]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; S_A[10]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; S_A[12]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; S_CKE                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; CMOS_PCLK                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; CMOS_DB[2]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; S_BA[0]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; S_DQM[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; S_DB[8]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; CMOS_DB[6]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; CMOS_DB[7]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; S_DB[9]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; S_NCAS                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; S_NWE                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; S_DQM[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; S_DB[11]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; S_DB[10]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; CMOS_HREF                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; CMOS_XCLK                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; S_NCS                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; S_NRAS                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; S_DB[7]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; S_DB[13]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; S_DB[12]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; CMOS_DB[4]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; CMOS_DB[0]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; S_DB[6]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; S_DB[3]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; S_DB[4]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; S_DB[5]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; S_DB[15]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; S_DB[14]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; CMOS_DB[3]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; CMOS_DB[1]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; cmos_pwdn                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; S_DB[1]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; KEY1                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; CMOS_DB[5]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; cmos_rst_n                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; S_DB[2]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; S_DB[0]                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                  ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1                                               ;
; PLL mode                      ; Normal                                                                                                       ;
; Compensate clock              ; clock0                                                                                                       ;
; Compensated input/output pins ; --                                                                                                           ;
; Switchover type               ; --                                                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                                                     ;
; Input frequency 1             ; --                                                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                     ;
; Nominal VCO frequency         ; 599.9 MHz                                                                                                    ;
; VCO post scale K counter      ; 2                                                                                                            ;
; VCO frequency control         ; Auto                                                                                                         ;
; VCO phase shift step          ; 208 ps                                                                                                       ;
; VCO multiply                  ; --                                                                                                           ;
; VCO divide                    ; --                                                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                                                    ;
; M VCO Tap                     ; 0                                                                                                            ;
; M Initial                     ; 1                                                                                                            ;
; M value                       ; 12                                                                                                           ;
; N value                       ; 1                                                                                                            ;
; Charge pump current           ; setting 1                                                                                                    ;
; Loop filter resistance        ; setting 27                                                                                                   ;
; Loop filter capacitance       ; setting 0                                                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                           ;
; Bandwidth type                ; Medium                                                                                                       ;
; Real time reconfigurable      ; Off                                                                                                          ;
; Scan chain MIF file           ; --                                                                                                           ;
; Preserve PLL counter order    ; Off                                                                                                          ;
; PLL location                  ; PLL_1                                                                                                        ;
; Inclk0 signal                 ; CLOCK                                                                                                        ;
; Inclk1 signal                 ; --                                                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                ;
; Inclk1 signal type            ; --                                                                                                           ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)    ; 1.80 (208 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C2      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                             ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_ov5640_lcd                                      ; 1236 (1)    ; 542 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 89   ; 0            ; 694 (1)      ; 94 (0)            ; 448 (0)          ; |sdram_ov5640_lcd                                                                                                                                                                                                               ;              ;
;    |CMOS_Capture:u_CMOS_Capture|                       ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 15 (15)           ; 18 (18)          ; |sdram_ov5640_lcd|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                   ;              ;
;    |power_on_delay:power_on_delay_inst|                ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 18 (18)          ; |sdram_ov5640_lcd|power_on_delay:power_on_delay_inst                                                                                                                                                                            ;              ;
;    |reg_config:reg_config_inst|                        ; 542 (504)   ; 97 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 444 (415)    ; 0 (0)             ; 98 (89)          ; |sdram_ov5640_lcd|reg_config:reg_config_inst                                                                                                                                                                                    ;              ;
;       |i2c_com:u1|                                     ; 38 (38)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_lcd|reg_config:reg_config_inst|i2c_com:u1                                                                                                                                                                         ;              ;
;    |sdram_vga_top:u_sdram_vga_top|                     ; 596 (0)     ; 369 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 227 (0)      ; 78 (0)            ; 291 (0)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ;              ;
;       |lcd_top:u_lcd_top|                              ; 65 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 22 (0)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ;              ;
;          |lcd_driver:u_lcd_driver|                     ; 65 (65)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 22 (22)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ;              ;
;       |sdbank_switch:u_sdbank_switch|                  ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 12 (12)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                   ;              ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|              ; 514 (0)     ; 331 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (0)      ; 74 (0)            ; 257 (0)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 309 (69)    ; 221 (41)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (28)      ; 40 (5)            ; 181 (36)         ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;             |rdfifo:u_rdfifo|                          ; 123 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 71 (0)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|               ; 123 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 71 (0)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                   |dcfifo_nen1:auto_generated|         ; 123 (52)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (13)      ; 19 (11)           ; 71 (8)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ;              ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                      |alt_synch_pipe_vd8:ws_dgrp|      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ;              ;
;                         |dffpipe_qe9:dffpipe4|         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                         ;              ;
;                      |dffpipe_oe9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ;              ;
;                      |dffpipe_oe9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;             |wrfifo:u_wrfifo|                          ; 117 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 16 (0)            ; 74 (0)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|               ; 117 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 16 (0)            ; 74 (0)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                   |dcfifo_4en1:auto_generated|         ; 117 (45)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (6)       ; 16 (11)           ; 74 (10)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ;              ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 14 (14)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                      |alt_synch_pipe_ud8:rs_dgwp|      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 6 (0)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ;              ;
;                         |dffpipe_pe9:dffpipe11|        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 6 (6)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                         ;              ;
;                      |dffpipe_oe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                      |dffpipe_oe9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;          |sdram_top:u_sdramtop|                        ; 206 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 34 (0)            ; 77 (0)           ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;             |sdram_cmd:module_002|                     ; 57 (57)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 19 (19)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;             |sdram_ctrl:module_001|                    ; 112 (112)   ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 1 (1)             ; 58 (58)          ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;             |sdram_wr_data:module_003|                 ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 33 (33)           ; 0 (0)            ; |sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;    |system_ctrl:u_system_ctrl|                         ; 37 (9)      ; 25 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 1 (1)             ; 24 (1)           ; |sdram_ov5640_lcd|system_ctrl:u_system_ctrl                                                                                                                                                                                     ;              ;
;       |sdram_pll:u_sdram_pll|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_lcd|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ;              ;
;          |altpll:altpll_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_lcd|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ;              ;
;             |sdram_pll_altpll:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov5640_lcd|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                       ;              ;
;       |system_delay:u_system_delay|                    ; 28 (28)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 23 (23)          ; |sdram_ov5640_lcd|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ;              ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; S_CLK            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_CKE            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCS            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NWE            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCAS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NRAS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[7]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[8]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[9]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[10]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[11]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[12]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_hs       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_vs       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_de       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_b[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_g[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_out_rgb_r[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_SCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_XCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_rst_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_pwdn        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[0]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[1]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[2]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[3]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[4]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[5]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[6]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[7]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[8]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[9]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[10]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[11]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[12]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[13]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[14]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[15]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_SDAT        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_PCLK        ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; KEY1             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_DB[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_HREF        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_VSYNC       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_DB[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[3]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_DB[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_DB[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_DB[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[7]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; S_DB[0]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                ; 1                 ; 6       ;
; S_DB[1]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]~feeder                                                                         ; 0                 ; 6       ;
; S_DB[2]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]~feeder                                                                         ; 0                 ; 6       ;
; S_DB[3]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                ; 0                 ; 6       ;
; S_DB[4]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]~feeder                                                                         ; 0                 ; 6       ;
; S_DB[5]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]~feeder                                                                         ; 1                 ; 6       ;
; S_DB[6]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]~feeder                                                                         ; 1                 ; 6       ;
; S_DB[7]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                ; 0                 ; 6       ;
; S_DB[8]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]~feeder                                                                         ; 1                 ; 6       ;
; S_DB[9]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]~feeder                                                                         ; 1                 ; 6       ;
; S_DB[10]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                               ; 0                 ; 6       ;
; S_DB[11]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]~feeder                                                                        ; 0                 ; 6       ;
; S_DB[12]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]~feeder                                                                        ; 0                 ; 6       ;
; S_DB[13]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                               ; 1                 ; 6       ;
; S_DB[14]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]~feeder                                                                        ; 0                 ; 6       ;
; S_DB[15]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]~feeder                                                                        ; 0                 ; 6       ;
; CMOS_SDAT                                                                                                                                                                                                       ;                   ;         ;
; CLOCK                                                                                                                                                                                                           ;                   ;         ;
; CMOS_PCLK                                                                                                                                                                                                       ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0       ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; 1                 ; 0       ;
; KEY1                                                                                                                                                                                                            ;                   ;         ;
; CMOS_DB[0]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                             ; 0                 ; 6       ;
; CMOS_HREF                                                                                                                                                                                                       ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                             ; 0                 ; 6       ;
; CMOS_VSYNC                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_VALID~0                                                                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_valid~0                                                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~0                                                                                                                                                              ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                                                ; 1                 ; 6       ;
; CMOS_DB[1]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]~feeder                                                                                                                                                         ; 0                 ; 6       ;
; CMOS_DB[2]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]~feeder                                                                                                                                                         ; 0                 ; 6       ;
; CMOS_DB[3]                                                                                                                                                                                                      ;                   ;         ;
; CMOS_DB[4]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                             ; 1                 ; 6       ;
; CMOS_DB[5]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]~feeder                                                                                                                                                         ; 1                 ; 6       ;
; CMOS_DB[6]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]~feeder                                                                                                                                                         ; 0                 ; 6       ;
; CMOS_DB[7]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                             ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                                                                                      ; PIN_E1             ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLOCK                                                                                                                                                                      ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                               ; LCCOMB_X4_Y18_N0   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_PCLK                                                                                                                                                                  ; PIN_G1             ; 70      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; KEY1                                                                                                                                                                       ; PIN_M15            ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                                                                                                         ; FF_X33_Y12_N9      ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                         ; FF_X24_Y11_N13     ; 77      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg~5                                                                                                                       ; LCCOMB_X30_Y11_N16 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|LessThan0~4                                                                                                                                     ; LCCOMB_X29_Y12_N10 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|clock_20k                                                                                                                                       ; FF_X29_Y12_N15     ; 80      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]~13                                                                                                                      ; LCCOMB_X26_Y11_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|i2c_data[22]~1                                                                                                                                  ; LCCOMB_X24_Y11_N10 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|off_counter~34                                                                                                                                  ; LCCOMB_X18_Y11_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|on_counter~34                                                                                                                                   ; LCCOMB_X28_Y11_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                               ; FF_X24_Y11_N23     ; 24      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|reg_index[0]~1                                                                                                                                  ; LCCOMB_X24_Y11_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|reg_index[7]~3                                                                                                                                  ; LCCOMB_X24_Y11_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                    ; FF_X23_Y8_N27      ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|reg_index[8]~5                                                                                                                                  ; LCCOMB_X24_Y11_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reg_config:reg_config_inst|start                                                                                                                                           ; FF_X23_Y11_N25     ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal3~4                                                                                           ; LCCOMB_X18_Y14_N4  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                        ; LCCOMB_X18_Y14_N16 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~4                                                                                        ; LCCOMB_X19_Y16_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                           ; LCCOMB_X19_Y17_N28 ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~4 ; LCCOMB_X18_Y16_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~0 ; LCCOMB_X16_Y18_N28 ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~28                                                              ; LCCOMB_X19_Y17_N14 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~46                                                              ; LCCOMB_X22_Y17_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                     ; LCCOMB_X22_Y17_N2  ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1 ; LCCOMB_X18_Y18_N20 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_wrreq~0 ; LCCOMB_X12_Y18_N6  ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~7                                                ; LCCOMB_X23_Y18_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                  ; LCCOMB_X23_Y18_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                     ; LCCOMB_X8_Y17_N30  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                     ; LCCOMB_X21_Y18_N24 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~5                                                    ; LCCOMB_X13_Y18_N16 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~2                                                     ; LCCOMB_X17_Y18_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                    ; LCCOMB_X24_Y18_N24 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                    ; FF_X28_Y16_N9      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0]                                                   ; PLL_1              ; 36      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1]                                                   ; PLL_1              ; 52      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2]                                                   ; PLL_1              ; 287     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                       ; LCCOMB_X33_Y12_N2  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X33_Y12_N27     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X33_Y12_N27     ; 302     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                          ; LCCOMB_X32_Y12_N8  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                     ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                                    ; PIN_E1         ; 23      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; reg_config:reg_config_inst|clock_20k                                                                                     ; FF_X29_Y12_N15 ; 80      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 36      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1          ; 52      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1          ; 287     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                     ; FF_X33_Y12_N27 ; 302     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                                                  ; 185     ;
; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                                                  ; 167     ;
; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                                                  ; 161     ;
; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                                                  ; 151     ;
; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                                                  ; 142     ;
; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                                                  ; 130     ;
; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                                                  ; 129     ;
; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                                                  ; 95      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                                                                         ; 91      ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                                       ; 77      ;
; CMOS_PCLK~input                                                                                                                                                                                                          ; 70      ;
; KEY1~input                                                                                                                                                                                                               ; 34      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_wrreq~0                                               ; 28      ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                                                  ; 26      ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                                                                             ; 24      ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                                             ; 24      ;
; reg_config:reg_config_inst|i2c_data[22]~1                                                                                                                                                                                ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1                                               ; 22      ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                                                                        ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; 21      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~0                                               ; 20      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~4                                               ; 19      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; 18      ;
; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                                                                                                                                                       ; 18      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                  ; 17      ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg~5                                                                                                                                                                     ; 17      ;
; reg_config:reg_config_inst|LessThan0~4                                                                                                                                                                                   ; 17      ;
; reg_config:reg_config_inst|off_counter~34                                                                                                                                                                                ; 16      ;
; reg_config:reg_config_inst|on_counter~34                                                                                                                                                                                 ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~2                                                                                                   ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                                                                   ; 16      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb~0                                                                                                                                        ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                   ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; 15      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3]                                                                                                                                                                       ; 15      ;
; CMOS_VSYNC~input                                                                                                                                                                                                         ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~46                                                                                                            ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~28                                                                                                            ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7                                                                                                       ; 14      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]                                                                                                                                                                       ; 14      ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                     ; 13      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                                                                                       ; 13      ;
; ~GND                                                                                                                                                                                                                     ; 12      ;
; reg_config:reg_config_inst|config_step.00                                                                                                                                                                                ; 12      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17                                                                                                      ; 12      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1]                                                                                                                                                                       ; 12      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~4                                                                                                                                      ; 11      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                                                                   ; 11      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal3~4                                                                                                                                         ; 11      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                                                                      ; 11      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr16~0                                                                                                    ; 11      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; 11      ;
; reg_config:reg_config_inst|config_step.10                                                                                                                                                                                ; 11      ;
; CMOS_HREF~input                                                                                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~1                                                                                                      ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state[3]                                                                                                 ; 10      ;
; reg_config:reg_config_inst|start                                                                                                                                                                                         ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~5                                                                                                  ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                                                                ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr15~0                                                                                                    ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr18                                                                                                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; 9       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                          ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; 7       ;
; reg_config:reg_config_inst|config_step.01                                                                                                                                                                                ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~12                                                                                            ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5]                                                                                                                                                                       ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4]                                                                                                                                                                       ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; 6       ;
; reg_config:reg_config_inst|LessThan3~2                                                                                                                                                                                   ; 6       ;
; reg_config:reg_config_inst|i2c_com:u1|tr_end                                                                                                                                                                             ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~0                                                                                                      ; 6       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]~13                                                                                                                                                                    ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector8~1                                                                                                    ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~1                                                                                              ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                          ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                          ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                          ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal2~3                                                                                                      ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; 5       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; reg_config:reg_config_inst|key_off                                                                                                                                                                                       ; 5       ;
; reg_config:reg_config_inst|key_on                                                                                                                                                                                        ; 5       ;
; reg_config:reg_config_inst|i2c_com:u1|reg_sdat                                                                                                                                                                           ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~7                                                                                              ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~4                                                                                                 ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr6~0                                                                                                     ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr5~0                                                                                                     ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                         ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                             ; 4       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; 4       ;
; reg_config:reg_config_inst|WideOr14~1                                                                                                                                                                                    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                        ; 4       ;
; reg_config:reg_config_inst|reg_index[8]~5                                                                                                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; 4       ;
; reg_config:reg_config_inst|config_step.11                                                                                                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~0                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0                                                                                                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~1                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~3                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal3~0                                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                          ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                          ; 4       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~1                                                                                                                                                                              ; 3       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                                  ; 3       ;
; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                          ; 3       ;
; reg_config:reg_config_inst|WideOr14~0                                                                                                                                                                                    ; 3       ;
; reg_config:reg_config_inst|WideOr0~0                                                                                                                                                                                     ; 3       ;
; reg_config:reg_config_inst|WideOr18~0                                                                                                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; 3       ;
; reg_config:reg_config_inst|reg_index[7]~3                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|reg_index[0]~1                                                                                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~4                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                             ; 3       ;
; reg_config:reg_config_inst|LessThan3~1                                                                                                                                                                                   ; 3       ;
; reg_config:reg_config_inst|LessThan3~0                                                                                                                                                                                   ; 3       ;
; reg_config:reg_config_inst|Selector0~0                                                                                                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~1                                                                                                      ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal7~0                                                                                                      ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal12~0                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; 3       ;
; system_ctrl:u_system_ctrl|sysrst_nr0~2                                                                                                                                                                                   ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|int_rdempty                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal10~0                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector1~0                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0                                                                                                       ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~2                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~1                                               ; 3       ;
; reg_config:reg_config_inst|off_counter[3]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[2]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[1]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[0]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[5]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[4]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[7]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|off_counter[6]                                                                                                                                                                                ; 3       ;
; reg_config:reg_config_inst|on_counter[3]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[2]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[1]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[0]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[5]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[4]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[7]                                                                                                                                                                                 ; 3       ;
; reg_config:reg_config_inst|on_counter[6]                                                                                                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                                                                            ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; 3       ;
; CMOS_DB[7]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[6]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[5]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[4]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[3]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[2]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[1]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[0]~input                                                                                                                                                                                                         ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~10                            ; 2       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8~0                    ; 2       ;
; CMOS_Capture:u_CMOS_Capture|Frame_valid~0                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[7]~0                  ; 2       ;
; reg_config:reg_config_inst|WideOr0~6                                                                                                                                                                                     ; 2       ;
; reg_config:reg_config_inst|WideOr0~2                                                                                                                                                                                     ; 2       ;
; reg_config:reg_config_inst|WideOr14~13                                                                                                                                                                                   ; 2       ;
; reg_config:reg_config_inst|WideOr0~1                                                                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|ram_address_b[8]                                            ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                    ; 2       ;
; reg_config:reg_config_inst|Equal1~1                                                                                                                                                                                      ; 2       ;
; reg_config:reg_config_inst|Equal1~0                                                                                                                                                                                      ; 2       ;
; reg_config:reg_config_inst|Equal0~1                                                                                                                                                                                      ; 2       ;
; reg_config:reg_config_inst|Equal0~0                                                                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|Selector2~0                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; 2       ;
; reg_config:reg_config_inst|i2c_com:u1|Mux0~16                                                                                                                                                                            ; 2       ;
; reg_config:reg_config_inst|reg_index[8]~4                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|reg_conf_done_reg~0                                                                                                                                                                           ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal1~0                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~1                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal4~0                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal1~0                                                                                                      ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~3                                                                                                                                                        ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~2                                                                                                                                                        ; 2       ;
; reg_config:reg_config_inst|Selector3~0                                                                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~1                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan0~4                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~4                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector6~0                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal9~0                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector12~0                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal0~4                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~0                                                                                                  ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                                                                     ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~0                                                                                                                                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|ram_address_b[8]                                            ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|ram_address_a[8]                                            ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal3~1                                                                                                                                         ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~3                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~0                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~2                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~0                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~0                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~3                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~2                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7~0                                                                                                     ; 2       ;
; reg_config:reg_config_inst|i2c_com:u1|sclk                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|clock_20k                                                                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[13]~14                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[12]~13                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[11]~12                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[6]~7                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[5]~6                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[2]~3                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[1]~2                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb[0]~1                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_request~0                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~5                                                                                                                                         ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~3                                                                                                                                         ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~2                                                                                                                                         ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan3~1                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~2                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~0                                                                                                                                         ; 2       ;
; reg_config:reg_config_inst|off_counter[15]                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|off_counter[14]                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|off_counter[13]                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|off_counter[12]                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|off_counter[11]                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|off_counter[10]                                                                                                                                                                               ; 2       ;
; reg_config:reg_config_inst|off_counter[9]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|off_counter[8]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[15]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[14]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[13]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[12]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[11]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[10]                                                                                                                                                                                ; 2       ;
; reg_config:reg_config_inst|on_counter[9]                                                                                                                                                                                 ; 2       ;
; reg_config:reg_config_inst|on_counter[8]                                                                                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|op_1~16                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                                                             ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[14]                                                                                                                                                                              ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[13]                                                                                                                                                                              ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[12]                                                                                                                                                                              ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[11]                                                                                                                                                                              ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[10]                                                                                                                                                                              ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[9]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[8]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[7]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[6]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[5]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[4]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[3]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[2]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[1]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[0]                                                                                                                                                                               ; 2       ;
; power_on_delay:power_on_delay_inst|cnt2[15]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[4]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[3]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[2]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[1]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[0]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[6]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[5]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[7]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[9]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[8]                                                                                                                                                                              ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[15]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[10]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[14]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[13]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[12]                                                                                                                                                                             ; 2       ;
; reg_config:reg_config_inst|clock_20k_cnt[11]                                                                                                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                          ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr1~feeder                                                                                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~feeder                                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]~feeder                                                                                          ; 1       ;
; CLOCK~input                                                                                                                                                                                                              ; 1       ;
; S_DB[15]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[14]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[13]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[12]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[11]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[10]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[9]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[8]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[7]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[6]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[5]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[4]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[3]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[2]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[1]~input                                                                                                                                                                                                            ; 1       ;
; S_DB[0]~input                                                                                                                                                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell            ; 1       ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg~5_wirecell                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001~0                                                                                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001~0                                                                                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; power_on_delay:power_on_delay_inst|camera_pwnd_reg~0                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr5~15                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr5~14                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr5~13                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr5~12                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr3~9                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~8                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~11                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr8~10                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~24                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~23                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr2~8                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|Selector16~3                                                                                                                                                                                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~40                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~39                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~38                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~37                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~36                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~35                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~34                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~33                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~32                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~31                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~30                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~29                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~3                                                                                                   ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~7                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~6                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~5                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]~5                                                                                                                                                                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~4                                                                                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~7                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~4                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]~3                                                                                                                                                                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]~2                                                                                                                                                                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~0                                                                                                                                                                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                                             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8~1                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5~1                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2~1                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1~0                    ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_valid~1                                                                                                                                                                                ; 1       ;
; CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                                                                                                                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]~1                                                                                                                                                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_VALID~0                                                                                                                                                                                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~1                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1~0                    ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~0                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~6              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~5              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~4              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~3              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~2              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~1              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~0              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~6              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~5              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~4              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~3              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~2              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~1              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~0              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~6             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~5             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~4             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~3             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~2             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~1             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~0             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~6             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~5             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~4             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~3             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~2             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~1             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~0             ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK~0                                                                                                                                                                                  ; 1       ;
; reg_config:reg_config_inst|LessThan2~1                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|Equal1~5                                                                                                                                                                                      ; 1       ;
; reg_config:reg_config_inst|LessThan2~0                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|LessThan1~1                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|Equal0~5                                                                                                                                                                                      ; 1       ;
; reg_config:reg_config_inst|LessThan1~0                                                                                                                                                                                   ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]~1                                                                                                                                                 ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~8                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~7                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~6                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|Selector1~0                                                                                                                                                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr1~3                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr1~2                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr1~1                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr1~0                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr2~7                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr2~6                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr2~5                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr2~4                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr0~8                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr0~7                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr0~5                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr0~4                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr0~3                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr19~24                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~23                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~22                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr19~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr19~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~24                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~23                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~22                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr16~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr16~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr17~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr17~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~26                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~25                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~24                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~23                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~22                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr18~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr18~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~22                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr21~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr21~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~25                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~24                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~23                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~22                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr20~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr20~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr14~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr14~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr15~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr15~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr8~9                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~8                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~7                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~6                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~5                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~4                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~3                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~2                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~1                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr8~0                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr10~23                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~22                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~21                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~20                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~19                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr10~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~2                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~1                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr10~0                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr3~7                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~6                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~5                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~4                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~3                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~2                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~1                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr3~0                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~15                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr4~14                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr4~13                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr4~12                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr4~11                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr4~10                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr4~9                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~8                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~7                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~6                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~5                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~4                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~3                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~2                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~1                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr4~0                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~16                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~15                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~14                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~13                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~12                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~11                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~10                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr9~9                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~8                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~7                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~6                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~5                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~4                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~3                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~2                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~1                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr9~0                                                                                                                                                                                     ; 1       ;
; reg_config:reg_config_inst|WideOr12~18                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~17                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~16                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~15                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~14                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~13                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~12                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~11                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~10                                                                                                                                                                                   ; 1       ;
; reg_config:reg_config_inst|WideOr12~9                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~8                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~7                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~6                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~5                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~4                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~3                                                                                                                                                                                    ; 1       ;
; reg_config:reg_config_inst|WideOr12~2                                                                                                                                                                                    ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y16_N0 ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y18_N0 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,502 / 32,401 ( 5 % ) ;
; C16 interconnects           ; 34 / 1,326 ( 3 % )     ;
; C4 interconnects            ; 531 / 21,816 ( 2 % )   ;
; Direct links                ; 350 / 32,401 ( 1 % )   ;
; Global clocks               ; 7 / 10 ( 70 % )        ;
; Local interconnects         ; 833 / 10,320 ( 8 % )   ;
; R24 interconnects           ; 51 / 1,289 ( 4 % )     ;
; R4 interconnects            ; 910 / 28,186 ( 3 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.01) ; Number of LABs  (Total = 95) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 10                           ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 4                            ;
; 7                                           ; 2                            ;
; 8                                           ; 3                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 6                            ;
; 14                                          ; 7                            ;
; 15                                          ; 7                            ;
; 16                                          ; 53                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 95) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 54                           ;
; 1 Clock                            ; 65                           ;
; 1 Clock enable                     ; 37                           ;
; 1 Sync. clear                      ; 21                           ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 3                            ;
; 2 Clocks                           ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.36) ; Number of LABs  (Total = 95) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 7                            ;
; 2                                            ; 3                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 4                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 3                            ;
; 16                                           ; 9                            ;
; 17                                           ; 8                            ;
; 18                                           ; 4                            ;
; 19                                           ; 5                            ;
; 20                                           ; 5                            ;
; 21                                           ; 0                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 6                            ;
; 28                                           ; 2                            ;
; 29                                           ; 3                            ;
; 30                                           ; 6                            ;
; 31                                           ; 1                            ;
; 32                                           ; 5                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.42) ; Number of LABs  (Total = 95) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 17                           ;
; 2                                               ; 7                            ;
; 3                                               ; 5                            ;
; 4                                               ; 8                            ;
; 5                                               ; 8                            ;
; 6                                               ; 2                            ;
; 7                                               ; 5                            ;
; 8                                               ; 3                            ;
; 9                                               ; 6                            ;
; 10                                              ; 2                            ;
; 11                                              ; 5                            ;
; 12                                              ; 5                            ;
; 13                                              ; 5                            ;
; 14                                              ; 6                            ;
; 15                                              ; 1                            ;
; 16                                              ; 8                            ;
; 17                                              ; 1                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.47) ; Number of LABs  (Total = 95) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 7                            ;
; 3                                            ; 5                            ;
; 4                                            ; 8                            ;
; 5                                            ; 3                            ;
; 6                                            ; 3                            ;
; 7                                            ; 3                            ;
; 8                                            ; 8                            ;
; 9                                            ; 2                            ;
; 10                                           ; 2                            ;
; 11                                           ; 4                            ;
; 12                                           ; 2                            ;
; 13                                           ; 4                            ;
; 14                                           ; 7                            ;
; 15                                           ; 3                            ;
; 16                                           ; 1                            ;
; 17                                           ; 3                            ;
; 18                                           ; 5                            ;
; 19                                           ; 8                            ;
; 20                                           ; 2                            ;
; 21                                           ; 3                            ;
; 22                                           ; 3                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 89        ; 0            ; 89        ; 0            ; 0            ; 89        ; 89        ; 0            ; 89        ; 89        ; 0            ; 0            ; 0            ; 0            ; 30           ; 0            ; 0            ; 30           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 89        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 89           ; 0         ; 89           ; 89           ; 0         ; 0         ; 89           ; 0         ; 0         ; 89           ; 89           ; 89           ; 89           ; 59           ; 89           ; 89           ; 59           ; 89           ; 89           ; 88           ; 89           ; 89           ; 89           ; 89           ; 89           ; 89           ; 0         ; 89           ; 89           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; S_CLK              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_CKE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCS              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NWE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCAS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NRAS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_clk        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_hs         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_vs         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_de         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[4]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[5]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[6]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_b[7]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[4]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[5]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[6]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_g[7]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[4]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[5]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[6]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_out_rgb_r[7]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_XCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_rst_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_SDAT          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_PCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_HREF          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_VSYNC         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                            ; Destination Clock(s)                                                  ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                      ; CMOS_PCLK                                                             ; 15.8              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k                                  ; 7.1               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2],CMOS_PCLK                            ; CMOS_PCLK                                                             ; 3.9               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 3.5               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                      ; reg_config:reg_config_inst|clock_20k                                  ; 2.0               ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                     ; Destination Register                                                                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                 ; 2.257             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                               ; 2.257             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                               ; 2.257             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                               ; 2.257             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                               ; 2.257             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.045             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 1.754             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 1.621             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 1.454             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 1.339             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 1.325             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.988             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.917             ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                        ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|config_step.00                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|config_step.01                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[18]                                                                                                                                                 ; 0.824             ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                        ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|config_step.00                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; reg_config:reg_config_inst|config_step.01                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[19]                                                                                                                                                 ; 0.784             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.737             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.737             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|config_step.01                                                                                                                                               ; 0.659             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.573             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.573             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.536             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.529             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.529             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.517             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.517             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 0.517             ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                        ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|config_step.00                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; reg_config:reg_config_inst|config_step.01                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[10]                                                                                                                                                 ; 0.514             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|config_step.11                                                                                                                                               ; 0.440             ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                        ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|config_step.00                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|config_step.01                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[2]                                                                                                                                                  ; 0.419             ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                        ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; power_on_delay:power_on_delay_inst|camera_rstn_reg                                                                                                                                                  ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|config_step.00                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[2]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[0]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[6]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[3]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[4]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[5]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[7]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|reg_index[1]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; reg_config:reg_config_inst|config_step.01                                                                                                                                                           ; reg_config:reg_config_inst|i2c_data[8]                                                                                                                                                  ; 0.416             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.413             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 0.413             ;
; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                        ; reg_config:reg_config_inst|i2c_data[5]                                                                                                                                                  ; 0.388             ;
; reg_config:reg_config_inst|reg_index[8]                                                                                                                                                             ; reg_config:reg_config_inst|i2c_data[5]                                                                                                                                                  ; 0.388             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Mar 15 12:43:39 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "sdram_ov5640_lcd"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov5640_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node reg_config:reg_config_inst|clock_20k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node reg_config:reg_config_inst|i2c_com:u1|i2c_sclk
        Info (176357): Destination node reg_config:reg_config_inst|clock_20k~0
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sysrst_nr2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "CMOS_XCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "lcd_out_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "S_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "back_pwm"
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin S_DB[0] uses I/O standard 3.3-V LVTTL at P14
    Info (169178): Pin S_DB[1] uses I/O standard 3.3-V LVTTL at M12
    Info (169178): Pin S_DB[2] uses I/O standard 3.3-V LVTTL at N14
    Info (169178): Pin S_DB[3] uses I/O standard 3.3-V LVTTL at L12
    Info (169178): Pin S_DB[4] uses I/O standard 3.3-V LVTTL at L13
    Info (169178): Pin S_DB[5] uses I/O standard 3.3-V LVTTL at L14
    Info (169178): Pin S_DB[6] uses I/O standard 3.3-V LVTTL at L11
    Info (169178): Pin S_DB[7] uses I/O standard 3.3-V LVTTL at K12
    Info (169178): Pin S_DB[8] uses I/O standard 3.3-V LVTTL at G16
    Info (169178): Pin S_DB[9] uses I/O standard 3.3-V LVTTL at J11
    Info (169178): Pin S_DB[10] uses I/O standard 3.3-V LVTTL at J16
    Info (169178): Pin S_DB[11] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin S_DB[12] uses I/O standard 3.3-V LVTTL at K16
    Info (169178): Pin S_DB[13] uses I/O standard 3.3-V LVTTL at K15
    Info (169178): Pin S_DB[14] uses I/O standard 3.3-V LVTTL at L16
    Info (169178): Pin S_DB[15] uses I/O standard 3.3-V LVTTL at L15
    Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVTTL at F3
    Info (169178): Pin CLOCK uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVTTL at G1
    Info (169178): Pin KEY1 uses I/O standard 3.3-V LVTTL at M15
    Info (169178): Pin CMOS_DB[0] uses I/O standard 3.3-V LVTTL at L2
    Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVTTL at K1
    Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVTTL at F2
    Info (169178): Pin CMOS_DB[1] uses I/O standard 3.3-V LVTTL at M6
    Info (169178): Pin CMOS_DB[2] uses I/O standard 3.3-V LVTTL at G2
    Info (169178): Pin CMOS_DB[3] uses I/O standard 3.3-V LVTTL at M1
    Info (169178): Pin CMOS_DB[4] uses I/O standard 3.3-V LVTTL at L1
    Info (169178): Pin CMOS_DB[5] uses I/O standard 3.3-V LVTTL at N5
    Info (169178): Pin CMOS_DB[6] uses I/O standard 3.3-V LVTTL at J1
    Info (169178): Pin CMOS_DB[7] uses I/O standard 3.3-V LVTTL at J2
Info (144001): Generated suppressed messages file E:/AX301/verilog/sdram_ov5640_rgb_lcd_480272/sdram_ov5640_lcd.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 729 megabytes
    Info: Processing ended: Wed Mar 15 12:43:52 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/AX301/verilog/sdram_ov5640_rgb_lcd_480272/sdram_ov5640_lcd.fit.smsg.


