// Seed: 3759350330
module module_0 #(
    parameter id_4 = 32'd28,
    parameter id_5 = 32'd6
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_4.id_5 = 1;
  wire id_6;
  wire id_7, id_8, id_9;
  assign id_6 = id_2;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1
    , id_9,
    output supply0 id_2,
    output wor id_3,
    input wire id_4
    , id_10,
    input wand id_5,
    input wor id_6,
    output uwire id_7
);
  wire id_11;
  wor  id_12 = 1 - 1;
  wire id_13;
  always
    if (1) begin : LABEL_0
      id_2 = ~id_10;
    end
  wor id_14 = id_10;
  assign id_12 = id_10;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12
  );
endmodule
