{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718644007657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718644007658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 19:06:47 2024 " "Processing started: Mon Jun 17 19:06:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718644007658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644007658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tensor_core -c tensor_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off tensor_core -c tensor_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644007658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718644009578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718644009579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tensor_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file tensor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tensor_core " "Found entity 1: tensor_core" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644053988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644053988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix4x4mult_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix4x4mult_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_matrix4x4mult " "Found entity 1: tb_matrix4x4mult" {  } { { "matrix4x4mult_tb.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644053993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644053993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix4x4mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix4x4mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix4x4mult " "Found entity 1: matrix4x4mult" {  } { { "matrix4x4mult.sv" "" { Text "C:/verilog_work/tensor_core/matrix4x4mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644053995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644053995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_4number_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32_4number_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp32_4number_adder " "Found entity 1: tb_fp32_4number_adder" {  } { { "fp32_4number_adder_tb.v" "" { Text "C:/verilog_work/tensor_core/fp32_4number_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644053997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644053997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_4number_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32_4number_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_4number_adder " "Found entity 1: fp32_4number_adder" {  } { { "fp32_4number_adder.v" "" { Text "C:/verilog_work/tensor_core/fp32_4number_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644054000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp32add " "Found entity 1: tb_fp32add" {  } { { "fp32add_tb.v" "" { Text "C:/verilog_work/tensor_core/fp32add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644054001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp32add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp32add " "Found entity 1: fp32add" {  } { { "fp32add.v" "" { Text "C:/verilog_work/tensor_core/fp32add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644054003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16to32mult_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16to32mult_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp16to32mult " "Found entity 1: tb_fp16to32mult" {  } { { "fp16to32mult_tb.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644054005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp16to32mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fp16to32mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp16to32mult " "Found entity 1: fp16to32mult" {  } { { "fp16to32mult.v" "" { Text "C:/verilog_work/tensor_core/fp16to32mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644054008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tensor_core " "Elaborating entity \"tensor_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718644054354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tensor_core.sv(27) " "Verilog HDL assignment warning at tensor_core.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644054384 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tensor_core.sv(30) " "Verilog HDL assignment warning at tensor_core.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644054385 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tensor_core.sv(34) " "Verilog HDL assignment warning at tensor_core.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644054387 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tensor_core.sv(43) " "Verilog HDL assignment warning at tensor_core.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644054401 "|tensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tensor_core.sv(46) " "Verilog HDL assignment warning at tensor_core.sv(46): truncated value with size 32 to match size of target (5)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718644054401 "|tensor_core"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[7\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[7\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "tensor_core.sv(23) " "Constant driver at tensor_core.sv(23)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 23 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[6\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[6\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[5\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[5\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[4\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[4\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[3\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[3\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[2\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[2\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[1\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[1\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054532 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "bit_cnt\[0\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"bit_cnt\[0\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054533 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "index\[4\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"index\[4\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054533 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "index\[3\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"index\[3\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054533 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "index\[2\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"index\[2\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054533 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "index\[1\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"index\[1\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054533 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "index\[0\] tensor_core.sv(39) " "Can't resolve multiple constant drivers for net \"index\[0\]\" at tensor_core.sv(39)" {  } { { "tensor_core.sv" "" { Text "C:/verilog_work/tensor_core/tensor_core.sv" 39 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054533 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718644054543 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13153 " "Peak virtual memory: 13153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718644054822 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 19:07:34 2024 " "Processing ended: Mon Jun 17 19:07:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718644054822 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718644054822 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718644054822 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644054822 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644056154 ""}
