
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015339                       # Number of seconds simulated
sim_ticks                                 15339023000                       # Number of ticks simulated
final_tick                               17327219180500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              150254944                       # Simulator instruction rate (inst/s)
host_op_rate                                151077427                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1768901604                       # Simulator tick rate (ticks/s)
host_mem_usage                               17281192                       # Number of bytes of host memory used
host_seconds                                     8.67                       # Real time elapsed on the host
sim_insts                                  1302927265                       # Number of instructions simulated
sim_ops                                    1310062939                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::detailed_cpu.dtb.walker         3664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::detailed_cpu.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::detailed_cpu.inst       444416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::detailed_cpu.data       563520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1011792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::detailed_cpu.inst       444416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       444416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       509056                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::detailed_cpu.dtb.walker            8                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         509064                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::detailed_cpu.dtb.walker          115                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::detailed_cpu.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::detailed_cpu.inst         6944                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::detailed_cpu.data         8805                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              15867                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         7954                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::detailed_cpu.dtb.walker            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              7955                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::detailed_cpu.dtb.walker       238868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::detailed_cpu.itb.walker        12517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::detailed_cpu.inst     28972901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::detailed_cpu.data     36737672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             65961959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::detailed_cpu.inst     28972901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        28972901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       33186990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::detailed_cpu.dtb.walker          522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            33187511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       33186990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.dtb.walker       239389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.itb.walker        12517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.inst     28972901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.data     36737672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            99149470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                      15867                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                      7955                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    15867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                    7955                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               1009280                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   6208                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 508032                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                1011792                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              509064                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             1298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1341                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1039                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             1186                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             1027                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1032                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              875                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             800                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             955                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            1092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             932                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              516                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              513                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              513                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              516                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              489                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              385                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              513                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10             513                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11             512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12             524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13             512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             384                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        5                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15260178500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                   66                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                15801                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   1                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                7954                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  15770                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   267                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   197                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   293                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   352                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   632                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   503                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   902                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   503                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   256                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    45                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                    46                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                    60                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    39                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         3508                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   432.529076                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   257.884409                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   386.433140                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          916     26.11%     26.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          808     23.03%     49.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          299      8.52%     57.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          166      4.73%     62.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          151      4.30%     66.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          230      6.56%     73.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           43      1.23%     74.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           55      1.57%     76.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          840     23.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         3508                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     86.588889                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   512.951399                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-255          174     96.67%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1280-1535            1      0.56%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1536-1791            1      0.56%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-2303            2      1.11%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3328-3583            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4608-4863            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          180                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     44.100000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    38.879620                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev    25.349204                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16-19           17      9.44%      9.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20-23            4      2.22%     11.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24-27            3      1.67%     13.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28-31            7      3.89%     17.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32-35           82     45.56%     62.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::36-39            4      2.22%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::40-43            1      0.56%     65.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::44-47            2      1.11%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::60-63            3      1.67%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::64-67           46     25.56%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::68-71            1      0.56%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::72-75            1      0.56%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::80-83            1      0.56%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::84-87            2      1.11%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::96-99            1      0.56%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::128-131            1      0.56%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::140-143            3      1.67%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::192-195            1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          180                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                   350333250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat              646020750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                  78850000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    22215.17                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40965.17                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                       65.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       33.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    65.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    33.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.77                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     21.98                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   12785                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   7415                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                81.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               93.21                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    640591.83                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   85.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                14187180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                 7540665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy               61989480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              20650320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        535351440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy           243488040                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            27510720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     1525194030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      625111200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy      2434791480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            5495914185                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           358.296235                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         14669054750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     48109250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    227480000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF   9760474750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   1627891000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    330331000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   3344737000                       # Time in different power states
system.mem_ctrls0_1.actEnergy                10859940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                 5772195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy               50608320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              20786040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        429018720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy           206387310                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            21187680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     1266660270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      482688000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy      2659528560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            5153639835                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           335.982274                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         14624437250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     36454000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    182242000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  10795735250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   1257005500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    289790000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   2777796250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::detailed_cpu.dtb.walker        17152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::detailed_cpu.itb.walker        11456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::detailed_cpu.inst       336192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::detailed_cpu.data      1658944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2023744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::detailed_cpu.inst       336192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       336192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       415232                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         415232                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::detailed_cpu.dtb.walker          268                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::detailed_cpu.itb.walker          179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::detailed_cpu.inst         5253                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::detailed_cpu.data        25921                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              31621                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6488                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6488                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::detailed_cpu.dtb.walker      1118194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::detailed_cpu.itb.walker       746853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::detailed_cpu.inst     21917432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::detailed_cpu.data    108151869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            131934348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::detailed_cpu.inst     21917432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        21917432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       27070303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27070303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       27070303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.dtb.walker      1118194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.itb.walker       746853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.inst     21917432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.data    108151869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           159004651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                      31621                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                      6488                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    31621                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                    6488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               2022464                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1280                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 414144                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                2023744                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              415232                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             1818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             2279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             2053                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             1774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             1906                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             1435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1775                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1916                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            1783                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            2217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            1948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            2076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            2631                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              412                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              709                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              433                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              498                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              227                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10             252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11             531                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12             271                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13             236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             453                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             799                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15117697500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                31621                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                6488                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  29467                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   2078                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     40                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   180                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   387                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        10032                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   242.883573                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   144.728493                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   288.544558                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         4607     45.92%     45.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2600     25.92%     71.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          796      7.93%     79.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          421      4.20%     83.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          272      2.71%     86.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          326      3.25%     89.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          135      1.35%     91.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           92      0.92%     92.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          783      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        10032                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          382                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     82.717277                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   510.056457                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511          378     98.95%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1      0.26%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1536-2047            2      0.52%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::9216-9727            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          382                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          382                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.939791                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.905609                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.088734                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             210     54.97%     54.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               7      1.83%     56.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             148     38.74%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              13      3.40%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      0.79%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          382                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                   650893500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             1243412250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 158005000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    20597.24                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39347.24                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      131.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   131.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.24                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     20.30                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   24184                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3856                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                76.53                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               59.43                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    396696.25                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   73.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                34100640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                18124920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              105429240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              17680140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        886925520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy           580989600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            41020320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     2554629420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy     1062107520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy      1455343440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            6756537030                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           440.480272                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         13745195250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     66536750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    376434000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   5589499500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   2765883000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    938544500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   5602125250                       # Time in different power states
system.mem_ctrls1_1.actEnergy                37527840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                19946520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              120201900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              16098480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        878320560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy           607184520                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            41665440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     2655608910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      970426560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy      1433460300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            6780801450                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           442.062148                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         13683993250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     66224250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    372698000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF   5546251750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   2527163000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   1003008000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   5823678000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::OFF    15339023000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             67688                       # number of replacements
system.cpu.dcache.tags.tagsinuse           989.415071                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2672598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67688                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.484074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      17313337037500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::detailed_cpu.data   989.415071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::detailed_cpu.data     0.966226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          768                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5686057                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5686057                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::detailed_cpu.data      1545226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1545226                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::detailed_cpu.data      1193851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1193851                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::detailed_cpu.data          542                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           542                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::detailed_cpu.data      2739077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2739077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::detailed_cpu.data      2739619                       # number of overall hits
system.cpu.dcache.overall_hits::total         2739619                       # number of overall hits
system.cpu.dcache.ReadReq_misses::detailed_cpu.data        39459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39459                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::detailed_cpu.data        25143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25143                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::detailed_cpu.data         4434                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4434                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::detailed_cpu.data        64602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::detailed_cpu.data        69036                       # number of overall misses
system.cpu.dcache.overall_misses::total         69036                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::detailed_cpu.data   1832131496                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1832131496                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::detailed_cpu.data   1462724486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1462724486                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::detailed_cpu.data   3294855982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3294855982                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::detailed_cpu.data   3294855982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3294855982                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::detailed_cpu.data      1584685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1584685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::detailed_cpu.data      1218994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1218994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::detailed_cpu.data         4976                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4976                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::detailed_cpu.data      2803679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2803679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::detailed_cpu.data      2808655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2808655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::detailed_cpu.data     0.024900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024900                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::detailed_cpu.data     0.020626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020626                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::detailed_cpu.data     0.891077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.891077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::detailed_cpu.data     0.023042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::detailed_cpu.data     0.024580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024580                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::detailed_cpu.data 46431.270331                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46431.270331                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::detailed_cpu.data 58176.211510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58176.211510                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::detailed_cpu.data 51002.383548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51002.383548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::detailed_cpu.data 47726.635118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47726.635118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.767123                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        41814                       # number of writebacks
system.cpu.dcache.writebacks::total             41814                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::detailed_cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::detailed_cpu.data           61                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::detailed_cpu.data           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::detailed_cpu.data           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::detailed_cpu.data        39454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39454                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::detailed_cpu.data        25082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25082                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::detailed_cpu.data         4432                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4432                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::detailed_cpu.data        64536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::detailed_cpu.data        68968                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68968                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::detailed_cpu.data         2115                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2115                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::detailed_cpu.data         1046                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1046                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::detailed_cpu.data         3161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::detailed_cpu.data   1792370496                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1792370496                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::detailed_cpu.data   1434388986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1434388986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::detailed_cpu.data    297642000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    297642000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::detailed_cpu.data   3226759482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3226759482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::detailed_cpu.data   3524401482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3524401482                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::detailed_cpu.data    504561000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    504561000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::detailed_cpu.data    504561000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    504561000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::detailed_cpu.data     0.024897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::detailed_cpu.data     0.020576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::detailed_cpu.data     0.890675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.890675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::detailed_cpu.data     0.023018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::detailed_cpu.data     0.024556                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024556                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::detailed_cpu.data 45429.373346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45429.373346                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::detailed_cpu.data 57187.982856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57187.982856                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::detailed_cpu.data 67157.490975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67157.490975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::detailed_cpu.data 49999.372164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49999.372164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::detailed_cpu.data 51101.981818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51101.981818                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.data 238563.120567                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 238563.120567                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::detailed_cpu.data 159620.689655                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 159620.689655                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements        70743                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.974812                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs       142003                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs        70743                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     2.007308                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 17311940757500                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::detailed_cpu.dtb.walker    15.974812                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::detailed_cpu.dtb.walker     0.998426                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.998426                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses       497238                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses       497238                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::detailed_cpu.dtb.walker       142211                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total       142211                       # number of ReadReq hits
system.cpu.dtb_walker_cache.WriteReq_hits::detailed_cpu.dtb.walker           62                       # number of WriteReq hits
system.cpu.dtb_walker_cache.WriteReq_hits::total           62                       # number of WriteReq hits
system.cpu.dtb_walker_cache.demand_hits::detailed_cpu.dtb.walker       142273                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total       142273                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::detailed_cpu.dtb.walker       142273                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total       142273                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::detailed_cpu.dtb.walker        70867                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total        70867                       # number of ReadReq misses
system.cpu.dtb_walker_cache.WriteReq_misses::detailed_cpu.dtb.walker           63                       # number of WriteReq misses
system.cpu.dtb_walker_cache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu.dtb_walker_cache.demand_misses::detailed_cpu.dtb.walker        70930                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total        70930                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::detailed_cpu.dtb.walker        70930                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total        70930                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::detailed_cpu.dtb.walker    904283500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total    904283500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.WriteReq_miss_latency::detailed_cpu.dtb.walker       257000                       # number of WriteReq miss cycles
system.cpu.dtb_walker_cache.WriteReq_miss_latency::total       257000                       # number of WriteReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::detailed_cpu.dtb.walker    904540500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total    904540500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::detailed_cpu.dtb.walker    904540500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total    904540500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::detailed_cpu.dtb.walker       213078                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total       213078                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.WriteReq_accesses::detailed_cpu.dtb.walker          125                       # number of WriteReq accesses(hits+misses)
system.cpu.dtb_walker_cache.WriteReq_accesses::total          125                       # number of WriteReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::detailed_cpu.dtb.walker       213203                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total       213203                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::detailed_cpu.dtb.walker       213203                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total       213203                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::detailed_cpu.dtb.walker     0.332587                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.332587                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.WriteReq_miss_rate::detailed_cpu.dtb.walker     0.504000                       # miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.WriteReq_miss_rate::total     0.504000                       # miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::detailed_cpu.dtb.walker     0.332688                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.332688                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::detailed_cpu.dtb.walker     0.332688                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.332688                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::detailed_cpu.dtb.walker 12760.290403                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12760.290403                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_miss_latency::detailed_cpu.dtb.walker  4079.365079                       # average WriteReq miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_miss_latency::total  4079.365079                       # average WriteReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::detailed_cpu.dtb.walker 12752.580008                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12752.580008                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::detailed_cpu.dtb.walker 12752.580008                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12752.580008                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks         5942                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total         5942                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_hits::detailed_cpu.dtb.walker           35                       # number of ReadReq MSHR hits
system.cpu.dtb_walker_cache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dtb_walker_cache.WriteReq_mshr_hits::detailed_cpu.dtb.walker           24                       # number of WriteReq MSHR hits
system.cpu.dtb_walker_cache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dtb_walker_cache.demand_mshr_hits::detailed_cpu.dtb.walker           59                       # number of demand (read+write) MSHR hits
system.cpu.dtb_walker_cache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.dtb_walker_cache.overall_mshr_hits::detailed_cpu.dtb.walker           59                       # number of overall MSHR hits
system.cpu.dtb_walker_cache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::detailed_cpu.dtb.walker        70832                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total        70832                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.WriteReq_mshr_misses::detailed_cpu.dtb.walker           39                       # number of WriteReq MSHR misses
system.cpu.dtb_walker_cache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::detailed_cpu.dtb.walker        70871                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total        70871                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::detailed_cpu.dtb.walker        70871                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total        70871                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable::detailed_cpu.dtb.walker           66                       # number of ReadReq MSHR uncacheable
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable::total           66                       # number of ReadReq MSHR uncacheable
system.cpu.dtb_walker_cache.WriteReq_mshr_uncacheable::detailed_cpu.dtb.walker            1                       # number of WriteReq MSHR uncacheable
system.cpu.dtb_walker_cache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_misses::detailed_cpu.dtb.walker           67                       # number of overall MSHR uncacheable misses
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_misses::total           67                       # number of overall MSHR uncacheable misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::detailed_cpu.dtb.walker    833327500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total    833327500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_latency::detailed_cpu.dtb.walker       136000                       # number of WriteReq MSHR miss cycles
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_latency::total       136000                       # number of WriteReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::detailed_cpu.dtb.walker    833463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total    833463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::detailed_cpu.dtb.walker    833463500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total    833463500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable_latency::detailed_cpu.dtb.walker     20228500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable_latency::total     20228500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_latency::detailed_cpu.dtb.walker     20228500                       # number of overall MSHR uncacheable cycles
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_latency::total     20228500                       # number of overall MSHR uncacheable cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::detailed_cpu.dtb.walker     0.332423                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.332423                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_rate::detailed_cpu.dtb.walker     0.312000                       # mshr miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_rate::total     0.312000                       # mshr miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::detailed_cpu.dtb.walker     0.332411                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.332411                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::detailed_cpu.dtb.walker     0.332411                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.332411                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::detailed_cpu.dtb.walker 11764.844985                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11764.844985                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_mshr_miss_latency::detailed_cpu.dtb.walker  3487.179487                       # average WriteReq mshr miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_mshr_miss_latency::total  3487.179487                       # average WriteReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::detailed_cpu.dtb.walker 11760.289822                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11760.289822                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::detailed_cpu.dtb.walker 11760.289822                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11760.289822                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 306492.424242                       # average ReadReq mshr uncacheable latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_uncacheable_latency::total 306492.424242                       # average ReadReq mshr uncacheable latency
system.cpu.dtb_walker_cache.overall_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 301917.910448                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.overall_avg_mshr_uncacheable_latency::total 301917.910448                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             66923                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.353721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4916572                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.466103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      17312816354500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::detailed_cpu.inst   508.353721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::detailed_cpu.inst     0.992878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10069115                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10069115                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::detailed_cpu.inst      4933405                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4933405                       # number of ReadReq hits
system.cpu.icache.demand_hits::detailed_cpu.inst      4933405                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4933405                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::detailed_cpu.inst      4933405                       # number of overall hits
system.cpu.icache.overall_hits::total         4933405                       # number of overall hits
system.cpu.icache.ReadReq_misses::detailed_cpu.inst        67435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67435                       # number of ReadReq misses
system.cpu.icache.demand_misses::detailed_cpu.inst        67435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::detailed_cpu.inst        67435                       # number of overall misses
system.cpu.icache.overall_misses::total         67435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::detailed_cpu.inst   1928972500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1928972500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::detailed_cpu.inst   1928972500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1928972500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::detailed_cpu.inst   1928972500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1928972500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::detailed_cpu.inst      5000840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5000840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::detailed_cpu.inst      5000840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5000840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::detailed_cpu.inst      5000840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5000840                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::detailed_cpu.inst     0.013485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013485                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::detailed_cpu.inst     0.013485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::detailed_cpu.inst     0.013485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013485                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::detailed_cpu.inst 28604.915845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28604.915845                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::detailed_cpu.inst 28604.915845                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28604.915845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::detailed_cpu.inst 28604.915845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28604.915845                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        66923                       # number of writebacks
system.cpu.icache.writebacks::total             66923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::detailed_cpu.inst        67435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::detailed_cpu.inst        67435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::detailed_cpu.inst        67435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::detailed_cpu.inst   1861537500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1861537500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::detailed_cpu.inst   1861537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1861537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::detailed_cpu.inst   1861537500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1861537500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::detailed_cpu.inst     0.013485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::detailed_cpu.inst     0.013485                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013485                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::detailed_cpu.inst     0.013485                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013485                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::detailed_cpu.inst 27604.915845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27604.915845                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::detailed_cpu.inst 27604.915845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27604.915845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::detailed_cpu.inst 27604.915845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27604.915845                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements        16792                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    14.323869                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs       133505                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs        16792                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     7.950512                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 17312123164500                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::detailed_cpu.itb.walker    14.323869                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::detailed_cpu.itb.walker     0.895242                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.895242                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses       324618                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses       324618                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::detailed_cpu.itb.walker       136945                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total       136945                       # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::detailed_cpu.itb.walker            8                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            8                       # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::detailed_cpu.itb.walker       136953                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total       136953                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::detailed_cpu.itb.walker       136953                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total       136953                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::detailed_cpu.itb.walker        16904                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total        16904                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::detailed_cpu.itb.walker        16904                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total        16904                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::detailed_cpu.itb.walker        16904                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total        16904                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::detailed_cpu.itb.walker    234194000                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total    234194000                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::detailed_cpu.itb.walker    234194000                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total    234194000                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::detailed_cpu.itb.walker    234194000                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total    234194000                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::detailed_cpu.itb.walker       153849                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total       153849                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::detailed_cpu.itb.walker            8                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            8                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::detailed_cpu.itb.walker       153857                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total       153857                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::detailed_cpu.itb.walker       153857                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total       153857                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::detailed_cpu.itb.walker     0.109874                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.109874                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::detailed_cpu.itb.walker     0.109868                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.109868                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::detailed_cpu.itb.walker     0.109868                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.109868                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::detailed_cpu.itb.walker 13854.353999                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 13854.353999                       # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::detailed_cpu.itb.walker 13854.353999                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 13854.353999                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::detailed_cpu.itb.walker 13854.353999                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 13854.353999                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks         1491                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total         1491                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::detailed_cpu.itb.walker        16904                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total        16904                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::detailed_cpu.itb.walker        16904                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total        16904                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::detailed_cpu.itb.walker        16904                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total        16904                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::detailed_cpu.itb.walker    217290000                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total    217290000                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::detailed_cpu.itb.walker    217290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total    217290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::detailed_cpu.itb.walker    217290000                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total    217290000                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::detailed_cpu.itb.walker     0.109874                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.109874                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::detailed_cpu.itb.walker     0.109868                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.109868                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::detailed_cpu.itb.walker     0.109868                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.109868                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::detailed_cpu.itb.walker 12854.353999                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12854.353999                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::detailed_cpu.itb.walker 12854.353999                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 12854.353999                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::detailed_cpu.itb.walker 12854.353999                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 12854.353999                       # average overall mshr miss latency
system.detailed_cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.detailed_cpu.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.detailed_cpu.dtb.rdMisses                    0                       # TLB misses on read requests
system.detailed_cpu.dtb.wrMisses                    0                       # TLB misses on write requests
system.detailed_cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.itb.rdAccesses                  0                       # TLB accesses on read requests
system.detailed_cpu.itb.wrAccesses                  0                       # TLB accesses on write requests
system.detailed_cpu.itb.rdMisses                    0                       # TLB misses on read requests
system.detailed_cpu.itb.wrMisses                    0                       # TLB misses on write requests
system.detailed_cpu.numPwrStateTransitions            9                       # Number of power state transitions
system.detailed_cpu.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::mean     51700200                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::stdev 49194969.199858                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::min_value     13495000                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::max_value    128872500                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::total            5                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateResidencyTicks::ON  11794638000                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.pwrStateResidencyTicks::CLK_GATED    258501000                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.pwrStateResidencyTicks::OFF 17315166041500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.numCycles                30533278                       # number of cpu cycles simulated
system.detailed_cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.detailed_cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.detailed_cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.detailed_cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.detailed_cpu.committedInsts            3881846                       # Number of instructions committed
system.detailed_cpu.committedOps             11017520                       # Number of ops (including micro ops) committed
system.detailed_cpu.num_int_alu_accesses     10306438                       # Number of integer alu accesses
system.detailed_cpu.num_fp_alu_accesses         62972                       # Number of float alu accesses
system.detailed_cpu.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.detailed_cpu.num_func_calls             194298                       # number of times a function call or return occured
system.detailed_cpu.num_conditional_control_insts      1238841                       # number of instructions that are conditional controls
system.detailed_cpu.num_int_insts            10306438                       # number of integer instructions
system.detailed_cpu.num_fp_insts                62972                       # number of float instructions
system.detailed_cpu.num_vec_insts                   0                       # number of vector instructions
system.detailed_cpu.num_int_register_reads     22123655                       # number of times the integer registers were read
system.detailed_cpu.num_int_register_writes      8209473                       # number of times the integer registers were written
system.detailed_cpu.num_fp_register_reads        82604                       # number of times the floating registers were read
system.detailed_cpu.num_fp_register_writes        41073                       # number of times the floating registers were written
system.detailed_cpu.num_vec_register_reads            0                       # number of times the vector registers were read
system.detailed_cpu.num_vec_register_writes            0                       # number of times the vector registers were written
system.detailed_cpu.num_cc_register_reads      7450588                       # number of times the CC registers were read
system.detailed_cpu.num_cc_register_writes      2954239                       # number of times the CC registers were written
system.detailed_cpu.num_mem_refs              2811839                       # number of memory refs
system.detailed_cpu.num_load_insts            1591704                       # Number of load instructions
system.detailed_cpu.num_store_insts           1220135                       # Number of store instructions
system.detailed_cpu.num_idle_cycles      514562.298153                       # Number of idle cycles
system.detailed_cpu.num_busy_cycles      30018715.701847                       # Number of busy cycles
system.detailed_cpu.not_idle_fraction        0.983147                       # Percentage of non-idle cycles
system.detailed_cpu.idle_fraction            0.016853                       # Percentage of idle cycles
system.detailed_cpu.Branches                  1498046                       # Number of branches fetched
system.detailed_cpu.op_class::No_OpClass       619837      5.63%      5.63% # Class of executed instruction
system.detailed_cpu.op_class::IntAlu          7538966     68.43%     74.05% # Class of executed instruction
system.detailed_cpu.op_class::IntMult           10230      0.09%     74.14% # Class of executed instruction
system.detailed_cpu.op_class::IntDiv             7223      0.07%     74.21% # Class of executed instruction
system.detailed_cpu.op_class::FloatAdd          29031      0.26%     74.47% # Class of executed instruction
system.detailed_cpu.op_class::FloatCmp              0      0.00%     74.47% # Class of executed instruction
system.detailed_cpu.op_class::FloatCvt            574      0.01%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::FloatMult             4      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::FloatMultAcc            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::FloatDiv              1      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::FloatMisc             0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::FloatSqrt             0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdAdd               0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdAddAcc            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdAlu               0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdCmp               0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdCvt               0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdMisc              0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdMult              0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdMultAcc            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdShift             0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdShiftAcc            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdSqrt              0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatAdd            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatAlu            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatCmp            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatCvt            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatDiv            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatMisc            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatMult            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatMultAcc            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatSqrt            0      0.00%     74.48% # Class of executed instruction
system.detailed_cpu.op_class::MemRead         1576238     14.31%     88.79% # Class of executed instruction
system.detailed_cpu.op_class::MemWrite        1203911     10.93%     99.71% # Class of executed instruction
system.detailed_cpu.op_class::FloatMemRead        15466      0.14%     99.85% # Class of executed instruction
system.detailed_cpu.op_class::FloatMemWrite        16224      0.15%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::total          11017705                       # Class of executed instruction
system.iobus.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2151                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8842                       # Transaction distribution
system.iobus.trans_dist::WriteResp               8842                       # Transaction distribution
system.iobus.trans_dist::MessageReq               663                       # Transaction distribution
system.iobus.trans_dist::MessageResp              663                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         5812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        15944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        15944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   23312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         2906                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3036                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       508192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       508192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         2652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         2652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   513880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1647500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               208500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             4742500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            41137811                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5136000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8008000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer2.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 7956                       # number of replacements
system.iocache.tags.tagsinuse               13.440708                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 7956                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         17314333834000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide    13.440708                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.840044                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.840044                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                71748                       # Number of tag accesses
system.iocache.tags.data_accesses               71748                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide         7936                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         7936                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide         7972                       # number of demand (read+write) misses
system.iocache.demand_misses::total              7972                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         7972                       # number of overall misses
system.iocache.overall_misses::total             7972                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide      4282494                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4282494                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide    937250317                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    937250317                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide    941532811                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    941532811                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide    941532811                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    941532811                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide         7936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         7936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         7972                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            7972                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         7972                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           7972                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118958.166667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118958.166667                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 118101.098412                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118101.098412                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 118104.968766                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118104.968766                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 118104.968766                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118104.968766                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            7920                       # number of writebacks
system.iocache.writebacks::total                 7920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide         7936                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         7936                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide         7972                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         7972                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide         7972                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         7972                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      2482494                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2482494                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    539974750                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    539974750                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    542457244                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    542457244                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    542457244                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    542457244                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68958.166667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68958.166667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 68041.173135                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68041.173135                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 68045.314099                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68045.314099                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 68045.314099                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68045.314099                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     15793                       # number of replacements
system.l2.tags.tagsinuse                 23230.255889                       # Cycle average of tags in use
system.l2.tags.total_refs                       46471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.942506                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::detailed_cpu.dtb.walker   156.009405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.itb.walker    72.041181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.inst  5786.635602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.data 17215.569701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::detailed_cpu.dtb.walker     0.004761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.itb.walker     0.002199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.inst     0.176594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.data     0.525377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.708931                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.966675                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3320270                       # Number of tag accesses
system.l2.tags.data_accesses                  3320270                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        49247                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49247                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        66923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            66923                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::detailed_cpu.dtb.walker            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::detailed_cpu.data          147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  149                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::detailed_cpu.data         9815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9815                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::detailed_cpu.inst        55238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              55238                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::detailed_cpu.dtb.walker        63125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::detailed_cpu.itb.walker        16217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::detailed_cpu.data        24001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            103343                       # number of ReadSharedReq hits
system.l2.demand_hits::detailed_cpu.dtb.walker        63125                       # number of demand (read+write) hits
system.l2.demand_hits::detailed_cpu.itb.walker        16217                       # number of demand (read+write) hits
system.l2.demand_hits::detailed_cpu.inst        55238                       # number of demand (read+write) hits
system.l2.demand_hits::detailed_cpu.data        33816                       # number of demand (read+write) hits
system.l2.demand_hits::total                   168396                       # number of demand (read+write) hits
system.l2.overall_hits::detailed_cpu.dtb.walker        63125                       # number of overall hits
system.l2.overall_hits::detailed_cpu.itb.walker        16217                       # number of overall hits
system.l2.overall_hits::detailed_cpu.inst        55238                       # number of overall hits
system.l2.overall_hits::detailed_cpu.data        33816                       # number of overall hits
system.l2.overall_hits::total                  168396                       # number of overall hits
system.l2.ReadExReq_misses::detailed_cpu.data        15043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15043                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::detailed_cpu.inst        12197                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12197                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::detailed_cpu.dtb.walker          317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::detailed_cpu.itb.walker          182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::detailed_cpu.data        19765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20264                       # number of ReadSharedReq misses
system.l2.demand_misses::detailed_cpu.dtb.walker          317                       # number of demand (read+write) misses
system.l2.demand_misses::detailed_cpu.itb.walker          182                       # number of demand (read+write) misses
system.l2.demand_misses::detailed_cpu.inst        12197                       # number of demand (read+write) misses
system.l2.demand_misses::detailed_cpu.data        34808                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47504                       # number of demand (read+write) misses
system.l2.overall_misses::detailed_cpu.dtb.walker          317                       # number of overall misses
system.l2.overall_misses::detailed_cpu.itb.walker          182                       # number of overall misses
system.l2.overall_misses::detailed_cpu.inst        12197                       # number of overall misses
system.l2.overall_misses::detailed_cpu.data        34808                       # number of overall misses
system.l2.overall_misses::total                 47504                       # number of overall misses
system.l2.ReadExReq_miss_latency::detailed_cpu.data   1290449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1290449000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::detailed_cpu.inst   1179646500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1179646500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::detailed_cpu.dtb.walker     32340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::detailed_cpu.itb.walker     17321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::detailed_cpu.data   1771228000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1820890000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::detailed_cpu.dtb.walker     32340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::detailed_cpu.itb.walker     17321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::detailed_cpu.inst   1179646500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::detailed_cpu.data   3061677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4290985500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::detailed_cpu.dtb.walker     32340500                       # number of overall miss cycles
system.l2.overall_miss_latency::detailed_cpu.itb.walker     17321500                       # number of overall miss cycles
system.l2.overall_miss_latency::detailed_cpu.inst   1179646500                       # number of overall miss cycles
system.l2.overall_miss_latency::detailed_cpu.data   3061677000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4290985500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        49247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        66923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        66923                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::detailed_cpu.dtb.walker            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::detailed_cpu.data          147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              149                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::detailed_cpu.data        24858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::detailed_cpu.inst        67435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          67435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::detailed_cpu.dtb.walker        63442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::detailed_cpu.itb.walker        16399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::detailed_cpu.data        43766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        123607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::detailed_cpu.dtb.walker        63442                       # number of demand (read+write) accesses
system.l2.demand_accesses::detailed_cpu.itb.walker        16399                       # number of demand (read+write) accesses
system.l2.demand_accesses::detailed_cpu.inst        67435                       # number of demand (read+write) accesses
system.l2.demand_accesses::detailed_cpu.data        68624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               215900                       # number of demand (read+write) accesses
system.l2.overall_accesses::detailed_cpu.dtb.walker        63442                       # number of overall (read+write) accesses
system.l2.overall_accesses::detailed_cpu.itb.walker        16399                       # number of overall (read+write) accesses
system.l2.overall_accesses::detailed_cpu.inst        67435                       # number of overall (read+write) accesses
system.l2.overall_accesses::detailed_cpu.data        68624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              215900                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::detailed_cpu.data     0.605157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605157                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::detailed_cpu.inst     0.180870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180870                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::detailed_cpu.dtb.walker     0.004997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::detailed_cpu.itb.walker     0.011098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::detailed_cpu.data     0.451606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163939                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::detailed_cpu.dtb.walker     0.004997                       # miss rate for demand accesses
system.l2.demand_miss_rate::detailed_cpu.itb.walker     0.011098                       # miss rate for demand accesses
system.l2.demand_miss_rate::detailed_cpu.inst     0.180870                       # miss rate for demand accesses
system.l2.demand_miss_rate::detailed_cpu.data     0.507228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.220028                       # miss rate for demand accesses
system.l2.overall_miss_rate::detailed_cpu.dtb.walker     0.004997                       # miss rate for overall accesses
system.l2.overall_miss_rate::detailed_cpu.itb.walker     0.011098                       # miss rate for overall accesses
system.l2.overall_miss_rate::detailed_cpu.inst     0.180870                       # miss rate for overall accesses
system.l2.overall_miss_rate::detailed_cpu.data     0.507228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.220028                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::detailed_cpu.data 85784.019145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85784.019145                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::detailed_cpu.inst 96716.118718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96716.118718                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::detailed_cpu.dtb.walker 102020.504732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::detailed_cpu.itb.walker 95173.076923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::detailed_cpu.data 89614.368834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89858.369522                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.dtb.walker 102020.504732                       # average overall miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.itb.walker 95173.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.inst 96716.118718                       # average overall miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.data 87959.003677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90328.930195                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.dtb.walker 102020.504732                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.itb.walker 95173.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.inst 96716.118718                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.data 87959.003677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90328.930195                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 6522                       # number of writebacks
system.l2.writebacks::total                      6522                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::detailed_cpu.data        15043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15043                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::detailed_cpu.inst        12197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12197                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::detailed_cpu.dtb.walker          317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::detailed_cpu.itb.walker          182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::detailed_cpu.data        19765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20264                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.dtb.walker          317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.itb.walker          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.inst        12197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.data        34808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.dtb.walker          317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.itb.walker          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.inst        12197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.data        34808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47504                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::detailed_cpu.dtb.walker           66                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::detailed_cpu.data         2115                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2181                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::detailed_cpu.dtb.walker            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::detailed_cpu.data         1046                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1047                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::detailed_cpu.dtb.walker           67                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::detailed_cpu.data         3161                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3228                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::detailed_cpu.data   1140019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1140019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::detailed_cpu.inst   1057676500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1057676500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::detailed_cpu.dtb.walker     29170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::detailed_cpu.itb.walker     15501500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::detailed_cpu.data   1573578000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1618250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.dtb.walker     29170500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.itb.walker     15501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.inst   1057676500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.data   2713597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3815945500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.dtb.walker     29170500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.itb.walker     15501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.inst   1057676500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.data   2713597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3815945500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::detailed_cpu.dtb.walker     19387000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::detailed_cpu.data    478121000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    497508000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::detailed_cpu.dtb.walker     19387000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::detailed_cpu.data    478121000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    497508000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::detailed_cpu.data     0.605157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::detailed_cpu.inst     0.180870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::detailed_cpu.dtb.walker     0.004997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::detailed_cpu.itb.walker     0.011098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::detailed_cpu.data     0.451606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163939                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.dtb.walker     0.004997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.itb.walker     0.011098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.inst     0.180870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.data     0.507228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.220028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.dtb.walker     0.004997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.itb.walker     0.011098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.inst     0.180870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.data     0.507228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.220028                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::detailed_cpu.data 75784.019145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75784.019145                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::detailed_cpu.inst 86716.118718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86716.118718                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::detailed_cpu.dtb.walker 92020.504732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::detailed_cpu.itb.walker 85173.076923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::detailed_cpu.data 79614.368834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79858.369522                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.dtb.walker 92020.504732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.itb.walker 85173.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.inst 86716.118718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.data 77959.003677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80328.930195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.dtb.walker 92020.504732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.itb.walker 85173.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.inst 86716.118718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.data 77959.003677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80328.930195                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 293742.424242                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.data 226061.938534                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 228110.041265                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 289358.208955                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::detailed_cpu.data 151256.248023                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 154122.676580                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         79377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        23919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2181                       # Transaction distribution
system.membus.trans_dist::ReadResp              34678                       # Transaction distribution
system.membus.trans_dist::WriteReq               1047                       # Transaction distribution
system.membus.trans_dist::WriteResp              1047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14442                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9340                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              113                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15044                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15041                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32497                       # Transaction distribution
system.membus.trans_dist::MessageReq              663                       # Transaction distribution
system.membus.trans_dist::MessageResp             663                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          7936                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave         1326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total         1326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        15928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        15928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu.interrupts.pio          280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port        37184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port        73816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       117322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         2652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         2652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       506880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       506880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu.interrupts.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port      1013976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port      2438976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3456548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              230                       # Total snoops (count)
system.membus.snoopTraffic                       7424                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             59481                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001950                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044118                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   59365     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                     116      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               59481                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4951000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              298000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1647500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            69869938                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer4.occupancy            69744000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             984500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             190506                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          258001750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          124                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       507904                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          124                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       446357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       221310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        31318                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             28                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           28                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 17327219180500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2181                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            201264                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1047                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        66923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          115313                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24861                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24861                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         67435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       131658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       201793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       211775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        50095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side       205225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                668888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8598912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7073292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side      1144960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side      4441112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21258276                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24017                       # Total snoops (count)
system.tol2bus.snoopTraffic                    932224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129335                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348538                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 212884     87.51%     87.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29305     12.05%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1079      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          341486000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            41994                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101152500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105869000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25356000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         106334000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
