User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/ReadDynamicEnergy/SRAM/128KB/128KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy ...

=============
CONFIGURATION
=============
Bank Organization: 32 x 1
 - Row Activation   : 1 / 32
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 1024 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 241.498um x 464.168um = 112095.860um^2
 |--- Mat Area      = 7.547um x 464.168um = 3502.996um^2   (66.101%)
 |--- Subarray Area = 3.773um x 230.087um = 868.213um^2   (66.675%)
 - Area Efficiency = 66.101%
Timing:
 -  Read Latency = 1.510ns
 |--- H-Tree Latency = 6.654ps
 |--- Mat Latency    = 1.503ns
    |--- Predecoder Latency = 173.505ps
    |--- Subarray Latency   = 1.330ns
       |--- Row Decoder Latency = 1.012ns
       |--- Bitline Latency     = 231.487ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 81.762ps
       |--- Precharge Latency   = 32.896ps
 - Write Latency = 1.506ns
 |--- H-Tree Latency = 3.327ps
 |--- Mat Latency    = 1.503ns
    |--- Predecoder Latency = 173.505ps
    |--- Subarray Latency   = 1.330ns
       |--- Row Decoder Latency = 1.012ns
       |--- Charge Latency      = 7.427ps
 - Read Bandwidth  = 45.697GB/s
 - Write Bandwidth = 12.033GB/s
Power:
 -  Read Dynamic Energy = 6.748pJ
 |--- H-Tree Dynamic Energy = 3.068pJ
 |--- Mat Dynamic Energy    = 3.680pJ per mat
    |--- Predecoder Dynamic Energy = 0.053pJ
    |--- Subarray Dynamic Energy   = 0.907pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.028pJ
       |--- Precharge Dynamic Energy   = 0.394pJ
 - Write Dynamic Energy = 4.524pJ
 |--- H-Tree Dynamic Energy = 3.068pJ
 |--- Mat Dynamic Energy    = 1.456pJ per mat
    |--- Predecoder Dynamic Energy = 0.053pJ
    |--- Subarray Dynamic Energy   = 0.351pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Mux Dynamic Energy         = 0.028pJ
 - Leakage Power = 15.616uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 488.008nW per mat

Finished!
