
JAVS-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000127b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013a94  08012950  08012950  00022950  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080263e4  080263e4  000402d4  2**0
                  CONTENTS
  4 .ARM          00000008  080263e4  080263e4  000363e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080263ec  080263ec  000402d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080263ec  080263ec  000363ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080263f0  080263f0  000363f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  080263f4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012134  200002d4  080266c8  000402d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012408  080266c8  00042408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000402d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000229ff  00000000  00000000  00040304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005098  00000000  00000000  00062d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac8  00000000  00000000  00067da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001860  00000000  00000000  00069868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db27  00000000  00000000  0006b0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027475  00000000  00000000  00088bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a339f  00000000  00000000  000b0064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  00153403  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fe4  00000000  00000000  001534c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a9c  00000000  00000000  0015b4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002d4 	.word	0x200002d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012938 	.word	0x08012938

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d8 	.word	0x200002d8
 80001dc:	08012938 	.word	0x08012938

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	; 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_dmul>:
 80006c8:	b570      	push	{r4, r5, r6, lr}
 80006ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006d6:	bf1d      	ittte	ne
 80006d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006dc:	ea94 0f0c 	teqne	r4, ip
 80006e0:	ea95 0f0c 	teqne	r5, ip
 80006e4:	f000 f8de 	bleq	80008a4 <__aeabi_dmul+0x1dc>
 80006e8:	442c      	add	r4, r5
 80006ea:	ea81 0603 	eor.w	r6, r1, r3
 80006ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006fa:	bf18      	it	ne
 80006fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000708:	d038      	beq.n	800077c <__aeabi_dmul+0xb4>
 800070a:	fba0 ce02 	umull	ip, lr, r0, r2
 800070e:	f04f 0500 	mov.w	r5, #0
 8000712:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000716:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800071a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800071e:	f04f 0600 	mov.w	r6, #0
 8000722:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000726:	f09c 0f00 	teq	ip, #0
 800072a:	bf18      	it	ne
 800072c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000730:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000734:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000738:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800073c:	d204      	bcs.n	8000748 <__aeabi_dmul+0x80>
 800073e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000742:	416d      	adcs	r5, r5
 8000744:	eb46 0606 	adc.w	r6, r6, r6
 8000748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800074c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800075c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000760:	bf88      	it	hi
 8000762:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000766:	d81e      	bhi.n	80007a6 <__aeabi_dmul+0xde>
 8000768:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000772:	f150 0000 	adcs.w	r0, r0, #0
 8000776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000780:	ea46 0101 	orr.w	r1, r6, r1
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000790:	bfc2      	ittt	gt
 8000792:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800079a:	bd70      	popgt	{r4, r5, r6, pc}
 800079c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007a0:	f04f 0e00 	mov.w	lr, #0
 80007a4:	3c01      	subs	r4, #1
 80007a6:	f300 80ab 	bgt.w	8000900 <__aeabi_dmul+0x238>
 80007aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ae:	bfde      	ittt	le
 80007b0:	2000      	movle	r0, #0
 80007b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007b6:	bd70      	pople	{r4, r5, r6, pc}
 80007b8:	f1c4 0400 	rsb	r4, r4, #0
 80007bc:	3c20      	subs	r4, #32
 80007be:	da35      	bge.n	800082c <__aeabi_dmul+0x164>
 80007c0:	340c      	adds	r4, #12
 80007c2:	dc1b      	bgt.n	80007fc <__aeabi_dmul+0x134>
 80007c4:	f104 0414 	add.w	r4, r4, #20
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f305 	lsl.w	r3, r0, r5
 80007d0:	fa20 f004 	lsr.w	r0, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e8:	fa21 f604 	lsr.w	r6, r1, r4
 80007ec:	eb42 0106 	adc.w	r1, r2, r6
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 040c 	rsb	r4, r4, #12
 8000800:	f1c4 0520 	rsb	r5, r4, #32
 8000804:	fa00 f304 	lsl.w	r3, r0, r4
 8000808:	fa20 f005 	lsr.w	r0, r0, r5
 800080c:	fa01 f204 	lsl.w	r2, r1, r4
 8000810:	ea40 0002 	orr.w	r0, r0, r2
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800081c:	f141 0100 	adc.w	r1, r1, #0
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f205 	lsl.w	r2, r0, r5
 8000834:	ea4e 0e02 	orr.w	lr, lr, r2
 8000838:	fa20 f304 	lsr.w	r3, r0, r4
 800083c:	fa01 f205 	lsl.w	r2, r1, r5
 8000840:	ea43 0302 	orr.w	r3, r3, r2
 8000844:	fa21 f004 	lsr.w	r0, r1, r4
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	fa21 f204 	lsr.w	r2, r1, r4
 8000850:	ea20 0002 	bic.w	r0, r0, r2
 8000854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800085c:	bf08      	it	eq
 800085e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f094 0f00 	teq	r4, #0
 8000868:	d10f      	bne.n	800088a <__aeabi_dmul+0x1c2>
 800086a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800086e:	0040      	lsls	r0, r0, #1
 8000870:	eb41 0101 	adc.w	r1, r1, r1
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf08      	it	eq
 800087a:	3c01      	subeq	r4, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1a6>
 800087e:	ea41 0106 	orr.w	r1, r1, r6
 8000882:	f095 0f00 	teq	r5, #0
 8000886:	bf18      	it	ne
 8000888:	4770      	bxne	lr
 800088a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	eb43 0303 	adc.w	r3, r3, r3
 8000894:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000898:	bf08      	it	eq
 800089a:	3d01      	subeq	r5, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1c6>
 800089e:	ea43 0306 	orr.w	r3, r3, r6
 80008a2:	4770      	bx	lr
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ac:	bf18      	it	ne
 80008ae:	ea95 0f0c 	teqne	r5, ip
 80008b2:	d00c      	beq.n	80008ce <__aeabi_dmul+0x206>
 80008b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b8:	bf18      	it	ne
 80008ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dmul+0x19c>
 80008c0:	ea81 0103 	eor.w	r1, r1, r3
 80008c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	bd70      	pop	{r4, r5, r6, pc}
 80008ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d2:	bf06      	itte	eq
 80008d4:	4610      	moveq	r0, r2
 80008d6:	4619      	moveq	r1, r3
 80008d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008dc:	d019      	beq.n	8000912 <__aeabi_dmul+0x24a>
 80008de:	ea94 0f0c 	teq	r4, ip
 80008e2:	d102      	bne.n	80008ea <__aeabi_dmul+0x222>
 80008e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008e8:	d113      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	d105      	bne.n	80008fc <__aeabi_dmul+0x234>
 80008f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008f4:	bf1c      	itt	ne
 80008f6:	4610      	movne	r0, r2
 80008f8:	4619      	movne	r1, r3
 80008fa:	d10a      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000904:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000916:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800091a:	bd70      	pop	{r4, r5, r6, pc}

0800091c <__aeabi_ddiv>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000922:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800092a:	bf1d      	ittte	ne
 800092c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000930:	ea94 0f0c 	teqne	r4, ip
 8000934:	ea95 0f0c 	teqne	r5, ip
 8000938:	f000 f8a7 	bleq	8000a8a <__aeabi_ddiv+0x16e>
 800093c:	eba4 0405 	sub.w	r4, r4, r5
 8000940:	ea81 0e03 	eor.w	lr, r1, r3
 8000944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000948:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800094c:	f000 8088 	beq.w	8000a60 <__aeabi_ddiv+0x144>
 8000950:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000954:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800095c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000960:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800096c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000970:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000974:	429d      	cmp	r5, r3
 8000976:	bf08      	it	eq
 8000978:	4296      	cmpeq	r6, r2
 800097a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800097e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000982:	d202      	bcs.n	800098a <__aeabi_ddiv+0x6e>
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	eb65 0503 	sbc.w	r5, r5, r3
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800099a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009fc:	d018      	beq.n	8000a30 <__aeabi_ddiv+0x114>
 80009fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a1a:	d1c0      	bne.n	800099e <__aeabi_ddiv+0x82>
 8000a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a20:	d10b      	bne.n	8000a3a <__aeabi_ddiv+0x11e>
 8000a22:	ea41 0100 	orr.w	r1, r1, r0
 8000a26:	f04f 0000 	mov.w	r0, #0
 8000a2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a2e:	e7b6      	b.n	800099e <__aeabi_ddiv+0x82>
 8000a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a34:	bf04      	itt	eq
 8000a36:	4301      	orreq	r1, r0
 8000a38:	2000      	moveq	r0, #0
 8000a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a3e:	bf88      	it	hi
 8000a40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a44:	f63f aeaf 	bhi.w	80007a6 <__aeabi_dmul+0xde>
 8000a48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a4c:	bf04      	itt	eq
 8000a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a56:	f150 0000 	adcs.w	r0, r0, #0
 8000a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a6c:	bfc2      	ittt	gt
 8000a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	popgt	{r4, r5, r6, pc}
 8000a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a7c:	f04f 0e00 	mov.w	lr, #0
 8000a80:	3c01      	subs	r4, #1
 8000a82:	e690      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a84:	ea45 0e06 	orr.w	lr, r5, r6
 8000a88:	e68d      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	bf08      	it	eq
 8000a94:	ea95 0f0c 	teqeq	r5, ip
 8000a98:	f43f af3b 	beq.w	8000912 <__aeabi_dmul+0x24a>
 8000a9c:	ea94 0f0c 	teq	r4, ip
 8000aa0:	d10a      	bne.n	8000ab8 <__aeabi_ddiv+0x19c>
 8000aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa6:	f47f af34 	bne.w	8000912 <__aeabi_dmul+0x24a>
 8000aaa:	ea95 0f0c 	teq	r5, ip
 8000aae:	f47f af25 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	e72c      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000ab8:	ea95 0f0c 	teq	r5, ip
 8000abc:	d106      	bne.n	8000acc <__aeabi_ddiv+0x1b0>
 8000abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac2:	f43f aefd 	beq.w	80008c0 <__aeabi_dmul+0x1f8>
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e722      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad0:	bf18      	it	ne
 8000ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad6:	f47f aec5 	bne.w	8000864 <__aeabi_dmul+0x19c>
 8000ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ade:	f47f af0d 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ae6:	f47f aeeb 	bne.w	80008c0 <__aeabi_dmul+0x1f8>
 8000aea:	e712      	b.n	8000912 <__aeabi_dmul+0x24a>

08000aec <__gedf2>:
 8000aec:	f04f 3cff 	mov.w	ip, #4294967295
 8000af0:	e006      	b.n	8000b00 <__cmpdf2+0x4>
 8000af2:	bf00      	nop

08000af4 <__ledf2>:
 8000af4:	f04f 0c01 	mov.w	ip, #1
 8000af8:	e002      	b.n	8000b00 <__cmpdf2+0x4>
 8000afa:	bf00      	nop

08000afc <__cmpdf2>:
 8000afc:	f04f 0c01 	mov.w	ip, #1
 8000b00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	bf18      	it	ne
 8000b12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b16:	d01b      	beq.n	8000b50 <__cmpdf2+0x54>
 8000b18:	b001      	add	sp, #4
 8000b1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b1e:	bf0c      	ite	eq
 8000b20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b24:	ea91 0f03 	teqne	r1, r3
 8000b28:	bf02      	ittt	eq
 8000b2a:	ea90 0f02 	teqeq	r0, r2
 8000b2e:	2000      	moveq	r0, #0
 8000b30:	4770      	bxeq	lr
 8000b32:	f110 0f00 	cmn.w	r0, #0
 8000b36:	ea91 0f03 	teq	r1, r3
 8000b3a:	bf58      	it	pl
 8000b3c:	4299      	cmppl	r1, r3
 8000b3e:	bf08      	it	eq
 8000b40:	4290      	cmpeq	r0, r2
 8000b42:	bf2c      	ite	cs
 8000b44:	17d8      	asrcs	r0, r3, #31
 8000b46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b4a:	f040 0001 	orr.w	r0, r0, #1
 8000b4e:	4770      	bx	lr
 8000b50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__cmpdf2+0x64>
 8000b5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5e:	d107      	bne.n	8000b70 <__cmpdf2+0x74>
 8000b60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d1d6      	bne.n	8000b18 <__cmpdf2+0x1c>
 8000b6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6e:	d0d3      	beq.n	8000b18 <__cmpdf2+0x1c>
 8000b70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdrcmple>:
 8000b78:	4684      	mov	ip, r0
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	4662      	mov	r2, ip
 8000b7e:	468c      	mov	ip, r1
 8000b80:	4619      	mov	r1, r3
 8000b82:	4663      	mov	r3, ip
 8000b84:	e000      	b.n	8000b88 <__aeabi_cdcmpeq>
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdcmpeq>:
 8000b88:	b501      	push	{r0, lr}
 8000b8a:	f7ff ffb7 	bl	8000afc <__cmpdf2>
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	bf48      	it	mi
 8000b92:	f110 0f00 	cmnmi.w	r0, #0
 8000b96:	bd01      	pop	{r0, pc}

08000b98 <__aeabi_dcmpeq>:
 8000b98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b9c:	f7ff fff4 	bl	8000b88 <__aeabi_cdcmpeq>
 8000ba0:	bf0c      	ite	eq
 8000ba2:	2001      	moveq	r0, #1
 8000ba4:	2000      	movne	r0, #0
 8000ba6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000baa:	bf00      	nop

08000bac <__aeabi_dcmplt>:
 8000bac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb0:	f7ff ffea 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bb4:	bf34      	ite	cc
 8000bb6:	2001      	movcc	r0, #1
 8000bb8:	2000      	movcs	r0, #0
 8000bba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_dcmple>:
 8000bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc4:	f7ff ffe0 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bc8:	bf94      	ite	ls
 8000bca:	2001      	movls	r0, #1
 8000bcc:	2000      	movhi	r0, #0
 8000bce:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_dcmpge>:
 8000bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd8:	f7ff ffce 	bl	8000b78 <__aeabi_cdrcmple>
 8000bdc:	bf94      	ite	ls
 8000bde:	2001      	movls	r0, #1
 8000be0:	2000      	movhi	r0, #0
 8000be2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be6:	bf00      	nop

08000be8 <__aeabi_dcmpgt>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff ffc4 	bl	8000b78 <__aeabi_cdrcmple>
 8000bf0:	bf34      	ite	cc
 8000bf2:	2001      	movcc	r0, #1
 8000bf4:	2000      	movcs	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmpun>:
 8000bfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x10>
 8000c06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c0a:	d10a      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x20>
 8000c16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c1c:	f04f 0000 	mov.w	r0, #0
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0001 	mov.w	r0, #1
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2iz>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c30:	d215      	bcs.n	8000c5e <__aeabi_d2iz+0x36>
 8000c32:	d511      	bpl.n	8000c58 <__aeabi_d2iz+0x30>
 8000c34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c3c:	d912      	bls.n	8000c64 <__aeabi_d2iz+0x3c>
 8000c3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c52:	bf18      	it	ne
 8000c54:	4240      	negne	r0, r0
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c62:	d105      	bne.n	8000c70 <__aeabi_d2iz+0x48>
 8000c64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	bf08      	it	eq
 8000c6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <LEDMenu_Init>:
/*
 * Menu functions
 */

void LEDMenu_Init(LCD2004_I2C *lcd)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	// Start config with all off
	// TODO: save & load config for restarts
	for (uint8_t i = 0; i < LED_NUM_STRIPS; i++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	e015      	b.n	8000fb6 <LEDMenu_Init+0x3a>
		for (uint8_t j = 0; j < LED_NUM_COLORS; j++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73bb      	strb	r3, [r7, #14]
 8000f8e:	e00c      	b.n	8000faa <LEDMenu_Init+0x2e>
			LEDStrips_Config[i][j] = LEDCONFIG_OFF;
 8000f90:	7bfa      	ldrb	r2, [r7, #15]
 8000f92:	7bb9      	ldrb	r1, [r7, #14]
 8000f94:	4814      	ldr	r0, [pc, #80]	; (8000fe8 <LEDMenu_Init+0x6c>)
 8000f96:	4613      	mov	r3, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4403      	add	r3, r0
 8000f9e:	440b      	add	r3, r1
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < LED_NUM_COLORS; j++)
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d9ef      	bls.n	8000f90 <LEDMenu_Init+0x14>
	for (uint8_t i = 0; i < LED_NUM_STRIPS; i++)
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	73fb      	strb	r3, [r7, #15]
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0e6      	beq.n	8000f8a <LEDMenu_Init+0xe>

	LEDSelectionMenu_State = LEDMENU_START;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <LEDMenu_Init+0x70>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
	LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	705a      	strb	r2, [r3, #1]
	LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	709a      	strb	r2, [r3, #2]
	LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] = 0;
 8000fce:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <LEDMenu_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	70da      	strb	r2, [r3, #3]

	LEDMenu_StatusFlags = 0;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <LEDMenu_Init+0x78>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]

	LEDMenu_UpdateDisplay(lcd);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 f960 	bl	80012a0 <LEDMenu_UpdateDisplay>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200002f4 	.word	0x200002f4
 8000fec:	200002f7 	.word	0x200002f7
 8000ff0:	20000304 	.word	0x20000304
 8000ff4:	200002f0 	.word	0x200002f0

08000ff8 <LEDMenu_UpdateState>:

void LEDMenu_UpdateState(LEDMenu_ButtonAction action, LCD2004_I2C *lcd)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	4603      	mov	r3, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	71fb      	strb	r3, [r7, #7]
	switch (action)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b02      	cmp	r3, #2
 8001008:	f000 80d5 	beq.w	80011b6 <LEDMenu_UpdateState+0x1be>
 800100c:	2b02      	cmp	r3, #2
 800100e:	f300 8113 	bgt.w	8001238 <LEDMenu_UpdateState+0x240>
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <LEDMenu_UpdateState+0x24>
 8001016:	2b01      	cmp	r3, #1
 8001018:	d025      	beq.n	8001066 <LEDMenu_UpdateState+0x6e>
 800101a:	e10d      	b.n	8001238 <LEDMenu_UpdateState+0x240>
	{
	case LEDMENU_BTN_BACK: // Go back to previous menu
	{
		switch (LEDSelectionMenu_State)
 800101c:	4b92      	ldr	r3, [pc, #584]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b03      	cmp	r3, #3
 8001022:	d817      	bhi.n	8001054 <LEDMenu_UpdateState+0x5c>
 8001024:	a201      	add	r2, pc, #4	; (adr r2, 800102c <LEDMenu_UpdateState+0x34>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	0800105d 	.word	0x0800105d
 8001030:	0800103d 	.word	0x0800103d
 8001034:	08001045 	.word	0x08001045
 8001038:	0800104d 	.word	0x0800104d

			// cant go back from start state -> do nothing

			break;
		case LEDMENU_STRIP_SELECTION:
			LEDSelectionMenu_State = LEDMENU_START;
 800103c:	4b8a      	ldr	r3, [pc, #552]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
			break;
 8001042:	e00c      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_COLOR_SELECTION:
			LEDSelectionMenu_State = LEDMENU_STRIP_SELECTION;
 8001044:	4b88      	ldr	r3, [pc, #544]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
			break;
 800104a:	e008      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_CONFIG_SELECTION:
			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800104c:	4b86      	ldr	r3, [pc, #536]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800104e:	2202      	movs	r2, #2
 8001050:	701a      	strb	r2, [r3, #0]
			break;
 8001052:	e004      	b.n	800105e <LEDMenu_UpdateState+0x66>
		case LEDMENU_NUM:
		default:
			// default to start
			LEDSelectionMenu_State = LEDMENU_START;
 8001054:	4b84      	ldr	r3, [pc, #528]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
			break;
 800105a:	e000      	b.n	800105e <LEDMenu_UpdateState+0x66>
			break;
 800105c:	bf00      	nop
		}

		LCD_Clear(lcd);
 800105e:	6838      	ldr	r0, [r7, #0]
 8001060:	f002 f99e 	bl	80033a0 <LCD_Clear>

		break;
 8001064:	e0f8      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_SELECT: // select current item, remember selection and go to next menu
	{
		switch (LEDSelectionMenu_State)
 8001066:	4b80      	ldr	r3, [pc, #512]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b03      	cmp	r3, #3
 800106c:	f200 809b 	bhi.w	80011a6 <LEDMenu_UpdateState+0x1ae>
 8001070:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <LEDMenu_UpdateState+0x80>)
 8001072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001076:	bf00      	nop
 8001078:	08001089 	.word	0x08001089
 800107c:	08001097 	.word	0x08001097
 8001080:	080010a5 	.word	0x080010a5
 8001084:	080010ad 	.word	0x080010ad
		{
		case LEDMENU_START:
		{
			LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <LEDMenu_UpdateState+0x274>)
 800108a:	2200      	movs	r2, #0
 800108c:	705a      	strb	r2, [r3, #1]
			LEDSelectionMenu_State = LEDMENU_STRIP_SELECTION;
 800108e:	4b76      	ldr	r3, [pc, #472]	; (8001268 <LEDMenu_UpdateState+0x270>)
 8001090:	2201      	movs	r2, #1
 8001092:	701a      	strb	r2, [r3, #0]
			break;
 8001094:	e08b      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_STRIP_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8001096:	4b75      	ldr	r3, [pc, #468]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001098:	2200      	movs	r2, #0
 800109a:	709a      	strb	r2, [r3, #2]
			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800109c:	4b72      	ldr	r3, [pc, #456]	; (8001268 <LEDMenu_UpdateState+0x270>)
 800109e:	2202      	movs	r2, #2
 80010a0:	701a      	strb	r2, [r3, #0]
			break;
 80010a2:	e084      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_COLOR_SELECTION:
		{
			//LEDSelectionMenu_Memory[LEDMENU_INPUT_SELECTION] = 0;
			LEDSelectionMenu_State = LEDMENU_CONFIG_SELECTION;
 80010a4:	4b70      	ldr	r3, [pc, #448]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80010a6:	2203      	movs	r2, #3
 80010a8:	701a      	strb	r2, [r3, #0]
			break;
 80010aa:	e080      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}

		case LEDMENU_CONFIG_SELECTION:
		{
			// save selection result in led strip config
			uint8_t Selection_Strip = LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION];
 80010ac:	4b6f      	ldr	r3, [pc, #444]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010ae:	785b      	ldrb	r3, [r3, #1]
 80010b0:	73fb      	strb	r3, [r7, #15]
			uint8_t Selection_Color = LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION];
 80010b2:	4b6e      	ldr	r3, [pc, #440]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010b4:	789b      	ldrb	r3, [r3, #2]
 80010b6:	73bb      	strb	r3, [r7, #14]
			uint8_t Selection_Config = LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION];
 80010b8:	4b6c      	ldr	r3, [pc, #432]	; (800126c <LEDMenu_UpdateState+0x274>)
 80010ba:	78db      	ldrb	r3, [r3, #3]
 80010bc:	737b      	strb	r3, [r7, #13]

			LEDStrips_Config[Selection_Strip][Selection_Color] = Selection_Config;
 80010be:	7bfa      	ldrb	r2, [r7, #15]
 80010c0:	7bb9      	ldrb	r1, [r7, #14]
 80010c2:	486b      	ldr	r0, [pc, #428]	; (8001270 <LEDMenu_UpdateState+0x278>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	4413      	add	r3, r2
 80010ca:	4403      	add	r3, r0
 80010cc:	440b      	add	r3, r1
 80010ce:	7b7a      	ldrb	r2, [r7, #13]
 80010d0:	701a      	strb	r2, [r3, #0]
			LEDStrips_Update();
 80010d2:	f000 facb 	bl	800166c <LEDStrips_Update>

			LEDMenu_StatusFlags |= LEDMENU_FLAG_STATECHANGE;
 80010d6:	4b67      	ldr	r3, [pc, #412]	; (8001274 <LEDMenu_UpdateState+0x27c>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	4b64      	ldr	r3, [pc, #400]	; (8001274 <LEDMenu_UpdateState+0x27c>)
 80010e2:	701a      	strb	r2, [r3, #0]


			sprintf(USB_TxBuffer, "led config changed: strip %s %s -> %s\r\n", LED_StripNames_Long[Selection_Strip], LED_ColorNames_Long[Selection_Color], LED_ConfigNames[Selection_Config]);
 80010e4:	7bfa      	ldrb	r2, [r7, #15]
 80010e6:	4613      	mov	r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4413      	add	r3, r2
 80010ec:	4a62      	ldr	r2, [pc, #392]	; (8001278 <LEDMenu_UpdateState+0x280>)
 80010ee:	1899      	adds	r1, r3, r2
 80010f0:	7bba      	ldrb	r2, [r7, #14]
 80010f2:	4613      	mov	r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	4413      	add	r3, r2
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	4a60      	ldr	r2, [pc, #384]	; (800127c <LEDMenu_UpdateState+0x284>)
 80010fc:	1898      	adds	r0, r3, r2
 80010fe:	7b7a      	ldrb	r2, [r7, #13]
 8001100:	4613      	mov	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	4a5e      	ldr	r2, [pc, #376]	; (8001280 <LEDMenu_UpdateState+0x288>)
 8001108:	4413      	add	r3, r2
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	4603      	mov	r3, r0
 800110e:	460a      	mov	r2, r1
 8001110:	495c      	ldr	r1, [pc, #368]	; (8001284 <LEDMenu_UpdateState+0x28c>)
 8001112:	485d      	ldr	r0, [pc, #372]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001114:	f00f f996 	bl	8010444 <siprintf>
			USB_PrintDebug(USB_TxBuffer);
 8001118:	485b      	ldr	r0, [pc, #364]	; (8001288 <LEDMenu_UpdateState+0x290>)
 800111a:	f000 fd4d 	bl	8001bb8 <USB_PrintDebug>

			// output changed config
			LCD_Clear(lcd);
 800111e:	6838      	ldr	r0, [r7, #0]
 8001120:	f002 f93e 	bl	80033a0 <LCD_Clear>
			LCD_DisplayStringLineCentered2(lcd, "New config:", 0);
 8001124:	2200      	movs	r2, #0
 8001126:	4959      	ldr	r1, [pc, #356]	; (800128c <LEDMenu_UpdateState+0x294>)
 8001128:	6838      	ldr	r0, [r7, #0]
 800112a:	f002 f8ca 	bl	80032c2 <LCD_DisplayStringLineCentered2>

			sprintf(lcd->printBuffer, "%s %s", LED_StripNames_Long[Selection_Strip], LED_ColorNames_Long[Selection_Color]);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001134:	7bfa      	ldrb	r2, [r7, #15]
 8001136:	4613      	mov	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4413      	add	r3, r2
 800113c:	4a4e      	ldr	r2, [pc, #312]	; (8001278 <LEDMenu_UpdateState+0x280>)
 800113e:	1899      	adds	r1, r3, r2
 8001140:	7bba      	ldrb	r2, [r7, #14]
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	4a4c      	ldr	r2, [pc, #304]	; (800127c <LEDMenu_UpdateState+0x284>)
 800114c:	4413      	add	r3, r2
 800114e:	460a      	mov	r2, r1
 8001150:	494f      	ldr	r1, [pc, #316]	; (8001290 <LEDMenu_UpdateState+0x298>)
 8001152:	f00f f977 	bl	8010444 <siprintf>
			LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 2);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	3355      	adds	r3, #85	; 0x55
 800115a:	2202      	movs	r2, #2
 800115c:	4619      	mov	r1, r3
 800115e:	6838      	ldr	r0, [r7, #0]
 8001160:	f002 f8af 	bl	80032c2 <LCD_DisplayStringLineCentered2>

			sprintf(lcd->printBuffer, "=> %s", LED_ConfigNames[Selection_Config]);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800116a:	7b7a      	ldrb	r2, [r7, #13]
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	4a43      	ldr	r2, [pc, #268]	; (8001280 <LEDMenu_UpdateState+0x288>)
 8001174:	4413      	add	r3, r2
 8001176:	461a      	mov	r2, r3
 8001178:	4946      	ldr	r1, [pc, #280]	; (8001294 <LEDMenu_UpdateState+0x29c>)
 800117a:	f00f f963 	bl	8010444 <siprintf>
			LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 3);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	3355      	adds	r3, #85	; 0x55
 8001182:	2203      	movs	r2, #3
 8001184:	4619      	mov	r1, r3
 8001186:	6838      	ldr	r0, [r7, #0]
 8001188:	f002 f89b 	bl	80032c2 <LCD_DisplayStringLineCentered2>

			// let update message stay on lcd for 5 sec, then discard any button events that happened during waiting time
			HAL_Delay(3000);
 800118c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001190:	f002 f9be 	bl	8003510 <HAL_Delay>
			Buttons_ResetFlags();
 8001194:	f001 f938 	bl	8002408 <Buttons_ResetFlags>
			LCD_TimeoutCounter = 0;
 8001198:	4b3f      	ldr	r3, [pc, #252]	; (8001298 <LEDMenu_UpdateState+0x2a0>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]

			LEDSelectionMenu_State = LEDMENU_COLOR_SELECTION;
 800119e:	4b32      	ldr	r3, [pc, #200]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011a0:	2202      	movs	r2, #2
 80011a2:	701a      	strb	r2, [r3, #0]
			break;
 80011a4:	e003      	b.n	80011ae <LEDMenu_UpdateState+0x1b6>
		}
		case LEDMENU_NUM:
		default:
		{
			// default to start
			LEDSelectionMenu_State = LEDMENU_START;
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
			break;
 80011ac:	bf00      	nop
		}
		}

		LCD_Clear(lcd);
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	f002 f8f6 	bl	80033a0 <LCD_Clear>

		break;
 80011b4:	e050      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_NEXTITEM: // select next possible item in current menu
	{
		switch (LEDSelectionMenu_State)
 80011b6:	4b2c      	ldr	r3, [pc, #176]	; (8001268 <LEDMenu_UpdateState+0x270>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d834      	bhi.n	8001228 <LEDMenu_UpdateState+0x230>
 80011be:	a201      	add	r2, pc, #4	; (adr r2, 80011c4 <LEDMenu_UpdateState+0x1cc>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	08001229 	.word	0x08001229
 80011c8:	080011d5 	.word	0x080011d5
 80011cc:	080011f1 	.word	0x080011f1
 80011d0:	0800120d 	.word	0x0800120d

			break;

		case LEDMENU_STRIP_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]++;
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011d6:	785b      	ldrb	r3, [r3, #1]
 80011d8:	3301      	adds	r3, #1
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011de:	705a      	strb	r2, [r3, #1]

			if (LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] >= LED_NUM_STRIPS)
 80011e0:	4b22      	ldr	r3, [pc, #136]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011e2:	785b      	ldrb	r3, [r3, #1]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d021      	beq.n	800122c <LEDMenu_UpdateState+0x234>
				LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] = 0;
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	705a      	strb	r2, [r3, #1]

			break;
 80011ee:	e01d      	b.n	800122c <LEDMenu_UpdateState+0x234>
		}

		case LEDMENU_COLOR_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION]++;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011f2:	789b      	ldrb	r3, [r3, #2]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011fa:	709a      	strb	r2, [r3, #2]

			if (LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] >= LED_NUM_COLORS)
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <LEDMenu_UpdateState+0x274>)
 80011fe:	789b      	ldrb	r3, [r3, #2]
 8001200:	2b02      	cmp	r3, #2
 8001202:	d915      	bls.n	8001230 <LEDMenu_UpdateState+0x238>
				LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] = 0;
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001206:	2200      	movs	r2, #0
 8001208:	709a      	strb	r2, [r3, #2]

			break;
 800120a:	e011      	b.n	8001230 <LEDMenu_UpdateState+0x238>
		}

		case LEDMENU_CONFIG_SELECTION:
		{
			LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION]++;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <LEDMenu_UpdateState+0x274>)
 800120e:	78db      	ldrb	r3, [r3, #3]
 8001210:	3301      	adds	r3, #1
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b15      	ldr	r3, [pc, #84]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001216:	70da      	strb	r2, [r3, #3]

			if (LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] >= LEDCONFIG_NUM)
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <LEDMenu_UpdateState+0x274>)
 800121a:	78db      	ldrb	r3, [r3, #3]
 800121c:	2b04      	cmp	r3, #4
 800121e:	d909      	bls.n	8001234 <LEDMenu_UpdateState+0x23c>
				LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] = 0;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <LEDMenu_UpdateState+0x274>)
 8001222:	2200      	movs	r2, #0
 8001224:	70da      	strb	r2, [r3, #3]
			break;
 8001226:	e005      	b.n	8001234 <LEDMenu_UpdateState+0x23c>
		}

		case LEDMENU_NUM:
		default:
			// nothing to do / select
			break;
 8001228:	bf00      	nop
 800122a:	e015      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 800122c:	bf00      	nop
 800122e:	e013      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 8001230:	bf00      	nop
 8001232:	e011      	b.n	8001258 <LEDMenu_UpdateState+0x260>
			break;
 8001234:	bf00      	nop
		}

		break;
 8001236:	e00f      	b.n	8001258 <LEDMenu_UpdateState+0x260>
	}

	case LEDMENU_BTN_NUM:
	default:
	{
		sprintf(USB_TxBuffer, "invalid btn action: %x\r\n", action);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	461a      	mov	r2, r3
 800123c:	4917      	ldr	r1, [pc, #92]	; (800129c <LEDMenu_UpdateState+0x2a4>)
 800123e:	4812      	ldr	r0, [pc, #72]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001240:	f00f f900 	bl	8010444 <siprintf>
		CDC_Transmit_FS((uint8_t*) USB_TxBuffer, strlen(USB_TxBuffer));
 8001244:	4810      	ldr	r0, [pc, #64]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001246:	f7ff f82b 	bl	80002a0 <strlen>
 800124a:	4603      	mov	r3, r0
 800124c:	b29b      	uxth	r3, r3
 800124e:	4619      	mov	r1, r3
 8001250:	480d      	ldr	r0, [pc, #52]	; (8001288 <LEDMenu_UpdateState+0x290>)
 8001252:	f00d f81f 	bl	800e294 <CDC_Transmit_FS>
		break;
 8001256:	bf00      	nop
	}
	}

	LEDMenu_UpdateDisplay(lcd);
 8001258:	6838      	ldr	r0, [r7, #0]
 800125a:	f000 f821 	bl	80012a0 <LEDMenu_UpdateDisplay>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200002f7 	.word	0x200002f7
 800126c:	20000304 	.word	0x20000304
 8001270:	200002f4 	.word	0x200002f4
 8001274:	200002f0 	.word	0x200002f0
 8001278:	08012b50 	.word	0x08012b50
 800127c:	08012b60 	.word	0x08012b60
 8001280:	08012b74 	.word	0x08012b74
 8001284:	08012950 	.word	0x08012950
 8001288:	20010414 	.word	0x20010414
 800128c:	08012978 	.word	0x08012978
 8001290:	08012984 	.word	0x08012984
 8001294:	0801298c 	.word	0x0801298c
 8001298:	20010618 	.word	0x20010618
 800129c:	08012994 	.word	0x08012994

080012a0 <LEDMenu_UpdateDisplay>:

void LEDMenu_UpdateDisplay(LCD2004_I2C *lcd)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

	switch (LEDSelectionMenu_State)
 80012a8:	4bb2      	ldr	r3, [pc, #712]	; (8001574 <LEDMenu_UpdateDisplay+0x2d4>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	f200 814e 	bhi.w	800154e <LEDMenu_UpdateDisplay+0x2ae>
 80012b2:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <LEDMenu_UpdateDisplay+0x18>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012c9 	.word	0x080012c9
 80012bc:	080012ef 	.word	0x080012ef
 80012c0:	0800135b 	.word	0x0800135b
 80012c4:	08001483 	.word	0x08001483
	{
	case LEDMENU_START:
		LCD_Clear(lcd);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f002 f869 	bl	80033a0 <LCD_Clear>
		LCD_DisplayStringLineCentered2(lcd, "LED Config", 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	49a9      	ldr	r1, [pc, #676]	; (8001578 <LEDMenu_UpdateDisplay+0x2d8>)
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f001 fff5 	bl	80032c2 <LCD_DisplayStringLineCentered2>

		LCD_DisplayStringLineCentered2(lcd, "Press Select to", 2);
 80012d8:	2202      	movs	r2, #2
 80012da:	49a8      	ldr	r1, [pc, #672]	; (800157c <LEDMenu_UpdateDisplay+0x2dc>)
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f001 fff0 	bl	80032c2 <LCD_DisplayStringLineCentered2>
		LCD_DisplayStringLineCentered2(lcd, "start configuration", 3);
 80012e2:	2203      	movs	r2, #3
 80012e4:	49a6      	ldr	r1, [pc, #664]	; (8001580 <LEDMenu_UpdateDisplay+0x2e0>)
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f001 ffeb 	bl	80032c2 <LCD_DisplayStringLineCentered2>
		break;
 80012ec:	e13d      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_STRIP_SELECTION:
		// print selection list

		LCD_DisplayStringLineCentered2(lcd, "Select Strip:", 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	49a4      	ldr	r1, [pc, #656]	; (8001584 <LEDMenu_UpdateDisplay+0x2e4>)
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f001 ffe5 	bl	80032c2 <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	e020      	b.n	8001340 <LEDMenu_UpdateDisplay+0xa0>
		{
			int8_t stripNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION] + menuNr - 1 + LED_NUM_STRIPS) % LED_NUM_STRIPS;
 80012fe:	2300      	movs	r3, #0
 8001300:	727b      	strb	r3, [r7, #9]
			sprintf(lcd->printBuffer, "%s  ", LED_StripNames_Long[stripNamesIndex]);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001308:	f997 2009 	ldrsb.w	r2, [r7, #9]
 800130c:	4613      	mov	r3, r2
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4413      	add	r3, r2
 8001312:	4a9d      	ldr	r2, [pc, #628]	; (8001588 <LEDMenu_UpdateDisplay+0x2e8>)
 8001314:	4413      	add	r3, r2
 8001316:	461a      	mov	r2, r3
 8001318:	499c      	ldr	r1, [pc, #624]	; (800158c <LEDMenu_UpdateDisplay+0x2ec>)
 800131a:	f00f f893 	bl	8010444 <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 6);
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	3301      	adds	r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2206      	movs	r2, #6
 8001326:	4619      	mov	r1, r3
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f001 ffea 	bl	8003302 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3355      	adds	r3, #85	; 0x55
 8001332:	4619      	mov	r1, r3
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f001 ff76 	bl	8003226 <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	3301      	adds	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d9db      	bls.n	80012fe <LEDMenu_UpdateDisplay+0x5e>
		}

		LCD_SetCursor(lcd, 2, 2);
 8001346:	2202      	movs	r2, #2
 8001348:	2102      	movs	r1, #2
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f001 ffd9 	bl	8003302 <LCD_SetCursor>
		LCD_DisplayString2(lcd, "->");
 8001350:	498f      	ldr	r1, [pc, #572]	; (8001590 <LEDMenu_UpdateDisplay+0x2f0>)
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f001 ff67 	bl	8003226 <LCD_DisplayString2>

		break;
 8001358:	e107      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_COLOR_SELECTION:
		sprintf(lcd->printBuffer, "[%s] Select Color:", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001360:	4b8c      	ldr	r3, [pc, #560]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 8001362:	785b      	ldrb	r3, [r3, #1]
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4a8c      	ldr	r2, [pc, #560]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 8001368:	4413      	add	r3, r2
 800136a:	461a      	mov	r2, r3
 800136c:	498b      	ldr	r1, [pc, #556]	; (800159c <LEDMenu_UpdateDisplay+0x2fc>)
 800136e:	f00f f869 	bl	8010444 <siprintf>
		LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 0);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3355      	adds	r3, #85	; 0x55
 8001376:	2200      	movs	r2, #0
 8001378:	4619      	mov	r1, r3
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f001 ffa1 	bl	80032c2 <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001380:	2300      	movs	r3, #0
 8001382:	73bb      	strb	r3, [r7, #14]
 8001384:	e062      	b.n	800144c <LEDMenu_UpdateDisplay+0x1ac>
		{
			int8_t colorNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION] + menuNr - 1 + LED_NUM_COLORS) % LED_NUM_COLORS;
 8001386:	4b83      	ldr	r3, [pc, #524]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 8001388:	789b      	ldrb	r3, [r3, #2]
 800138a:	461a      	mov	r2, r3
 800138c:	7bbb      	ldrb	r3, [r7, #14]
 800138e:	4413      	add	r3, r2
 8001390:	1c9a      	adds	r2, r3, #2
 8001392:	4b83      	ldr	r3, [pc, #524]	; (80015a0 <LEDMenu_UpdateDisplay+0x300>)
 8001394:	fb83 3102 	smull	r3, r1, r3, r2
 8001398:	17d3      	asrs	r3, r2, #31
 800139a:	1ac9      	subs	r1, r1, r3
 800139c:	460b      	mov	r3, r1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	440b      	add	r3, r1
 80013a2:	1ad1      	subs	r1, r2, r3
 80013a4:	460b      	mov	r3, r1
 80013a6:	72fb      	strb	r3, [r7, #11]

			uint8_t stripIndex = LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION];
 80013a8:	4b7a      	ldr	r3, [pc, #488]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 80013aa:	785b      	ldrb	r3, [r3, #1]
 80013ac:	72bb      	strb	r3, [r7, #10]

			sprintf(lcd->printBuffer, "%s     ", LED_ColorNames_Long[colorNamesIndex]);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80013b4:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4a78      	ldr	r2, [pc, #480]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 80013c2:	4413      	add	r3, r2
 80013c4:	461a      	mov	r2, r3
 80013c6:	4978      	ldr	r1, [pc, #480]	; (80015a8 <LEDMenu_UpdateDisplay+0x308>)
 80013c8:	f00f f83c 	bl	8010444 <siprintf>

			LCD_SetCursor(lcd, menuNr + 1, 8);
 80013cc:	7bbb      	ldrb	r3, [r7, #14]
 80013ce:	3301      	adds	r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2208      	movs	r2, #8
 80013d4:	4619      	mov	r1, r3
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f001 ff93 	bl	8003302 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3355      	adds	r3, #85	; 0x55
 80013e0:	4619      	mov	r1, r3
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f001 ff1f 	bl	8003226 <LCD_DisplayString2>


			sprintf(lcd->printBuffer, "(%s)", LED_ConfigNames[LEDStrips_Config[stripIndex][colorNamesIndex]]);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80013ee:	7aba      	ldrb	r2, [r7, #10]
 80013f0:	f997 100b 	ldrsb.w	r1, [r7, #11]
 80013f4:	4c6d      	ldr	r4, [pc, #436]	; (80015ac <LEDMenu_UpdateDisplay+0x30c>)
 80013f6:	4613      	mov	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	4423      	add	r3, r4
 80013fe:	440b      	add	r3, r1
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	4a69      	ldr	r2, [pc, #420]	; (80015b0 <LEDMenu_UpdateDisplay+0x310>)
 800140c:	4413      	add	r3, r2
 800140e:	461a      	mov	r2, r3
 8001410:	4968      	ldr	r1, [pc, #416]	; (80015b4 <LEDMenu_UpdateDisplay+0x314>)
 8001412:	f00f f817 	bl	8010444 <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 20 - strlen(lcd->printBuffer));
 8001416:	7bbb      	ldrb	r3, [r7, #14]
 8001418:	3301      	adds	r3, #1
 800141a:	b2dc      	uxtb	r4, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3355      	adds	r3, #85	; 0x55
 8001420:	4618      	mov	r0, r3
 8001422:	f7fe ff3d 	bl	80002a0 <strlen>
 8001426:	4603      	mov	r3, r0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	f1c3 0314 	rsb	r3, r3, #20
 800142e:	b2db      	uxtb	r3, r3
 8001430:	461a      	mov	r2, r3
 8001432:	4621      	mov	r1, r4
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f001 ff64 	bl	8003302 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3355      	adds	r3, #85	; 0x55
 800143e:	4619      	mov	r1, r3
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f001 fef0 	bl	8003226 <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	3301      	adds	r3, #1
 800144a:	73bb      	strb	r3, [r7, #14]
 800144c:	7bbb      	ldrb	r3, [r7, #14]
 800144e:	2b02      	cmp	r3, #2
 8001450:	d999      	bls.n	8001386 <LEDMenu_UpdateDisplay+0xe6>
		}

		sprintf(lcd->printBuffer, "%s->", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001458:	4b4e      	ldr	r3, [pc, #312]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 800145a:	785b      	ldrb	r3, [r3, #1]
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4a4e      	ldr	r2, [pc, #312]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 8001460:	4413      	add	r3, r2
 8001462:	461a      	mov	r2, r3
 8001464:	4954      	ldr	r1, [pc, #336]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 8001466:	f00e ffed 	bl	8010444 <siprintf>
		LCD_SetCursor(lcd, 2, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2102      	movs	r1, #2
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f001 ff47 	bl	8003302 <LCD_SetCursor>
		LCD_DisplayString2(lcd, lcd->printBuffer);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3355      	adds	r3, #85	; 0x55
 8001478:	4619      	mov	r1, r3
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f001 fed3 	bl	8003226 <LCD_DisplayString2>

		break;
 8001480:	e073      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_CONFIG_SELECTION:
		sprintf(lcd->printBuffer, "[%s] Select Input:", LED_StripNames_Short[LEDSelectionMenu_Memory[LEDMENU_STRIP_SELECTION]]);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f103 0055 	add.w	r0, r3, #85	; 0x55
 8001488:	4b42      	ldr	r3, [pc, #264]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 800148a:	785b      	ldrb	r3, [r3, #1]
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4a42      	ldr	r2, [pc, #264]	; (8001598 <LEDMenu_UpdateDisplay+0x2f8>)
 8001490:	4413      	add	r3, r2
 8001492:	461a      	mov	r2, r3
 8001494:	4949      	ldr	r1, [pc, #292]	; (80015bc <LEDMenu_UpdateDisplay+0x31c>)
 8001496:	f00e ffd5 	bl	8010444 <siprintf>
		LCD_DisplayStringLineCentered2(lcd, lcd->printBuffer, 0);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3355      	adds	r3, #85	; 0x55
 800149e:	2200      	movs	r2, #0
 80014a0:	4619      	mov	r1, r3
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f001 ff0d 	bl	80032c2 <LCD_DisplayStringLineCentered2>

		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 80014a8:	2300      	movs	r3, #0
 80014aa:	737b      	strb	r3, [r7, #13]
 80014ac:	e030      	b.n	8001510 <LEDMenu_UpdateDisplay+0x270>
		{
			int8_t configNamesIndex = (LEDSelectionMenu_Memory[LEDMENU_CONFIG_SELECTION] + menuNr - 1 + LEDCONFIG_NUM) % LEDCONFIG_NUM;
 80014ae:	4b39      	ldr	r3, [pc, #228]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 80014b0:	78db      	ldrb	r3, [r3, #3]
 80014b2:	461a      	mov	r2, r3
 80014b4:	7b7b      	ldrb	r3, [r7, #13]
 80014b6:	4413      	add	r3, r2
 80014b8:	1d1a      	adds	r2, r3, #4
 80014ba:	4b41      	ldr	r3, [pc, #260]	; (80015c0 <LEDMenu_UpdateDisplay+0x320>)
 80014bc:	fb83 1302 	smull	r1, r3, r3, r2
 80014c0:	1059      	asrs	r1, r3, #1
 80014c2:	17d3      	asrs	r3, r2, #31
 80014c4:	1ac9      	subs	r1, r1, r3
 80014c6:	460b      	mov	r3, r1
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	1ad1      	subs	r1, r2, r3
 80014ce:	460b      	mov	r3, r1
 80014d0:	733b      	strb	r3, [r7, #12]
			sprintf(lcd->printBuffer, "%s   ", LED_ConfigNames[configNamesIndex]);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f103 0055 	add.w	r0, r3, #85	; 0x55
 80014d8:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	4a33      	ldr	r2, [pc, #204]	; (80015b0 <LEDMenu_UpdateDisplay+0x310>)
 80014e4:	4413      	add	r3, r2
 80014e6:	461a      	mov	r2, r3
 80014e8:	4936      	ldr	r1, [pc, #216]	; (80015c4 <LEDMenu_UpdateDisplay+0x324>)
 80014ea:	f00e ffab 	bl	8010444 <siprintf>
			LCD_SetCursor(lcd, menuNr + 1, 8);
 80014ee:	7b7b      	ldrb	r3, [r7, #13]
 80014f0:	3301      	adds	r3, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2208      	movs	r2, #8
 80014f6:	4619      	mov	r1, r3
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f001 ff02 	bl	8003302 <LCD_SetCursor>
			LCD_DisplayString2(lcd, lcd->printBuffer);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3355      	adds	r3, #85	; 0x55
 8001502:	4619      	mov	r1, r3
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f001 fe8e 	bl	8003226 <LCD_DisplayString2>
		for (uint8_t menuNr = 0; menuNr < 3; menuNr++)
 800150a:	7b7b      	ldrb	r3, [r7, #13]
 800150c:	3301      	adds	r3, #1
 800150e:	737b      	strb	r3, [r7, #13]
 8001510:	7b7b      	ldrb	r3, [r7, #13]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d9cb      	bls.n	80014ae <LEDMenu_UpdateDisplay+0x20e>
		}

		sprintf(lcd->printBuffer, "%s->", LED_ColorNames_Long[LEDSelectionMenu_Memory[LEDMENU_COLOR_SELECTION]]);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f103 0055 	add.w	r0, r3, #85	; 0x55
 800151c:	4b1d      	ldr	r3, [pc, #116]	; (8001594 <LEDMenu_UpdateDisplay+0x2f4>)
 800151e:	789b      	ldrb	r3, [r3, #2]
 8001520:	461a      	mov	r2, r3
 8001522:	4613      	mov	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	4413      	add	r3, r2
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	4a1e      	ldr	r2, [pc, #120]	; (80015a4 <LEDMenu_UpdateDisplay+0x304>)
 800152c:	4413      	add	r3, r2
 800152e:	461a      	mov	r2, r3
 8001530:	4921      	ldr	r1, [pc, #132]	; (80015b8 <LEDMenu_UpdateDisplay+0x318>)
 8001532:	f00e ff87 	bl	8010444 <siprintf>
		LCD_SetCursor(lcd, 2, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2102      	movs	r1, #2
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f001 fee1 	bl	8003302 <LCD_SetCursor>
		LCD_DisplayString2(lcd, lcd->printBuffer);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3355      	adds	r3, #85	; 0x55
 8001544:	4619      	mov	r1, r3
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f001 fe6d 	bl	8003226 <LCD_DisplayString2>

		break;
 800154c:	e00d      	b.n	800156a <LEDMenu_UpdateDisplay+0x2ca>

	case LEDMENU_NUM:
	default:
		// invalid menu title
		LCD_Clear(lcd);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f001 ff26 	bl	80033a0 <LCD_Clear>

		LCD_DisplayStringLineCentered2(lcd, "invalid state!", 1);
 8001554:	2201      	movs	r2, #1
 8001556:	491c      	ldr	r1, [pc, #112]	; (80015c8 <LEDMenu_UpdateDisplay+0x328>)
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f001 feb2 	bl	80032c2 <LCD_DisplayStringLineCentered2>
		LCD_DisplayStringLineCentered2(lcd, "press Select", 2);
 800155e:	2202      	movs	r2, #2
 8001560:	491a      	ldr	r1, [pc, #104]	; (80015cc <LEDMenu_UpdateDisplay+0x32c>)
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f001 fead 	bl	80032c2 <LCD_DisplayStringLineCentered2>

		break;
 8001568:	bf00      	nop
	}
}
 800156a:	bf00      	nop
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bd90      	pop	{r4, r7, pc}
 8001572:	bf00      	nop
 8001574:	200002f7 	.word	0x200002f7
 8001578:	080129b0 	.word	0x080129b0
 800157c:	080129bc 	.word	0x080129bc
 8001580:	080129cc 	.word	0x080129cc
 8001584:	080129e0 	.word	0x080129e0
 8001588:	08012b50 	.word	0x08012b50
 800158c:	080129f0 	.word	0x080129f0
 8001590:	080129f8 	.word	0x080129f8
 8001594:	20000304 	.word	0x20000304
 8001598:	08012b5c 	.word	0x08012b5c
 800159c:	080129fc 	.word	0x080129fc
 80015a0:	55555556 	.word	0x55555556
 80015a4:	08012b60 	.word	0x08012b60
 80015a8:	08012a10 	.word	0x08012a10
 80015ac:	200002f4 	.word	0x200002f4
 80015b0:	08012b74 	.word	0x08012b74
 80015b4:	08012a18 	.word	0x08012a18
 80015b8:	08012a20 	.word	0x08012a20
 80015bc:	08012a28 	.word	0x08012a28
 80015c0:	66666667 	.word	0x66666667
 80015c4:	08012a3c 	.word	0x08012a3c
 80015c8:	08012a44 	.word	0x08012a44
 80015cc:	08012a54 	.word	0x08012a54

080015d0 <LEDStrips_Update_StripColorCounter>:

/*
 * Output functions
 */
static inline void LEDStrips_Update_StripColorCounter(uint8_t strip, uint8_t color, uint32_t newVal)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	603a      	str	r2, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
 80015dc:	460b      	mov	r3, r1
 80015de:	71bb      	strb	r3, [r7, #6]
	*(LEDStrips_Config_Counter[strip][color]) = newVal;
 80015e0:	79fa      	ldrb	r2, [r7, #7]
 80015e2:	79b9      	ldrb	r1, [r7, #6]
 80015e4:	4807      	ldr	r0, [pc, #28]	; (8001604 <LEDStrips_Update_StripColorCounter+0x34>)
 80015e6:	4613      	mov	r3, r2
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	4413      	add	r3, r2
 80015ec:	440b      	add	r3, r1
 80015ee:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80015f2:	683a      	ldr	r2, [r7, #0]
 80015f4:	601a      	str	r2, [r3, #0]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	200002f8 	.word	0x200002f8

08001608 <LEDStrips_Init>:

void LEDStrips_Init()
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	// Strip 1
	LEDStrips_Config_Counter[0][0] = &TIM2->CCR1;
 800160c:	4b12      	ldr	r3, [pc, #72]	; (8001658 <LEDStrips_Init+0x50>)
 800160e:	4a13      	ldr	r2, [pc, #76]	; (800165c <LEDStrips_Init+0x54>)
 8001610:	601a      	str	r2, [r3, #0]
	LEDStrips_Config_Counter[0][1] = &TIM2->CCR2;
 8001612:	4b11      	ldr	r3, [pc, #68]	; (8001658 <LEDStrips_Init+0x50>)
 8001614:	4a12      	ldr	r2, [pc, #72]	; (8001660 <LEDStrips_Init+0x58>)
 8001616:	605a      	str	r2, [r3, #4]
	LEDStrips_Config_Counter[0][2] = &TIM2->CCR3;
 8001618:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <LEDStrips_Init+0x50>)
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <LEDStrips_Init+0x5c>)
 800161c:	609a      	str	r2, [r3, #8]

	LEDStrips_Update_StripColorCounter(0, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff ffd4 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
	LEDStrips_Update_StripColorCounter(0, 1, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2101      	movs	r1, #1
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff ffcf 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
	LEDStrips_Update_StripColorCounter(0, 2, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2102      	movs	r1, #2
 8001636:	2000      	movs	r0, #0
 8001638:	f7ff ffca 	bl	80015d0 <LEDStrips_Update_StripColorCounter>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800163c:	2100      	movs	r1, #0
 800163e:	480a      	ldr	r0, [pc, #40]	; (8001668 <LEDStrips_Init+0x60>)
 8001640:	f007 fa28 	bl	8008a94 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001644:	2104      	movs	r1, #4
 8001646:	4808      	ldr	r0, [pc, #32]	; (8001668 <LEDStrips_Init+0x60>)
 8001648:	f007 fa24 	bl	8008a94 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800164c:	2108      	movs	r1, #8
 800164e:	4806      	ldr	r0, [pc, #24]	; (8001668 <LEDStrips_Init+0x60>)
 8001650:	f007 fa20 	bl	8008a94 <HAL_TIM_PWM_Start>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200002f8 	.word	0x200002f8
 800165c:	40000034 	.word	0x40000034
 8001660:	40000038 	.word	0x40000038
 8001664:	4000003c 	.word	0x4000003c
 8001668:	20010624 	.word	0x20010624

0800166c <LEDStrips_Update>:

void LEDStrips_Update()
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
	for(uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 8001672:	2300      	movs	r3, #0
 8001674:	71fb      	strb	r3, [r7, #7]
 8001676:	e04a      	b.n	800170e <LEDStrips_Update+0xa2>
	{
		for(uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 8001678:	2300      	movs	r3, #0
 800167a:	71bb      	strb	r3, [r7, #6]
 800167c:	e041      	b.n	8001702 <LEDStrips_Update+0x96>
		{
			switch(LEDStrips_Config[stripIndex][colorIndex])
 800167e:	79fa      	ldrb	r2, [r7, #7]
 8001680:	79b9      	ldrb	r1, [r7, #6]
 8001682:	4827      	ldr	r0, [pc, #156]	; (8001720 <LEDStrips_Update+0xb4>)
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	4403      	add	r3, r0
 800168c:	440b      	add	r3, r1
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b04      	cmp	r3, #4
 8001692:	d832      	bhi.n	80016fa <LEDStrips_Update+0x8e>
 8001694:	a201      	add	r2, pc, #4	; (adr r2, 800169c <LEDStrips_Update+0x30>)
 8001696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169a:	bf00      	nop
 800169c:	080016b1 	.word	0x080016b1
 80016a0:	080016bf 	.word	0x080016bf
 80016a4:	080016cf 	.word	0x080016cf
 80016a8:	080016dd 	.word	0x080016dd
 80016ac:	080016eb 	.word	0x080016eb
			{
			case LEDCONFIG_OFF:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, 0);
 80016b0:	79b9      	ldrb	r1, [r7, #6]
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	2200      	movs	r2, #0
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff8a 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016bc:	e01e      	b.n	80016fc <LEDStrips_Update+0x90>
			case LEDCONFIG_ON:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MAX_PWMDC);
 80016be:	79b9      	ldrb	r1, [r7, #6]
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff ff82 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016cc:	e016      	b.n	80016fc <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM1:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_LOW_PWMDC);
 80016ce:	79b9      	ldrb	r1, [r7, #6]
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	220a      	movs	r2, #10
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff7b 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016da:	e00f      	b.n	80016fc <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM2:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_MID_PWMDC);
 80016dc:	79b9      	ldrb	r1, [r7, #6]
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	22c8      	movs	r2, #200	; 0xc8
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff ff74 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016e8:	e008      	b.n	80016fc <LEDStrips_Update+0x90>
			case LEDCONFIG_PWM3:
				LEDStrips_Update_StripColorCounter(stripIndex, colorIndex, LEDSTRIPS_HIGH_PWMDC);
 80016ea:	79b9      	ldrb	r1, [r7, #6]
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	f240 22ee 	movw	r2, #750	; 0x2ee
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff ff6c 	bl	80015d0 <LEDStrips_Update_StripColorCounter>
				break;
 80016f8:	e000      	b.n	80016fc <LEDStrips_Update+0x90>
			case LEDCONFIG_NUM:
			default:
				break;
 80016fa:	bf00      	nop
		for(uint8_t colorIndex = 0; colorIndex < LED_NUM_COLORS; colorIndex++)
 80016fc:	79bb      	ldrb	r3, [r7, #6]
 80016fe:	3301      	adds	r3, #1
 8001700:	71bb      	strb	r3, [r7, #6]
 8001702:	79bb      	ldrb	r3, [r7, #6]
 8001704:	2b02      	cmp	r3, #2
 8001706:	d9ba      	bls.n	800167e <LEDStrips_Update+0x12>
	for(uint8_t stripIndex = 0; stripIndex < LED_NUM_STRIPS; stripIndex++)
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	3301      	adds	r3, #1
 800170c:	71fb      	strb	r3, [r7, #7]
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0b1      	beq.n	8001678 <LEDStrips_Update+0xc>
			}
		}
	}
}
 8001714:	bf00      	nop
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200002f4 	.word	0x200002f4

08001724 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800172a:	463b      	mov	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001736:	4b21      	ldr	r3, [pc, #132]	; (80017bc <MX_ADC1_Init+0x98>)
 8001738:	4a21      	ldr	r2, [pc, #132]	; (80017c0 <MX_ADC1_Init+0x9c>)
 800173a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800173c:	4b1f      	ldr	r3, [pc, #124]	; (80017bc <MX_ADC1_Init+0x98>)
 800173e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001742:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001744:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <MX_ADC1_Init+0x98>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800174a:	4b1c      	ldr	r3, [pc, #112]	; (80017bc <MX_ADC1_Init+0x98>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001750:	4b1a      	ldr	r3, [pc, #104]	; (80017bc <MX_ADC1_Init+0x98>)
 8001752:	2201      	movs	r2, #1
 8001754:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001756:	4b19      	ldr	r3, [pc, #100]	; (80017bc <MX_ADC1_Init+0x98>)
 8001758:	2200      	movs	r2, #0
 800175a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800175e:	4b17      	ldr	r3, [pc, #92]	; (80017bc <MX_ADC1_Init+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001764:	4b15      	ldr	r3, [pc, #84]	; (80017bc <MX_ADC1_Init+0x98>)
 8001766:	4a17      	ldr	r2, [pc, #92]	; (80017c4 <MX_ADC1_Init+0xa0>)
 8001768:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800176a:	4b14      	ldr	r3, [pc, #80]	; (80017bc <MX_ADC1_Init+0x98>)
 800176c:	2200      	movs	r2, #0
 800176e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <MX_ADC1_Init+0x98>)
 8001772:	2201      	movs	r2, #1
 8001774:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_ADC1_Init+0x98>)
 8001778:	2201      	movs	r2, #1
 800177a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800177e:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <MX_ADC1_Init+0x98>)
 8001780:	2201      	movs	r2, #1
 8001782:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001784:	480d      	ldr	r0, [pc, #52]	; (80017bc <MX_ADC1_Init+0x98>)
 8001786:	f001 fee7 	bl	8003558 <HAL_ADC_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001790:	f000 fe4c 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001794:	2302      	movs	r3, #2
 8001796:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001798:	2301      	movs	r3, #1
 800179a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800179c:	2303      	movs	r3, #3
 800179e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017a0:	463b      	mov	r3, r7
 80017a2:	4619      	mov	r1, r3
 80017a4:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_ADC1_Init+0x98>)
 80017a6:	f002 f815 	bl	80037d4 <HAL_ADC_ConfigChannel>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017b0:	f000 fe3c 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000308 	.word	0x20000308
 80017c0:	40012000 	.word	0x40012000
 80017c4:	0f000001 	.word	0x0f000001

080017c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	; 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a2f      	ldr	r2, [pc, #188]	; (80018a4 <HAL_ADC_MspInit+0xdc>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d158      	bne.n	800189c <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b2e      	ldr	r3, [pc, #184]	; (80018a8 <HAL_ADC_MspInit+0xe0>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	4a2d      	ldr	r2, [pc, #180]	; (80018a8 <HAL_ADC_MspInit+0xe0>)
 80017f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f8:	6453      	str	r3, [r2, #68]	; 0x44
 80017fa:	4b2b      	ldr	r3, [pc, #172]	; (80018a8 <HAL_ADC_MspInit+0xe0>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b27      	ldr	r3, [pc, #156]	; (80018a8 <HAL_ADC_MspInit+0xe0>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a26      	ldr	r2, [pc, #152]	; (80018a8 <HAL_ADC_MspInit+0xe0>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b24      	ldr	r3, [pc, #144]	; (80018a8 <HAL_ADC_MspInit+0xe0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001822:	2304      	movs	r3, #4
 8001824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001826:	2303      	movs	r3, #3
 8001828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4619      	mov	r1, r3
 8001834:	481d      	ldr	r0, [pc, #116]	; (80018ac <HAL_ADC_MspInit+0xe4>)
 8001836:	f002 ff8f 	bl	8004758 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800183a:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 800183c:	4a1d      	ldr	r2, [pc, #116]	; (80018b4 <HAL_ADC_MspInit+0xec>)
 800183e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001840:	4b1b      	ldr	r3, [pc, #108]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001846:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800184c:	4b18      	ldr	r3, [pc, #96]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001852:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001854:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001858:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800185a:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 800185c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001860:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001862:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001864:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001868:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 800186c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001870:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001872:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001874:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001878:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 800187c:	2200      	movs	r2, #0
 800187e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001880:	480b      	ldr	r0, [pc, #44]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001882:	f002 fb59 	bl	8003f38 <HAL_DMA_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 800188c:	f000 fdce 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001894:	639a      	str	r2, [r3, #56]	; 0x38
 8001896:	4a06      	ldr	r2, [pc, #24]	; (80018b0 <HAL_ADC_MspInit+0xe8>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800189c:	bf00      	nop
 800189e:	3728      	adds	r7, #40	; 0x28
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40012000 	.word	0x40012000
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020000 	.word	0x40020000
 80018b0:	20000350 	.word	0x20000350
 80018b4:	40026410 	.word	0x40026410

080018b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	4b10      	ldr	r3, [pc, #64]	; (8001904 <MX_DMA_Init+0x4c>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a0f      	ldr	r2, [pc, #60]	; (8001904 <MX_DMA_Init+0x4c>)
 80018c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b0d      	ldr	r3, [pc, #52]	; (8001904 <MX_DMA_Init+0x4c>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	2038      	movs	r0, #56	; 0x38
 80018e0:	f002 faf3 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018e4:	2038      	movs	r0, #56	; 0x38
 80018e6:	f002 fb0c 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	2046      	movs	r0, #70	; 0x46
 80018f0:	f002 faeb 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80018f4:	2046      	movs	r0, #70	; 0x46
 80018f6:	f002 fb04 	bl	8003f02 <HAL_NVIC_EnableIRQ>

}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800

08001908 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08a      	sub	sp, #40	; 0x28
 800190c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]
 8001918:	609a      	str	r2, [r3, #8]
 800191a:	60da      	str	r2, [r3, #12]
 800191c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	4b47      	ldr	r3, [pc, #284]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a46      	ldr	r2, [pc, #280]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b44      	ldr	r3, [pc, #272]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	4b40      	ldr	r3, [pc, #256]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a3f      	ldr	r2, [pc, #252]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b3d      	ldr	r3, [pc, #244]	; (8001a40 <MX_GPIO_Init+0x138>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	4b39      	ldr	r3, [pc, #228]	; (8001a40 <MX_GPIO_Init+0x138>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a38      	ldr	r2, [pc, #224]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b36      	ldr	r3, [pc, #216]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	4b32      	ldr	r3, [pc, #200]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a31      	ldr	r2, [pc, #196]	; (8001a40 <MX_GPIO_Init+0x138>)
 800197c:	f043 0302 	orr.w	r3, r3, #2
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b2f      	ldr	r3, [pc, #188]	; (8001a40 <MX_GPIO_Init+0x138>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001994:	482b      	ldr	r0, [pc, #172]	; (8001a44 <MX_GPIO_Init+0x13c>)
 8001996:	f003 f87b 	bl	8004a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 800199a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800199e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	2301      	movs	r3, #1
 80019a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	4619      	mov	r1, r3
 80019b2:	4824      	ldr	r0, [pc, #144]	; (8001a44 <MX_GPIO_Init+0x13c>)
 80019b4:	f002 fed0 	bl	8004758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80019b8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80019bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019be:	2303      	movs	r3, #3
 80019c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c6:	f107 0314 	add.w	r3, r7, #20
 80019ca:	4619      	mov	r1, r3
 80019cc:	481d      	ldr	r0, [pc, #116]	; (8001a44 <MX_GPIO_Init+0x13c>)
 80019ce:	f002 fec3 	bl	8004758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ONBOARD_Pin;
 80019d2:	2301      	movs	r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	4818      	ldr	r0, [pc, #96]	; (8001a48 <MX_GPIO_Init+0x140>)
 80019e6:	f002 feb7 	bl	8004758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PA6
                           PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80019ea:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 80019ee:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019f0:	2303      	movs	r3, #3
 80019f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	4619      	mov	r1, r3
 80019fe:	4812      	ldr	r0, [pc, #72]	; (8001a48 <MX_GPIO_Init+0x140>)
 8001a00:	f002 feaa 	bl	8004758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB15 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15|GPIO_PIN_7;
 8001a04:	f248 0384 	movw	r3, #32900	; 0x8084
 8001a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a12:	f107 0314 	add.w	r3, r7, #20
 8001a16:	4619      	mov	r1, r3
 8001a18:	480c      	ldr	r0, [pc, #48]	; (8001a4c <MX_GPIO_Init+0x144>)
 8001a1a:	f002 fe9d 	bl	8004758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN_A_Pin|BTN_B_Pin|BTN_C_Pin;
 8001a1e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	4619      	mov	r1, r3
 8001a32:	4806      	ldr	r0, [pc, #24]	; (8001a4c <MX_GPIO_Init+0x144>)
 8001a34:	f002 fe90 	bl	8004758 <HAL_GPIO_Init>

}
 8001a38:	bf00      	nop
 8001a3a:	3728      	adds	r7, #40	; 0x28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40020800 	.word	0x40020800
 8001a48:	40020000 	.word	0x40020000
 8001a4c:	40020400 	.word	0x40020400

08001a50 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a56:	4a13      	ldr	r2, [pc, #76]	; (8001aa4 <MX_I2C1_Init+0x54>)
 8001a58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a5c:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <MX_I2C1_Init+0x58>)
 8001a5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a74:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a86:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a8c:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a8e:	f003 f819 	bl	8004ac4 <HAL_I2C_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a98:	f000 fcc8 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200003b0 	.word	0x200003b0
 8001aa4:	40005400 	.word	0x40005400
 8001aa8:	000186a0 	.word	0x000186a0

08001aac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	; 0x28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a1d      	ldr	r2, [pc, #116]	; (8001b40 <HAL_I2C_MspInit+0x94>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d134      	bne.n	8001b38 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_I2C_MspInit+0x98>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	4a1b      	ldr	r2, [pc, #108]	; (8001b44 <HAL_I2C_MspInit+0x98>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ade:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <HAL_I2C_MspInit+0x98>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af0:	2312      	movs	r3, #18
 8001af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001afc:	2304      	movs	r3, #4
 8001afe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	4810      	ldr	r0, [pc, #64]	; (8001b48 <HAL_I2C_MspInit+0x9c>)
 8001b08:	f002 fe26 	bl	8004758 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <HAL_I2C_MspInit+0x98>)
 8001b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b14:	4a0b      	ldr	r2, [pc, #44]	; (8001b44 <HAL_I2C_MspInit+0x98>)
 8001b16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1c:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <HAL_I2C_MspInit+0x98>)
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	201f      	movs	r0, #31
 8001b2e:	f002 f9cc 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b32:	201f      	movs	r0, #31
 8001b34:	f002 f9e5 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b38:	bf00      	nop
 8001b3a:	3728      	adds	r7, #40	; 0x28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40005400 	.word	0x40005400
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020400 	.word	0x40020400

08001b4c <USB_PrintDebugForce>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void USB_PrintDebugForce(const char *str)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001b58:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001b5c:	6018      	str	r0, [r3, #0]
	char txTmpBuffer[USB_TX_BUFFERSIZE + 2];

	sprintf(txTmpBuffer, "%s", str);
 8001b5e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001b62:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001b66:	f107 000c 	add.w	r0, r7, #12
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4911      	ldr	r1, [pc, #68]	; (8001bb4 <USB_PrintDebugForce+0x68>)
 8001b6e:	f00e fc69 	bl	8010444 <siprintf>
	uint16_t length = strlen(txTmpBuffer);
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe fb92 	bl	80002a0 <strlen>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

	txTmpBuffer[USB_TX_BUFFERSIZE + 1] = 0;
 8001b82:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001b86:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201

	while (CDC_Transmit_FS((uint8_t*) txTmpBuffer, length) != USBD_OK)
 8001b90:	bf00      	nop
 8001b92:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8001b96:	f107 030c 	add.w	r3, r7, #12
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f00c fb79 	bl	800e294 <CDC_Transmit_FS>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1f4      	bne.n	8001b92 <USB_PrintDebugForce+0x46>
		;
}
 8001ba8:	bf00      	nop
 8001baa:	bf00      	nop
 8001bac:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	08012a64 	.word	0x08012a64

08001bb8 <USB_PrintDebug>:

void USB_PrintDebug(const char *str)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001bc4:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001bc8:	6018      	str	r0, [r3, #0]
	char txTmpBuffer[USB_TX_BUFFERSIZE + 2];

	sprintf(txTmpBuffer, "%s", str);
 8001bca:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001bce:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001bd2:	f107 0008 	add.w	r0, r7, #8
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	491a      	ldr	r1, [pc, #104]	; (8001c44 <USB_PrintDebug+0x8c>)
 8001bda:	f00e fc33 	bl	8010444 <siprintf>
	uint16_t length = strlen(txTmpBuffer);
 8001bde:	f107 0308 	add.w	r3, r7, #8
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fb5c 	bl	80002a0 <strlen>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c

	txTmpBuffer[USB_TX_BUFFERSIZE + 1] = 0;
 8001bee:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001bf2:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201

	uint8_t counter = 0, result;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	while (counter < 3)
 8001c02:	e013      	b.n	8001c2c <USB_PrintDebug+0x74>
	{
		result = CDC_Transmit_FS((uint8_t*) txTmpBuffer, length);
 8001c04:	f8b7 220c 	ldrh.w	r2, [r7, #524]	; 0x20c
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	4611      	mov	r1, r2
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f00c fb40 	bl	800e294 <CDC_Transmit_FS>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b
		if (result == USBD_OK)
 8001c1a:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d009      	beq.n	8001c36 <USB_PrintDebug+0x7e>
			break;

		counter++;
 8001c22:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8001c26:	3301      	adds	r3, #1
 8001c28:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	while (counter < 3)
 8001c2c:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d9e7      	bls.n	8001c04 <USB_PrintDebug+0x4c>
		if (counter > 0)
		{

		}
	}
}
 8001c34:	e000      	b.n	8001c38 <USB_PrintDebug+0x80>
			break;
 8001c36:	bf00      	nop
}
 8001c38:	bf00      	nop
 8001c3a:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	08012a64 	.word	0x08012a64

08001c48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c48:	b590      	push	{r4, r7, lr}
 8001c4a:	b0b3      	sub	sp, #204	; 0xcc
 8001c4c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c4e:	f001 fbed 	bl	800342c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c52:	f000 f9f9 	bl	8002048 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c56:	f7ff fe57 	bl	8001908 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c5a:	f7ff fe2d 	bl	80018b8 <MX_DMA_Init>
  MX_ADC1_Init();
 8001c5e:	f7ff fd61 	bl	8001724 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001c62:	f000 fd51 	bl	8002708 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c66:	f000 fde7 	bl	8002838 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c6a:	f000 fe7d 	bl	8002968 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8001c6e:	f00c fa53 	bl	800e118 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8001c72:	f7ff feed 	bl	8001a50 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c76:	f001 f80f 	bl	8002c98 <MX_USART1_UART_Init>
  MX_TIM11_Init();
 8001c7a:	f000 fecf 	bl	8002a1c <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	/*
	 * USB Transmission safety stuff
	 */
	USB_TxBuffer[USB_TX_BUFFERSIZE - 1] = 0;
 8001c7e:	4ba0      	ldr	r3, [pc, #640]	; (8001f00 <main+0x2b8>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff

	/*
	 * FFT Buffers and Instance
	 */
	FFT_CallbackFlag = FFT_NODATA;
 8001c86:	4b9f      	ldr	r3, [pc, #636]	; (8001f04 <main+0x2bc>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	701a      	strb	r2, [r3, #0]

	arm_rfft_fast_instance_f32 fft_Instance;
	arm_rfft_fast_init_f32(&fft_Instance, FFT_NUM_SAMPLES);
 8001c8c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001c90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c94:	4618      	mov	r0, r3
 8001c96:	f00c ff59 	bl	800eb4c <arm_rfft_fast_init_f32>

	uint32_t fftTransformsCompleted = 0, fftTransformsCompletedOld = 0;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	/*
	 * LCD 20x04 I2C
	 */
	LCD2004_I2C lcd;

	LCD_Init(&lcd, LCD_DEFAULT_ADDR);
 8001ca6:	f107 0308 	add.w	r3, r7, #8
 8001caa:	214e      	movs	r1, #78	; 0x4e
 8001cac:	4618      	mov	r0, r3
 8001cae:	f001 fa73 	bl	8003198 <LCD_Init>
	LCD_CursorOff(&lcd);
 8001cb2:	f107 0308 	add.w	r3, r7, #8
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f001 fb81 	bl	80033be <LCD_CursorOff>

	HAL_Delay(2000);
 8001cbc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cc0:	f001 fc26 	bl	8003510 <HAL_Delay>
	LCD_Clear(&lcd);
 8001cc4:	f107 0308 	add.w	r3, r7, #8
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f001 fb69 	bl	80033a0 <LCD_Clear>

	// Init LED stuff
	LEDMenu_Init(&lcd);
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff f952 	bl	8000f7c <LEDMenu_Init>
	LEDStrips_Init();
 8001cd8:	f7ff fc96 	bl	8001608 <LEDStrips_Init>

	// Button stuff
	ButtonChange_Flag = 0;
 8001cdc:	4b8a      	ldr	r3, [pc, #552]	; (8001f08 <main+0x2c0>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
	ButtonStatus = 0xFF;
 8001ce2:	4b8a      	ldr	r3, [pc, #552]	; (8001f0c <main+0x2c4>)
 8001ce4:	22ff      	movs	r2, #255	; 0xff
 8001ce6:	701a      	strb	r2, [r3, #0]
	ButtonStatus_Flag = 0;
 8001ce8:	4b89      	ldr	r3, [pc, #548]	; (8001f10 <main+0x2c8>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	701a      	strb	r2, [r3, #0]

	// this will be incremented every 1 ms; check in loop if lcd kathode off or on
	LCD_TimeoutCounter = 0;
 8001cee:	4b89      	ldr	r3, [pc, #548]	; (8001f14 <main+0x2cc>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]

	// ms interrupt timer
	HAL_TIM_Base_Start_IT(&htim11);
 8001cf4:	4888      	ldr	r0, [pc, #544]	; (8001f18 <main+0x2d0>)
 8001cf6:	f006 fe1b 	bl	8008930 <HAL_TIM_Base_Start_IT>

	/*
	 * Init UART for continuous FFT Data Stream
	 */
	*((uint32_t*) &FFT_OutputBuffer[FFT_NUM_SAMPLES]) = 0x55555555;
 8001cfa:	4b88      	ldr	r3, [pc, #544]	; (8001f1c <main+0x2d4>)
 8001cfc:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8001d00:	601a      	str	r2, [r3, #0]
	uint8_t uartTxSkipCounter = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
	uint32_t uartTxStarted = 0, uartTxStartedOld = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t uartTxMissed = 0, uartTxMissedOld = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	/*
	 * ADC DMA init
	 */
	ADC_CallbackCounter = 0;
 8001d20:	4b7f      	ldr	r3, [pc, #508]	; (8001f20 <main+0x2d8>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
	uint32_t adcCallbackCounterOld = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	ADC_CallbackResultsSkippedCounter = 0;
 8001d2c:	4b7d      	ldr	r3, [pc, #500]	; (8001f24 <main+0x2dc>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
	uint32_t adcCallbackResultsSkippedCounterOld = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_ReadBuffer, FFT_NUM_SAMPLES * 2);
 8001d38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d3c:	497a      	ldr	r1, [pc, #488]	; (8001f28 <main+0x2e0>)
 8001d3e:	487b      	ldr	r0, [pc, #492]	; (8001f2c <main+0x2e4>)
 8001d40:	f001 fc4e 	bl	80035e0 <HAL_ADC_Start_DMA>

	/*
	 * Timing main loop
	 */
	uint32_t timerLast = HAL_GetTick(), timerNow;
 8001d44:	f001 fbd8 	bl	80034f8 <HAL_GetTick>
 8001d48:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98

	volatile uint8_t FFT_Print_Output = 0; // change via debugger to enable fft output; dont forget breakpoints!
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	71fb      	strb	r3, [r7, #7]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// do fft
		if (FFT_CallbackFlag != FFT_NODATA)
 8001d50:	4b6c      	ldr	r3, [pc, #432]	; (8001f04 <main+0x2bc>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d06d      	beq.n	8001e36 <main+0x1ee>
		{
			FFT_CallbackFlag = FFT_NODATA;
 8001d5a:	4b6a      	ldr	r3, [pc, #424]	; (8001f04 <main+0x2bc>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	701a      	strb	r2, [r3, #0]
			float32_t *fft_InputBuffer = FFT_CallbackFlag == FFT_CALLBACK_HALF ? FFT_InputBufferLower : FFT_InputBufferUpper;
 8001d60:	4b68      	ldr	r3, [pc, #416]	; (8001f04 <main+0x2bc>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d102      	bne.n	8001d70 <main+0x128>
 8001d6a:	4b71      	ldr	r3, [pc, #452]	; (8001f30 <main+0x2e8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	e001      	b.n	8001d74 <main+0x12c>
 8001d70:	4b70      	ldr	r3, [pc, #448]	; (8001f34 <main+0x2ec>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			arm_rfft_fast_f32(&fft_Instance, fft_InputBuffer, FFT_OutputBuffer, 0);
 8001d78:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	4a6e      	ldr	r2, [pc, #440]	; (8001f38 <main+0x2f0>)
 8001d80:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001d84:	f00c ff64 	bl	800ec50 <arm_rfft_fast_f32>

			if (FFT_Print_Output) // change via debugger to enable fft output; dont forget breakpoints!
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d02d      	beq.n	8001dec <main+0x1a4>
			{
				sprintf(USB_TxBuffer, "\r\n-- FFT Data START --\r\n");
 8001d90:	496a      	ldr	r1, [pc, #424]	; (8001f3c <main+0x2f4>)
 8001d92:	485b      	ldr	r0, [pc, #364]	; (8001f00 <main+0x2b8>)
 8001d94:	f00e fb56 	bl	8010444 <siprintf>
				USB_PrintDebugForce(USB_TxBuffer);
 8001d98:	4859      	ldr	r0, [pc, #356]	; (8001f00 <main+0x2b8>)
 8001d9a:	f7ff fed7 	bl	8001b4c <USB_PrintDebugForce>

				for (uint32_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001da4:	e016      	b.n	8001dd4 <main+0x18c>
				{
					sprintf(USB_TxBuffer, "%f ", FFT_OutputBuffer[i]);
 8001da6:	4a64      	ldr	r2, [pc, #400]	; (8001f38 <main+0x2f0>)
 8001da8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fc30 	bl	8000618 <__aeabi_f2d>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4960      	ldr	r1, [pc, #384]	; (8001f40 <main+0x2f8>)
 8001dbe:	4850      	ldr	r0, [pc, #320]	; (8001f00 <main+0x2b8>)
 8001dc0:	f00e fb40 	bl	8010444 <siprintf>
					USB_PrintDebugForce(USB_TxBuffer);
 8001dc4:	484e      	ldr	r0, [pc, #312]	; (8001f00 <main+0x2b8>)
 8001dc6:	f7ff fec1 	bl	8001b4c <USB_PrintDebugForce>
				for (uint32_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8001dca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001dce:	3301      	adds	r3, #1
 8001dd0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001dd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001dd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ddc:	d3e3      	bcc.n	8001da6 <main+0x15e>
				}

				sprintf(USB_TxBuffer, "\r\n-- FFT Data END --\r\n");
 8001dde:	4959      	ldr	r1, [pc, #356]	; (8001f44 <main+0x2fc>)
 8001de0:	4847      	ldr	r0, [pc, #284]	; (8001f00 <main+0x2b8>)
 8001de2:	f00e fb2f 	bl	8010444 <siprintf>
				USB_PrintDebugForce(USB_TxBuffer);
 8001de6:	4846      	ldr	r0, [pc, #280]	; (8001f00 <main+0x2b8>)
 8001de8:	f7ff feb0 	bl	8001b4c <USB_PrintDebugForce>
			}

			uartTxSkipCounter++;
 8001dec:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001df0:	3301      	adds	r3, #1
 8001df2:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
			if(uartTxSkipCounter >= UART_TXSKIP)
 8001df6:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001dfa:	2b09      	cmp	r3, #9
 8001dfc:	d916      	bls.n	8001e2c <main+0x1e4>
			{
				if (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) FFT_OutputBuffer, (FFT_NUM_SAMPLES + 1) * sizeof(float32_t)) != HAL_BUSY)
 8001dfe:	f244 0204 	movw	r2, #16388	; 0x4004
 8001e02:	494d      	ldr	r1, [pc, #308]	; (8001f38 <main+0x2f0>)
 8001e04:	4850      	ldr	r0, [pc, #320]	; (8001f48 <main+0x300>)
 8001e06:	f007 fd55 	bl	80098b4 <HAL_UART_Transmit_DMA>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d005      	beq.n	8001e1c <main+0x1d4>
					uartTxStarted++;
 8001e10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001e14:	3301      	adds	r3, #1
 8001e16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001e1a:	e004      	b.n	8001e26 <main+0x1de>
				else
					uartTxMissed++;
 8001e1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e20:	3301      	adds	r3, #1
 8001e22:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

				uartTxSkipCounter = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
			}


			fftTransformsCompleted++;
 8001e2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e30:	3301      	adds	r3, #1
 8001e32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
		}

		// check if afk
		if (LCD_TimeoutCounter >= LCD_TIMEOUT && lcd.lcd_backlight == LCD_BACKLIGHT_ON)
 8001e36:	4b37      	ldr	r3, [pc, #220]	; (8001f14 <main+0x2cc>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d907      	bls.n	8001e52 <main+0x20a>
 8001e42:	7a7b      	ldrb	r3, [r7, #9]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d104      	bne.n	8001e52 <main+0x20a>
		{
			LCD_BacklightOff(&lcd);
 8001e48:	f107 0308 	add.w	r3, r7, #8
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f001 fada 	bl	8003406 <LCD_BacklightOff>
		}

		// Handle Button events
		if (ButtonChange_Flag)
 8001e52:	4b2d      	ldr	r3, [pc, #180]	; (8001f08 <main+0x2c0>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f000 808c 	beq.w	8001f76 <main+0x32e>
		{
			// if lcd is on, use btn events as menu input
			// else, wake up lcd
			if (lcd.lcd_backlight == LCD_BACKLIGHT_ON)
 8001e5e:	7a7b      	ldrb	r3, [r7, #9]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d175      	bne.n	8001f50 <main+0x308>
			{
				if (ButtonStatus_Flag & (1 << BTN_A_FLAG))
 8001e64:	4b2a      	ldr	r3, [pc, #168]	; (8001f10 <main+0x2c8>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00d      	beq.n	8001e8e <main+0x246>
				{
					ButtonStatus_Flag &= ~(1 << BTN_A_FLAG);
 8001e72:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <main+0x2c8>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	f023 0301 	bic.w	r3, r3, #1
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	4b24      	ldr	r3, [pc, #144]	; (8001f10 <main+0x2c8>)
 8001e80:	701a      	strb	r2, [r3, #0]

					// btn back
					LEDMenu_UpdateState(LEDMENU_BTN_BACK, &lcd);
 8001e82:	f107 0308 	add.w	r3, r7, #8
 8001e86:	4619      	mov	r1, r3
 8001e88:	2000      	movs	r0, #0
 8001e8a:	f7ff f8b5 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (ButtonStatus_Flag & (1 << BTN_B_FLAG))
 8001e8e:	4b20      	ldr	r3, [pc, #128]	; (8001f10 <main+0x2c8>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00d      	beq.n	8001eb8 <main+0x270>
				{
					ButtonStatus_Flag &= ~(1 << BTN_B_FLAG);
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <main+0x2c8>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	f023 0302 	bic.w	r3, r3, #2
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <main+0x2c8>)
 8001eaa:	701a      	strb	r2, [r3, #0]

					// btn select
					LEDMenu_UpdateState(LEDMENU_BTN_SELECT, &lcd);
 8001eac:	f107 0308 	add.w	r3, r7, #8
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	f7ff f8a0 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (ButtonStatus_Flag & (1 << BTN_C_FLAG))
 8001eb8:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <main+0x2c8>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00d      	beq.n	8001ee2 <main+0x29a>
				{
					ButtonStatus_Flag &= ~(1 << BTN_C_FLAG);
 8001ec6:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <main+0x2c8>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	f023 0304 	bic.w	r3, r3, #4
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <main+0x2c8>)
 8001ed4:	701a      	strb	r2, [r3, #0]

					// btn next item
					LEDMenu_UpdateState(LEDMENU_BTN_NEXTITEM, &lcd);
 8001ed6:	f107 0308 	add.w	r3, r7, #8
 8001eda:	4619      	mov	r1, r3
 8001edc:	2002      	movs	r0, #2
 8001ede:	f7ff f88b 	bl	8000ff8 <LEDMenu_UpdateState>
				}

				if (LEDMenu_StatusFlags & LEDMENU_FLAG_STATECHANGE)
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <main+0x304>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d038      	beq.n	8001f60 <main+0x318>
				{
					LEDMenu_StatusFlags &= ~LEDMENU_FLAG_STATECHANGE;
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <main+0x304>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	f023 0301 	bic.w	r3, r3, #1
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <main+0x304>)
 8001efa:	701a      	strb	r2, [r3, #0]
 8001efc:	e030      	b.n	8001f60 <main+0x318>
 8001efe:	bf00      	nop
 8001f00:	20010414 	.word	0x20010414
 8001f04:	20000404 	.word	0x20000404
 8001f08:	20010614 	.word	0x20010614
 8001f0c:	20010616 	.word	0x20010616
 8001f10:	20010615 	.word	0x20010615
 8001f14:	20010618 	.word	0x20010618
 8001f18:	200106fc 	.word	0x200106fc
 8001f1c:	20008408 	.word	0x20008408
 8001f20:	2001040c 	.word	0x2001040c
 8001f24:	20010410 	.word	0x20010410
 8001f28:	20000408 	.word	0x20000408
 8001f2c:	20000308 	.word	0x20000308
 8001f30:	20000000 	.word	0x20000000
 8001f34:	20000004 	.word	0x20000004
 8001f38:	20004408 	.word	0x20004408
 8001f3c:	08012a68 	.word	0x08012a68
 8001f40:	08012a84 	.word	0x08012a84
 8001f44:	08012a88 	.word	0x08012a88
 8001f48:	20010744 	.word	0x20010744
 8001f4c:	200002f0 	.word	0x200002f0
				}
			}
			else
			{
				// backlight is off -> turn it on
				LCD_BacklightOn(&lcd);
 8001f50:	f107 0308 	add.w	r3, r7, #8
 8001f54:	4618      	mov	r0, r3
 8001f56:	f001 fa44 	bl	80033e2 <LCD_BacklightOn>
				ButtonStatus_Flag = 0;
 8001f5a:	4b33      	ldr	r3, [pc, #204]	; (8002028 <main+0x3e0>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
			}

			LCD_TimeoutCounter = 0;
 8001f60:	4b32      	ldr	r3, [pc, #200]	; (800202c <main+0x3e4>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]

			ButtonChange_Flag &= ~BTN_EVENT_FLAG;
 8001f66:	4b32      	ldr	r3, [pc, #200]	; (8002030 <main+0x3e8>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <main+0x3e8>)
 8001f74:	701a      	strb	r2, [r3, #0]
		}

		// Debugging
		timerNow = HAL_GetTick();
 8001f76:	f001 fabf 	bl	80034f8 <HAL_GetTick>
 8001f7a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		if (timerNow - timerLast >= 1000)
 8001f7e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001f82:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f8c:	f4ff aee0 	bcc.w	8001d50 <main+0x108>
		{
			if ((ADC_CallbackResultsSkippedCounter - adcCallbackResultsSkippedCounterOld) != 0)
 8001f90:	4b28      	ldr	r3, [pc, #160]	; (8002034 <main+0x3ec>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d011      	beq.n	8001fc0 <main+0x378>
			{
				sprintf(USB_TxBuffer, "FFT can't keep up! Skipped %lu ADC reads (%lu total).\r\n", ADC_CallbackResultsSkippedCounter - adcCallbackResultsSkippedCounterOld, ADC_CallbackResultsSkippedCounter);
 8001f9c:	4b25      	ldr	r3, [pc, #148]	; (8002034 <main+0x3ec>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001fa4:	1ad2      	subs	r2, r2, r3
 8001fa6:	4b23      	ldr	r3, [pc, #140]	; (8002034 <main+0x3ec>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4923      	ldr	r1, [pc, #140]	; (8002038 <main+0x3f0>)
 8001fac:	4823      	ldr	r0, [pc, #140]	; (800203c <main+0x3f4>)
 8001fae:	f00e fa49 	bl	8010444 <siprintf>
				USB_PrintDebug(USB_TxBuffer);
 8001fb2:	4822      	ldr	r0, [pc, #136]	; (800203c <main+0x3f4>)
 8001fb4:	f7ff fe00 	bl	8001bb8 <USB_PrintDebug>

				adcCallbackResultsSkippedCounterOld = ADC_CallbackResultsSkippedCounter;
 8001fb8:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <main+0x3ec>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			}

			sprintf(USB_TxBuffer, "1/s: FFT = %lu , ADC = %lu , UART = %lu (%lu)\r\n", fftTransformsCompleted - fftTransformsCompletedOld, ADC_CallbackCounter - adcCallbackCounterOld, uartTxStarted - uartTxStartedOld, uartTxMissed - uartTxMissedOld);
 8001fc0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001fc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001fc8:	1ad0      	subs	r0, r2, r3
 8001fca:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <main+0x3f8>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001fd2:	1ad4      	subs	r4, r2, r3
 8001fd4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001fd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8001fe2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001fe6:	1a8a      	subs	r2, r1, r2
 8001fe8:	9201      	str	r2, [sp, #4]
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	4623      	mov	r3, r4
 8001fee:	4602      	mov	r2, r0
 8001ff0:	4914      	ldr	r1, [pc, #80]	; (8002044 <main+0x3fc>)
 8001ff2:	4812      	ldr	r0, [pc, #72]	; (800203c <main+0x3f4>)
 8001ff4:	f00e fa26 	bl	8010444 <siprintf>
			USB_PrintDebug(USB_TxBuffer);
 8001ff8:	4810      	ldr	r0, [pc, #64]	; (800203c <main+0x3f4>)
 8001ffa:	f7ff fddd 	bl	8001bb8 <USB_PrintDebug>

			adcCallbackCounterOld = ADC_CallbackCounter;
 8001ffe:	4b10      	ldr	r3, [pc, #64]	; (8002040 <main+0x3f8>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			fftTransformsCompletedOld = fftTransformsCompleted;
 8002006:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800200a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			uartTxStartedOld = uartTxStarted;
 800200e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002012:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			uartTxMissedOld = uartTxMissed;
 8002016:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800201a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

			timerLast = timerNow;
 800201e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002022:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (FFT_CallbackFlag != FFT_NODATA)
 8002026:	e693      	b.n	8001d50 <main+0x108>
 8002028:	20010615 	.word	0x20010615
 800202c:	20010618 	.word	0x20010618
 8002030:	20010614 	.word	0x20010614
 8002034:	20010410 	.word	0x20010410
 8002038:	08012aa0 	.word	0x08012aa0
 800203c:	20010414 	.word	0x20010414
 8002040:	2001040c 	.word	0x2001040c
 8002044:	08012ad8 	.word	0x08012ad8

08002048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b094      	sub	sp, #80	; 0x50
 800204c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800204e:	f107 0320 	add.w	r3, r7, #32
 8002052:	2230      	movs	r2, #48	; 0x30
 8002054:	2100      	movs	r1, #0
 8002056:	4618      	mov	r0, r3
 8002058:	f00d fd82 	bl	800fb60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800205c:	f107 030c 	add.w	r3, r7, #12
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800206c:	2300      	movs	r3, #0
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	4b29      	ldr	r3, [pc, #164]	; (8002118 <SystemClock_Config+0xd0>)
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	4a28      	ldr	r2, [pc, #160]	; (8002118 <SystemClock_Config+0xd0>)
 8002076:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800207a:	6413      	str	r3, [r2, #64]	; 0x40
 800207c:	4b26      	ldr	r3, [pc, #152]	; (8002118 <SystemClock_Config+0xd0>)
 800207e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002088:	2300      	movs	r3, #0
 800208a:	607b      	str	r3, [r7, #4]
 800208c:	4b23      	ldr	r3, [pc, #140]	; (800211c <SystemClock_Config+0xd4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002094:	4a21      	ldr	r2, [pc, #132]	; (800211c <SystemClock_Config+0xd4>)
 8002096:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	4b1f      	ldr	r3, [pc, #124]	; (800211c <SystemClock_Config+0xd4>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020a8:	2301      	movs	r3, #1
 80020aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b2:	2302      	movs	r3, #2
 80020b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80020bc:	2319      	movs	r3, #25
 80020be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80020c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80020c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80020c6:	2304      	movs	r3, #4
 80020c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80020ca:	2307      	movs	r3, #7
 80020cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ce:	f107 0320 	add.w	r3, r7, #32
 80020d2:	4618      	mov	r0, r3
 80020d4:	f005 ff84 	bl	8007fe0 <HAL_RCC_OscConfig>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80020de:	f000 f9a5 	bl	800242c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020e2:	230f      	movs	r3, #15
 80020e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020e6:	2302      	movs	r3, #2
 80020e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020f8:	f107 030c 	add.w	r3, r7, #12
 80020fc:	2102      	movs	r1, #2
 80020fe:	4618      	mov	r0, r3
 8002100:	f006 f9e6 	bl	80084d0 <HAL_RCC_ClockConfig>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800210a:	f000 f98f 	bl	800242c <Error_Handler>
  }
}
 800210e:	bf00      	nop
 8002110:	3750      	adds	r7, #80	; 0x50
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40023800 	.word	0x40023800
 800211c:	40007000 	.word	0x40007000

08002120 <IRQ_TIM11>:
/*
 * IRQ for TIM11
 * used for button polling
 */
void IRQ_TIM11()
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
	/*
	 * This IRQ is called every 1ms
	 * Use for counters etc
	 */

	LCD_TimeoutCounter++;
 8002126:	4b6c      	ldr	r3, [pc, #432]	; (80022d8 <IRQ_TIM11+0x1b8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	3301      	adds	r3, #1
 800212c:	4a6a      	ldr	r2, [pc, #424]	; (80022d8 <IRQ_TIM11+0x1b8>)
 800212e:	6013      	str	r3, [r2, #0]

	static uint32_t counterButtons = 0;

	counterButtons++;
 8002130:	4b6a      	ldr	r3, [pc, #424]	; (80022dc <IRQ_TIM11+0x1bc>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	3301      	adds	r3, #1
 8002136:	4a69      	ldr	r2, [pc, #420]	; (80022dc <IRQ_TIM11+0x1bc>)
 8002138:	6013      	str	r3, [r2, #0]
	if (counterButtons >= 20)
 800213a:	4b68      	ldr	r3, [pc, #416]	; (80022dc <IRQ_TIM11+0x1bc>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b13      	cmp	r3, #19
 8002140:	f240 80c6 	bls.w	80022d0 <IRQ_TIM11+0x1b0>
	{
		uint8_t ButtonRead_A = HAL_GPIO_ReadPin(BTN_A_GPIO_Port, BTN_A_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002144:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002148:	4865      	ldr	r0, [pc, #404]	; (80022e0 <IRQ_TIM11+0x1c0>)
 800214a:	f002 fc89 	bl	8004a60 <HAL_GPIO_ReadPin>
 800214e:	4603      	mov	r3, r0
 8002150:	2b01      	cmp	r3, #1
 8002152:	bf0c      	ite	eq
 8002154:	2301      	moveq	r3, #1
 8002156:	2300      	movne	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	71fb      	strb	r3, [r7, #7]
		if (ButtonRead_A == 1 && (ButtonStatus & (1 << BTN_A_FLAG)) == 0)
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d10f      	bne.n	8002182 <IRQ_TIM11+0x62>
 8002162:	4b60      	ldr	r3, [pc, #384]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d108      	bne.n	8002182 <IRQ_TIM11+0x62>
		{
			ButtonStatus |= (1 << BTN_A_FLAG);
 8002170:	4b5c      	ldr	r3, [pc, #368]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	f043 0301 	orr.w	r3, r3, #1
 800217a:	b2da      	uxtb	r2, r3
 800217c:	4b59      	ldr	r3, [pc, #356]	; (80022e4 <IRQ_TIM11+0x1c4>)
 800217e:	701a      	strb	r2, [r3, #0]
 8002180:	e021      	b.n	80021c6 <IRQ_TIM11+0xa6>
		}
		else if (ButtonRead_A == 0 && (ButtonStatus & (1 << BTN_A_FLAG)) != 0)
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d11e      	bne.n	80021c6 <IRQ_TIM11+0xa6>
 8002188:	4b56      	ldr	r3, [pc, #344]	; (80022e4 <IRQ_TIM11+0x1c4>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d017      	beq.n	80021c6 <IRQ_TIM11+0xa6>
		{
			ButtonStatus &= ~(1 << BTN_A_FLAG);
 8002196:	4b53      	ldr	r3, [pc, #332]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	b2db      	uxtb	r3, r3
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b50      	ldr	r3, [pc, #320]	; (80022e4 <IRQ_TIM11+0x1c4>)
 80021a4:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_A_FLAG);
 80021a6:	4b50      	ldr	r3, [pc, #320]	; (80022e8 <IRQ_TIM11+0x1c8>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4b4d      	ldr	r3, [pc, #308]	; (80022e8 <IRQ_TIM11+0x1c8>)
 80021b4:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 80021b6:	4b4d      	ldr	r3, [pc, #308]	; (80022ec <IRQ_TIM11+0x1cc>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	4b4a      	ldr	r3, [pc, #296]	; (80022ec <IRQ_TIM11+0x1cc>)
 80021c4:	701a      	strb	r2, [r3, #0]
		}

		uint8_t ButtonRead_B = HAL_GPIO_ReadPin(BTN_B_GPIO_Port, BTN_B_Pin) == GPIO_PIN_SET ? 1 : 0;
 80021c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021ca:	4845      	ldr	r0, [pc, #276]	; (80022e0 <IRQ_TIM11+0x1c0>)
 80021cc:	f002 fc48 	bl	8004a60 <HAL_GPIO_ReadPin>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	bf0c      	ite	eq
 80021d6:	2301      	moveq	r3, #1
 80021d8:	2300      	movne	r3, #0
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	71bb      	strb	r3, [r7, #6]
		if (ButtonRead_B == 1 && (ButtonStatus & (1 << BTN_B_FLAG)) == 0)
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d10f      	bne.n	8002204 <IRQ_TIM11+0xe4>
 80021e4:	4b3f      	ldr	r3, [pc, #252]	; (80022e4 <IRQ_TIM11+0x1c4>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d108      	bne.n	8002204 <IRQ_TIM11+0xe4>
		{
			ButtonStatus |= (1 << BTN_B_FLAG);
 80021f2:	4b3c      	ldr	r3, [pc, #240]	; (80022e4 <IRQ_TIM11+0x1c4>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	f043 0302 	orr.w	r3, r3, #2
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b39      	ldr	r3, [pc, #228]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002200:	701a      	strb	r2, [r3, #0]
 8002202:	e021      	b.n	8002248 <IRQ_TIM11+0x128>
		}
		else if (ButtonRead_B == 0 && (ButtonStatus & (1 << BTN_B_FLAG)) != 0)
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d11e      	bne.n	8002248 <IRQ_TIM11+0x128>
 800220a:	4b36      	ldr	r3, [pc, #216]	; (80022e4 <IRQ_TIM11+0x1c4>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	b2db      	uxtb	r3, r3
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d017      	beq.n	8002248 <IRQ_TIM11+0x128>
		{
			ButtonStatus &= ~(1 << BTN_B_FLAG);
 8002218:	4b32      	ldr	r3, [pc, #200]	; (80022e4 <IRQ_TIM11+0x1c4>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	f023 0302 	bic.w	r3, r3, #2
 8002222:	b2da      	uxtb	r2, r3
 8002224:	4b2f      	ldr	r3, [pc, #188]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002226:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_B_FLAG);
 8002228:	4b2f      	ldr	r3, [pc, #188]	; (80022e8 <IRQ_TIM11+0x1c8>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	f043 0302 	orr.w	r3, r3, #2
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b2c      	ldr	r3, [pc, #176]	; (80022e8 <IRQ_TIM11+0x1c8>)
 8002236:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 8002238:	4b2c      	ldr	r3, [pc, #176]	; (80022ec <IRQ_TIM11+0x1cc>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	b2db      	uxtb	r3, r3
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	b2da      	uxtb	r2, r3
 8002244:	4b29      	ldr	r3, [pc, #164]	; (80022ec <IRQ_TIM11+0x1cc>)
 8002246:	701a      	strb	r2, [r3, #0]
		}

		uint8_t ButtonRead_C = HAL_GPIO_ReadPin(BTN_C_GPIO_Port, BTN_C_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002248:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800224c:	4824      	ldr	r0, [pc, #144]	; (80022e0 <IRQ_TIM11+0x1c0>)
 800224e:	f002 fc07 	bl	8004a60 <HAL_GPIO_ReadPin>
 8002252:	4603      	mov	r3, r0
 8002254:	2b01      	cmp	r3, #1
 8002256:	bf0c      	ite	eq
 8002258:	2301      	moveq	r3, #1
 800225a:	2300      	movne	r3, #0
 800225c:	b2db      	uxtb	r3, r3
 800225e:	717b      	strb	r3, [r7, #5]
		if (ButtonRead_C == 1 && (ButtonStatus & (1 << BTN_C_FLAG)) == 0)
 8002260:	797b      	ldrb	r3, [r7, #5]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d10f      	bne.n	8002286 <IRQ_TIM11+0x166>
 8002266:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d108      	bne.n	8002286 <IRQ_TIM11+0x166>
		{
			ButtonStatus |= (1 << BTN_C_FLAG);
 8002274:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	b2da      	uxtb	r2, r3
 8002280:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <IRQ_TIM11+0x1c4>)
 8002282:	701a      	strb	r2, [r3, #0]
 8002284:	e021      	b.n	80022ca <IRQ_TIM11+0x1aa>
		}
		else if (ButtonRead_C == 0 && (ButtonStatus & (1 << BTN_C_FLAG)) != 0)
 8002286:	797b      	ldrb	r3, [r7, #5]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d11e      	bne.n	80022ca <IRQ_TIM11+0x1aa>
 800228c:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <IRQ_TIM11+0x1c4>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	2b00      	cmp	r3, #0
 8002298:	d017      	beq.n	80022ca <IRQ_TIM11+0x1aa>
		{
			ButtonStatus &= ~(1 << BTN_C_FLAG);
 800229a:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <IRQ_TIM11+0x1c4>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	f023 0304 	bic.w	r3, r3, #4
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <IRQ_TIM11+0x1c4>)
 80022a8:	701a      	strb	r2, [r3, #0]
			ButtonStatus_Flag |= (1 << BTN_C_FLAG);
 80022aa:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <IRQ_TIM11+0x1c8>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <IRQ_TIM11+0x1c8>)
 80022b8:	701a      	strb	r2, [r3, #0]
			ButtonChange_Flag |= BTN_EVENT_FLAG;
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <IRQ_TIM11+0x1cc>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <IRQ_TIM11+0x1cc>)
 80022c8:	701a      	strb	r2, [r3, #0]
		}

		counterButtons = 0;
 80022ca:	4b04      	ldr	r3, [pc, #16]	; (80022dc <IRQ_TIM11+0x1bc>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
	}
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20010618 	.word	0x20010618
 80022dc:	2001061c 	.word	0x2001061c
 80022e0:	40020400 	.word	0x40020400
 80022e4:	20010616 	.word	0x20010616
 80022e8:	20010615 	.word	0x20010615
 80022ec:	20010614 	.word	0x20010614

080022f0 <TransformFFTData>:

// ADC & FFT data interrupts and transformation

static inline void TransformFFTData(uint16_t offset)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i = 0; i < FFT_NUM_SAMPLES; i++)
 80022fa:	2300      	movs	r3, #0
 80022fc:	81fb      	strh	r3, [r7, #14]
 80022fe:	e01d      	b.n	800233c <TransformFFTData+0x4c>
	{
		FFT_InputDoubleBuffer[i + offset] = (float) ADC_ReadBuffer[i + offset] * (2.0f / 4096.0f) - 1.0f;
 8002300:	89fa      	ldrh	r2, [r7, #14]
 8002302:	88fb      	ldrh	r3, [r7, #6]
 8002304:	4413      	add	r3, r2
 8002306:	4a13      	ldr	r2, [pc, #76]	; (8002354 <TransformFFTData+0x64>)
 8002308:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800230c:	b29b      	uxth	r3, r3
 800230e:	ee07 3a90 	vmov	s15, r3
 8002312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002316:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002358 <TransformFFTData+0x68>
 800231a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231e:	89fa      	ldrh	r2, [r7, #14]
 8002320:	88fb      	ldrh	r3, [r7, #6]
 8002322:	4413      	add	r3, r2
 8002324:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002328:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800232c:	4a0b      	ldr	r2, [pc, #44]	; (800235c <TransformFFTData+0x6c>)
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	edc3 7a00 	vstr	s15, [r3]
	for (uint16_t i = 0; i < FFT_NUM_SAMPLES; i++)
 8002336:	89fb      	ldrh	r3, [r7, #14]
 8002338:	3301      	adds	r3, #1
 800233a:	81fb      	strh	r3, [r7, #14]
 800233c:	89fb      	ldrh	r3, [r7, #14]
 800233e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002342:	d3dd      	bcc.n	8002300 <TransformFFTData+0x10>
	}
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	20000408 	.word	0x20000408
 8002358:	3a000000 	.word	0x3a000000
 800235c:	2000840c 	.word	0x2000840c

08002360 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a0e      	ldr	r2, [pc, #56]	; (80023a4 <HAL_ADC_ConvCpltCallback+0x44>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d115      	bne.n	800239c <HAL_ADC_ConvCpltCallback+0x3c>
	{
		ADC_CallbackCounter++;
 8002370:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_ADC_ConvCpltCallback+0x48>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	3301      	adds	r3, #1
 8002376:	4a0c      	ldr	r2, [pc, #48]	; (80023a8 <HAL_ADC_ConvCpltCallback+0x48>)
 8002378:	6013      	str	r3, [r2, #0]
		TransformFFTData(FFT_NUM_SAMPLES);
 800237a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800237e:	f7ff ffb7 	bl	80022f0 <TransformFFTData>
		if (FFT_CallbackFlag != FFT_NODATA)
 8002382:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <HAL_ADC_ConvCpltCallback+0x4c>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d004      	beq.n	8002396 <HAL_ADC_ConvCpltCallback+0x36>
			ADC_CallbackResultsSkippedCounter++;
 800238c:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <HAL_ADC_ConvCpltCallback+0x50>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	4a07      	ldr	r2, [pc, #28]	; (80023b0 <HAL_ADC_ConvCpltCallback+0x50>)
 8002394:	6013      	str	r3, [r2, #0]
		FFT_CallbackFlag = FFT_CALLBACK_FULL;
 8002396:	4b05      	ldr	r3, [pc, #20]	; (80023ac <HAL_ADC_ConvCpltCallback+0x4c>)
 8002398:	2204      	movs	r2, #4
 800239a:	701a      	strb	r2, [r3, #0]
	}
}
 800239c:	bf00      	nop
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000308 	.word	0x20000308
 80023a8:	2001040c 	.word	0x2001040c
 80023ac:	20000404 	.word	0x20000404
 80023b0:	20010410 	.word	0x20010410

080023b4 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a0e      	ldr	r2, [pc, #56]	; (80023f8 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d114      	bne.n	80023ee <HAL_ADC_ConvHalfCpltCallback+0x3a>
	{
		ADC_CallbackCounter++;
 80023c4:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	3301      	adds	r3, #1
 80023ca:	4a0c      	ldr	r2, [pc, #48]	; (80023fc <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80023cc:	6013      	str	r3, [r2, #0]
		TransformFFTData(0);
 80023ce:	2000      	movs	r0, #0
 80023d0:	f7ff ff8e 	bl	80022f0 <TransformFFTData>
		if (FFT_CallbackFlag != FFT_NODATA)
 80023d4:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d004      	beq.n	80023e8 <HAL_ADC_ConvHalfCpltCallback+0x34>
			ADC_CallbackResultsSkippedCounter++;
 80023de:	4b09      	ldr	r3, [pc, #36]	; (8002404 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3301      	adds	r3, #1
 80023e4:	4a07      	ldr	r2, [pc, #28]	; (8002404 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 80023e6:	6013      	str	r3, [r2, #0]
		FFT_CallbackFlag = FFT_CALLBACK_HALF;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80023ea:	2202      	movs	r2, #2
 80023ec:	701a      	strb	r2, [r3, #0]
	}
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000308 	.word	0x20000308
 80023fc:	2001040c 	.word	0x2001040c
 8002400:	20000404 	.word	0x20000404
 8002404:	20010410 	.word	0x20010410

08002408 <Buttons_ResetFlags>:
// IRQ end

// Reset all button flags

void Buttons_ResetFlags()
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
	ButtonChange_Flag = 0;
 800240c:	4b05      	ldr	r3, [pc, #20]	; (8002424 <Buttons_ResetFlags+0x1c>)
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
	ButtonStatus_Flag = 0;
 8002412:	4b05      	ldr	r3, [pc, #20]	; (8002428 <Buttons_ResetFlags+0x20>)
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	20010614 	.word	0x20010614
 8002428:	20010615 	.word	0x20010615

0800242c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002430:	b672      	cpsid	i
}
 8002432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002434:	e7fe      	b.n	8002434 <Error_Handler+0x8>
	...

08002438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_MspInit+0x4c>)
 8002444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002446:	4a0f      	ldr	r2, [pc, #60]	; (8002484 <HAL_MspInit+0x4c>)
 8002448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800244c:	6453      	str	r3, [r2, #68]	; 0x44
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	603b      	str	r3, [r7, #0]
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <HAL_MspInit+0x4c>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	4a08      	ldr	r2, [pc, #32]	; (8002484 <HAL_MspInit+0x4c>)
 8002464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002468:	6413      	str	r3, [r2, #64]	; 0x40
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800

08002488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800248c:	e7fe      	b.n	800248c <NMI_Handler+0x4>

0800248e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002492:	e7fe      	b.n	8002492 <HardFault_Handler+0x4>

08002494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002498:	e7fe      	b.n	8002498 <MemManage_Handler+0x4>

0800249a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800249e:	e7fe      	b.n	800249e <BusFault_Handler+0x4>

080024a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <UsageFault_Handler+0x4>

080024a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c2:	b480      	push	{r7}
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d4:	f000 fffc 	bl	80034d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}

080024dc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

	IRQ_TIM11();
 80024e0:	f7ff fe1e 	bl	8002120 <IRQ_TIM11>

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80024e4:	4802      	ldr	r0, [pc, #8]	; (80024f0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80024e6:	f006 fb85 	bl	8008bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200106fc 	.word	0x200106fc

080024f4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80024f8:	4802      	ldr	r0, [pc, #8]	; (8002504 <I2C1_EV_IRQHandler+0x10>)
 80024fa:	f002 fd25 	bl	8004f48 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200003b0 	.word	0x200003b0

08002508 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800250c:	4802      	ldr	r0, [pc, #8]	; (8002518 <USART1_IRQHandler+0x10>)
 800250e:	f007 fa4f 	bl	80099b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20010744 	.word	0x20010744

0800251c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <DMA2_Stream0_IRQHandler+0x10>)
 8002522:	f001 fea1 	bl	8004268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000350 	.word	0x20000350

08002530 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002534:	4802      	ldr	r0, [pc, #8]	; (8002540 <OTG_FS_IRQHandler+0x10>)
 8002536:	f004 fc25 	bl	8006d84 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20011ccc 	.word	0x20011ccc

08002544 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <DMA2_Stream7_IRQHandler+0x10>)
 800254a:	f001 fe8d 	bl	8004268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20010788 	.word	0x20010788

08002558 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
	return 1;
 800255c:	2301      	movs	r3, #1
}
 800255e:	4618      	mov	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <_kill>:

int _kill(int pid, int sig)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002572:	f00d facb 	bl	800fb0c <__errno>
 8002576:	4603      	mov	r3, r0
 8002578:	2216      	movs	r2, #22
 800257a:	601a      	str	r2, [r3, #0]
	return -1;
 800257c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <_exit>:

void _exit (int status)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7ff ffe7 	bl	8002568 <_kill>
	while (1) {}		/* Make sure we hang here */
 800259a:	e7fe      	b.n	800259a <_exit+0x12>

0800259c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
 80025ac:	e00a      	b.n	80025c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025ae:	f3af 8000 	nop.w
 80025b2:	4601      	mov	r1, r0
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	60ba      	str	r2, [r7, #8]
 80025ba:	b2ca      	uxtb	r2, r1
 80025bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3301      	adds	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	dbf0      	blt.n	80025ae <_read+0x12>
	}

return len;
 80025cc:	687b      	ldr	r3, [r7, #4]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e009      	b.n	80025fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	60ba      	str	r2, [r7, #8]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	3301      	adds	r3, #1
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	429a      	cmp	r2, r3
 8002602:	dbf1      	blt.n	80025e8 <_write+0x12>
	}
	return len;
 8002604:	687b      	ldr	r3, [r7, #4]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <_close>:

int _close(int file)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
	return -1;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800261a:	4618      	mov	r0, r3
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002636:	605a      	str	r2, [r3, #4]
	return 0;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <_isatty>:

int _isatty(int file)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
	return 1;
 800264e:	2301      	movs	r3, #1
}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
	return 0;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
	...

08002678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002680:	4a14      	ldr	r2, [pc, #80]	; (80026d4 <_sbrk+0x5c>)
 8002682:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <_sbrk+0x60>)
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800268c:	4b13      	ldr	r3, [pc, #76]	; (80026dc <_sbrk+0x64>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002694:	4b11      	ldr	r3, [pc, #68]	; (80026dc <_sbrk+0x64>)
 8002696:	4a12      	ldr	r2, [pc, #72]	; (80026e0 <_sbrk+0x68>)
 8002698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800269a:	4b10      	ldr	r3, [pc, #64]	; (80026dc <_sbrk+0x64>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4413      	add	r3, r2
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d207      	bcs.n	80026b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a8:	f00d fa30 	bl	800fb0c <__errno>
 80026ac:	4603      	mov	r3, r0
 80026ae:	220c      	movs	r2, #12
 80026b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026b2:	f04f 33ff 	mov.w	r3, #4294967295
 80026b6:	e009      	b.n	80026cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b8:	4b08      	ldr	r3, [pc, #32]	; (80026dc <_sbrk+0x64>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026be:	4b07      	ldr	r3, [pc, #28]	; (80026dc <_sbrk+0x64>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	4a05      	ldr	r2, [pc, #20]	; (80026dc <_sbrk+0x64>)
 80026c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ca:	68fb      	ldr	r3, [r7, #12]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20018000 	.word	0x20018000
 80026d8:	00000400 	.word	0x00000400
 80026dc:	20010620 	.word	0x20010620
 80026e0:	20012408 	.word	0x20012408

080026e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e8:	4b06      	ldr	r3, [pc, #24]	; (8002704 <SystemInit+0x20>)
 80026ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <SystemInit+0x20>)
 80026f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08e      	sub	sp, #56	; 0x38
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271c:	f107 0320 	add.w	r3, r7, #32
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]
 8002734:	615a      	str	r2, [r3, #20]
 8002736:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002738:	4b3e      	ldr	r3, [pc, #248]	; (8002834 <MX_TIM2_Init+0x12c>)
 800273a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800273e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840 - 1;
 8002740:	4b3c      	ldr	r3, [pc, #240]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002742:	f240 3247 	movw	r2, #839	; 0x347
 8002746:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002748:	4b3a      	ldr	r3, [pc, #232]	; (8002834 <MX_TIM2_Init+0x12c>)
 800274a:	2200      	movs	r2, #0
 800274c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 800274e:	4b39      	ldr	r3, [pc, #228]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002750:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002754:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002756:	4b37      	ldr	r3, [pc, #220]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002758:	2200      	movs	r2, #0
 800275a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800275c:	4b35      	ldr	r3, [pc, #212]	; (8002834 <MX_TIM2_Init+0x12c>)
 800275e:	2200      	movs	r2, #0
 8002760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002762:	4834      	ldr	r0, [pc, #208]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002764:	f006 f894 	bl	8008890 <HAL_TIM_Base_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800276e:	f7ff fe5d 	bl	800242c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002776:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002778:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800277c:	4619      	mov	r1, r3
 800277e:	482d      	ldr	r0, [pc, #180]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002780:	f006 fc02 	bl	8008f88 <HAL_TIM_ConfigClockSource>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800278a:	f7ff fe4f 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800278e:	4829      	ldr	r0, [pc, #164]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002790:	f006 f930 	bl	80089f4 <HAL_TIM_PWM_Init>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800279a:	f7ff fe47 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279e:	2300      	movs	r3, #0
 80027a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027a6:	f107 0320 	add.w	r3, r7, #32
 80027aa:	4619      	mov	r1, r3
 80027ac:	4821      	ldr	r0, [pc, #132]	; (8002834 <MX_TIM2_Init+0x12c>)
 80027ae:	f006 ffb1 	bl	8009714 <HAL_TIMEx_MasterConfigSynchronization>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80027b8:	f7ff fe38 	bl	800242c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027bc:	2360      	movs	r3, #96	; 0x60
 80027be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027cc:	1d3b      	adds	r3, r7, #4
 80027ce:	2200      	movs	r2, #0
 80027d0:	4619      	mov	r1, r3
 80027d2:	4818      	ldr	r0, [pc, #96]	; (8002834 <MX_TIM2_Init+0x12c>)
 80027d4:	f006 fb16 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80027de:	f7ff fe25 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027e2:	1d3b      	adds	r3, r7, #4
 80027e4:	2204      	movs	r2, #4
 80027e6:	4619      	mov	r1, r3
 80027e8:	4812      	ldr	r0, [pc, #72]	; (8002834 <MX_TIM2_Init+0x12c>)
 80027ea:	f006 fb0b 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80027f4:	f7ff fe1a 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027f8:	1d3b      	adds	r3, r7, #4
 80027fa:	2208      	movs	r2, #8
 80027fc:	4619      	mov	r1, r3
 80027fe:	480d      	ldr	r0, [pc, #52]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002800:	f006 fb00 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 800280a:	f7ff fe0f 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800280e:	1d3b      	adds	r3, r7, #4
 8002810:	220c      	movs	r2, #12
 8002812:	4619      	mov	r1, r3
 8002814:	4807      	ldr	r0, [pc, #28]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002816:	f006 faf5 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8002820:	f7ff fe04 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002824:	4803      	ldr	r0, [pc, #12]	; (8002834 <MX_TIM2_Init+0x12c>)
 8002826:	f000 f991 	bl	8002b4c <HAL_TIM_MspPostInit>

}
 800282a:	bf00      	nop
 800282c:	3738      	adds	r7, #56	; 0x38
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20010624 	.word	0x20010624

08002838 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08e      	sub	sp, #56	; 0x38
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800283e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	609a      	str	r2, [r3, #8]
 800284a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800284c:	f107 0320 	add.w	r3, r7, #32
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002856:	1d3b      	adds	r3, r7, #4
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
 8002864:	615a      	str	r2, [r3, #20]
 8002866:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002868:	4b3d      	ldr	r3, [pc, #244]	; (8002960 <MX_TIM3_Init+0x128>)
 800286a:	4a3e      	ldr	r2, [pc, #248]	; (8002964 <MX_TIM3_Init+0x12c>)
 800286c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800286e:	4b3c      	ldr	r3, [pc, #240]	; (8002960 <MX_TIM3_Init+0x128>)
 8002870:	2200      	movs	r2, #0
 8002872:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002874:	4b3a      	ldr	r3, [pc, #232]	; (8002960 <MX_TIM3_Init+0x128>)
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800287a:	4b39      	ldr	r3, [pc, #228]	; (8002960 <MX_TIM3_Init+0x128>)
 800287c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002880:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002882:	4b37      	ldr	r3, [pc, #220]	; (8002960 <MX_TIM3_Init+0x128>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002888:	4b35      	ldr	r3, [pc, #212]	; (8002960 <MX_TIM3_Init+0x128>)
 800288a:	2200      	movs	r2, #0
 800288c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800288e:	4834      	ldr	r0, [pc, #208]	; (8002960 <MX_TIM3_Init+0x128>)
 8002890:	f005 fffe 	bl	8008890 <HAL_TIM_Base_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800289a:	f7ff fdc7 	bl	800242c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800289e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028a8:	4619      	mov	r1, r3
 80028aa:	482d      	ldr	r0, [pc, #180]	; (8002960 <MX_TIM3_Init+0x128>)
 80028ac:	f006 fb6c 	bl	8008f88 <HAL_TIM_ConfigClockSource>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80028b6:	f7ff fdb9 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028ba:	4829      	ldr	r0, [pc, #164]	; (8002960 <MX_TIM3_Init+0x128>)
 80028bc:	f006 f89a 	bl	80089f4 <HAL_TIM_PWM_Init>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80028c6:	f7ff fdb1 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028d2:	f107 0320 	add.w	r3, r7, #32
 80028d6:	4619      	mov	r1, r3
 80028d8:	4821      	ldr	r0, [pc, #132]	; (8002960 <MX_TIM3_Init+0x128>)
 80028da:	f006 ff1b 	bl	8009714 <HAL_TIMEx_MasterConfigSynchronization>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80028e4:	f7ff fda2 	bl	800242c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028e8:	2360      	movs	r3, #96	; 0x60
 80028ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028f8:	1d3b      	adds	r3, r7, #4
 80028fa:	2200      	movs	r2, #0
 80028fc:	4619      	mov	r1, r3
 80028fe:	4818      	ldr	r0, [pc, #96]	; (8002960 <MX_TIM3_Init+0x128>)
 8002900:	f006 fa80 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800290a:	f7ff fd8f 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	2204      	movs	r2, #4
 8002912:	4619      	mov	r1, r3
 8002914:	4812      	ldr	r0, [pc, #72]	; (8002960 <MX_TIM3_Init+0x128>)
 8002916:	f006 fa75 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002920:	f7ff fd84 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	2208      	movs	r2, #8
 8002928:	4619      	mov	r1, r3
 800292a:	480d      	ldr	r0, [pc, #52]	; (8002960 <MX_TIM3_Init+0x128>)
 800292c:	f006 fa6a 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002936:	f7ff fd79 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	220c      	movs	r2, #12
 800293e:	4619      	mov	r1, r3
 8002940:	4807      	ldr	r0, [pc, #28]	; (8002960 <MX_TIM3_Init+0x128>)
 8002942:	f006 fa5f 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800294c:	f7ff fd6e 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002950:	4803      	ldr	r0, [pc, #12]	; (8002960 <MX_TIM3_Init+0x128>)
 8002952:	f000 f8fb 	bl	8002b4c <HAL_TIM_MspPostInit>

}
 8002956:	bf00      	nop
 8002958:	3738      	adds	r7, #56	; 0x38
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	2001066c 	.word	0x2001066c
 8002964:	40000400 	.word	0x40000400

08002968 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	; 0x28
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296e:	f107 0320 	add.w	r3, r7, #32
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002978:	1d3b      	adds	r3, r7, #4
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	611a      	str	r2, [r3, #16]
 8002986:	615a      	str	r2, [r3, #20]
 8002988:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800298a:	4b22      	ldr	r3, [pc, #136]	; (8002a14 <MX_TIM4_Init+0xac>)
 800298c:	4a22      	ldr	r2, [pc, #136]	; (8002a18 <MX_TIM4_Init+0xb0>)
 800298e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002990:	4b20      	ldr	r3, [pc, #128]	; (8002a14 <MX_TIM4_Init+0xac>)
 8002992:	2200      	movs	r2, #0
 8002994:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002996:	4b1f      	ldr	r3, [pc, #124]	; (8002a14 <MX_TIM4_Init+0xac>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800299c:	4b1d      	ldr	r3, [pc, #116]	; (8002a14 <MX_TIM4_Init+0xac>)
 800299e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029a2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a4:	4b1b      	ldr	r3, [pc, #108]	; (8002a14 <MX_TIM4_Init+0xac>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029aa:	4b1a      	ldr	r3, [pc, #104]	; (8002a14 <MX_TIM4_Init+0xac>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029b0:	4818      	ldr	r0, [pc, #96]	; (8002a14 <MX_TIM4_Init+0xac>)
 80029b2:	f006 f81f 	bl	80089f4 <HAL_TIM_PWM_Init>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80029bc:	f7ff fd36 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c0:	2300      	movs	r3, #0
 80029c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c4:	2300      	movs	r3, #0
 80029c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029c8:	f107 0320 	add.w	r3, r7, #32
 80029cc:	4619      	mov	r1, r3
 80029ce:	4811      	ldr	r0, [pc, #68]	; (8002a14 <MX_TIM4_Init+0xac>)
 80029d0:	f006 fea0 	bl	8009714 <HAL_TIMEx_MasterConfigSynchronization>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80029da:	f7ff fd27 	bl	800242c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029de:	2360      	movs	r3, #96	; 0x60
 80029e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029ea:	2300      	movs	r3, #0
 80029ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029ee:	1d3b      	adds	r3, r7, #4
 80029f0:	2200      	movs	r2, #0
 80029f2:	4619      	mov	r1, r3
 80029f4:	4807      	ldr	r0, [pc, #28]	; (8002a14 <MX_TIM4_Init+0xac>)
 80029f6:	f006 fa05 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002a00:	f7ff fd14 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002a04:	4803      	ldr	r0, [pc, #12]	; (8002a14 <MX_TIM4_Init+0xac>)
 8002a06:	f000 f8a1 	bl	8002b4c <HAL_TIM_MspPostInit>

}
 8002a0a:	bf00      	nop
 8002a0c:	3728      	adds	r7, #40	; 0x28
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	200106b4 	.word	0x200106b4
 8002a18:	40000800 	.word	0x40000800

08002a1c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002a20:	4b0e      	ldr	r3, [pc, #56]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a22:	4a0f      	ldr	r2, [pc, #60]	; (8002a60 <MX_TIM11_Init+0x44>)
 8002a24:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 840-1;
 8002a26:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a28:	f240 3247 	movw	r2, #839	; 0x347
 8002a2c:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 100-1;
 8002a34:	4b09      	ldr	r3, [pc, #36]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a36:	2263      	movs	r2, #99	; 0x63
 8002a38:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a3a:	4b08      	ldr	r3, [pc, #32]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a40:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002a46:	4805      	ldr	r0, [pc, #20]	; (8002a5c <MX_TIM11_Init+0x40>)
 8002a48:	f005 ff22 	bl	8008890 <HAL_TIM_Base_Init>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002a52:	f7ff fceb 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	200106fc 	.word	0x200106fc
 8002a60:	40014800 	.word	0x40014800

08002a64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a74:	d10e      	bne.n	8002a94 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	4b20      	ldr	r3, [pc, #128]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	4a1f      	ldr	r2, [pc, #124]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	6413      	str	r3, [r2, #64]	; 0x40
 8002a86:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002a92:	e02e      	b.n	8002af2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a19      	ldr	r2, [pc, #100]	; (8002b00 <HAL_TIM_Base_MspInit+0x9c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d10e      	bne.n	8002abc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	4b16      	ldr	r3, [pc, #88]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	4a15      	ldr	r2, [pc, #84]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002aa8:	f043 0302 	orr.w	r3, r3, #2
 8002aac:	6413      	str	r3, [r2, #64]	; 0x40
 8002aae:	4b13      	ldr	r3, [pc, #76]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	693b      	ldr	r3, [r7, #16]
}
 8002aba:	e01a      	b.n	8002af2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM11)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a10      	ldr	r2, [pc, #64]	; (8002b04 <HAL_TIM_Base_MspInit+0xa0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d115      	bne.n	8002af2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ace:	4a0b      	ldr	r2, [pc, #44]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad6:	4b09      	ldr	r3, [pc, #36]	; (8002afc <HAL_TIM_Base_MspInit+0x98>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ada:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	201a      	movs	r0, #26
 8002ae8:	f001 f9ef 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002aec:	201a      	movs	r0, #26
 8002aee:	f001 fa08 	bl	8003f02 <HAL_NVIC_EnableIRQ>
}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800
 8002b00:	40000400 	.word	0x40000400
 8002b04:	40014800 	.word	0x40014800

08002b08 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0b      	ldr	r2, [pc, #44]	; (8002b44 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d10d      	bne.n	8002b36 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	4b0a      	ldr	r3, [pc, #40]	; (8002b48 <HAL_TIM_PWM_MspInit+0x40>)
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	4a09      	ldr	r2, [pc, #36]	; (8002b48 <HAL_TIM_PWM_MspInit+0x40>)
 8002b24:	f043 0304 	orr.w	r3, r3, #4
 8002b28:	6413      	str	r3, [r2, #64]	; 0x40
 8002b2a:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <HAL_TIM_PWM_MspInit+0x40>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b36:	bf00      	nop
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40000800 	.word	0x40000800
 8002b48:	40023800 	.word	0x40023800

08002b4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08c      	sub	sp, #48	; 0x30
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b54:	f107 031c 	add.w	r3, r7, #28
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
 8002b60:	60da      	str	r2, [r3, #12]
 8002b62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b6c:	d13e      	bne.n	8002bec <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61bb      	str	r3, [r7, #24]
 8002b72:	4b44      	ldr	r3, [pc, #272]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	4a43      	ldr	r2, [pc, #268]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7e:	4b41      	ldr	r3, [pc, #260]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	61bb      	str	r3, [r7, #24]
 8002b88:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	617b      	str	r3, [r7, #20]
 8002b8e:	4b3d      	ldr	r3, [pc, #244]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	4a3c      	ldr	r2, [pc, #240]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002b94:	f043 0302 	orr.w	r3, r3, #2
 8002b98:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9a:	4b3a      	ldr	r3, [pc, #232]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	697b      	ldr	r3, [r7, #20]
    PA3     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|LED_1_R_Pin;
 8002ba6:	f248 0308 	movw	r3, #32776	; 0x8008
 8002baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bac:	2302      	movs	r3, #2
 8002bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbc:	f107 031c 	add.w	r3, r7, #28
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4831      	ldr	r0, [pc, #196]	; (8002c88 <HAL_TIM_MspPostInit+0x13c>)
 8002bc4:	f001 fdc8 	bl	8004758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_1_B_Pin|LED_1_G_Pin;
 8002bc8:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bde:	f107 031c 	add.w	r3, r7, #28
 8002be2:	4619      	mov	r1, r3
 8002be4:	4829      	ldr	r0, [pc, #164]	; (8002c8c <HAL_TIM_MspPostInit+0x140>)
 8002be6:	f001 fdb7 	bl	8004758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002bea:	e046      	b.n	8002c7a <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM3)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a27      	ldr	r2, [pc, #156]	; (8002c90 <HAL_TIM_MspPostInit+0x144>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d11e      	bne.n	8002c34 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	613b      	str	r3, [r7, #16]
 8002bfa:	4b22      	ldr	r3, [pc, #136]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	4a21      	ldr	r2, [pc, #132]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002c00:	f043 0302 	orr.w	r3, r3, #2
 8002c04:	6313      	str	r3, [r2, #48]	; 0x30
 8002c06:	4b1f      	ldr	r3, [pc, #124]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	613b      	str	r3, [r7, #16]
 8002c10:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002c12:	2333      	movs	r3, #51	; 0x33
 8002c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c16:	2302      	movs	r3, #2
 8002c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c22:	2302      	movs	r3, #2
 8002c24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c26:	f107 031c 	add.w	r3, r7, #28
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4817      	ldr	r0, [pc, #92]	; (8002c8c <HAL_TIM_MspPostInit+0x140>)
 8002c2e:	f001 fd93 	bl	8004758 <HAL_GPIO_Init>
}
 8002c32:	e022      	b.n	8002c7a <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM4)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a16      	ldr	r2, [pc, #88]	; (8002c94 <HAL_TIM_MspPostInit+0x148>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d11d      	bne.n	8002c7a <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	4b10      	ldr	r3, [pc, #64]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	4a0f      	ldr	r2, [pc, #60]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002c48:	f043 0302 	orr.w	r3, r3, #2
 8002c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <HAL_TIM_MspPostInit+0x138>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c5a:	2340      	movs	r3, #64	; 0x40
 8002c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c66:	2300      	movs	r3, #0
 8002c68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c6e:	f107 031c 	add.w	r3, r7, #28
 8002c72:	4619      	mov	r1, r3
 8002c74:	4805      	ldr	r0, [pc, #20]	; (8002c8c <HAL_TIM_MspPostInit+0x140>)
 8002c76:	f001 fd6f 	bl	8004758 <HAL_GPIO_Init>
}
 8002c7a:	bf00      	nop
 8002c7c:	3730      	adds	r7, #48	; 0x30
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40023800 	.word	0x40023800
 8002c88:	40020000 	.word	0x40020000
 8002c8c:	40020400 	.word	0x40020400
 8002c90:	40000400 	.word	0x40000400
 8002c94:	40000800 	.word	0x40000800

08002c98 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c9c:	4b10      	ldr	r3, [pc, #64]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002c9e:	4a11      	ldr	r2, [pc, #68]	; (8002ce4 <MX_USART1_UART_Init+0x4c>)
 8002ca0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8002ca2:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002ca4:	4a10      	ldr	r2, [pc, #64]	; (8002ce8 <MX_USART1_UART_Init+0x50>)
 8002ca6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ca8:	4b0d      	ldr	r3, [pc, #52]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002cae:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002cbc:	220c      	movs	r2, #12
 8002cbe:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cc0:	4b07      	ldr	r3, [pc, #28]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cc6:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ccc:	4804      	ldr	r0, [pc, #16]	; (8002ce0 <MX_USART1_UART_Init+0x48>)
 8002cce:	f006 fda3 	bl	8009818 <HAL_UART_Init>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8002cd8:	f7ff fba8 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cdc:	bf00      	nop
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	20010744 	.word	0x20010744
 8002ce4:	40011000 	.word	0x40011000
 8002ce8:	001e8480 	.word	0x001e8480

08002cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a34      	ldr	r2, [pc, #208]	; (8002ddc <HAL_UART_MspInit+0xf0>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d162      	bne.n	8002dd4 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
 8002d12:	4b33      	ldr	r3, [pc, #204]	; (8002de0 <HAL_UART_MspInit+0xf4>)
 8002d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d16:	4a32      	ldr	r2, [pc, #200]	; (8002de0 <HAL_UART_MspInit+0xf4>)
 8002d18:	f043 0310 	orr.w	r3, r3, #16
 8002d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d1e:	4b30      	ldr	r3, [pc, #192]	; (8002de0 <HAL_UART_MspInit+0xf4>)
 8002d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b2c      	ldr	r3, [pc, #176]	; (8002de0 <HAL_UART_MspInit+0xf4>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	4a2b      	ldr	r2, [pc, #172]	; (8002de0 <HAL_UART_MspInit+0xf4>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3a:	4b29      	ldr	r3, [pc, #164]	; (8002de0 <HAL_UART_MspInit+0xf4>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d46:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d50:	2300      	movs	r3, #0
 8002d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d58:	2307      	movs	r3, #7
 8002d5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5c:	f107 0314 	add.w	r3, r7, #20
 8002d60:	4619      	mov	r1, r3
 8002d62:	4820      	ldr	r0, [pc, #128]	; (8002de4 <HAL_UART_MspInit+0xf8>)
 8002d64:	f001 fcf8 	bl	8004758 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002d68:	4b1f      	ldr	r3, [pc, #124]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d6a:	4a20      	ldr	r2, [pc, #128]	; (8002dec <HAL_UART_MspInit+0x100>)
 8002d6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002d6e:	4b1e      	ldr	r3, [pc, #120]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d70:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d74:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d78:	2240      	movs	r2, #64	; 0x40
 8002d7a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d7c:	4b1a      	ldr	r3, [pc, #104]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d82:	4b19      	ldr	r3, [pc, #100]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d88:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d8a:	4b17      	ldr	r3, [pc, #92]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d90:	4b15      	ldr	r3, [pc, #84]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d96:	4b14      	ldr	r3, [pc, #80]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d9c:	4b12      	ldr	r3, [pc, #72]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002da2:	4b11      	ldr	r3, [pc, #68]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002da8:	480f      	ldr	r0, [pc, #60]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002daa:	f001 f8c5 	bl	8003f38 <HAL_DMA_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002db4:	f7ff fb3a 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002dbc:	635a      	str	r2, [r3, #52]	; 0x34
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	; (8002de8 <HAL_UART_MspInit+0xfc>)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	2025      	movs	r0, #37	; 0x25
 8002dca:	f001 f87e 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002dce:	2025      	movs	r0, #37	; 0x25
 8002dd0:	f001 f897 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	3728      	adds	r7, #40	; 0x28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40011000 	.word	0x40011000
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40020000 	.word	0x40020000
 8002de8:	20010788 	.word	0x20010788
 8002dec:	400264b8 	.word	0x400264b8

08002df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002df0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002df4:	480d      	ldr	r0, [pc, #52]	; (8002e2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002df6:	490e      	ldr	r1, [pc, #56]	; (8002e30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002df8:	4a0e      	ldr	r2, [pc, #56]	; (8002e34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dfc:	e002      	b.n	8002e04 <LoopCopyDataInit>

08002dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e02:	3304      	adds	r3, #4

08002e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e08:	d3f9      	bcc.n	8002dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e0a:	4a0b      	ldr	r2, [pc, #44]	; (8002e38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e0c:	4c0b      	ldr	r4, [pc, #44]	; (8002e3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e10:	e001      	b.n	8002e16 <LoopFillZerobss>

08002e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e14:	3204      	adds	r2, #4

08002e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e18:	d3fb      	bcc.n	8002e12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e1a:	f7ff fc63 	bl	80026e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e1e:	f00c fe7b 	bl	800fb18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e22:	f7fe ff11 	bl	8001c48 <main>
  bx  lr    
 8002e26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e28:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e30:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8002e34:	080263f4 	.word	0x080263f4
  ldr r2, =_sbss
 8002e38:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8002e3c:	20012408 	.word	0x20012408

08002e40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e40:	e7fe      	b.n	8002e40 <ADC_IRQHandler>
	...

08002e44 <LCDSet4BitOperation>:
/*
 * LCD communication wrapper functions
 */

static inline void LCDSet4BitOperation(LCD2004_I2C *lcd)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	6078      	str	r0, [r7, #4]
	uint8_t i2cData = 0, dataBits = LCD_CMD_FunctionSet;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	73fb      	strb	r3, [r7, #15]
 8002e50:	2320      	movs	r3, #32
 8002e52:	73bb      	strb	r3, [r7, #14]

	// prepare non-data pins
	// RW & RS = 0 => nothing to be done

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	785b      	ldrb	r3, [r3, #1]
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	b25b      	sxtb	r3, r3
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	b25a      	sxtb	r2, r3
 8002e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	b25b      	sxtb	r3, r3
 8002e6a:	73fb      	strb	r3, [r7, #15]

	// compose array
	uint8_t i2cDataArray[2];
	// 1: dataHigh Transmit
	i2cDataArray[0] = i2cData | (dataBits & 0xF0) | LCD_BIT_ENABLE;
 8002e6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e70:	f023 030f 	bic.w	r3, r3, #15
 8002e74:	b25a      	sxtb	r2, r3
 8002e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	b25b      	sxtb	r3, r3
 8002e7e:	f043 0304 	orr.w	r3, r3, #4
 8002e82:	b25b      	sxtb	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	733b      	strb	r3, [r7, #12]
	// 2: dataHigh latch
	i2cDataArray[1] = i2cData | (dataBits & 0xF0); // Enable 1->0 => Data latches
 8002e88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e8c:	f023 030f 	bic.w	r3, r3, #15
 8002e90:	b25a      	sxtb	r2, r3
 8002e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	b25b      	sxtb	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	737b      	strb	r3, [r7, #13]

	// send array
	HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, i2cDataArray, 2, 1000); //Sending in Blocking mode
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	b299      	uxth	r1, r3
 8002ea4:	f107 020c 	add.w	r2, r7, #12
 8002ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	2302      	movs	r3, #2
 8002eb0:	4803      	ldr	r0, [pc, #12]	; (8002ec0 <LCDSet4BitOperation+0x7c>)
 8002eb2:	f001 ff4b 	bl	8004d4c <HAL_I2C_Master_Transmit>
}
 8002eb6:	bf00      	nop
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	200003b0 	.word	0x200003b0

08002ec4 <SendLCDData>:

static void SendLCDData(LCD2004_I2C *lcd, uint8_t dataBits, uint8_t RS, uint8_t RW)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	4608      	mov	r0, r1
 8002ece:	4611      	mov	r1, r2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	70fb      	strb	r3, [r7, #3]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	70bb      	strb	r3, [r7, #2]
 8002eda:	4613      	mov	r3, r2
 8002edc:	707b      	strb	r3, [r7, #1]


	 Have to send DB7-DB4 first, then DB3-DB0

	 */
	uint8_t i2cData = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	73fb      	strb	r3, [r7, #15]

	// prepare non-data pins
	// RW & RS
	i2cData |= (RS & 1) | ((RW & 1) << 1);
 8002ee2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	b25a      	sxtb	r2, r3
 8002eec:	787b      	ldrb	r3, [r7, #1]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	b25b      	sxtb	r3, r3
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	b25b      	sxtb	r3, r3
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	b25a      	sxtb	r2, r3
 8002efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	b25b      	sxtb	r3, r3
 8002f04:	73fb      	strb	r3, [r7, #15]

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	785b      	ldrb	r3, [r3, #1]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	b25b      	sxtb	r3, r3
 8002f0e:	f003 0308 	and.w	r3, r3, #8
 8002f12:	b25a      	sxtb	r2, r3
 8002f14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	b25b      	sxtb	r3, r3
 8002f1c:	73fb      	strb	r3, [r7, #15]

	// compose array
	uint8_t i2cDataArray[4];
	// 1: dataHigh Transmit
	i2cDataArray[0] = i2cData | (dataBits & 0xF0) | LCD_BIT_ENABLE;
 8002f1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f22:	f023 030f 	bic.w	r3, r3, #15
 8002f26:	b25a      	sxtb	r2, r3
 8002f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	b25b      	sxtb	r3, r3
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	b25b      	sxtb	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	723b      	strb	r3, [r7, #8]
	// 2: dataHigh latch
	i2cDataArray[1] = i2cData | (dataBits & 0xF0); // Enable 1->0 => Data latches
 8002f3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f3e:	f023 030f 	bic.w	r3, r3, #15
 8002f42:	b25a      	sxtb	r2, r3
 8002f44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	727b      	strb	r3, [r7, #9]
	// 3: dataLow Transmit
	i2cDataArray[2] = i2cData | ((dataBits & 0x0F) << 4) | LCD_BIT_ENABLE;
 8002f50:	78fb      	ldrb	r3, [r7, #3]
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	b25a      	sxtb	r2, r3
 8002f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	b25b      	sxtb	r3, r3
 8002f5e:	f043 0304 	orr.w	r3, r3, #4
 8002f62:	b25b      	sxtb	r3, r3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	72bb      	strb	r3, [r7, #10]
	// 4: dataLow latch
	i2cDataArray[3] = i2cData | ((dataBits & 0x0F) << 4);
 8002f68:	78fb      	ldrb	r3, [r7, #3]
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	b25a      	sxtb	r2, r3
 8002f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	b25b      	sxtb	r3, r3
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	72fb      	strb	r3, [r7, #11]

	// send array
	HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, i2cDataArray, 4, 1000); //Sending in Blocking mode
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	b299      	uxth	r1, r3
 8002f80:	f107 0208 	add.w	r2, r7, #8
 8002f84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	2304      	movs	r3, #4
 8002f8c:	4803      	ldr	r0, [pc, #12]	; (8002f9c <SendLCDData+0xd8>)
 8002f8e:	f001 fedd 	bl	8004d4c <HAL_I2C_Master_Transmit>
}
 8002f92:	bf00      	nop
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200003b0 	.word	0x200003b0

08002fa0 <SendLCDDataMultiple>:

static void SendLCDDataMultiple(LCD2004_I2C *lcd, uint8_t *data, uint8_t dataLen, uint8_t RS, uint8_t RW)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af02      	add	r7, sp, #8
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	4611      	mov	r1, r2
 8002fac:	461a      	mov	r2, r3
 8002fae:	460b      	mov	r3, r1
 8002fb0:	71fb      	strb	r3, [r7, #7]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData = 0;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	753b      	strb	r3, [r7, #20]

	// prepare non-data pins
	// RW & RS
	i2cData |= (RS & 1) | ((RW & 1) << 1);
 8002fba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	b25a      	sxtb	r2, r3
 8002fc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	b25b      	sxtb	r3, r3
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	b25b      	sxtb	r3, r3
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	b25a      	sxtb	r2, r3
 8002fd6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	b25b      	sxtb	r3, r3
 8002fde:	753b      	strb	r3, [r7, #20]

	// backlight
	i2cData |= (lcd->lcd_backlight & 1) << 3;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	785b      	ldrb	r3, [r3, #1]
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	b25a      	sxtb	r2, r3
 8002fee:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	b25b      	sxtb	r3, r3
 8002ff6:	753b      	strb	r3, [r7, #20]

	uint8_t index, charsToSend;

	// compose array
	for (uint8_t j = 0; j < dataLen; j += LCD_BUFFER_NUMCHARS)
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	75bb      	strb	r3, [r7, #22]
 8002ffc:	e079      	b.n	80030f2 <SendLCDDataMultiple+0x152>
	{
		for (uint8_t i = 0; i < dataLen; i++)
 8002ffe:	2300      	movs	r3, #0
 8003000:	757b      	strb	r3, [r7, #21]
 8003002:	e057      	b.n	80030b4 <SendLCDDataMultiple+0x114>
		{
			index = j + i;
 8003004:	7dba      	ldrb	r2, [r7, #22]
 8003006:	7d7b      	ldrb	r3, [r7, #21]
 8003008:	4413      	add	r3, r2
 800300a:	74fb      	strb	r3, [r7, #19]
			// 1: dataHigh Transmit
			lcd->displayDataBuffer[4 * i + 0] = i2cData | (data[index] & 0xF0) | LCD_BIT_ENABLE;
 800300c:	7cfb      	ldrb	r3, [r7, #19]
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	4413      	add	r3, r2
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	b25b      	sxtb	r3, r3
 8003016:	f023 030f 	bic.w	r3, r3, #15
 800301a:	b25a      	sxtb	r2, r3
 800301c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003020:	4313      	orrs	r3, r2
 8003022:	b25b      	sxtb	r3, r3
 8003024:	f043 0304 	orr.w	r3, r3, #4
 8003028:	b25a      	sxtb	r2, r3
 800302a:	7d7b      	ldrb	r3, [r7, #21]
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	b2d1      	uxtb	r1, r2
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4413      	add	r3, r2
 8003034:	460a      	mov	r2, r1
 8003036:	715a      	strb	r2, [r3, #5]
			// 2: dataHigh latch
			lcd->displayDataBuffer[4 * i + 1] = i2cData | (data[index] & 0xF0); // Enable 1->0 => Data latches
 8003038:	7cfb      	ldrb	r3, [r7, #19]
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	4413      	add	r3, r2
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	b25b      	sxtb	r3, r3
 8003042:	f023 030f 	bic.w	r3, r3, #15
 8003046:	b25a      	sxtb	r2, r3
 8003048:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	b25a      	sxtb	r2, r3
 8003050:	7d7b      	ldrb	r3, [r7, #21]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	3301      	adds	r3, #1
 8003056:	b2d1      	uxtb	r1, r2
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4413      	add	r3, r2
 800305c:	460a      	mov	r2, r1
 800305e:	715a      	strb	r2, [r3, #5]
			// 3: dataLow Transmit
			lcd->displayDataBuffer[4 * i + 2] = i2cData | ((data[index] & 0x0F) << 4) | LCD_BIT_ENABLE;
 8003060:	7cfb      	ldrb	r3, [r7, #19]
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	4413      	add	r3, r2
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	b25a      	sxtb	r2, r3
 800306c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003070:	4313      	orrs	r3, r2
 8003072:	b25b      	sxtb	r3, r3
 8003074:	f043 0304 	orr.w	r3, r3, #4
 8003078:	b25a      	sxtb	r2, r3
 800307a:	7d7b      	ldrb	r3, [r7, #21]
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	3302      	adds	r3, #2
 8003080:	b2d1      	uxtb	r1, r2
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4413      	add	r3, r2
 8003086:	460a      	mov	r2, r1
 8003088:	715a      	strb	r2, [r3, #5]
			// 4: dataLow latch
			lcd->displayDataBuffer[4 * i + 3] = i2cData | ((data[index] & 0x0F) << 4);
 800308a:	7cfb      	ldrb	r3, [r7, #19]
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	4413      	add	r3, r2
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	b25a      	sxtb	r2, r3
 8003096:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800309a:	4313      	orrs	r3, r2
 800309c:	b25a      	sxtb	r2, r3
 800309e:	7d7b      	ldrb	r3, [r7, #21]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	3303      	adds	r3, #3
 80030a4:	b2d1      	uxtb	r1, r2
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	4413      	add	r3, r2
 80030aa:	460a      	mov	r2, r1
 80030ac:	715a      	strb	r2, [r3, #5]
		for (uint8_t i = 0; i < dataLen; i++)
 80030ae:	7d7b      	ldrb	r3, [r7, #21]
 80030b0:	3301      	adds	r3, #1
 80030b2:	757b      	strb	r3, [r7, #21]
 80030b4:	7d7a      	ldrb	r2, [r7, #21]
 80030b6:	79fb      	ldrb	r3, [r7, #7]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d3a3      	bcc.n	8003004 <SendLCDDataMultiple+0x64>
		}

		charsToSend = dataLen - j;
 80030bc:	79fa      	ldrb	r2, [r7, #7]
 80030be:	7dbb      	ldrb	r3, [r7, #22]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	75fb      	strb	r3, [r7, #23]
		if (charsToSend > LCD_BUFFER_NUMCHARS)
 80030c4:	7dfb      	ldrb	r3, [r7, #23]
 80030c6:	2b14      	cmp	r3, #20
 80030c8:	d901      	bls.n	80030ce <SendLCDDataMultiple+0x12e>
			charsToSend = LCD_BUFFER_NUMCHARS;
 80030ca:	2314      	movs	r3, #20
 80030cc:	75fb      	strb	r3, [r7, #23]

		// send array
		HAL_I2C_Master_Transmit(&hi2c1, lcd->i2cAddress, lcd->displayDataBuffer, charsToSend * 4, 1000); //Sending in Blocking mode
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	b299      	uxth	r1, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1d5a      	adds	r2, r3, #5
 80030d8:	7dfb      	ldrb	r3, [r7, #23]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	b29b      	uxth	r3, r3
 80030e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030e4:	9000      	str	r0, [sp, #0]
 80030e6:	4807      	ldr	r0, [pc, #28]	; (8003104 <SendLCDDataMultiple+0x164>)
 80030e8:	f001 fe30 	bl	8004d4c <HAL_I2C_Master_Transmit>
	for (uint8_t j = 0; j < dataLen; j += LCD_BUFFER_NUMCHARS)
 80030ec:	7dbb      	ldrb	r3, [r7, #22]
 80030ee:	3314      	adds	r3, #20
 80030f0:	75bb      	strb	r3, [r7, #22]
 80030f2:	7dba      	ldrb	r2, [r7, #22]
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d381      	bcc.n	8002ffe <SendLCDDataMultiple+0x5e>
	}

}
 80030fa:	bf00      	nop
 80030fc:	bf00      	nop
 80030fe:	3718      	adds	r7, #24
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	200003b0 	.word	0x200003b0

08003108 <SendLCDInstruction>:

static inline void SendLCDInstruction(LCD2004_I2C *lcd, uint8_t dataBits)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
	SendLCDData(lcd, dataBits, 0, 0);
 8003114:	78f9      	ldrb	r1, [r7, #3]
 8003116:	2300      	movs	r3, #0
 8003118:	2200      	movs	r2, #0
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff fed2 	bl	8002ec4 <SendLCDData>
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <SendLCDDisplayData>:

static inline void SendLCDDisplayData(LCD2004_I2C *lcd, uint8_t dataBits)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	70fb      	strb	r3, [r7, #3]
	SendLCDData(lcd, dataBits, 1, 0);
 8003134:	78f9      	ldrb	r1, [r7, #3]
 8003136:	2300      	movs	r3, #0
 8003138:	2201      	movs	r2, #1
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff fec2 	bl	8002ec4 <SendLCDData>
}
 8003140:	bf00      	nop
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <SendLCDDisplayCursorBlinkUpdate>:

static inline void SendLCDDisplayCursorBlinkUpdate(LCD2004_I2C *lcd)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
	SendLCDInstruction(lcd, LCD_CMD_DisplayOnOff | ((lcd->lcd_displayOnOff & 1) << 2) | ((lcd->lcd_cursorOnOff & 1) << 1) | (lcd->lcd_cursorBlink & 1));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	789b      	ldrb	r3, [r3, #2]
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	b25b      	sxtb	r3, r3
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	b25b      	sxtb	r3, r3
 800315e:	f043 0308 	orr.w	r3, r3, #8
 8003162:	b25a      	sxtb	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	78db      	ldrb	r3, [r3, #3]
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	b25b      	sxtb	r3, r3
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	b25b      	sxtb	r3, r3
 8003172:	4313      	orrs	r3, r2
 8003174:	b25a      	sxtb	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	791b      	ldrb	r3, [r3, #4]
 800317a:	b25b      	sxtb	r3, r3
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	b25b      	sxtb	r3, r3
 8003182:	4313      	orrs	r3, r2
 8003184:	b25b      	sxtb	r3, r3
 8003186:	b2db      	uxtb	r3, r3
 8003188:	4619      	mov	r1, r3
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7ff ffbc 	bl	8003108 <SendLCDInstruction>
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <LCD_Init>:
/*
 * API functions
 */

void LCD_Init(LCD2004_I2C *lcd, uint8_t lcdI2CAddress)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	70fb      	strb	r3, [r7, #3]
	// init state variables
	lcd->i2cAddress = lcdI2CAddress;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	78fa      	ldrb	r2, [r7, #3]
 80031a8:	701a      	strb	r2, [r3, #0]

	lcd->lcd_backlight = LCD_BACKLIGHT_OFF;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	705a      	strb	r2, [r3, #1]
	lcd->lcd_displayOnOff = 1;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	709a      	strb	r2, [r3, #2]
	lcd->lcd_cursorOnOff = 1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	70da      	strb	r2, [r3, #3]
	lcd->lcd_cursorBlink = 0;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	711a      	strb	r2, [r3, #4]

	HAL_Delay(10);
 80031c2:	200a      	movs	r0, #10
 80031c4:	f000 f9a4 	bl	8003510 <HAL_Delay>

	// set interface data length control bit to 4 bit data length
	LCDSet4BitOperation(lcd);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f7ff fe3b 	bl	8002e44 <LCDSet4BitOperation>

	// interface length = 4bit, 2-line display mode, 5x8 format display mode
	SendLCDInstruction(lcd, LCD_CMD_FunctionSet | (1 << 3) | (0 << 2));
 80031ce:	2128      	movs	r1, #40	; 0x28
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff ff99 	bl	8003108 <SendLCDInstruction>

	// display on, cursor on, cursor blink off
	SendLCDInstruction(lcd, LCD_CMD_DisplayOnOff | (1 << 2) | (1 << 1) | 0);
 80031d6:	210e      	movs	r1, #14
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f7ff ff95 	bl	8003108 <SendLCDInstruction>

	// cursor: move to right, dont shift display
	SendLCDInstruction(lcd, LCD_CMD_EntryModeSet | (1 << 1) | 0);
 80031de:	2106      	movs	r1, #6
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff ff91 	bl	8003108 <SendLCDInstruction>

	// clear display
	LCD_Clear(lcd);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 f8da 	bl	80033a0 <LCD_Clear>

	// display on
	LCD_BacklightOn(lcd);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 f8f8 	bl	80033e2 <LCD_BacklightOn>

	HAL_Delay(1);
 80031f2:	2001      	movs	r0, #1
 80031f4:	f000 f98c 	bl	8003510 <HAL_Delay>
}
 80031f8:	bf00      	nop
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <LCD_DisplayString1>:

void LCD_DisplayString1(LCD2004_I2C *lcd, char *string, uint8_t length)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	4613      	mov	r3, r2
 800320c:	71fb      	strb	r3, [r7, #7]
	SendLCDDataMultiple(lcd, (uint8_t*) string, length, 1, 0);
 800320e:	79fa      	ldrb	r2, [r7, #7]
 8003210:	2300      	movs	r3, #0
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2301      	movs	r3, #1
 8003216:	68b9      	ldr	r1, [r7, #8]
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f7ff fec1 	bl	8002fa0 <SendLCDDataMultiple>
}
 800321e:	bf00      	nop
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <LCD_DisplayString2>:

void LCD_DisplayString2(LCD2004_I2C *lcd, const char *string)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b084      	sub	sp, #16
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
 800322e:	6039      	str	r1, [r7, #0]
	uint8_t strlen = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	73fb      	strb	r3, [r7, #15]
	while (string[strlen] != 0 && strlen < 40)
 8003234:	e002      	b.n	800323c <LCD_DisplayString2+0x16>
		strlen++;
 8003236:	7bfb      	ldrb	r3, [r7, #15]
 8003238:	3301      	adds	r3, #1
 800323a:	73fb      	strb	r3, [r7, #15]
	while (string[strlen] != 0 && strlen < 40)
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	683a      	ldr	r2, [r7, #0]
 8003240:	4413      	add	r3, r2
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <LCD_DisplayString2+0x28>
 8003248:	7bfb      	ldrb	r3, [r7, #15]
 800324a:	2b27      	cmp	r3, #39	; 0x27
 800324c:	d9f3      	bls.n	8003236 <LCD_DisplayString2+0x10>

	LCD_DisplayString1(lcd, (char*) string, strlen);
 800324e:	7bfb      	ldrb	r3, [r7, #15]
 8003250:	461a      	mov	r2, r3
 8003252:	6839      	ldr	r1, [r7, #0]
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7ff ffd3 	bl	8003200 <LCD_DisplayString1>
}
 800325a:	bf00      	nop
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <LCD_DisplayStringLineCentered1>:

	LCD_DisplayStringLine1(lcd, string, strlen, lineNr);
}

void LCD_DisplayStringLineCentered1(LCD2004_I2C *lcd, char *string, uint8_t length, uint8_t lineNr)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b086      	sub	sp, #24
 8003266:	af00      	add	r7, sp, #0
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	60b9      	str	r1, [r7, #8]
 800326c:	4611      	mov	r1, r2
 800326e:	461a      	mov	r2, r3
 8003270:	460b      	mov	r3, r1
 8003272:	71fb      	strb	r3, [r7, #7]
 8003274:	4613      	mov	r3, r2
 8003276:	71bb      	strb	r3, [r7, #6]
	uint8_t offset = (20 - length) / 2;
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	f1c3 0314 	rsb	r3, r3, #20
 800327e:	0fda      	lsrs	r2, r3, #31
 8003280:	4413      	add	r3, r2
 8003282:	105b      	asrs	r3, r3, #1
 8003284:	75bb      	strb	r3, [r7, #22]
	LCD_SetCursor(lcd, lineNr, 0);
 8003286:	79bb      	ldrb	r3, [r7, #6]
 8003288:	2200      	movs	r2, #0
 800328a:	4619      	mov	r1, r3
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f838 	bl	8003302 <LCD_SetCursor>

	for(uint8_t i = 0; i < offset; i++)
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]
 8003296:	e006      	b.n	80032a6 <LCD_DisplayStringLineCentered1+0x44>
		SendLCDDisplayData(lcd, ' ');
 8003298:	2120      	movs	r1, #32
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f7ff ff44 	bl	8003128 <SendLCDDisplayData>
	for(uint8_t i = 0; i < offset; i++)
 80032a0:	7dfb      	ldrb	r3, [r7, #23]
 80032a2:	3301      	adds	r3, #1
 80032a4:	75fb      	strb	r3, [r7, #23]
 80032a6:	7dfa      	ldrb	r2, [r7, #23]
 80032a8:	7dbb      	ldrb	r3, [r7, #22]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d3f4      	bcc.n	8003298 <LCD_DisplayStringLineCentered1+0x36>

	LCD_DisplayString1(lcd, string, length);
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	461a      	mov	r2, r3
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f7ff ffa3 	bl	8003200 <LCD_DisplayString1>
}
 80032ba:	bf00      	nop
 80032bc:	3718      	adds	r7, #24
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <LCD_DisplayStringLineCentered2>:

void LCD_DisplayStringLineCentered2(LCD2004_I2C *lcd, char *string, uint8_t lineNr)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b086      	sub	sp, #24
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	60f8      	str	r0, [r7, #12]
 80032ca:	60b9      	str	r1, [r7, #8]
 80032cc:	4613      	mov	r3, r2
 80032ce:	71fb      	strb	r3, [r7, #7]
	uint8_t strlen = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	75fb      	strb	r3, [r7, #23]
	while (string[strlen] != 0 && strlen < 40)
 80032d4:	e002      	b.n	80032dc <LCD_DisplayStringLineCentered2+0x1a>
		strlen++;
 80032d6:	7dfb      	ldrb	r3, [r7, #23]
 80032d8:	3301      	adds	r3, #1
 80032da:	75fb      	strb	r3, [r7, #23]
	while (string[strlen] != 0 && strlen < 40)
 80032dc:	7dfb      	ldrb	r3, [r7, #23]
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	4413      	add	r3, r2
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <LCD_DisplayStringLineCentered2+0x2c>
 80032e8:	7dfb      	ldrb	r3, [r7, #23]
 80032ea:	2b27      	cmp	r3, #39	; 0x27
 80032ec:	d9f3      	bls.n	80032d6 <LCD_DisplayStringLineCentered2+0x14>

	LCD_DisplayStringLineCentered1(lcd, string, strlen, lineNr);
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	7dfa      	ldrb	r2, [r7, #23]
 80032f2:	68b9      	ldr	r1, [r7, #8]
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f7ff ffb4 	bl	8003262 <LCD_DisplayStringLineCentered1>
}
 80032fa:	bf00      	nop
 80032fc:	3718      	adds	r7, #24
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <LCD_SetCursor>:

void LCD_SetCursor(LCD2004_I2C *lcd, uint8_t row, uint8_t column)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
 800330a:	460b      	mov	r3, r1
 800330c:	70fb      	strb	r3, [r7, #3]
 800330e:	4613      	mov	r3, r2
 8003310:	70bb      	strb	r3, [r7, #2]
	// row = lineNr 0-4
	// column 0-19

	if (row >= 4)
 8003312:	78fb      	ldrb	r3, [r7, #3]
 8003314:	2b03      	cmp	r3, #3
 8003316:	d901      	bls.n	800331c <LCD_SetCursor+0x1a>
		row = 3;
 8003318:	2303      	movs	r3, #3
 800331a:	70fb      	strb	r3, [r7, #3]
	if (column >= 20)
 800331c:	78bb      	ldrb	r3, [r7, #2]
 800331e:	2b13      	cmp	r3, #19
 8003320:	d901      	bls.n	8003326 <LCD_SetCursor+0x24>
		column = 19;
 8003322:	2313      	movs	r3, #19
 8003324:	70bb      	strb	r3, [r7, #2]

	switch (row)
 8003326:	78fb      	ldrb	r3, [r7, #3]
 8003328:	2b03      	cmp	r3, #3
 800332a:	d028      	beq.n	800337e <LCD_SetCursor+0x7c>
 800332c:	2b03      	cmp	r3, #3
 800332e:	dc03      	bgt.n	8003338 <LCD_SetCursor+0x36>
 8003330:	2b01      	cmp	r3, #1
 8003332:	d00a      	beq.n	800334a <LCD_SetCursor+0x48>
 8003334:	2b02      	cmp	r3, #2
 8003336:	d015      	beq.n	8003364 <LCD_SetCursor+0x62>
	{
	case 0:
	default:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x00 + column));
 8003338:	78bb      	ldrb	r3, [r7, #2]
 800333a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800333e:	b2db      	uxtb	r3, r3
 8003340:	4619      	mov	r1, r3
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff fee0 	bl	8003108 <SendLCDInstruction>
		break;
 8003348:	e026      	b.n	8003398 <LCD_SetCursor+0x96>
	case 1:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x40 + column));
 800334a:	78bb      	ldrb	r3, [r7, #2]
 800334c:	3340      	adds	r3, #64	; 0x40
 800334e:	b2db      	uxtb	r3, r3
 8003350:	b25b      	sxtb	r3, r3
 8003352:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003356:	b25b      	sxtb	r3, r3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	4619      	mov	r1, r3
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f7ff fed3 	bl	8003108 <SendLCDInstruction>
		break;
 8003362:	e019      	b.n	8003398 <LCD_SetCursor+0x96>
	case 2:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (20 + column));
 8003364:	78bb      	ldrb	r3, [r7, #2]
 8003366:	3314      	adds	r3, #20
 8003368:	b2db      	uxtb	r3, r3
 800336a:	b25b      	sxtb	r3, r3
 800336c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003370:	b25b      	sxtb	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	4619      	mov	r1, r3
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7ff fec6 	bl	8003108 <SendLCDInstruction>
		break;
 800337c:	e00c      	b.n	8003398 <LCD_SetCursor+0x96>
	case 3:
		SendLCDInstruction(lcd, LCD_CMD_SetDDRAMAddress | (0x40 + 20 + column));
 800337e:	78bb      	ldrb	r3, [r7, #2]
 8003380:	3354      	adds	r3, #84	; 0x54
 8003382:	b2db      	uxtb	r3, r3
 8003384:	b25b      	sxtb	r3, r3
 8003386:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800338a:	b25b      	sxtb	r3, r3
 800338c:	b2db      	uxtb	r3, r3
 800338e:	4619      	mov	r1, r3
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7ff feb9 	bl	8003108 <SendLCDInstruction>
		break;
 8003396:	bf00      	nop
	}
}
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <LCD_Clear>:
}

// basic management functions

void LCD_Clear(LCD2004_I2C *lcd)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
	SendLCDInstruction(lcd, LCD_CMD_ClearDisplay);
 80033a8:	2101      	movs	r1, #1
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff feac 	bl	8003108 <SendLCDInstruction>
	HAL_Delay(2);
 80033b0:	2002      	movs	r0, #2
 80033b2:	f000 f8ad 	bl	8003510 <HAL_Delay>
	//LCD_SetCursor(lcd, 0, 0);
}
 80033b6:	bf00      	nop
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <LCD_CursorOff>:
		SendLCDDisplayCursorBlinkUpdate(lcd);
	}
}

void LCD_CursorOff(LCD2004_I2C *lcd)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b082      	sub	sp, #8
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_cursorOnOff)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	78db      	ldrb	r3, [r3, #3]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d005      	beq.n	80033da <LCD_CursorOff+0x1c>
	{
		lcd->lcd_cursorOnOff = 0;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	70da      	strb	r2, [r3, #3]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7ff feb7 	bl	8003148 <SendLCDDisplayCursorBlinkUpdate>
	}
}
 80033da:	bf00      	nop
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <LCD_BacklightOn>:
void LCD_BacklightOn(LCD2004_I2C *lcd)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_backlight == LCD_BACKLIGHT_OFF)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	785b      	ldrb	r3, [r3, #1]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d105      	bne.n	80033fe <LCD_BacklightOn+0x1c>
	{
		lcd->lcd_backlight = LCD_BACKLIGHT_ON;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	705a      	strb	r2, [r3, #1]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff fea5 	bl	8003148 <SendLCDDisplayCursorBlinkUpdate>
	}
}
 80033fe:	bf00      	nop
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <LCD_BacklightOff>:

void LCD_BacklightOff(LCD2004_I2C *lcd)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b082      	sub	sp, #8
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
	if (lcd->lcd_backlight == LCD_BACKLIGHT_ON)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	785b      	ldrb	r3, [r3, #1]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d105      	bne.n	8003422 <LCD_BacklightOff+0x1c>
	{
		lcd->lcd_backlight = LCD_BACKLIGHT_OFF;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	705a      	strb	r2, [r3, #1]
		SendLCDDisplayCursorBlinkUpdate(lcd);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff fe93 	bl	8003148 <SendLCDDisplayCursorBlinkUpdate>
	}
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
	...

0800342c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003430:	4b0e      	ldr	r3, [pc, #56]	; (800346c <HAL_Init+0x40>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a0d      	ldr	r2, [pc, #52]	; (800346c <HAL_Init+0x40>)
 8003436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800343a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <HAL_Init+0x40>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a0a      	ldr	r2, [pc, #40]	; (800346c <HAL_Init+0x40>)
 8003442:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003446:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003448:	4b08      	ldr	r3, [pc, #32]	; (800346c <HAL_Init+0x40>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a07      	ldr	r2, [pc, #28]	; (800346c <HAL_Init+0x40>)
 800344e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003452:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003454:	2003      	movs	r0, #3
 8003456:	f000 fd2d 	bl	8003eb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800345a:	200f      	movs	r0, #15
 800345c:	f000 f808 	bl	8003470 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003460:	f7fe ffea 	bl	8002438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023c00 	.word	0x40023c00

08003470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003478:	4b12      	ldr	r3, [pc, #72]	; (80034c4 <HAL_InitTick+0x54>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4b12      	ldr	r3, [pc, #72]	; (80034c8 <HAL_InitTick+0x58>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	4619      	mov	r1, r3
 8003482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003486:	fbb3 f3f1 	udiv	r3, r3, r1
 800348a:	fbb2 f3f3 	udiv	r3, r2, r3
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fd45 	bl	8003f1e <HAL_SYSTICK_Config>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e00e      	b.n	80034bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b0f      	cmp	r3, #15
 80034a2:	d80a      	bhi.n	80034ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034a4:	2200      	movs	r2, #0
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	f04f 30ff 	mov.w	r0, #4294967295
 80034ac:	f000 fd0d 	bl	8003eca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034b0:	4a06      	ldr	r2, [pc, #24]	; (80034cc <HAL_InitTick+0x5c>)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	e000      	b.n	80034bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	20000008 	.word	0x20000008
 80034c8:	20000010 	.word	0x20000010
 80034cc:	2000000c 	.word	0x2000000c

080034d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034d4:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <HAL_IncTick+0x20>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	461a      	mov	r2, r3
 80034da:	4b06      	ldr	r3, [pc, #24]	; (80034f4 <HAL_IncTick+0x24>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4413      	add	r3, r2
 80034e0:	4a04      	ldr	r2, [pc, #16]	; (80034f4 <HAL_IncTick+0x24>)
 80034e2:	6013      	str	r3, [r2, #0]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	20000010 	.word	0x20000010
 80034f4:	200107e8 	.word	0x200107e8

080034f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  return uwTick;
 80034fc:	4b03      	ldr	r3, [pc, #12]	; (800350c <HAL_GetTick+0x14>)
 80034fe:	681b      	ldr	r3, [r3, #0]
}
 8003500:	4618      	mov	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	200107e8 	.word	0x200107e8

08003510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003518:	f7ff ffee 	bl	80034f8 <HAL_GetTick>
 800351c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003528:	d005      	beq.n	8003536 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800352a:	4b0a      	ldr	r3, [pc, #40]	; (8003554 <HAL_Delay+0x44>)
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	461a      	mov	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4413      	add	r3, r2
 8003534:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003536:	bf00      	nop
 8003538:	f7ff ffde 	bl	80034f8 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	429a      	cmp	r2, r3
 8003546:	d8f7      	bhi.n	8003538 <HAL_Delay+0x28>
  {
  }
}
 8003548:	bf00      	nop
 800354a:	bf00      	nop
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20000010 	.word	0x20000010

08003558 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003560:	2300      	movs	r3, #0
 8003562:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e033      	b.n	80035d6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7fe f926 	bl	80017c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	f003 0310 	and.w	r3, r3, #16
 8003592:	2b00      	cmp	r3, #0
 8003594:	d118      	bne.n	80035c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800359e:	f023 0302 	bic.w	r3, r3, #2
 80035a2:	f043 0202 	orr.w	r2, r3, #2
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 fa34 	bl	8003a18 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	f023 0303 	bic.w	r3, r3, #3
 80035be:	f043 0201 	orr.w	r2, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	641a      	str	r2, [r3, #64]	; 0x40
 80035c6:	e001      	b.n	80035cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d101      	bne.n	80035fe <HAL_ADC_Start_DMA+0x1e>
 80035fa:	2302      	movs	r3, #2
 80035fc:	e0ce      	b.n	800379c <HAL_ADC_Start_DMA+0x1bc>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b01      	cmp	r3, #1
 8003612:	d018      	beq.n	8003646 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f042 0201 	orr.w	r2, r2, #1
 8003622:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003624:	4b5f      	ldr	r3, [pc, #380]	; (80037a4 <HAL_ADC_Start_DMA+0x1c4>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a5f      	ldr	r2, [pc, #380]	; (80037a8 <HAL_ADC_Start_DMA+0x1c8>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	0c9a      	lsrs	r2, r3, #18
 8003630:	4613      	mov	r3, r2
 8003632:	005b      	lsls	r3, r3, #1
 8003634:	4413      	add	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003638:	e002      	b.n	8003640 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	3b01      	subs	r3, #1
 800363e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f9      	bne.n	800363a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003654:	d107      	bne.n	8003666 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003664:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	f040 8086 	bne.w	8003782 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800367e:	f023 0301 	bic.w	r3, r3, #1
 8003682:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003694:	2b00      	cmp	r3, #0
 8003696:	d007      	beq.n	80036a8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036a0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b4:	d106      	bne.n	80036c4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f023 0206 	bic.w	r2, r3, #6
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	645a      	str	r2, [r3, #68]	; 0x44
 80036c2:	e002      	b.n	80036ca <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036d2:	4b36      	ldr	r3, [pc, #216]	; (80037ac <HAL_ADC_Start_DMA+0x1cc>)
 80036d4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036da:	4a35      	ldr	r2, [pc, #212]	; (80037b0 <HAL_ADC_Start_DMA+0x1d0>)
 80036dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	4a34      	ldr	r2, [pc, #208]	; (80037b4 <HAL_ADC_Start_DMA+0x1d4>)
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ea:	4a33      	ldr	r2, [pc, #204]	; (80037b8 <HAL_ADC_Start_DMA+0x1d8>)
 80036ec:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003706:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003716:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	334c      	adds	r3, #76	; 0x4c
 8003722:	4619      	mov	r1, r3
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f000 fcb4 	bl	8004094 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f003 031f 	and.w	r3, r3, #31
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10f      	bne.n	8003758 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d129      	bne.n	800379a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003754:	609a      	str	r2, [r3, #8]
 8003756:	e020      	b.n	800379a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a17      	ldr	r2, [pc, #92]	; (80037bc <HAL_ADC_Start_DMA+0x1dc>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d11b      	bne.n	800379a <HAL_ADC_Start_DMA+0x1ba>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d114      	bne.n	800379a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	e00b      	b.n	800379a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	f043 0210 	orr.w	r2, r3, #16
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003792:	f043 0201 	orr.w	r2, r3, #1
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3718      	adds	r7, #24
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000008 	.word	0x20000008
 80037a8:	431bde83 	.word	0x431bde83
 80037ac:	40012300 	.word	0x40012300
 80037b0:	08003c11 	.word	0x08003c11
 80037b4:	08003ccb 	.word	0x08003ccb
 80037b8:	08003ce7 	.word	0x08003ce7
 80037bc:	40012000 	.word	0x40012000

080037c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_ADC_ConfigChannel+0x1c>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e105      	b.n	80039fc <HAL_ADC_ConfigChannel+0x228>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b09      	cmp	r3, #9
 80037fe:	d925      	bls.n	800384c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68d9      	ldr	r1, [r3, #12]
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	b29b      	uxth	r3, r3
 800380c:	461a      	mov	r2, r3
 800380e:	4613      	mov	r3, r2
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	4413      	add	r3, r2
 8003814:	3b1e      	subs	r3, #30
 8003816:	2207      	movs	r2, #7
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43da      	mvns	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	400a      	ands	r2, r1
 8003824:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68d9      	ldr	r1, [r3, #12]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	b29b      	uxth	r3, r3
 8003836:	4618      	mov	r0, r3
 8003838:	4603      	mov	r3, r0
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	4403      	add	r3, r0
 800383e:	3b1e      	subs	r3, #30
 8003840:	409a      	lsls	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	60da      	str	r2, [r3, #12]
 800384a:	e022      	b.n	8003892 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6919      	ldr	r1, [r3, #16]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	b29b      	uxth	r3, r3
 8003858:	461a      	mov	r2, r3
 800385a:	4613      	mov	r3, r2
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	4413      	add	r3, r2
 8003860:	2207      	movs	r2, #7
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	43da      	mvns	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	400a      	ands	r2, r1
 800386e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6919      	ldr	r1, [r3, #16]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	689a      	ldr	r2, [r3, #8]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	b29b      	uxth	r3, r3
 8003880:	4618      	mov	r0, r3
 8003882:	4603      	mov	r3, r0
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	4403      	add	r3, r0
 8003888:	409a      	lsls	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b06      	cmp	r3, #6
 8003898:	d824      	bhi.n	80038e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	3b05      	subs	r3, #5
 80038ac:	221f      	movs	r2, #31
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43da      	mvns	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	400a      	ands	r2, r1
 80038ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	4618      	mov	r0, r3
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	3b05      	subs	r3, #5
 80038d6:	fa00 f203 	lsl.w	r2, r0, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	635a      	str	r2, [r3, #52]	; 0x34
 80038e2:	e04c      	b.n	800397e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	2b0c      	cmp	r3, #12
 80038ea:	d824      	bhi.n	8003936 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	4613      	mov	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	4413      	add	r3, r2
 80038fc:	3b23      	subs	r3, #35	; 0x23
 80038fe:	221f      	movs	r2, #31
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43da      	mvns	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	400a      	ands	r2, r1
 800390c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	b29b      	uxth	r3, r3
 800391a:	4618      	mov	r0, r3
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685a      	ldr	r2, [r3, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	3b23      	subs	r3, #35	; 0x23
 8003928:	fa00 f203 	lsl.w	r2, r0, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	430a      	orrs	r2, r1
 8003932:	631a      	str	r2, [r3, #48]	; 0x30
 8003934:	e023      	b.n	800397e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	3b41      	subs	r3, #65	; 0x41
 8003948:	221f      	movs	r2, #31
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43da      	mvns	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	400a      	ands	r2, r1
 8003956:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	b29b      	uxth	r3, r3
 8003964:	4618      	mov	r0, r3
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	4413      	add	r3, r2
 8003970:	3b41      	subs	r3, #65	; 0x41
 8003972:	fa00 f203 	lsl.w	r2, r0, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800397e:	4b22      	ldr	r3, [pc, #136]	; (8003a08 <HAL_ADC_ConfigChannel+0x234>)
 8003980:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a21      	ldr	r2, [pc, #132]	; (8003a0c <HAL_ADC_ConfigChannel+0x238>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d109      	bne.n	80039a0 <HAL_ADC_ConfigChannel+0x1cc>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2b12      	cmp	r3, #18
 8003992:	d105      	bne.n	80039a0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a19      	ldr	r2, [pc, #100]	; (8003a0c <HAL_ADC_ConfigChannel+0x238>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d123      	bne.n	80039f2 <HAL_ADC_ConfigChannel+0x21e>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d003      	beq.n	80039ba <HAL_ADC_ConfigChannel+0x1e6>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b11      	cmp	r3, #17
 80039b8:	d11b      	bne.n	80039f2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b10      	cmp	r3, #16
 80039cc:	d111      	bne.n	80039f2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039ce:	4b10      	ldr	r3, [pc, #64]	; (8003a10 <HAL_ADC_ConfigChannel+0x23c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a10      	ldr	r2, [pc, #64]	; (8003a14 <HAL_ADC_ConfigChannel+0x240>)
 80039d4:	fba2 2303 	umull	r2, r3, r2, r3
 80039d8:	0c9a      	lsrs	r2, r3, #18
 80039da:	4613      	mov	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4413      	add	r3, r2
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039e4:	e002      	b.n	80039ec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	3b01      	subs	r3, #1
 80039ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f9      	bne.n	80039e6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	40012300 	.word	0x40012300
 8003a0c:	40012000 	.word	0x40012000
 8003a10:	20000008 	.word	0x20000008
 8003a14:	431bde83 	.word	0x431bde83

08003a18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a20:	4b79      	ldr	r3, [pc, #484]	; (8003c08 <ADC_Init+0x1f0>)
 8003a22:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	431a      	orrs	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6859      	ldr	r1, [r3, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	021a      	lsls	r2, r3, #8
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6859      	ldr	r1, [r3, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689a      	ldr	r2, [r3, #8]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6899      	ldr	r1, [r3, #8]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aaa:	4a58      	ldr	r2, [pc, #352]	; (8003c0c <ADC_Init+0x1f4>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d022      	beq.n	8003af6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003abe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6899      	ldr	r1, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ae0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6899      	ldr	r1, [r3, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	609a      	str	r2, [r3, #8]
 8003af4:	e00f      	b.n	8003b16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0202 	bic.w	r2, r2, #2
 8003b24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6899      	ldr	r1, [r3, #8]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	7e1b      	ldrb	r3, [r3, #24]
 8003b30:	005a      	lsls	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d01b      	beq.n	8003b7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6859      	ldr	r1, [r3, #4]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	035a      	lsls	r2, r3, #13
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	e007      	b.n	8003b8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	051a      	lsls	r2, r3, #20
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6899      	ldr	r1, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003bce:	025a      	lsls	r2, r3, #9
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689a      	ldr	r2, [r3, #8]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6899      	ldr	r1, [r3, #8]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	029a      	lsls	r2, r3, #10
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	609a      	str	r2, [r3, #8]
}
 8003bfc:	bf00      	nop
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	40012300 	.word	0x40012300
 8003c0c:	0f000001 	.word	0x0f000001

08003c10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c22:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d13c      	bne.n	8003ca4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d12b      	bne.n	8003c9c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d127      	bne.n	8003c9c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d006      	beq.n	8003c68 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d119      	bne.n	8003c9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0220 	bic.w	r2, r2, #32
 8003c76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d105      	bne.n	8003c9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c94:	f043 0201 	orr.w	r2, r3, #1
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f7fe fb5f 	bl	8002360 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ca2:	e00e      	b.n	8003cc2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca8:	f003 0310 	and.w	r3, r3, #16
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f7ff fd85 	bl	80037c0 <HAL_ADC_ErrorCallback>
}
 8003cb6:	e004      	b.n	8003cc2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	4798      	blx	r3
}
 8003cc2:	bf00      	nop
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b084      	sub	sp, #16
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f7fe fb6b 	bl	80023b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cde:	bf00      	nop
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b084      	sub	sp, #16
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2240      	movs	r2, #64	; 0x40
 8003cf8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfe:	f043 0204 	orr.w	r2, r3, #4
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f7ff fd5a 	bl	80037c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d0c:	bf00      	nop
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f003 0307 	and.w	r3, r3, #7
 8003d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d24:	4b0c      	ldr	r3, [pc, #48]	; (8003d58 <__NVIC_SetPriorityGrouping+0x44>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d30:	4013      	ands	r3, r2
 8003d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d46:	4a04      	ldr	r2, [pc, #16]	; (8003d58 <__NVIC_SetPriorityGrouping+0x44>)
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	60d3      	str	r3, [r2, #12]
}
 8003d4c:	bf00      	nop
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	e000ed00 	.word	0xe000ed00

08003d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d60:	4b04      	ldr	r3, [pc, #16]	; (8003d74 <__NVIC_GetPriorityGrouping+0x18>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	0a1b      	lsrs	r3, r3, #8
 8003d66:	f003 0307 	and.w	r3, r3, #7
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	e000ed00 	.word	0xe000ed00

08003d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	db0b      	blt.n	8003da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	f003 021f 	and.w	r2, r3, #31
 8003d90:	4907      	ldr	r1, [pc, #28]	; (8003db0 <__NVIC_EnableIRQ+0x38>)
 8003d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d96:	095b      	lsrs	r3, r3, #5
 8003d98:	2001      	movs	r0, #1
 8003d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003da2:	bf00      	nop
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	e000e100 	.word	0xe000e100

08003db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	6039      	str	r1, [r7, #0]
 8003dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	db0a      	blt.n	8003dde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	490c      	ldr	r1, [pc, #48]	; (8003e00 <__NVIC_SetPriority+0x4c>)
 8003dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd2:	0112      	lsls	r2, r2, #4
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ddc:	e00a      	b.n	8003df4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	4908      	ldr	r1, [pc, #32]	; (8003e04 <__NVIC_SetPriority+0x50>)
 8003de4:	79fb      	ldrb	r3, [r7, #7]
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	3b04      	subs	r3, #4
 8003dec:	0112      	lsls	r2, r2, #4
 8003dee:	b2d2      	uxtb	r2, r2
 8003df0:	440b      	add	r3, r1
 8003df2:	761a      	strb	r2, [r3, #24]
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	e000e100 	.word	0xe000e100
 8003e04:	e000ed00 	.word	0xe000ed00

08003e08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b089      	sub	sp, #36	; 0x24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	f1c3 0307 	rsb	r3, r3, #7
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	bf28      	it	cs
 8003e26:	2304      	movcs	r3, #4
 8003e28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	2b06      	cmp	r3, #6
 8003e30:	d902      	bls.n	8003e38 <NVIC_EncodePriority+0x30>
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	3b03      	subs	r3, #3
 8003e36:	e000      	b.n	8003e3a <NVIC_EncodePriority+0x32>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	43da      	mvns	r2, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	401a      	ands	r2, r3
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e50:	f04f 31ff 	mov.w	r1, #4294967295
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5a:	43d9      	mvns	r1, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e60:	4313      	orrs	r3, r2
         );
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3724      	adds	r7, #36	; 0x24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
	...

08003e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e80:	d301      	bcc.n	8003e86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e82:	2301      	movs	r3, #1
 8003e84:	e00f      	b.n	8003ea6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e86:	4a0a      	ldr	r2, [pc, #40]	; (8003eb0 <SysTick_Config+0x40>)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e8e:	210f      	movs	r1, #15
 8003e90:	f04f 30ff 	mov.w	r0, #4294967295
 8003e94:	f7ff ff8e 	bl	8003db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e98:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <SysTick_Config+0x40>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e9e:	4b04      	ldr	r3, [pc, #16]	; (8003eb0 <SysTick_Config+0x40>)
 8003ea0:	2207      	movs	r2, #7
 8003ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	e000e010 	.word	0xe000e010

08003eb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7ff ff29 	bl	8003d14 <__NVIC_SetPriorityGrouping>
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b086      	sub	sp, #24
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	607a      	str	r2, [r7, #4]
 8003ed6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003edc:	f7ff ff3e 	bl	8003d5c <__NVIC_GetPriorityGrouping>
 8003ee0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	6978      	ldr	r0, [r7, #20]
 8003ee8:	f7ff ff8e 	bl	8003e08 <NVIC_EncodePriority>
 8003eec:	4602      	mov	r2, r0
 8003eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff ff5d 	bl	8003db4 <__NVIC_SetPriority>
}
 8003efa:	bf00      	nop
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	4603      	mov	r3, r0
 8003f0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7ff ff31 	bl	8003d78 <__NVIC_EnableIRQ>
}
 8003f16:	bf00      	nop
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b082      	sub	sp, #8
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7ff ffa2 	bl	8003e70 <SysTick_Config>
 8003f2c:	4603      	mov	r3, r0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
	...

08003f38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f44:	f7ff fad8 	bl	80034f8 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e099      	b.n	8004088 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2202      	movs	r2, #2
 8003f58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0201 	bic.w	r2, r2, #1
 8003f72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f74:	e00f      	b.n	8003f96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f76:	f7ff fabf 	bl	80034f8 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b05      	cmp	r3, #5
 8003f82:	d908      	bls.n	8003f96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2220      	movs	r2, #32
 8003f88:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e078      	b.n	8004088 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1e8      	bne.n	8003f76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4b38      	ldr	r3, [pc, #224]	; (8004090 <HAL_DMA_Init+0x158>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d107      	bne.n	8004000 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f023 0307 	bic.w	r3, r3, #7
 8004016:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	4313      	orrs	r3, r2
 8004020:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004026:	2b04      	cmp	r3, #4
 8004028:	d117      	bne.n	800405a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	4313      	orrs	r3, r2
 8004032:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00e      	beq.n	800405a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 fb0f 	bl	8004660 <DMA_CheckFifoParam>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d008      	beq.n	800405a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2240      	movs	r2, #64	; 0x40
 800404c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004056:	2301      	movs	r3, #1
 8004058:	e016      	b.n	8004088 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fac6 	bl	80045f4 <DMA_CalcBaseAndBitshift>
 8004068:	4603      	mov	r3, r0
 800406a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004070:	223f      	movs	r2, #63	; 0x3f
 8004072:	409a      	lsls	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	f010803f 	.word	0xf010803f

08004094 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_DMA_Start_IT+0x26>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e040      	b.n	800413c <HAL_DMA_Start_IT+0xa8>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d12f      	bne.n	800412e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2202      	movs	r2, #2
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	68b9      	ldr	r1, [r7, #8]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 fa58 	bl	8004598 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ec:	223f      	movs	r2, #63	; 0x3f
 80040ee:	409a      	lsls	r2, r3
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0216 	orr.w	r2, r2, #22
 8004102:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d007      	beq.n	800411c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0208 	orr.w	r2, r2, #8
 800411a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f042 0201 	orr.w	r2, r2, #1
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	e005      	b.n	800413a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004136:	2302      	movs	r3, #2
 8004138:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800413a:	7dfb      	ldrb	r3, [r7, #23]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004150:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004152:	f7ff f9d1 	bl	80034f8 <HAL_GetTick>
 8004156:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d008      	beq.n	8004176 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2280      	movs	r2, #128	; 0x80
 8004168:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e052      	b.n	800421c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0216 	bic.w	r2, r2, #22
 8004184:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695a      	ldr	r2, [r3, #20]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004194:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <HAL_DMA_Abort+0x62>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d007      	beq.n	80041b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0208 	bic.w	r2, r2, #8
 80041b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0201 	bic.w	r2, r2, #1
 80041c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c6:	e013      	b.n	80041f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041c8:	f7ff f996 	bl	80034f8 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b05      	cmp	r3, #5
 80041d4:	d90c      	bls.n	80041f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2203      	movs	r2, #3
 80041e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e015      	b.n	800421c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1e4      	bne.n	80041c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004202:	223f      	movs	r2, #63	; 0x3f
 8004204:	409a      	lsls	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d004      	beq.n	8004242 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2280      	movs	r2, #128	; 0x80
 800423c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e00c      	b.n	800425c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2205      	movs	r2, #5
 8004246:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0201 	bic.w	r2, r2, #1
 8004258:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004274:	4b8e      	ldr	r3, [pc, #568]	; (80044b0 <HAL_DMA_IRQHandler+0x248>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a8e      	ldr	r2, [pc, #568]	; (80044b4 <HAL_DMA_IRQHandler+0x24c>)
 800427a:	fba2 2303 	umull	r2, r3, r2, r3
 800427e:	0a9b      	lsrs	r3, r3, #10
 8004280:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004292:	2208      	movs	r2, #8
 8004294:	409a      	lsls	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4013      	ands	r3, r2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d01a      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d013      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0204 	bic.w	r2, r2, #4
 80042ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c0:	2208      	movs	r2, #8
 80042c2:	409a      	lsls	r2, r3
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042cc:	f043 0201 	orr.w	r2, r3, #1
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d8:	2201      	movs	r2, #1
 80042da:	409a      	lsls	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4013      	ands	r3, r2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d012      	beq.n	800430a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00b      	beq.n	800430a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f6:	2201      	movs	r2, #1
 80042f8:	409a      	lsls	r2, r3
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004302:	f043 0202 	orr.w	r2, r3, #2
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430e:	2204      	movs	r2, #4
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d012      	beq.n	8004340 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00b      	beq.n	8004340 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800432c:	2204      	movs	r2, #4
 800432e:	409a      	lsls	r2, r3
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004338:	f043 0204 	orr.w	r2, r3, #4
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004344:	2210      	movs	r2, #16
 8004346:	409a      	lsls	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4013      	ands	r3, r2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d043      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0308 	and.w	r3, r3, #8
 800435a:	2b00      	cmp	r3, #0
 800435c:	d03c      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004362:	2210      	movs	r2, #16
 8004364:	409a      	lsls	r2, r3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d018      	beq.n	80043aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d108      	bne.n	8004398 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438a:	2b00      	cmp	r3, #0
 800438c:	d024      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	4798      	blx	r3
 8004396:	e01f      	b.n	80043d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800439c:	2b00      	cmp	r3, #0
 800439e:	d01b      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	4798      	blx	r3
 80043a8:	e016      	b.n	80043d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0208 	bic.w	r2, r2, #8
 80043c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043dc:	2220      	movs	r2, #32
 80043de:	409a      	lsls	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 808f 	beq.w	8004508 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8087 	beq.w	8004508 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043fe:	2220      	movs	r2, #32
 8004400:	409a      	lsls	r2, r3
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b05      	cmp	r3, #5
 8004410:	d136      	bne.n	8004480 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0216 	bic.w	r2, r2, #22
 8004420:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695a      	ldr	r2, [r3, #20]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004430:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <HAL_DMA_IRQHandler+0x1da>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800443e:	2b00      	cmp	r3, #0
 8004440:	d007      	beq.n	8004452 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0208 	bic.w	r2, r2, #8
 8004450:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004456:	223f      	movs	r2, #63	; 0x3f
 8004458:	409a      	lsls	r2, r3
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004472:	2b00      	cmp	r3, #0
 8004474:	d07e      	beq.n	8004574 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	4798      	blx	r3
        }
        return;
 800447e:	e079      	b.n	8004574 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d01d      	beq.n	80044ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d031      	beq.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	4798      	blx	r3
 80044ac:	e02c      	b.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
 80044ae:	bf00      	nop
 80044b0:	20000008 	.word	0x20000008
 80044b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d023      	beq.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	4798      	blx	r3
 80044c8:	e01e      	b.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10f      	bne.n	80044f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0210 	bic.w	r2, r2, #16
 80044e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450c:	2b00      	cmp	r3, #0
 800450e:	d032      	beq.n	8004576 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d022      	beq.n	8004562 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2205      	movs	r2, #5
 8004520:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0201 	bic.w	r2, r2, #1
 8004532:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	3301      	adds	r3, #1
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	429a      	cmp	r2, r3
 800453e:	d307      	bcc.n	8004550 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1f2      	bne.n	8004534 <HAL_DMA_IRQHandler+0x2cc>
 800454e:	e000      	b.n	8004552 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004550:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004566:	2b00      	cmp	r3, #0
 8004568:	d005      	beq.n	8004576 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	4798      	blx	r3
 8004572:	e000      	b.n	8004576 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004574:	bf00      	nop
    }
  }
}
 8004576:	3718      	adds	r7, #24
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800458a:	b2db      	uxtb	r3, r3
}
 800458c:	4618      	mov	r0, r3
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
 80045a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	2b40      	cmp	r3, #64	; 0x40
 80045c4:	d108      	bne.n	80045d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045d6:	e007      	b.n	80045e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	60da      	str	r2, [r3, #12]
}
 80045e8:	bf00      	nop
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	b2db      	uxtb	r3, r3
 8004602:	3b10      	subs	r3, #16
 8004604:	4a14      	ldr	r2, [pc, #80]	; (8004658 <DMA_CalcBaseAndBitshift+0x64>)
 8004606:	fba2 2303 	umull	r2, r3, r2, r3
 800460a:	091b      	lsrs	r3, r3, #4
 800460c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800460e:	4a13      	ldr	r2, [pc, #76]	; (800465c <DMA_CalcBaseAndBitshift+0x68>)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4413      	add	r3, r2
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b03      	cmp	r3, #3
 8004620:	d909      	bls.n	8004636 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800462a:	f023 0303 	bic.w	r3, r3, #3
 800462e:	1d1a      	adds	r2, r3, #4
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	659a      	str	r2, [r3, #88]	; 0x58
 8004634:	e007      	b.n	8004646 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800463e:	f023 0303 	bic.w	r3, r3, #3
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800464a:	4618      	mov	r0, r3
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	aaaaaaab 	.word	0xaaaaaaab
 800465c:	08012ba8 	.word	0x08012ba8

08004660 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004670:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d11f      	bne.n	80046ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	2b03      	cmp	r3, #3
 800467e:	d856      	bhi.n	800472e <DMA_CheckFifoParam+0xce>
 8004680:	a201      	add	r2, pc, #4	; (adr r2, 8004688 <DMA_CheckFifoParam+0x28>)
 8004682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004686:	bf00      	nop
 8004688:	08004699 	.word	0x08004699
 800468c:	080046ab 	.word	0x080046ab
 8004690:	08004699 	.word	0x08004699
 8004694:	0800472f 	.word	0x0800472f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d046      	beq.n	8004732 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046a8:	e043      	b.n	8004732 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046b2:	d140      	bne.n	8004736 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b8:	e03d      	b.n	8004736 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046c2:	d121      	bne.n	8004708 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	2b03      	cmp	r3, #3
 80046c8:	d837      	bhi.n	800473a <DMA_CheckFifoParam+0xda>
 80046ca:	a201      	add	r2, pc, #4	; (adr r2, 80046d0 <DMA_CheckFifoParam+0x70>)
 80046cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d0:	080046e1 	.word	0x080046e1
 80046d4:	080046e7 	.word	0x080046e7
 80046d8:	080046e1 	.word	0x080046e1
 80046dc:	080046f9 	.word	0x080046f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	73fb      	strb	r3, [r7, #15]
      break;
 80046e4:	e030      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d025      	beq.n	800473e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f6:	e022      	b.n	800473e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004700:	d11f      	bne.n	8004742 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004706:	e01c      	b.n	8004742 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b02      	cmp	r3, #2
 800470c:	d903      	bls.n	8004716 <DMA_CheckFifoParam+0xb6>
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	2b03      	cmp	r3, #3
 8004712:	d003      	beq.n	800471c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004714:	e018      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	73fb      	strb	r3, [r7, #15]
      break;
 800471a:	e015      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004720:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00e      	beq.n	8004746 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	73fb      	strb	r3, [r7, #15]
      break;
 800472c:	e00b      	b.n	8004746 <DMA_CheckFifoParam+0xe6>
      break;
 800472e:	bf00      	nop
 8004730:	e00a      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      break;
 8004732:	bf00      	nop
 8004734:	e008      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      break;
 8004736:	bf00      	nop
 8004738:	e006      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      break;
 800473a:	bf00      	nop
 800473c:	e004      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      break;
 800473e:	bf00      	nop
 8004740:	e002      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      break;   
 8004742:	bf00      	nop
 8004744:	e000      	b.n	8004748 <DMA_CheckFifoParam+0xe8>
      break;
 8004746:	bf00      	nop
    }
  } 
  
  return status; 
 8004748:	7bfb      	ldrb	r3, [r7, #15]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3714      	adds	r7, #20
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop

08004758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004758:	b480      	push	{r7}
 800475a:	b089      	sub	sp, #36	; 0x24
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004762:	2300      	movs	r3, #0
 8004764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004766:	2300      	movs	r3, #0
 8004768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	e159      	b.n	8004a28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004774:	2201      	movs	r2, #1
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	4013      	ands	r3, r2
 8004786:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	429a      	cmp	r2, r3
 800478e:	f040 8148 	bne.w	8004a22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	2b01      	cmp	r3, #1
 800479c:	d005      	beq.n	80047aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d130      	bne.n	800480c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	2203      	movs	r2, #3
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	43db      	mvns	r3, r3
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	4013      	ands	r3, r2
 80047c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	68da      	ldr	r2, [r3, #12]
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	69ba      	ldr	r2, [r7, #24]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047e0:	2201      	movs	r2, #1
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	fa02 f303 	lsl.w	r3, r2, r3
 80047e8:	43db      	mvns	r3, r3
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	4013      	ands	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 0201 	and.w	r2, r3, #1
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	4313      	orrs	r3, r2
 8004804:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	69ba      	ldr	r2, [r7, #24]
 800480a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 0303 	and.w	r3, r3, #3
 8004814:	2b03      	cmp	r3, #3
 8004816:	d017      	beq.n	8004848 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	2203      	movs	r2, #3
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	43db      	mvns	r3, r3
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	4013      	ands	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	4313      	orrs	r3, r2
 8004840:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d123      	bne.n	800489c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	08da      	lsrs	r2, r3, #3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	3208      	adds	r2, #8
 800485c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004860:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	220f      	movs	r2, #15
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	43db      	mvns	r3, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	691a      	ldr	r2, [r3, #16]
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4313      	orrs	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	08da      	lsrs	r2, r3, #3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	3208      	adds	r2, #8
 8004896:	69b9      	ldr	r1, [r7, #24]
 8004898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	2203      	movs	r2, #3
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f003 0203 	and.w	r2, r3, #3
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80a2 	beq.w	8004a22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048de:	2300      	movs	r3, #0
 80048e0:	60fb      	str	r3, [r7, #12]
 80048e2:	4b57      	ldr	r3, [pc, #348]	; (8004a40 <HAL_GPIO_Init+0x2e8>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e6:	4a56      	ldr	r2, [pc, #344]	; (8004a40 <HAL_GPIO_Init+0x2e8>)
 80048e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048ec:	6453      	str	r3, [r2, #68]	; 0x44
 80048ee:	4b54      	ldr	r3, [pc, #336]	; (8004a40 <HAL_GPIO_Init+0x2e8>)
 80048f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048fa:	4a52      	ldr	r2, [pc, #328]	; (8004a44 <HAL_GPIO_Init+0x2ec>)
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	089b      	lsrs	r3, r3, #2
 8004900:	3302      	adds	r3, #2
 8004902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004906:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	f003 0303 	and.w	r3, r3, #3
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	220f      	movs	r2, #15
 8004912:	fa02 f303 	lsl.w	r3, r2, r3
 8004916:	43db      	mvns	r3, r3
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	4013      	ands	r3, r2
 800491c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a49      	ldr	r2, [pc, #292]	; (8004a48 <HAL_GPIO_Init+0x2f0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d019      	beq.n	800495a <HAL_GPIO_Init+0x202>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a48      	ldr	r2, [pc, #288]	; (8004a4c <HAL_GPIO_Init+0x2f4>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d013      	beq.n	8004956 <HAL_GPIO_Init+0x1fe>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a47      	ldr	r2, [pc, #284]	; (8004a50 <HAL_GPIO_Init+0x2f8>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00d      	beq.n	8004952 <HAL_GPIO_Init+0x1fa>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a46      	ldr	r2, [pc, #280]	; (8004a54 <HAL_GPIO_Init+0x2fc>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d007      	beq.n	800494e <HAL_GPIO_Init+0x1f6>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a45      	ldr	r2, [pc, #276]	; (8004a58 <HAL_GPIO_Init+0x300>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d101      	bne.n	800494a <HAL_GPIO_Init+0x1f2>
 8004946:	2304      	movs	r3, #4
 8004948:	e008      	b.n	800495c <HAL_GPIO_Init+0x204>
 800494a:	2307      	movs	r3, #7
 800494c:	e006      	b.n	800495c <HAL_GPIO_Init+0x204>
 800494e:	2303      	movs	r3, #3
 8004950:	e004      	b.n	800495c <HAL_GPIO_Init+0x204>
 8004952:	2302      	movs	r3, #2
 8004954:	e002      	b.n	800495c <HAL_GPIO_Init+0x204>
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <HAL_GPIO_Init+0x204>
 800495a:	2300      	movs	r3, #0
 800495c:	69fa      	ldr	r2, [r7, #28]
 800495e:	f002 0203 	and.w	r2, r2, #3
 8004962:	0092      	lsls	r2, r2, #2
 8004964:	4093      	lsls	r3, r2
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	4313      	orrs	r3, r2
 800496a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800496c:	4935      	ldr	r1, [pc, #212]	; (8004a44 <HAL_GPIO_Init+0x2ec>)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	089b      	lsrs	r3, r3, #2
 8004972:	3302      	adds	r3, #2
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800497a:	4b38      	ldr	r3, [pc, #224]	; (8004a5c <HAL_GPIO_Init+0x304>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	43db      	mvns	r3, r3
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4013      	ands	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800499e:	4a2f      	ldr	r2, [pc, #188]	; (8004a5c <HAL_GPIO_Init+0x304>)
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049a4:	4b2d      	ldr	r3, [pc, #180]	; (8004a5c <HAL_GPIO_Init+0x304>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	43db      	mvns	r3, r3
 80049ae:	69ba      	ldr	r2, [r7, #24]
 80049b0:	4013      	ands	r3, r2
 80049b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049c8:	4a24      	ldr	r2, [pc, #144]	; (8004a5c <HAL_GPIO_Init+0x304>)
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049ce:	4b23      	ldr	r3, [pc, #140]	; (8004a5c <HAL_GPIO_Init+0x304>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	43db      	mvns	r3, r3
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	4013      	ands	r3, r2
 80049dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80049ea:	69ba      	ldr	r2, [r7, #24]
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049f2:	4a1a      	ldr	r2, [pc, #104]	; (8004a5c <HAL_GPIO_Init+0x304>)
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049f8:	4b18      	ldr	r3, [pc, #96]	; (8004a5c <HAL_GPIO_Init+0x304>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	43db      	mvns	r3, r3
 8004a02:	69ba      	ldr	r2, [r7, #24]
 8004a04:	4013      	ands	r3, r2
 8004a06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a1c:	4a0f      	ldr	r2, [pc, #60]	; (8004a5c <HAL_GPIO_Init+0x304>)
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	3301      	adds	r3, #1
 8004a26:	61fb      	str	r3, [r7, #28]
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	2b0f      	cmp	r3, #15
 8004a2c:	f67f aea2 	bls.w	8004774 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
 8004a34:	3724      	adds	r7, #36	; 0x24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40023800 	.word	0x40023800
 8004a44:	40013800 	.word	0x40013800
 8004a48:	40020000 	.word	0x40020000
 8004a4c:	40020400 	.word	0x40020400
 8004a50:	40020800 	.word	0x40020800
 8004a54:	40020c00 	.word	0x40020c00
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	40013c00 	.word	0x40013c00

08004a60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	460b      	mov	r3, r1
 8004a6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	691a      	ldr	r2, [r3, #16]
 8004a70:	887b      	ldrh	r3, [r7, #2]
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d002      	beq.n	8004a7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	73fb      	strb	r3, [r7, #15]
 8004a7c:	e001      	b.n	8004a82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	807b      	strh	r3, [r7, #2]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004aa0:	787b      	ldrb	r3, [r7, #1]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d003      	beq.n	8004aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004aa6:	887a      	ldrh	r2, [r7, #2]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004aac:	e003      	b.n	8004ab6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004aae:	887b      	ldrh	r3, [r7, #2]
 8004ab0:	041a      	lsls	r2, r3, #16
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	619a      	str	r2, [r3, #24]
}
 8004ab6:	bf00      	nop
 8004ab8:	370c      	adds	r7, #12
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
	...

08004ac4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e12b      	b.n	8004d2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d106      	bne.n	8004af0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7fc ffde 	bl	8001aac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2224      	movs	r2, #36	; 0x24
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f022 0201 	bic.w	r2, r2, #1
 8004b06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b28:	f003 fe8a 	bl	8008840 <HAL_RCC_GetPCLK1Freq>
 8004b2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	4a81      	ldr	r2, [pc, #516]	; (8004d38 <HAL_I2C_Init+0x274>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d807      	bhi.n	8004b48 <HAL_I2C_Init+0x84>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	4a80      	ldr	r2, [pc, #512]	; (8004d3c <HAL_I2C_Init+0x278>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	bf94      	ite	ls
 8004b40:	2301      	movls	r3, #1
 8004b42:	2300      	movhi	r3, #0
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	e006      	b.n	8004b56 <HAL_I2C_Init+0x92>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4a7d      	ldr	r2, [pc, #500]	; (8004d40 <HAL_I2C_Init+0x27c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	bf94      	ite	ls
 8004b50:	2301      	movls	r3, #1
 8004b52:	2300      	movhi	r3, #0
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e0e7      	b.n	8004d2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4a78      	ldr	r2, [pc, #480]	; (8004d44 <HAL_I2C_Init+0x280>)
 8004b62:	fba2 2303 	umull	r2, r3, r2, r3
 8004b66:	0c9b      	lsrs	r3, r3, #18
 8004b68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68ba      	ldr	r2, [r7, #8]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	4a6a      	ldr	r2, [pc, #424]	; (8004d38 <HAL_I2C_Init+0x274>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d802      	bhi.n	8004b98 <HAL_I2C_Init+0xd4>
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	3301      	adds	r3, #1
 8004b96:	e009      	b.n	8004bac <HAL_I2C_Init+0xe8>
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ba2:	4a69      	ldr	r2, [pc, #420]	; (8004d48 <HAL_I2C_Init+0x284>)
 8004ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba8:	099b      	lsrs	r3, r3, #6
 8004baa:	3301      	adds	r3, #1
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	430b      	orrs	r3, r1
 8004bb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	495c      	ldr	r1, [pc, #368]	; (8004d38 <HAL_I2C_Init+0x274>)
 8004bc8:	428b      	cmp	r3, r1
 8004bca:	d819      	bhi.n	8004c00 <HAL_I2C_Init+0x13c>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	1e59      	subs	r1, r3, #1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bda:	1c59      	adds	r1, r3, #1
 8004bdc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004be0:	400b      	ands	r3, r1
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00a      	beq.n	8004bfc <HAL_I2C_Init+0x138>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	1e59      	subs	r1, r3, #1
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bfa:	e051      	b.n	8004ca0 <HAL_I2C_Init+0x1dc>
 8004bfc:	2304      	movs	r3, #4
 8004bfe:	e04f      	b.n	8004ca0 <HAL_I2C_Init+0x1dc>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d111      	bne.n	8004c2c <HAL_I2C_Init+0x168>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	1e58      	subs	r0, r3, #1
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6859      	ldr	r1, [r3, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	440b      	add	r3, r1
 8004c16:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	bf0c      	ite	eq
 8004c24:	2301      	moveq	r3, #1
 8004c26:	2300      	movne	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	e012      	b.n	8004c52 <HAL_I2C_Init+0x18e>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	1e58      	subs	r0, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6859      	ldr	r1, [r3, #4]
 8004c34:	460b      	mov	r3, r1
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	440b      	add	r3, r1
 8004c3a:	0099      	lsls	r1, r3, #2
 8004c3c:	440b      	add	r3, r1
 8004c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c42:	3301      	adds	r3, #1
 8004c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <HAL_I2C_Init+0x196>
 8004c56:	2301      	movs	r3, #1
 8004c58:	e022      	b.n	8004ca0 <HAL_I2C_Init+0x1dc>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10e      	bne.n	8004c80 <HAL_I2C_Init+0x1bc>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	1e58      	subs	r0, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6859      	ldr	r1, [r3, #4]
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	440b      	add	r3, r1
 8004c70:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c74:	3301      	adds	r3, #1
 8004c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c7e:	e00f      	b.n	8004ca0 <HAL_I2C_Init+0x1dc>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	1e58      	subs	r0, r3, #1
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6859      	ldr	r1, [r3, #4]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	0099      	lsls	r1, r3, #2
 8004c90:	440b      	add	r3, r1
 8004c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c96:	3301      	adds	r3, #1
 8004c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ca0:	6879      	ldr	r1, [r7, #4]
 8004ca2:	6809      	ldr	r1, [r1, #0]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69da      	ldr	r2, [r3, #28]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6911      	ldr	r1, [r2, #16]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	68d2      	ldr	r2, [r2, #12]
 8004cda:	4311      	orrs	r1, r2
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	6812      	ldr	r2, [r2, #0]
 8004ce0:	430b      	orrs	r3, r1
 8004ce2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	695a      	ldr	r2, [r3, #20]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f042 0201 	orr.w	r2, r2, #1
 8004d0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	000186a0 	.word	0x000186a0
 8004d3c:	001e847f 	.word	0x001e847f
 8004d40:	003d08ff 	.word	0x003d08ff
 8004d44:	431bde83 	.word	0x431bde83
 8004d48:	10624dd3 	.word	0x10624dd3

08004d4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b088      	sub	sp, #32
 8004d50:	af02      	add	r7, sp, #8
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	607a      	str	r2, [r7, #4]
 8004d56:	461a      	mov	r2, r3
 8004d58:	460b      	mov	r3, r1
 8004d5a:	817b      	strh	r3, [r7, #10]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d60:	f7fe fbca 	bl	80034f8 <HAL_GetTick>
 8004d64:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b20      	cmp	r3, #32
 8004d70:	f040 80e0 	bne.w	8004f34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	2319      	movs	r3, #25
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	4970      	ldr	r1, [pc, #448]	; (8004f40 <HAL_I2C_Master_Transmit+0x1f4>)
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f001 fcdc 	bl	800673c <I2C_WaitOnFlagUntilTimeout>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	e0d3      	b.n	8004f36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_I2C_Master_Transmit+0x50>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e0cc      	b.n	8004f36 <HAL_I2C_Master_Transmit+0x1ea>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d007      	beq.n	8004dc2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2221      	movs	r2, #33	; 0x21
 8004dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2210      	movs	r2, #16
 8004dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	893a      	ldrh	r2, [r7, #8]
 8004df2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4a50      	ldr	r2, [pc, #320]	; (8004f44 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e04:	8979      	ldrh	r1, [r7, #10]
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	6a3a      	ldr	r2, [r7, #32]
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f001 fb6c 	bl	80064e8 <I2C_MasterRequestWrite>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e08d      	b.n	8004f36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	613b      	str	r3, [r7, #16]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	613b      	str	r3, [r7, #16]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e30:	e066      	b.n	8004f00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	6a39      	ldr	r1, [r7, #32]
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f001 fd56 	bl	80068e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00d      	beq.n	8004e5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	2b04      	cmp	r3, #4
 8004e48:	d107      	bne.n	8004e5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e06b      	b.n	8004f36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e62:	781a      	ldrb	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	1c5a      	adds	r2, r3, #1
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e86:	3b01      	subs	r3, #1
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d11b      	bne.n	8004ed4 <HAL_I2C_Master_Transmit+0x188>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d017      	beq.n	8004ed4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	781a      	ldrb	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	6a39      	ldr	r1, [r7, #32]
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f001 fd46 	bl	800696a <I2C_WaitOnBTFFlagUntilTimeout>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00d      	beq.n	8004f00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d107      	bne.n	8004efc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004efa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e01a      	b.n	8004f36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d194      	bne.n	8004e32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f30:	2300      	movs	r3, #0
 8004f32:	e000      	b.n	8004f36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f34:	2302      	movs	r3, #2
  }
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3718      	adds	r7, #24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	00100002 	.word	0x00100002
 8004f44:	ffff0000 	.word	0xffff0000

08004f48 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b088      	sub	sp, #32
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f60:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f68:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f70:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f72:	7bfb      	ldrb	r3, [r7, #15]
 8004f74:	2b10      	cmp	r3, #16
 8004f76:	d003      	beq.n	8004f80 <HAL_I2C_EV_IRQHandler+0x38>
 8004f78:	7bfb      	ldrb	r3, [r7, #15]
 8004f7a:	2b40      	cmp	r3, #64	; 0x40
 8004f7c:	f040 80c1 	bne.w	8005102 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10d      	bne.n	8004fb6 <HAL_I2C_EV_IRQHandler+0x6e>
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004fa0:	d003      	beq.n	8004faa <HAL_I2C_EV_IRQHandler+0x62>
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004fa8:	d101      	bne.n	8004fae <HAL_I2C_EV_IRQHandler+0x66>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <HAL_I2C_EV_IRQHandler+0x68>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	f000 8132 	beq.w	800521a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00c      	beq.n	8004fda <HAL_I2C_EV_IRQHandler+0x92>
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	0a5b      	lsrs	r3, r3, #9
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d006      	beq.n	8004fda <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f001 fd6e 	bl	8006aae <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fcdc 	bl	8005990 <I2C_Master_SB>
 8004fd8:	e092      	b.n	8005100 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	08db      	lsrs	r3, r3, #3
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d009      	beq.n	8004ffa <HAL_I2C_EV_IRQHandler+0xb2>
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	0a5b      	lsrs	r3, r3, #9
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 fd52 	bl	8005a9c <I2C_Master_ADD10>
 8004ff8:	e082      	b.n	8005100 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	085b      	lsrs	r3, r3, #1
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d009      	beq.n	800501a <HAL_I2C_EV_IRQHandler+0xd2>
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	0a5b      	lsrs	r3, r3, #9
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 fd6c 	bl	8005af0 <I2C_Master_ADDR>
 8005018:	e072      	b.n	8005100 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	089b      	lsrs	r3, r3, #2
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d03b      	beq.n	800509e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005030:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005034:	f000 80f3 	beq.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	09db      	lsrs	r3, r3, #7
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00f      	beq.n	8005064 <HAL_I2C_EV_IRQHandler+0x11c>
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	0a9b      	lsrs	r3, r3, #10
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d009      	beq.n	8005064 <HAL_I2C_EV_IRQHandler+0x11c>
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	089b      	lsrs	r3, r3, #2
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d103      	bne.n	8005064 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f94c 	bl	80052fa <I2C_MasterTransmit_TXE>
 8005062:	e04d      	b.n	8005100 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	089b      	lsrs	r3, r3, #2
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 80d6 	beq.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	0a5b      	lsrs	r3, r3, #9
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 80cf 	beq.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005080:	7bbb      	ldrb	r3, [r7, #14]
 8005082:	2b21      	cmp	r3, #33	; 0x21
 8005084:	d103      	bne.n	800508e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f9d3 	bl	8005432 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800508c:	e0c7      	b.n	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	2b40      	cmp	r3, #64	; 0x40
 8005092:	f040 80c4 	bne.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fa41 	bl	800551e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800509c:	e0bf      	b.n	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050ac:	f000 80b7 	beq.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	099b      	lsrs	r3, r3, #6
 80050b4:	f003 0301 	and.w	r3, r3, #1
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00f      	beq.n	80050dc <HAL_I2C_EV_IRQHandler+0x194>
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	0a9b      	lsrs	r3, r3, #10
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d009      	beq.n	80050dc <HAL_I2C_EV_IRQHandler+0x194>
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	089b      	lsrs	r3, r3, #2
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d103      	bne.n	80050dc <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 fab6 	bl	8005646 <I2C_MasterReceive_RXNE>
 80050da:	e011      	b.n	8005100 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	089b      	lsrs	r3, r3, #2
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 809a 	beq.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	0a5b      	lsrs	r3, r3, #9
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f000 8093 	beq.w	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f000 fb5f 	bl	80057bc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050fe:	e08e      	b.n	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005100:	e08d      	b.n	800521e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d004      	beq.n	8005114 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	61fb      	str	r3, [r7, #28]
 8005112:	e007      	b.n	8005124 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	085b      	lsrs	r3, r3, #1
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b00      	cmp	r3, #0
 800512e:	d012      	beq.n	8005156 <HAL_I2C_EV_IRQHandler+0x20e>
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	0a5b      	lsrs	r3, r3, #9
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00c      	beq.n	8005156 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800514c:	69b9      	ldr	r1, [r7, #24]
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 ff1d 	bl	8005f8e <I2C_Slave_ADDR>
 8005154:	e066      	b.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	091b      	lsrs	r3, r3, #4
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d009      	beq.n	8005176 <HAL_I2C_EV_IRQHandler+0x22e>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	0a5b      	lsrs	r3, r3, #9
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 ff58 	bl	8006024 <I2C_Slave_STOPF>
 8005174:	e056      	b.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005176:	7bbb      	ldrb	r3, [r7, #14]
 8005178:	2b21      	cmp	r3, #33	; 0x21
 800517a:	d002      	beq.n	8005182 <HAL_I2C_EV_IRQHandler+0x23a>
 800517c:	7bbb      	ldrb	r3, [r7, #14]
 800517e:	2b29      	cmp	r3, #41	; 0x29
 8005180:	d125      	bne.n	80051ce <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	09db      	lsrs	r3, r3, #7
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00f      	beq.n	80051ae <HAL_I2C_EV_IRQHandler+0x266>
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	0a9b      	lsrs	r3, r3, #10
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d009      	beq.n	80051ae <HAL_I2C_EV_IRQHandler+0x266>
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	089b      	lsrs	r3, r3, #2
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d103      	bne.n	80051ae <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fe33 	bl	8005e12 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051ac:	e039      	b.n	8005222 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	089b      	lsrs	r3, r3, #2
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d033      	beq.n	8005222 <HAL_I2C_EV_IRQHandler+0x2da>
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	0a5b      	lsrs	r3, r3, #9
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d02d      	beq.n	8005222 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fe60 	bl	8005e8c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051cc:	e029      	b.n	8005222 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	099b      	lsrs	r3, r3, #6
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00f      	beq.n	80051fa <HAL_I2C_EV_IRQHandler+0x2b2>
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	0a9b      	lsrs	r3, r3, #10
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d009      	beq.n	80051fa <HAL_I2C_EV_IRQHandler+0x2b2>
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	089b      	lsrs	r3, r3, #2
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d103      	bne.n	80051fa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 fe6b 	bl	8005ece <I2C_SlaveReceive_RXNE>
 80051f8:	e014      	b.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	089b      	lsrs	r3, r3, #2
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00e      	beq.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	0a5b      	lsrs	r3, r3, #9
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d008      	beq.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 fe99 	bl	8005f4a <I2C_SlaveReceive_BTF>
 8005218:	e004      	b.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800521a:	bf00      	nop
 800521c:	e002      	b.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800521e:	bf00      	nop
 8005220:	e000      	b.n	8005224 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005222:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005224:	3720      	adds	r7, #32
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800523e:	b480      	push	{r7}
 8005240:	b083      	sub	sp, #12
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005266:	b480      	push	{r7}
 8005268:	b083      	sub	sp, #12
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
 8005282:	460b      	mov	r3, r1
 8005284:	70fb      	strb	r3, [r7, #3]
 8005286:	4613      	mov	r3, r2
 8005288:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005296:	b480      	push	{r7}
 8005298:	b083      	sub	sp, #12
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800529e:	bf00      	nop
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b083      	sub	sp, #12
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80052b2:	bf00      	nop
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr

080052d2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b083      	sub	sp, #12
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80052da:	bf00      	nop
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b083      	sub	sp, #12
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80052ee:	bf00      	nop
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr

080052fa <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80052fa:	b580      	push	{r7, lr}
 80052fc:	b084      	sub	sp, #16
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005308:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005310:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005316:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800531c:	2b00      	cmp	r3, #0
 800531e:	d150      	bne.n	80053c2 <I2C_MasterTransmit_TXE+0xc8>
 8005320:	7bfb      	ldrb	r3, [r7, #15]
 8005322:	2b21      	cmp	r3, #33	; 0x21
 8005324:	d14d      	bne.n	80053c2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b08      	cmp	r3, #8
 800532a:	d01d      	beq.n	8005368 <I2C_MasterTransmit_TXE+0x6e>
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	2b20      	cmp	r3, #32
 8005330:	d01a      	beq.n	8005368 <I2C_MasterTransmit_TXE+0x6e>
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005338:	d016      	beq.n	8005368 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685a      	ldr	r2, [r3, #4]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005348:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2211      	movs	r2, #17
 800534e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff ff62 	bl	800522a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005366:	e060      	b.n	800542a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005376:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005386:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b40      	cmp	r3, #64	; 0x40
 80053a0:	d107      	bne.n	80053b2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7ff ff7d 	bl	80052aa <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053b0:	e03b      	b.n	800542a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7ff ff35 	bl	800522a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053c0:	e033      	b.n	800542a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80053c2:	7bfb      	ldrb	r3, [r7, #15]
 80053c4:	2b21      	cmp	r3, #33	; 0x21
 80053c6:	d005      	beq.n	80053d4 <I2C_MasterTransmit_TXE+0xda>
 80053c8:	7bbb      	ldrb	r3, [r7, #14]
 80053ca:	2b40      	cmp	r3, #64	; 0x40
 80053cc:	d12d      	bne.n	800542a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
 80053d0:	2b22      	cmp	r3, #34	; 0x22
 80053d2:	d12a      	bne.n	800542a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d8:	b29b      	uxth	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d108      	bne.n	80053f0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ec:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80053ee:	e01c      	b.n	800542a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b40      	cmp	r3, #64	; 0x40
 80053fa:	d103      	bne.n	8005404 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f88e 	bl	800551e <I2C_MemoryTransmit_TXE_BTF>
}
 8005402:	e012      	b.n	800542a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005408:	781a      	ldrb	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005414:	1c5a      	adds	r2, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541e:	b29b      	uxth	r3, r3
 8005420:	3b01      	subs	r3, #1
 8005422:	b29a      	uxth	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005428:	e7ff      	b.n	800542a <I2C_MasterTransmit_TXE+0x130>
 800542a:	bf00      	nop
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b21      	cmp	r3, #33	; 0x21
 800544a:	d164      	bne.n	8005516 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005450:	b29b      	uxth	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d012      	beq.n	800547c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545a:	781a      	ldrb	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005470:	b29b      	uxth	r3, r3
 8005472:	3b01      	subs	r3, #1
 8005474:	b29a      	uxth	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800547a:	e04c      	b.n	8005516 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b08      	cmp	r3, #8
 8005480:	d01d      	beq.n	80054be <I2C_MasterTransmit_BTF+0x8c>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2b20      	cmp	r3, #32
 8005486:	d01a      	beq.n	80054be <I2C_MasterTransmit_BTF+0x8c>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800548e:	d016      	beq.n	80054be <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800549e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2211      	movs	r2, #17
 80054a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7ff feb7 	bl	800522a <HAL_I2C_MasterTxCpltCallback>
}
 80054bc:	e02b      	b.n	8005516 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054cc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054dc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b40      	cmp	r3, #64	; 0x40
 80054f6:	d107      	bne.n	8005508 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7ff fed2 	bl	80052aa <HAL_I2C_MemTxCpltCallback>
}
 8005506:	e006      	b.n	8005516 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff fe8a 	bl	800522a <HAL_I2C_MasterTxCpltCallback>
}
 8005516:	bf00      	nop
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}

0800551e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b084      	sub	sp, #16
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800552c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005532:	2b00      	cmp	r3, #0
 8005534:	d11d      	bne.n	8005572 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800553a:	2b01      	cmp	r3, #1
 800553c:	d10b      	bne.n	8005556 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005542:	b2da      	uxtb	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800554e:	1c9a      	adds	r2, r3, #2
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005554:	e073      	b.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800555a:	b29b      	uxth	r3, r3
 800555c:	121b      	asrs	r3, r3, #8
 800555e:	b2da      	uxtb	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800556a:	1c5a      	adds	r2, r3, #1
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005570:	e065      	b.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005576:	2b01      	cmp	r3, #1
 8005578:	d10b      	bne.n	8005592 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800557e:	b2da      	uxtb	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005590:	e055      	b.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005596:	2b02      	cmp	r3, #2
 8005598:	d151      	bne.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800559a:	7bfb      	ldrb	r3, [r7, #15]
 800559c:	2b22      	cmp	r3, #34	; 0x22
 800559e:	d10d      	bne.n	80055bc <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ae:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055b4:	1c5a      	adds	r2, r3, #1
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80055ba:	e040      	b.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d015      	beq.n	80055f2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80055c6:	7bfb      	ldrb	r3, [r7, #15]
 80055c8:	2b21      	cmp	r3, #33	; 0x21
 80055ca:	d112      	bne.n	80055f2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d0:	781a      	ldrb	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055dc:	1c5a      	adds	r2, r3, #1
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b01      	subs	r3, #1
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80055f0:	e025      	b.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d120      	bne.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
 80055fc:	7bfb      	ldrb	r3, [r7, #15]
 80055fe:	2b21      	cmp	r3, #33	; 0x21
 8005600:	d11d      	bne.n	800563e <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005610:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005620:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7ff fe36 	bl	80052aa <HAL_I2C_MemTxCpltCallback>
}
 800563e:	bf00      	nop
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}

08005646 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b084      	sub	sp, #16
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b22      	cmp	r3, #34	; 0x22
 8005658:	f040 80ac 	bne.w	80057b4 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005660:	b29b      	uxth	r3, r3
 8005662:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b03      	cmp	r3, #3
 8005668:	d921      	bls.n	80056ae <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	691a      	ldr	r2, [r3, #16]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005674:	b2d2      	uxtb	r2, r2
 8005676:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b03      	cmp	r3, #3
 8005698:	f040 808c 	bne.w	80057b4 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056aa:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80056ac:	e082      	b.n	80057b4 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d075      	beq.n	80057a2 <I2C_MasterReceive_RXNE+0x15c>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d002      	beq.n	80056c2 <I2C_MasterReceive_RXNE+0x7c>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d16f      	bne.n	80057a2 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f001 f992 	bl	80069ec <I2C_WaitOnSTOPRequestThroughIT>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d142      	bne.n	8005754 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056dc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056ec:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	691a      	ldr	r2, [r3, #16]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f8:	b2d2      	uxtb	r2, r2
 80056fa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	b29a      	uxth	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005722:	b2db      	uxtb	r3, r3
 8005724:	2b40      	cmp	r3, #64	; 0x40
 8005726:	d10a      	bne.n	800573e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7ff fdc1 	bl	80052be <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800573c:	e03a      	b.n	80057b4 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2212      	movs	r2, #18
 800574a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff fd76 	bl	800523e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005752:	e02f      	b.n	80057b4 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005762:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	691a      	ldr	r2, [r3, #16]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576e:	b2d2      	uxtb	r2, r2
 8005770:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005780:	b29b      	uxth	r3, r3
 8005782:	3b01      	subs	r3, #1
 8005784:	b29a      	uxth	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f7ff fd99 	bl	80052d2 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80057a0:	e008      	b.n	80057b4 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057b0:	605a      	str	r2, [r3, #4]
}
 80057b2:	e7ff      	b.n	80057b4 <I2C_MasterReceive_RXNE+0x16e>
 80057b4:	bf00      	nop
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	d11b      	bne.n	800580c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057e2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	691a      	ldr	r2, [r3, #16]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ee:	b2d2      	uxtb	r2, r2
 80057f0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005800:	b29b      	uxth	r3, r3
 8005802:	3b01      	subs	r3, #1
 8005804:	b29a      	uxth	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800580a:	e0bd      	b.n	8005988 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005810:	b29b      	uxth	r3, r3
 8005812:	2b03      	cmp	r3, #3
 8005814:	d129      	bne.n	800586a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005824:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2b04      	cmp	r3, #4
 800582a:	d00a      	beq.n	8005842 <I2C_MasterReceive_BTF+0x86>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b02      	cmp	r3, #2
 8005830:	d007      	beq.n	8005842 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005840:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	691a      	ldr	r2, [r3, #16]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005854:	1c5a      	adds	r2, r3, #1
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585e:	b29b      	uxth	r3, r3
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005868:	e08e      	b.n	8005988 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d176      	bne.n	8005962 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d002      	beq.n	8005880 <I2C_MasterReceive_BTF+0xc4>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b10      	cmp	r3, #16
 800587e:	d108      	bne.n	8005892 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588e:	601a      	str	r2, [r3, #0]
 8005890:	e019      	b.n	80058c6 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2b04      	cmp	r3, #4
 8005896:	d002      	beq.n	800589e <I2C_MasterReceive_BTF+0xe2>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b02      	cmp	r3, #2
 800589c:	d108      	bne.n	80058b0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058ac:	601a      	str	r2, [r3, #0]
 80058ae:	e00a      	b.n	80058c6 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2b10      	cmp	r3, #16
 80058b4:	d007      	beq.n	80058c6 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058c4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	691a      	ldr	r2, [r3, #16]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	b2d2      	uxtb	r2, r2
 80058d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	1c5a      	adds	r2, r3, #1
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	3b01      	subs	r3, #1
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	b2d2      	uxtb	r2, r2
 80058f8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fe:	1c5a      	adds	r2, r3, #1
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005920:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2220      	movs	r2, #32
 8005926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b40      	cmp	r3, #64	; 0x40
 8005934:	d10a      	bne.n	800594c <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7ff fcba 	bl	80052be <HAL_I2C_MemRxCpltCallback>
}
 800594a:	e01d      	b.n	8005988 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2212      	movs	r2, #18
 8005958:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7ff fc6f 	bl	800523e <HAL_I2C_MasterRxCpltCallback>
}
 8005960:	e012      	b.n	8005988 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597e:	b29b      	uxth	r3, r3
 8005980:	3b01      	subs	r3, #1
 8005982:	b29a      	uxth	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005988:	bf00      	nop
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b40      	cmp	r3, #64	; 0x40
 80059a2:	d117      	bne.n	80059d4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d109      	bne.n	80059c0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	461a      	mov	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80059bc:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80059be:	e067      	b.n	8005a90 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	f043 0301 	orr.w	r3, r3, #1
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	611a      	str	r2, [r3, #16]
}
 80059d2:	e05d      	b.n	8005a90 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059dc:	d133      	bne.n	8005a46 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	2b21      	cmp	r3, #33	; 0x21
 80059e8:	d109      	bne.n	80059fe <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	461a      	mov	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80059fa:	611a      	str	r2, [r3, #16]
 80059fc:	e008      	b.n	8005a10 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	f043 0301 	orr.w	r3, r3, #1
 8005a08:	b2da      	uxtb	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d004      	beq.n	8005a22 <I2C_Master_SB+0x92>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d108      	bne.n	8005a34 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d032      	beq.n	8005a90 <I2C_Master_SB+0x100>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d02d      	beq.n	8005a90 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a42:	605a      	str	r2, [r3, #4]
}
 8005a44:	e024      	b.n	8005a90 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10e      	bne.n	8005a6c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	11db      	asrs	r3, r3, #7
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	f003 0306 	and.w	r3, r3, #6
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	f063 030f 	orn	r3, r3, #15
 8005a62:	b2da      	uxtb	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	611a      	str	r2, [r3, #16]
}
 8005a6a:	e011      	b.n	8005a90 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d10d      	bne.n	8005a90 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	11db      	asrs	r3, r3, #7
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	f003 0306 	and.w	r3, r3, #6
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	f063 030e 	orn	r3, r3, #14
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	611a      	str	r2, [r3, #16]
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa8:	b2da      	uxtb	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d004      	beq.n	8005ac2 <I2C_Master_ADD10+0x26>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d108      	bne.n	8005ad4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00c      	beq.n	8005ae4 <I2C_Master_ADD10+0x48>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ace:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ae2:	605a      	str	r2, [r3, #4]
  }
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b091      	sub	sp, #68	; 0x44
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005afe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b06:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b22      	cmp	r3, #34	; 0x22
 8005b18:	f040 8169 	bne.w	8005dee <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d10f      	bne.n	8005b44 <I2C_Master_ADDR+0x54>
 8005b24:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005b28:	2b40      	cmp	r3, #64	; 0x40
 8005b2a:	d10b      	bne.n	8005b44 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	633b      	str	r3, [r7, #48]	; 0x30
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	633b      	str	r3, [r7, #48]	; 0x30
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	633b      	str	r3, [r7, #48]	; 0x30
 8005b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b42:	e160      	b.n	8005e06 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d11d      	bne.n	8005b88 <I2C_Master_ADDR+0x98>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005b54:	d118      	bne.n	8005b88 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b56:	2300      	movs	r3, #0
 8005b58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	699b      	ldr	r3, [r3, #24]
 8005b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b7a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b80:	1c5a      	adds	r2, r3, #1
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	651a      	str	r2, [r3, #80]	; 0x50
 8005b86:	e13e      	b.n	8005e06 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d113      	bne.n	8005bba <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b92:	2300      	movs	r3, #0
 8005b94:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	e115      	b.n	8005de6 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	f040 808a 	bne.w	8005cda <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005bcc:	d137      	bne.n	8005c3e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bdc:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005be8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bec:	d113      	bne.n	8005c16 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bfc:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bfe:	2300      	movs	r3, #0
 8005c00:	627b      	str	r3, [r7, #36]	; 0x24
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	627b      	str	r3, [r7, #36]	; 0x24
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	627b      	str	r3, [r7, #36]	; 0x24
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	e0e7      	b.n	8005de6 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c16:	2300      	movs	r3, #0
 8005c18:	623b      	str	r3, [r7, #32]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	623b      	str	r3, [r7, #32]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	623b      	str	r3, [r7, #32]
 8005c2a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	e0d3      	b.n	8005de6 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c40:	2b08      	cmp	r3, #8
 8005c42:	d02e      	beq.n	8005ca2 <I2C_Master_ADDR+0x1b2>
 8005c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c46:	2b20      	cmp	r3, #32
 8005c48:	d02b      	beq.n	8005ca2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4c:	2b12      	cmp	r3, #18
 8005c4e:	d102      	bne.n	8005c56 <I2C_Master_ADDR+0x166>
 8005c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d125      	bne.n	8005ca2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c58:	2b04      	cmp	r3, #4
 8005c5a:	d00e      	beq.n	8005c7a <I2C_Master_ADDR+0x18a>
 8005c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d00b      	beq.n	8005c7a <I2C_Master_ADDR+0x18a>
 8005c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c64:	2b10      	cmp	r3, #16
 8005c66:	d008      	beq.n	8005c7a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c76:	601a      	str	r2, [r3, #0]
 8005c78:	e007      	b.n	8005c8a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c88:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61fb      	str	r3, [r7, #28]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	61fb      	str	r3, [r7, #28]
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	e0a1      	b.n	8005de6 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cb0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	61bb      	str	r3, [r7, #24]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	61bb      	str	r3, [r7, #24]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	61bb      	str	r3, [r7, #24]
 8005cc6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cd6:	601a      	str	r2, [r3, #0]
 8005cd8:	e085      	b.n	8005de6 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d14d      	bne.n	8005d80 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d016      	beq.n	8005d18 <I2C_Master_ADDR+0x228>
 8005cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d013      	beq.n	8005d18 <I2C_Master_ADDR+0x228>
 8005cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cf2:	2b10      	cmp	r3, #16
 8005cf4:	d010      	beq.n	8005d18 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d04:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	e007      	b.n	8005d28 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d26:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d36:	d117      	bne.n	8005d68 <I2C_Master_ADDR+0x278>
 8005d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d3a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d3e:	d00b      	beq.n	8005d58 <I2C_Master_ADDR+0x268>
 8005d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d008      	beq.n	8005d58 <I2C_Master_ADDR+0x268>
 8005d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d48:	2b08      	cmp	r3, #8
 8005d4a:	d005      	beq.n	8005d58 <I2C_Master_ADDR+0x268>
 8005d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d002      	beq.n	8005d58 <I2C_Master_ADDR+0x268>
 8005d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d54:	2b20      	cmp	r3, #32
 8005d56:	d107      	bne.n	8005d68 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	685a      	ldr	r2, [r3, #4]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d66:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d68:	2300      	movs	r3, #0
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	617b      	str	r3, [r7, #20]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	e032      	b.n	8005de6 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d8e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d9e:	d117      	bne.n	8005dd0 <I2C_Master_ADDR+0x2e0>
 8005da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005da6:	d00b      	beq.n	8005dc0 <I2C_Master_ADDR+0x2d0>
 8005da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d008      	beq.n	8005dc0 <I2C_Master_ADDR+0x2d0>
 8005dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d005      	beq.n	8005dc0 <I2C_Master_ADDR+0x2d0>
 8005db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db6:	2b10      	cmp	r3, #16
 8005db8:	d002      	beq.n	8005dc0 <I2C_Master_ADDR+0x2d0>
 8005dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbc:	2b20      	cmp	r3, #32
 8005dbe:	d107      	bne.n	8005dd0 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005dce:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	613b      	str	r3, [r7, #16]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	613b      	str	r3, [r7, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	613b      	str	r3, [r7, #16]
 8005de4:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005dec:	e00b      	b.n	8005e06 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dee:	2300      	movs	r3, #0
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	60fb      	str	r3, [r7, #12]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	68fb      	ldr	r3, [r7, #12]
}
 8005e04:	e7ff      	b.n	8005e06 <I2C_Master_ADDR+0x316>
 8005e06:	bf00      	nop
 8005e08:	3744      	adds	r7, #68	; 0x44
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e20:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d02b      	beq.n	8005e84 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e30:	781a      	ldrb	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3c:	1c5a      	adds	r2, r3, #1
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d114      	bne.n	8005e84 <I2C_SlaveTransmit_TXE+0x72>
 8005e5a:	7bfb      	ldrb	r3, [r7, #15]
 8005e5c:	2b29      	cmp	r3, #41	; 0x29
 8005e5e:	d111      	bne.n	8005e84 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685a      	ldr	r2, [r3, #4]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e6e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2221      	movs	r2, #33	; 0x21
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2228      	movs	r2, #40	; 0x28
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7ff f9e7 	bl	8005252 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005e84:	bf00      	nop
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d011      	beq.n	8005ec2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea2:	781a      	ldrb	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eae:	1c5a      	adds	r2, r3, #1
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b084      	sub	sp, #16
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005edc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d02c      	beq.n	8005f42 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	691a      	ldr	r2, [r3, #16]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efa:	1c5a      	adds	r2, r3, #1
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	3b01      	subs	r3, #1
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d114      	bne.n	8005f42 <I2C_SlaveReceive_RXNE+0x74>
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f1c:	d111      	bne.n	8005f42 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f2c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2222      	movs	r2, #34	; 0x22
 8005f32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2228      	movs	r2, #40	; 0x28
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff f992 	bl	8005266 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005f42:	bf00      	nop
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d012      	beq.n	8005f82 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	691a      	ldr	r2, [r3, #16]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b084      	sub	sp, #16
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
 8005f96:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fa8:	2b28      	cmp	r3, #40	; 0x28
 8005faa:	d127      	bne.n	8005ffc <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fba:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	089b      	lsrs	r3, r3, #2
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	09db      	lsrs	r3, r3, #7
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d103      	bne.n	8005fe0 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	81bb      	strh	r3, [r7, #12]
 8005fde:	e002      	b.n	8005fe6 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005fee:	89ba      	ldrh	r2, [r7, #12]
 8005ff0:	7bfb      	ldrb	r3, [r7, #15]
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff f940 	bl	800527a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005ffa:	e00e      	b.n	800601a <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	60bb      	str	r3, [r7, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	60bb      	str	r3, [r7, #8]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	60bb      	str	r3, [r7, #8]
 8006010:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800601a:	bf00      	nop
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
	...

08006024 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006032:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006042:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006044:	2300      	movs	r3, #0
 8006046:	60bb      	str	r3, [r7, #8]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	60bb      	str	r3, [r7, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	601a      	str	r2, [r3, #0]
 8006060:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006070:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800607c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006080:	d172      	bne.n	8006168 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006082:	7bfb      	ldrb	r3, [r7, #15]
 8006084:	2b22      	cmp	r3, #34	; 0x22
 8006086:	d002      	beq.n	800608e <I2C_Slave_STOPF+0x6a>
 8006088:	7bfb      	ldrb	r3, [r7, #15]
 800608a:	2b2a      	cmp	r3, #42	; 0x2a
 800608c:	d135      	bne.n	80060fa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	b29a      	uxth	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d005      	beq.n	80060b2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060aa:	f043 0204 	orr.w	r2, r3, #4
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c6:	4618      	mov	r0, r3
 80060c8:	f7fe fa58 	bl	800457c <HAL_DMA_GetState>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d049      	beq.n	8006166 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d6:	4a69      	ldr	r2, [pc, #420]	; (800627c <I2C_Slave_STOPF+0x258>)
 80060d8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fe f8a0 	bl	8004224 <HAL_DMA_Abort_IT>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d03d      	beq.n	8006166 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060f4:	4610      	mov	r0, r2
 80060f6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80060f8:	e035      	b.n	8006166 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	b29a      	uxth	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800610c:	b29b      	uxth	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d005      	beq.n	800611e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006116:	f043 0204 	orr.w	r2, r3, #4
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800612c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006132:	4618      	mov	r0, r3
 8006134:	f7fe fa22 	bl	800457c <HAL_DMA_GetState>
 8006138:	4603      	mov	r3, r0
 800613a:	2b01      	cmp	r3, #1
 800613c:	d014      	beq.n	8006168 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006142:	4a4e      	ldr	r2, [pc, #312]	; (800627c <I2C_Slave_STOPF+0x258>)
 8006144:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614a:	4618      	mov	r0, r3
 800614c:	f7fe f86a 	bl	8004224 <HAL_DMA_Abort_IT>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d008      	beq.n	8006168 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006160:	4610      	mov	r0, r2
 8006162:	4798      	blx	r3
 8006164:	e000      	b.n	8006168 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006166:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800616c:	b29b      	uxth	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d03e      	beq.n	80061f0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	f003 0304 	and.w	r3, r3, #4
 800617c:	2b04      	cmp	r3, #4
 800617e:	d112      	bne.n	80061a6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691a      	ldr	r2, [r3, #16]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618a:	b2d2      	uxtb	r2, r2
 800618c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006192:	1c5a      	adds	r2, r3, #1
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800619c:	b29b      	uxth	r3, r3
 800619e:	3b01      	subs	r3, #1
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b0:	2b40      	cmp	r3, #64	; 0x40
 80061b2:	d112      	bne.n	80061da <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	691a      	ldr	r2, [r3, #16]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061be:	b2d2      	uxtb	r2, r2
 80061c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	3b01      	subs	r3, #1
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061de:	b29b      	uxth	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e8:	f043 0204 	orr.w	r2, r3, #4
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 f843 	bl	8006284 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80061fe:	e039      	b.n	8006274 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006200:	7bfb      	ldrb	r3, [r7, #15]
 8006202:	2b2a      	cmp	r3, #42	; 0x2a
 8006204:	d109      	bne.n	800621a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2228      	movs	r2, #40	; 0x28
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f7ff f826 	bl	8005266 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b28      	cmp	r3, #40	; 0x28
 8006224:	d111      	bne.n	800624a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a15      	ldr	r2, [pc, #84]	; (8006280 <I2C_Slave_STOPF+0x25c>)
 800622a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2220      	movs	r2, #32
 8006236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f7ff f827 	bl	8005296 <HAL_I2C_ListenCpltCallback>
}
 8006248:	e014      	b.n	8006274 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624e:	2b22      	cmp	r3, #34	; 0x22
 8006250:	d002      	beq.n	8006258 <I2C_Slave_STOPF+0x234>
 8006252:	7bfb      	ldrb	r3, [r7, #15]
 8006254:	2b22      	cmp	r3, #34	; 0x22
 8006256:	d10d      	bne.n	8006274 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2220      	movs	r2, #32
 8006262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7fe fff9 	bl	8005266 <HAL_I2C_SlaveRxCpltCallback>
}
 8006274:	bf00      	nop
 8006276:	3710      	adds	r7, #16
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	080065ed 	.word	0x080065ed
 8006280:	ffff0000 	.word	0xffff0000

08006284 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006292:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800629a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800629c:	7bbb      	ldrb	r3, [r7, #14]
 800629e:	2b10      	cmp	r3, #16
 80062a0:	d002      	beq.n	80062a8 <I2C_ITError+0x24>
 80062a2:	7bbb      	ldrb	r3, [r7, #14]
 80062a4:	2b40      	cmp	r3, #64	; 0x40
 80062a6:	d10a      	bne.n	80062be <I2C_ITError+0x3a>
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	2b22      	cmp	r3, #34	; 0x22
 80062ac:	d107      	bne.n	80062be <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062bc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80062be:	7bfb      	ldrb	r3, [r7, #15]
 80062c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80062c4:	2b28      	cmp	r3, #40	; 0x28
 80062c6:	d107      	bne.n	80062d8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2228      	movs	r2, #40	; 0x28
 80062d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80062d6:	e015      	b.n	8006304 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062e6:	d00a      	beq.n	80062fe <I2C_ITError+0x7a>
 80062e8:	7bfb      	ldrb	r3, [r7, #15]
 80062ea:	2b60      	cmp	r3, #96	; 0x60
 80062ec:	d007      	beq.n	80062fe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2220      	movs	r2, #32
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800630e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006312:	d162      	bne.n	80063da <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006322:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006328:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b01      	cmp	r3, #1
 8006330:	d020      	beq.n	8006374 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006336:	4a6a      	ldr	r2, [pc, #424]	; (80064e0 <I2C_ITError+0x25c>)
 8006338:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633e:	4618      	mov	r0, r3
 8006340:	f7fd ff70 	bl	8004224 <HAL_DMA_Abort_IT>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	f000 8089 	beq.w	800645e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 0201 	bic.w	r2, r2, #1
 800635a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2220      	movs	r2, #32
 8006360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800636e:	4610      	mov	r0, r2
 8006370:	4798      	blx	r3
 8006372:	e074      	b.n	800645e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006378:	4a59      	ldr	r2, [pc, #356]	; (80064e0 <I2C_ITError+0x25c>)
 800637a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006380:	4618      	mov	r0, r3
 8006382:	f7fd ff4f 	bl	8004224 <HAL_DMA_Abort_IT>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d068      	beq.n	800645e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006396:	2b40      	cmp	r3, #64	; 0x40
 8006398:	d10b      	bne.n	80063b2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	691a      	ldr	r2, [r3, #16]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a4:	b2d2      	uxtb	r2, r2
 80063a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ac:	1c5a      	adds	r2, r3, #1
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0201 	bic.w	r2, r2, #1
 80063c0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80063d4:	4610      	mov	r0, r2
 80063d6:	4798      	blx	r3
 80063d8:	e041      	b.n	800645e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b60      	cmp	r3, #96	; 0x60
 80063e4:	d125      	bne.n	8006432 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2220      	movs	r2, #32
 80063ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063fe:	2b40      	cmp	r3, #64	; 0x40
 8006400:	d10b      	bne.n	800641a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	b2d2      	uxtb	r2, r2
 800640e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f022 0201 	bic.w	r2, r2, #1
 8006428:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7fe ff5b 	bl	80052e6 <HAL_I2C_AbortCpltCallback>
 8006430:	e015      	b.n	800645e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800643c:	2b40      	cmp	r3, #64	; 0x40
 800643e:	d10b      	bne.n	8006458 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691a      	ldr	r2, [r3, #16]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006452:	1c5a      	adds	r2, r3, #1
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7fe ff3a 	bl	80052d2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006462:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10e      	bne.n	800648c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006474:	2b00      	cmp	r3, #0
 8006476:	d109      	bne.n	800648c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800647e:	2b00      	cmp	r3, #0
 8006480:	d104      	bne.n	800648c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006488:	2b00      	cmp	r3, #0
 800648a:	d007      	beq.n	800649c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800649a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d113      	bne.n	80064d8 <I2C_ITError+0x254>
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
 80064b2:	2b28      	cmp	r3, #40	; 0x28
 80064b4:	d110      	bne.n	80064d8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a0a      	ldr	r2, [pc, #40]	; (80064e4 <I2C_ITError+0x260>)
 80064ba:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7fe fedf 	bl	8005296 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80064d8:	bf00      	nop
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	080065ed 	.word	0x080065ed
 80064e4:	ffff0000 	.word	0xffff0000

080064e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b088      	sub	sp, #32
 80064ec:	af02      	add	r7, sp, #8
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	607a      	str	r2, [r7, #4]
 80064f2:	603b      	str	r3, [r7, #0]
 80064f4:	460b      	mov	r3, r1
 80064f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d006      	beq.n	8006512 <I2C_MasterRequestWrite+0x2a>
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d003      	beq.n	8006512 <I2C_MasterRequestWrite+0x2a>
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006510:	d108      	bne.n	8006524 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006520:	601a      	str	r2, [r3, #0]
 8006522:	e00b      	b.n	800653c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006528:	2b12      	cmp	r3, #18
 800652a:	d107      	bne.n	800653c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800653a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f8f7 	bl	800673c <I2C_WaitOnFlagUntilTimeout>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00d      	beq.n	8006570 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800655e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006562:	d103      	bne.n	800656c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f44f 7200 	mov.w	r2, #512	; 0x200
 800656a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e035      	b.n	80065dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006578:	d108      	bne.n	800658c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800657a:	897b      	ldrh	r3, [r7, #10]
 800657c:	b2db      	uxtb	r3, r3
 800657e:	461a      	mov	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006588:	611a      	str	r2, [r3, #16]
 800658a:	e01b      	b.n	80065c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800658c:	897b      	ldrh	r3, [r7, #10]
 800658e:	11db      	asrs	r3, r3, #7
 8006590:	b2db      	uxtb	r3, r3
 8006592:	f003 0306 	and.w	r3, r3, #6
 8006596:	b2db      	uxtb	r3, r3
 8006598:	f063 030f 	orn	r3, r3, #15
 800659c:	b2da      	uxtb	r2, r3
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	490e      	ldr	r1, [pc, #56]	; (80065e4 <I2C_MasterRequestWrite+0xfc>)
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f000 f91d 	bl	80067ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e010      	b.n	80065dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80065ba:	897b      	ldrh	r3, [r7, #10]
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	4907      	ldr	r1, [pc, #28]	; (80065e8 <I2C_MasterRequestWrite+0x100>)
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 f90d 	bl	80067ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d001      	beq.n	80065da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e000      	b.n	80065dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	00010008 	.word	0x00010008
 80065e8:	00010002 	.word	0x00010002

080065ec <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065f4:	2300      	movs	r3, #0
 80065f6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006604:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006606:	4b4b      	ldr	r3, [pc, #300]	; (8006734 <I2C_DMAAbort+0x148>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	08db      	lsrs	r3, r3, #3
 800660c:	4a4a      	ldr	r2, [pc, #296]	; (8006738 <I2C_DMAAbort+0x14c>)
 800660e:	fba2 2303 	umull	r2, r3, r2, r3
 8006612:	0a1a      	lsrs	r2, r3, #8
 8006614:	4613      	mov	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4413      	add	r3, r2
 800661a:	00da      	lsls	r2, r3, #3
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	f043 0220 	orr.w	r2, r3, #32
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006632:	e00a      	b.n	800664a <I2C_DMAAbort+0x5e>
    }
    count--;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	3b01      	subs	r3, #1
 8006638:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006648:	d0ea      	beq.n	8006620 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006656:	2200      	movs	r2, #0
 8006658:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006666:	2200      	movs	r2, #0
 8006668:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006678:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2200      	movs	r2, #0
 800667e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006684:	2b00      	cmp	r3, #0
 8006686:	d003      	beq.n	8006690 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668c:	2200      	movs	r2, #0
 800668e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006694:	2b00      	cmp	r3, #0
 8006696:	d003      	beq.n	80066a0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669c:	2200      	movs	r2, #0
 800669e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 0201 	bic.w	r2, r2, #1
 80066ae:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b60      	cmp	r3, #96	; 0x60
 80066ba:	d10e      	bne.n	80066da <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	2200      	movs	r2, #0
 80066d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80066d2:	6978      	ldr	r0, [r7, #20]
 80066d4:	f7fe fe07 	bl	80052e6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80066d8:	e027      	b.n	800672a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80066da:	7cfb      	ldrb	r3, [r7, #19]
 80066dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80066e0:	2b28      	cmp	r3, #40	; 0x28
 80066e2:	d117      	bne.n	8006714 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f042 0201 	orr.w	r2, r2, #1
 80066f2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006702:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	2200      	movs	r2, #0
 8006708:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	2228      	movs	r2, #40	; 0x28
 800670e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006712:	e007      	b.n	8006724 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	2220      	movs	r2, #32
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006724:	6978      	ldr	r0, [r7, #20]
 8006726:	f7fe fdd4 	bl	80052d2 <HAL_I2C_ErrorCallback>
}
 800672a:	bf00      	nop
 800672c:	3718      	adds	r7, #24
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	20000008 	.word	0x20000008
 8006738:	14f8b589 	.word	0x14f8b589

0800673c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	603b      	str	r3, [r7, #0]
 8006748:	4613      	mov	r3, r2
 800674a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800674c:	e025      	b.n	800679a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006754:	d021      	beq.n	800679a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006756:	f7fc fecf 	bl	80034f8 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d302      	bcc.n	800676c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d116      	bne.n	800679a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2220      	movs	r2, #32
 8006776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006786:	f043 0220 	orr.w	r2, r3, #32
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e023      	b.n	80067e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	0c1b      	lsrs	r3, r3, #16
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d10d      	bne.n	80067c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	43da      	mvns	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	4013      	ands	r3, r2
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	bf0c      	ite	eq
 80067b6:	2301      	moveq	r3, #1
 80067b8:	2300      	movne	r3, #0
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	461a      	mov	r2, r3
 80067be:	e00c      	b.n	80067da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	43da      	mvns	r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	4013      	ands	r3, r2
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	bf0c      	ite	eq
 80067d2:	2301      	moveq	r3, #1
 80067d4:	2300      	movne	r3, #0
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	461a      	mov	r2, r3
 80067da:	79fb      	ldrb	r3, [r7, #7]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d0b6      	beq.n	800674e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b084      	sub	sp, #16
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	60b9      	str	r1, [r7, #8]
 80067f4:	607a      	str	r2, [r7, #4]
 80067f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80067f8:	e051      	b.n	800689e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006808:	d123      	bne.n	8006852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006818:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006822:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2220      	movs	r2, #32
 800682e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	f043 0204 	orr.w	r2, r3, #4
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e046      	b.n	80068e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006858:	d021      	beq.n	800689e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800685a:	f7fc fe4d 	bl	80034f8 <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	429a      	cmp	r2, r3
 8006868:	d302      	bcc.n	8006870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d116      	bne.n	800689e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2220      	movs	r2, #32
 800687a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688a:	f043 0220 	orr.w	r2, r3, #32
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e020      	b.n	80068e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	0c1b      	lsrs	r3, r3, #16
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d10c      	bne.n	80068c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	43da      	mvns	r2, r3
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	4013      	ands	r3, r2
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bf14      	ite	ne
 80068ba:	2301      	movne	r3, #1
 80068bc:	2300      	moveq	r3, #0
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	e00b      	b.n	80068da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	43da      	mvns	r2, r3
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	4013      	ands	r3, r2
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	bf14      	ite	ne
 80068d4:	2301      	movne	r3, #1
 80068d6:	2300      	moveq	r3, #0
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d18d      	bne.n	80067fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068f4:	e02d      	b.n	8006952 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f000 f8aa 	bl	8006a50 <I2C_IsAcknowledgeFailed>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d001      	beq.n	8006906 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e02d      	b.n	8006962 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800690c:	d021      	beq.n	8006952 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800690e:	f7fc fdf3 	bl	80034f8 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	429a      	cmp	r2, r3
 800691c:	d302      	bcc.n	8006924 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d116      	bne.n	8006952 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2220      	movs	r2, #32
 800692e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693e:	f043 0220 	orr.w	r2, r3, #32
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e007      	b.n	8006962 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800695c:	2b80      	cmp	r3, #128	; 0x80
 800695e:	d1ca      	bne.n	80068f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b084      	sub	sp, #16
 800696e:	af00      	add	r7, sp, #0
 8006970:	60f8      	str	r0, [r7, #12]
 8006972:	60b9      	str	r1, [r7, #8]
 8006974:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006976:	e02d      	b.n	80069d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 f869 	bl	8006a50 <I2C_IsAcknowledgeFailed>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d001      	beq.n	8006988 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e02d      	b.n	80069e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698e:	d021      	beq.n	80069d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006990:	f7fc fdb2 	bl	80034f8 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	429a      	cmp	r2, r3
 800699e:	d302      	bcc.n	80069a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d116      	bne.n	80069d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2220      	movs	r2, #32
 80069b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c0:	f043 0220 	orr.w	r2, r3, #32
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e007      	b.n	80069e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	f003 0304 	and.w	r3, r3, #4
 80069de:	2b04      	cmp	r3, #4
 80069e0:	d1ca      	bne.n	8006978 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069f4:	2300      	movs	r3, #0
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80069f8:	4b13      	ldr	r3, [pc, #76]	; (8006a48 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	08db      	lsrs	r3, r3, #3
 80069fe:	4a13      	ldr	r2, [pc, #76]	; (8006a4c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006a00:	fba2 2303 	umull	r2, r3, r2, r3
 8006a04:	0a1a      	lsrs	r2, r3, #8
 8006a06:	4613      	mov	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4413      	add	r3, r2
 8006a0c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	3b01      	subs	r3, #1
 8006a12:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d107      	bne.n	8006a2a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1e:	f043 0220 	orr.w	r2, r3, #32
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e008      	b.n	8006a3c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a38:	d0e9      	beq.n	8006a0e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr
 8006a48:	20000008 	.word	0x20000008
 8006a4c:	14f8b589 	.word	0x14f8b589

08006a50 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a66:	d11b      	bne.n	8006aa0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a70:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8c:	f043 0204 	orr.w	r2, r3, #4
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e000      	b.n	8006aa2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006aae:	b480      	push	{r7}
 8006ab0:	b083      	sub	sp, #12
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aba:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006abe:	d103      	bne.n	8006ac8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006ac6:	e007      	b.n	8006ad8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006acc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006ad0:	d102      	bne.n	8006ad8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ae6:	b08f      	sub	sp, #60	; 0x3c
 8006ae8:	af0a      	add	r7, sp, #40	; 0x28
 8006aea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d101      	bne.n	8006af6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e10f      	b.n	8006d16 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d106      	bne.n	8006b16 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f007 fd07 	bl	800e524 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2203      	movs	r2, #3
 8006b1a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d102      	bne.n	8006b30 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4618      	mov	r0, r3
 8006b36:	f003 ffee 	bl	800ab16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	687e      	ldr	r6, [r7, #4]
 8006b42:	466d      	mov	r5, sp
 8006b44:	f106 0410 	add.w	r4, r6, #16
 8006b48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006b4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006b50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006b54:	e885 0003 	stmia.w	r5, {r0, r1}
 8006b58:	1d33      	adds	r3, r6, #4
 8006b5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b5c:	6838      	ldr	r0, [r7, #0]
 8006b5e:	f003 fec5 	bl	800a8ec <USB_CoreInit>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d005      	beq.n	8006b74 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e0d0      	b.n	8006d16 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2100      	movs	r1, #0
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f003 ffdc 	bl	800ab38 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b80:	2300      	movs	r3, #0
 8006b82:	73fb      	strb	r3, [r7, #15]
 8006b84:	e04a      	b.n	8006c1c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006b86:	7bfa      	ldrb	r2, [r7, #15]
 8006b88:	6879      	ldr	r1, [r7, #4]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	00db      	lsls	r3, r3, #3
 8006b8e:	4413      	add	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	440b      	add	r3, r1
 8006b94:	333d      	adds	r3, #61	; 0x3d
 8006b96:	2201      	movs	r2, #1
 8006b98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006b9a:	7bfa      	ldrb	r2, [r7, #15]
 8006b9c:	6879      	ldr	r1, [r7, #4]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	00db      	lsls	r3, r3, #3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	440b      	add	r3, r1
 8006ba8:	333c      	adds	r3, #60	; 0x3c
 8006baa:	7bfa      	ldrb	r2, [r7, #15]
 8006bac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006bae:	7bfa      	ldrb	r2, [r7, #15]
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
 8006bb2:	b298      	uxth	r0, r3
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	00db      	lsls	r3, r3, #3
 8006bba:	4413      	add	r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	440b      	add	r3, r1
 8006bc0:	3344      	adds	r3, #68	; 0x44
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006bc6:	7bfa      	ldrb	r2, [r7, #15]
 8006bc8:	6879      	ldr	r1, [r7, #4]
 8006bca:	4613      	mov	r3, r2
 8006bcc:	00db      	lsls	r3, r3, #3
 8006bce:	4413      	add	r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	440b      	add	r3, r1
 8006bd4:	3340      	adds	r3, #64	; 0x40
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006bda:	7bfa      	ldrb	r2, [r7, #15]
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	4613      	mov	r3, r2
 8006be0:	00db      	lsls	r3, r3, #3
 8006be2:	4413      	add	r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	440b      	add	r3, r1
 8006be8:	3348      	adds	r3, #72	; 0x48
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006bee:	7bfa      	ldrb	r2, [r7, #15]
 8006bf0:	6879      	ldr	r1, [r7, #4]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	00db      	lsls	r3, r3, #3
 8006bf6:	4413      	add	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	440b      	add	r3, r1
 8006bfc:	334c      	adds	r3, #76	; 0x4c
 8006bfe:	2200      	movs	r2, #0
 8006c00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006c02:	7bfa      	ldrb	r2, [r7, #15]
 8006c04:	6879      	ldr	r1, [r7, #4]
 8006c06:	4613      	mov	r3, r2
 8006c08:	00db      	lsls	r3, r3, #3
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	440b      	add	r3, r1
 8006c10:	3354      	adds	r3, #84	; 0x54
 8006c12:	2200      	movs	r2, #0
 8006c14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	73fb      	strb	r3, [r7, #15]
 8006c1c:	7bfa      	ldrb	r2, [r7, #15]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d3af      	bcc.n	8006b86 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c26:	2300      	movs	r3, #0
 8006c28:	73fb      	strb	r3, [r7, #15]
 8006c2a:	e044      	b.n	8006cb6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006c2c:	7bfa      	ldrb	r2, [r7, #15]
 8006c2e:	6879      	ldr	r1, [r7, #4]
 8006c30:	4613      	mov	r3, r2
 8006c32:	00db      	lsls	r3, r3, #3
 8006c34:	4413      	add	r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	440b      	add	r3, r1
 8006c3a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8006c3e:	2200      	movs	r2, #0
 8006c40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006c42:	7bfa      	ldrb	r2, [r7, #15]
 8006c44:	6879      	ldr	r1, [r7, #4]
 8006c46:	4613      	mov	r3, r2
 8006c48:	00db      	lsls	r3, r3, #3
 8006c4a:	4413      	add	r3, r2
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	440b      	add	r3, r1
 8006c50:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8006c54:	7bfa      	ldrb	r2, [r7, #15]
 8006c56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006c58:	7bfa      	ldrb	r2, [r7, #15]
 8006c5a:	6879      	ldr	r1, [r7, #4]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	00db      	lsls	r3, r3, #3
 8006c60:	4413      	add	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	440b      	add	r3, r1
 8006c66:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006c6e:	7bfa      	ldrb	r2, [r7, #15]
 8006c70:	6879      	ldr	r1, [r7, #4]
 8006c72:	4613      	mov	r3, r2
 8006c74:	00db      	lsls	r3, r3, #3
 8006c76:	4413      	add	r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	440b      	add	r3, r1
 8006c7c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8006c80:	2200      	movs	r2, #0
 8006c82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006c84:	7bfa      	ldrb	r2, [r7, #15]
 8006c86:	6879      	ldr	r1, [r7, #4]
 8006c88:	4613      	mov	r3, r2
 8006c8a:	00db      	lsls	r3, r3, #3
 8006c8c:	4413      	add	r3, r2
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	440b      	add	r3, r1
 8006c92:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8006c96:	2200      	movs	r2, #0
 8006c98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006c9a:	7bfa      	ldrb	r2, [r7, #15]
 8006c9c:	6879      	ldr	r1, [r7, #4]
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	00db      	lsls	r3, r3, #3
 8006ca2:	4413      	add	r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	440b      	add	r3, r1
 8006ca8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006cac:	2200      	movs	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	73fb      	strb	r3, [r7, #15]
 8006cb6:	7bfa      	ldrb	r2, [r7, #15]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d3b5      	bcc.n	8006c2c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	603b      	str	r3, [r7, #0]
 8006cc6:	687e      	ldr	r6, [r7, #4]
 8006cc8:	466d      	mov	r5, sp
 8006cca:	f106 0410 	add.w	r4, r6, #16
 8006cce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006cd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006cd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006cd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006cd6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006cda:	e885 0003 	stmia.w	r5, {r0, r1}
 8006cde:	1d33      	adds	r3, r6, #4
 8006ce0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ce2:	6838      	ldr	r0, [r7, #0]
 8006ce4:	f003 ff74 	bl	800abd0 <USB_DevInit>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d005      	beq.n	8006cfa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2202      	movs	r2, #2
 8006cf2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e00d      	b.n	8006d16 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f005 f8c3 	bl	800be9a <USB_DevDisconnect>

  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3714      	adds	r7, #20
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d1e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b084      	sub	sp, #16
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d101      	bne.n	8006d3a <HAL_PCD_Start+0x1c>
 8006d36:	2302      	movs	r3, #2
 8006d38:	e020      	b.n	8006d7c <HAL_PCD_Start+0x5e>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d109      	bne.n	8006d5e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d005      	beq.n	8006d5e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d56:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f003 fec6 	bl	800aaf4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f005 f873 	bl	800be58 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006d84:	b590      	push	{r4, r7, lr}
 8006d86:	b08d      	sub	sp, #52	; 0x34
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f005 f931 	bl	800c002 <USB_GetMode>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f040 848a 	bne.w	80076bc <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4618      	mov	r0, r3
 8006dae:	f005 f895 	bl	800bedc <USB_ReadInterrupts>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 8480 	beq.w	80076ba <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	0a1b      	lsrs	r3, r3, #8
 8006dc4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f005 f882 	bl	800bedc <USB_ReadInterrupts>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d107      	bne.n	8006df2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	695a      	ldr	r2, [r3, #20]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f002 0202 	and.w	r2, r2, #2
 8006df0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4618      	mov	r0, r3
 8006df8:	f005 f870 	bl	800bedc <USB_ReadInterrupts>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f003 0310 	and.w	r3, r3, #16
 8006e02:	2b10      	cmp	r3, #16
 8006e04:	d161      	bne.n	8006eca <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	699a      	ldr	r2, [r3, #24]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 0210 	bic.w	r2, r2, #16
 8006e14:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	f003 020f 	and.w	r2, r3, #15
 8006e22:	4613      	mov	r3, r2
 8006e24:	00db      	lsls	r3, r3, #3
 8006e26:	4413      	add	r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	4413      	add	r3, r2
 8006e32:	3304      	adds	r3, #4
 8006e34:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	0c5b      	lsrs	r3, r3, #17
 8006e3a:	f003 030f 	and.w	r3, r3, #15
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d124      	bne.n	8006e8c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006e48:	4013      	ands	r3, r2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d035      	beq.n	8006eba <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	091b      	lsrs	r3, r3, #4
 8006e56:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006e58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	461a      	mov	r2, r3
 8006e60:	6a38      	ldr	r0, [r7, #32]
 8006e62:	f004 fea7 	bl	800bbb4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	691a      	ldr	r2, [r3, #16]
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	091b      	lsrs	r3, r3, #4
 8006e6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e72:	441a      	add	r2, r3
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	6a1a      	ldr	r2, [r3, #32]
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	091b      	lsrs	r3, r3, #4
 8006e80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e84:	441a      	add	r2, r3
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	621a      	str	r2, [r3, #32]
 8006e8a:	e016      	b.n	8006eba <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	0c5b      	lsrs	r3, r3, #17
 8006e90:	f003 030f 	and.w	r3, r3, #15
 8006e94:	2b06      	cmp	r3, #6
 8006e96:	d110      	bne.n	8006eba <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006e9e:	2208      	movs	r2, #8
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	6a38      	ldr	r0, [r7, #32]
 8006ea4:	f004 fe86 	bl	800bbb4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	6a1a      	ldr	r2, [r3, #32]
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	091b      	lsrs	r3, r3, #4
 8006eb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006eb4:	441a      	add	r2, r3
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	699a      	ldr	r2, [r3, #24]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f042 0210 	orr.w	r2, r2, #16
 8006ec8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f005 f804 	bl	800bedc <USB_ReadInterrupts>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006eda:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ede:	f040 80a7 	bne.w	8007030 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f005 f809 	bl	800bf02 <USB_ReadDevAllOutEpInterrupt>
 8006ef0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006ef2:	e099      	b.n	8007028 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 808e 	beq.w	800701c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f06:	b2d2      	uxtb	r2, r2
 8006f08:	4611      	mov	r1, r2
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f005 f82d 	bl	800bf6a <USB_ReadDevOutEPInterrupt>
 8006f10:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f003 0301 	and.w	r3, r3, #1
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00c      	beq.n	8006f36 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1e:	015a      	lsls	r2, r3, #5
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	4413      	add	r3, r2
 8006f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f28:	461a      	mov	r2, r3
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006f2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 fec3 	bl	8007cbc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f003 0308 	and.w	r3, r3, #8
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00c      	beq.n	8006f5a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	2308      	movs	r3, #8
 8006f50:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006f52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 ff99 	bl	8007e8c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	f003 0310 	and.w	r3, r3, #16
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d008      	beq.n	8006f76 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f70:	461a      	mov	r2, r3
 8006f72:	2310      	movs	r3, #16
 8006f74:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f003 0302 	and.w	r3, r3, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d030      	beq.n	8006fe2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f88:	2b80      	cmp	r3, #128	; 0x80
 8006f8a:	d109      	bne.n	8006fa0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	69fa      	ldr	r2, [r7, #28]
 8006f96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f9e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	00db      	lsls	r3, r3, #3
 8006fa6:	4413      	add	r3, r2
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	78db      	ldrb	r3, [r3, #3]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d108      	bne.n	8006fd0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	4619      	mov	r1, r3
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f007 fbb0 	bl	800e730 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd2:	015a      	lsls	r2, r3, #5
 8006fd4:	69fb      	ldr	r3, [r7, #28]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fdc:	461a      	mov	r2, r3
 8006fde:	2302      	movs	r3, #2
 8006fe0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f003 0320 	and.w	r3, r3, #32
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d008      	beq.n	8006ffe <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fee:	015a      	lsls	r2, r3, #5
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	2320      	movs	r3, #32
 8006ffc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d009      	beq.n	800701c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700a:	015a      	lsls	r2, r3, #5
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	4413      	add	r3, r2
 8007010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007014:	461a      	mov	r2, r3
 8007016:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800701a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800701c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701e:	3301      	adds	r3, #1
 8007020:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007024:	085b      	lsrs	r3, r3, #1
 8007026:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800702a:	2b00      	cmp	r3, #0
 800702c:	f47f af62 	bne.w	8006ef4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4618      	mov	r0, r3
 8007036:	f004 ff51 	bl	800bedc <USB_ReadInterrupts>
 800703a:	4603      	mov	r3, r0
 800703c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007040:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007044:	f040 80db 	bne.w	80071fe <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4618      	mov	r0, r3
 800704e:	f004 ff72 	bl	800bf36 <USB_ReadDevAllInEpInterrupt>
 8007052:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8007054:	2300      	movs	r3, #0
 8007056:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007058:	e0cd      	b.n	80071f6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800705a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 80c2 	beq.w	80071ea <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800706c:	b2d2      	uxtb	r2, r2
 800706e:	4611      	mov	r1, r2
 8007070:	4618      	mov	r0, r3
 8007072:	f004 ff98 	bl	800bfa6 <USB_ReadDevInEPInterrupt>
 8007076:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	f003 0301 	and.w	r3, r3, #1
 800707e:	2b00      	cmp	r3, #0
 8007080:	d057      	beq.n	8007132 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007084:	f003 030f 	and.w	r3, r3, #15
 8007088:	2201      	movs	r2, #1
 800708a:	fa02 f303 	lsl.w	r3, r2, r3
 800708e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007096:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	43db      	mvns	r3, r3
 800709c:	69f9      	ldr	r1, [r7, #28]
 800709e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070a2:	4013      	ands	r3, r2
 80070a4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80070a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b2:	461a      	mov	r2, r3
 80070b4:	2301      	movs	r3, #1
 80070b6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d132      	bne.n	8007126 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80070c0:	6879      	ldr	r1, [r7, #4]
 80070c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070c4:	4613      	mov	r3, r2
 80070c6:	00db      	lsls	r3, r3, #3
 80070c8:	4413      	add	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	440b      	add	r3, r1
 80070ce:	334c      	adds	r3, #76	; 0x4c
 80070d0:	6819      	ldr	r1, [r3, #0]
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d6:	4613      	mov	r3, r2
 80070d8:	00db      	lsls	r3, r3, #3
 80070da:	4413      	add	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4403      	add	r3, r0
 80070e0:	3348      	adds	r3, #72	; 0x48
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4419      	add	r1, r3
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ea:	4613      	mov	r3, r2
 80070ec:	00db      	lsls	r3, r3, #3
 80070ee:	4413      	add	r3, r2
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4403      	add	r3, r0
 80070f4:	334c      	adds	r3, #76	; 0x4c
 80070f6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d113      	bne.n	8007126 <HAL_PCD_IRQHandler+0x3a2>
 80070fe:	6879      	ldr	r1, [r7, #4]
 8007100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007102:	4613      	mov	r3, r2
 8007104:	00db      	lsls	r3, r3, #3
 8007106:	4413      	add	r3, r2
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	440b      	add	r3, r1
 800710c:	3354      	adds	r3, #84	; 0x54
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d108      	bne.n	8007126 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6818      	ldr	r0, [r3, #0]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800711e:	461a      	mov	r2, r3
 8007120:	2101      	movs	r1, #1
 8007122:	f004 ff9f 	bl	800c064 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	b2db      	uxtb	r3, r3
 800712a:	4619      	mov	r1, r3
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f007 fa7a 	bl	800e626 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	f003 0308 	and.w	r3, r3, #8
 8007138:	2b00      	cmp	r3, #0
 800713a:	d008      	beq.n	800714e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800713c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713e:	015a      	lsls	r2, r3, #5
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	4413      	add	r3, r2
 8007144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007148:	461a      	mov	r2, r3
 800714a:	2308      	movs	r3, #8
 800714c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f003 0310 	and.w	r3, r3, #16
 8007154:	2b00      	cmp	r3, #0
 8007156:	d008      	beq.n	800716a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	4413      	add	r3, r2
 8007160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007164:	461a      	mov	r2, r3
 8007166:	2310      	movs	r3, #16
 8007168:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007170:	2b00      	cmp	r3, #0
 8007172:	d008      	beq.n	8007186 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007176:	015a      	lsls	r2, r3, #5
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	4413      	add	r3, r2
 800717c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007180:	461a      	mov	r2, r3
 8007182:	2340      	movs	r3, #64	; 0x40
 8007184:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d023      	beq.n	80071d8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007190:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007192:	6a38      	ldr	r0, [r7, #32]
 8007194:	f003 fe80 	bl	800ae98 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800719a:	4613      	mov	r3, r2
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	4413      	add	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	3338      	adds	r3, #56	; 0x38
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	4413      	add	r3, r2
 80071a8:	3304      	adds	r3, #4
 80071aa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	78db      	ldrb	r3, [r3, #3]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d108      	bne.n	80071c6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	2200      	movs	r2, #0
 80071b8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	4619      	mov	r1, r3
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f007 fac7 	bl	800e754 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80071c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c8:	015a      	lsls	r2, r3, #5
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071d2:	461a      	mov	r2, r3
 80071d4:	2302      	movs	r3, #2
 80071d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80071e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 fcdb 	bl	8007ba0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ec:	3301      	adds	r3, #1
 80071ee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80071f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f2:	085b      	lsrs	r3, r3, #1
 80071f4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80071f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f47f af2e 	bne.w	800705a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4618      	mov	r0, r3
 8007204:	f004 fe6a 	bl	800bedc <USB_ReadInterrupts>
 8007208:	4603      	mov	r3, r0
 800720a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800720e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007212:	d122      	bne.n	800725a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	69fa      	ldr	r2, [r7, #28]
 800721e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007222:	f023 0301 	bic.w	r3, r3, #1
 8007226:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800722e:	2b01      	cmp	r3, #1
 8007230:	d108      	bne.n	8007244 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800723a:	2100      	movs	r1, #0
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 fec3 	bl	8007fc8 <HAL_PCDEx_LPM_Callback>
 8007242:	e002      	b.n	800724a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f007 fa65 	bl	800e714 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	695a      	ldr	r2, [r3, #20]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007258:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4618      	mov	r0, r3
 8007260:	f004 fe3c 	bl	800bedc <USB_ReadInterrupts>
 8007264:	4603      	mov	r3, r0
 8007266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800726a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800726e:	d112      	bne.n	8007296 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f003 0301 	and.w	r3, r3, #1
 800727c:	2b01      	cmp	r3, #1
 800727e:	d102      	bne.n	8007286 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f007 fa21 	bl	800e6c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	695a      	ldr	r2, [r3, #20]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007294:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4618      	mov	r0, r3
 800729c:	f004 fe1e 	bl	800bedc <USB_ReadInterrupts>
 80072a0:	4603      	mov	r3, r0
 80072a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072aa:	f040 80b7 	bne.w	800741c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	69fa      	ldr	r2, [r7, #28]
 80072b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072bc:	f023 0301 	bic.w	r3, r3, #1
 80072c0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2110      	movs	r1, #16
 80072c8:	4618      	mov	r0, r3
 80072ca:	f003 fde5 	bl	800ae98 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072ce:	2300      	movs	r3, #0
 80072d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072d2:	e046      	b.n	8007362 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80072d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d6:	015a      	lsls	r2, r3, #5
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	4413      	add	r3, r2
 80072dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072e0:	461a      	mov	r2, r3
 80072e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072e6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80072e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ea:	015a      	lsls	r2, r3, #5
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80072f8:	0151      	lsls	r1, r2, #5
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	440a      	add	r2, r1
 80072fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007302:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007306:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	461a      	mov	r2, r3
 8007316:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800731a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800731c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731e:	015a      	lsls	r2, r3, #5
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	4413      	add	r3, r2
 8007324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800732c:	0151      	lsls	r1, r2, #5
 800732e:	69fa      	ldr	r2, [r7, #28]
 8007330:	440a      	add	r2, r1
 8007332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007336:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800733a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800733c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800733e:	015a      	lsls	r2, r3, #5
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	4413      	add	r3, r2
 8007344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800734c:	0151      	lsls	r1, r2, #5
 800734e:	69fa      	ldr	r2, [r7, #28]
 8007350:	440a      	add	r2, r1
 8007352:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007356:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800735a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800735c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800735e:	3301      	adds	r3, #1
 8007360:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007368:	429a      	cmp	r2, r3
 800736a:	d3b3      	bcc.n	80072d4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007372:	69db      	ldr	r3, [r3, #28]
 8007374:	69fa      	ldr	r2, [r7, #28]
 8007376:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800737a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800737e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007384:	2b00      	cmp	r3, #0
 8007386:	d016      	beq.n	80073b6 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800738e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007392:	69fa      	ldr	r2, [r7, #28]
 8007394:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007398:	f043 030b 	orr.w	r3, r3, #11
 800739c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073a8:	69fa      	ldr	r2, [r7, #28]
 80073aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073ae:	f043 030b 	orr.w	r3, r3, #11
 80073b2:	6453      	str	r3, [r2, #68]	; 0x44
 80073b4:	e015      	b.n	80073e2 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073bc:	695b      	ldr	r3, [r3, #20]
 80073be:	69fa      	ldr	r2, [r7, #28]
 80073c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80073c8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80073cc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073dc:	f043 030b 	orr.w	r3, r3, #11
 80073e0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	69fa      	ldr	r2, [r7, #28]
 80073ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073f0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80073f4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6818      	ldr	r0, [r3, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007406:	461a      	mov	r2, r3
 8007408:	f004 fe2c 	bl	800c064 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	695a      	ldr	r2, [r3, #20]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800741a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4618      	mov	r0, r3
 8007422:	f004 fd5b 	bl	800bedc <USB_ReadInterrupts>
 8007426:	4603      	mov	r3, r0
 8007428:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800742c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007430:	d124      	bne.n	800747c <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4618      	mov	r0, r3
 8007438:	f004 fdf1 	bl	800c01e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4618      	mov	r0, r3
 8007442:	f003 fda6 	bl	800af92 <USB_GetDevSpeed>
 8007446:	4603      	mov	r3, r0
 8007448:	461a      	mov	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681c      	ldr	r4, [r3, #0]
 8007452:	f001 f9e9 	bl	8008828 <HAL_RCC_GetHCLKFreq>
 8007456:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800745c:	b2db      	uxtb	r3, r3
 800745e:	461a      	mov	r2, r3
 8007460:	4620      	mov	r0, r4
 8007462:	f003 faa5 	bl	800a9b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f007 f905 	bl	800e676 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	695a      	ldr	r2, [r3, #20]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800747a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4618      	mov	r0, r3
 8007482:	f004 fd2b 	bl	800bedc <USB_ReadInterrupts>
 8007486:	4603      	mov	r3, r0
 8007488:	f003 0308 	and.w	r3, r3, #8
 800748c:	2b08      	cmp	r3, #8
 800748e:	d10a      	bne.n	80074a6 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f007 f8e2 	bl	800e65a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	695a      	ldr	r2, [r3, #20]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f002 0208 	and.w	r2, r2, #8
 80074a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4618      	mov	r0, r3
 80074ac:	f004 fd16 	bl	800bedc <USB_ReadInterrupts>
 80074b0:	4603      	mov	r3, r0
 80074b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b6:	2b80      	cmp	r3, #128	; 0x80
 80074b8:	d122      	bne.n	8007500 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074c6:	2301      	movs	r3, #1
 80074c8:	627b      	str	r3, [r7, #36]	; 0x24
 80074ca:	e014      	b.n	80074f6 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80074cc:	6879      	ldr	r1, [r7, #4]
 80074ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074d0:	4613      	mov	r3, r2
 80074d2:	00db      	lsls	r3, r3, #3
 80074d4:	4413      	add	r3, r2
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	440b      	add	r3, r1
 80074da:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d105      	bne.n	80074f0 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	4619      	mov	r1, r3
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fb27 	bl	8007b3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	3301      	adds	r3, #1
 80074f4:	627b      	str	r3, [r7, #36]	; 0x24
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d3e5      	bcc.n	80074cc <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4618      	mov	r0, r3
 8007506:	f004 fce9 	bl	800bedc <USB_ReadInterrupts>
 800750a:	4603      	mov	r3, r0
 800750c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007510:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007514:	d13b      	bne.n	800758e <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007516:	2301      	movs	r3, #1
 8007518:	627b      	str	r3, [r7, #36]	; 0x24
 800751a:	e02b      	b.n	8007574 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800751c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751e:	015a      	lsls	r2, r3, #5
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	4413      	add	r3, r2
 8007524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800752c:	6879      	ldr	r1, [r7, #4]
 800752e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007530:	4613      	mov	r3, r2
 8007532:	00db      	lsls	r3, r3, #3
 8007534:	4413      	add	r3, r2
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	440b      	add	r3, r1
 800753a:	3340      	adds	r3, #64	; 0x40
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d115      	bne.n	800756e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007542:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007544:	2b00      	cmp	r3, #0
 8007546:	da12      	bge.n	800756e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007548:	6879      	ldr	r1, [r7, #4]
 800754a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800754c:	4613      	mov	r3, r2
 800754e:	00db      	lsls	r3, r3, #3
 8007550:	4413      	add	r3, r2
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	440b      	add	r3, r1
 8007556:	333f      	adds	r3, #63	; 0x3f
 8007558:	2201      	movs	r2, #1
 800755a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	b2db      	uxtb	r3, r3
 8007560:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007564:	b2db      	uxtb	r3, r3
 8007566:	4619      	mov	r1, r3
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fae8 	bl	8007b3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800756e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007570:	3301      	adds	r3, #1
 8007572:	627b      	str	r3, [r7, #36]	; 0x24
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800757a:	429a      	cmp	r2, r3
 800757c:	d3ce      	bcc.n	800751c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	695a      	ldr	r2, [r3, #20]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800758c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4618      	mov	r0, r3
 8007594:	f004 fca2 	bl	800bedc <USB_ReadInterrupts>
 8007598:	4603      	mov	r3, r0
 800759a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800759e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075a2:	d155      	bne.n	8007650 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80075a4:	2301      	movs	r3, #1
 80075a6:	627b      	str	r3, [r7, #36]	; 0x24
 80075a8:	e045      	b.n	8007636 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80075aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ac:	015a      	lsls	r2, r3, #5
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80075ba:	6879      	ldr	r1, [r7, #4]
 80075bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075be:	4613      	mov	r3, r2
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	4413      	add	r3, r2
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	440b      	add	r3, r1
 80075c8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d12e      	bne.n	8007630 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80075d2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	da2b      	bge.n	8007630 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80075e4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d121      	bne.n	8007630 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80075ec:	6879      	ldr	r1, [r7, #4]
 80075ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075f0:	4613      	mov	r3, r2
 80075f2:	00db      	lsls	r3, r3, #3
 80075f4:	4413      	add	r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	440b      	add	r3, r1
 80075fa:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80075fe:	2201      	movs	r2, #1
 8007600:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007602:	6a3b      	ldr	r3, [r7, #32]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	695b      	ldr	r3, [r3, #20]
 8007612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007616:	2b00      	cmp	r3, #0
 8007618:	d10a      	bne.n	8007630 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	69fa      	ldr	r2, [r7, #28]
 8007624:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007628:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800762c:	6053      	str	r3, [r2, #4]
            break;
 800762e:	e007      	b.n	8007640 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007632:	3301      	adds	r3, #1
 8007634:	627b      	str	r3, [r7, #36]	; 0x24
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800763c:	429a      	cmp	r2, r3
 800763e:	d3b4      	bcc.n	80075aa <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	695a      	ldr	r2, [r3, #20]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800764e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4618      	mov	r0, r3
 8007656:	f004 fc41 	bl	800bedc <USB_ReadInterrupts>
 800765a:	4603      	mov	r3, r0
 800765c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007664:	d10a      	bne.n	800767c <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f007 f886 	bl	800e778 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	695a      	ldr	r2, [r3, #20]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800767a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4618      	mov	r0, r3
 8007682:	f004 fc2b 	bl	800bedc <USB_ReadInterrupts>
 8007686:	4603      	mov	r3, r0
 8007688:	f003 0304 	and.w	r3, r3, #4
 800768c:	2b04      	cmp	r3, #4
 800768e:	d115      	bne.n	80076bc <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	f003 0304 	and.w	r3, r3, #4
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d002      	beq.n	80076a8 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f007 f876 	bl	800e794 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6859      	ldr	r1, [r3, #4]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	69ba      	ldr	r2, [r7, #24]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	605a      	str	r2, [r3, #4]
 80076b8:	e000      	b.n	80076bc <HAL_PCD_IRQHandler+0x938>
      return;
 80076ba:	bf00      	nop
    }
  }
}
 80076bc:	3734      	adds	r7, #52	; 0x34
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd90      	pop	{r4, r7, pc}

080076c2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b082      	sub	sp, #8
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	460b      	mov	r3, r1
 80076cc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d101      	bne.n	80076dc <HAL_PCD_SetAddress+0x1a>
 80076d8:	2302      	movs	r3, #2
 80076da:	e013      	b.n	8007704 <HAL_PCD_SetAddress+0x42>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	78fa      	ldrb	r2, [r7, #3]
 80076e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	78fa      	ldrb	r2, [r7, #3]
 80076f2:	4611      	mov	r1, r2
 80076f4:	4618      	mov	r0, r3
 80076f6:	f004 fb89 	bl	800be0c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3708      	adds	r7, #8
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	4608      	mov	r0, r1
 8007716:	4611      	mov	r1, r2
 8007718:	461a      	mov	r2, r3
 800771a:	4603      	mov	r3, r0
 800771c:	70fb      	strb	r3, [r7, #3]
 800771e:	460b      	mov	r3, r1
 8007720:	803b      	strh	r3, [r7, #0]
 8007722:	4613      	mov	r3, r2
 8007724:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800772a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800772e:	2b00      	cmp	r3, #0
 8007730:	da0f      	bge.n	8007752 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007732:	78fb      	ldrb	r3, [r7, #3]
 8007734:	f003 020f 	and.w	r2, r3, #15
 8007738:	4613      	mov	r3, r2
 800773a:	00db      	lsls	r3, r3, #3
 800773c:	4413      	add	r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	3338      	adds	r3, #56	; 0x38
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	4413      	add	r3, r2
 8007746:	3304      	adds	r3, #4
 8007748:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2201      	movs	r2, #1
 800774e:	705a      	strb	r2, [r3, #1]
 8007750:	e00f      	b.n	8007772 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007752:	78fb      	ldrb	r3, [r7, #3]
 8007754:	f003 020f 	and.w	r2, r3, #15
 8007758:	4613      	mov	r3, r2
 800775a:	00db      	lsls	r3, r3, #3
 800775c:	4413      	add	r3, r2
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	4413      	add	r3, r2
 8007768:	3304      	adds	r3, #4
 800776a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007772:	78fb      	ldrb	r3, [r7, #3]
 8007774:	f003 030f 	and.w	r3, r3, #15
 8007778:	b2da      	uxtb	r2, r3
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800777e:	883a      	ldrh	r2, [r7, #0]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	78ba      	ldrb	r2, [r7, #2]
 8007788:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	785b      	ldrb	r3, [r3, #1]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d004      	beq.n	800779c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800779c:	78bb      	ldrb	r3, [r7, #2]
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d102      	bne.n	80077a8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2200      	movs	r2, #0
 80077a6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d101      	bne.n	80077b6 <HAL_PCD_EP_Open+0xaa>
 80077b2:	2302      	movs	r3, #2
 80077b4:	e00e      	b.n	80077d4 <HAL_PCD_EP_Open+0xc8>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68f9      	ldr	r1, [r7, #12]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f003 fc09 	bl	800afdc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80077d2:	7afb      	ldrb	r3, [r7, #11]
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3710      	adds	r7, #16
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	460b      	mov	r3, r1
 80077e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80077e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	da0f      	bge.n	8007810 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077f0:	78fb      	ldrb	r3, [r7, #3]
 80077f2:	f003 020f 	and.w	r2, r3, #15
 80077f6:	4613      	mov	r3, r2
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	4413      	add	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	3338      	adds	r3, #56	; 0x38
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	4413      	add	r3, r2
 8007804:	3304      	adds	r3, #4
 8007806:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2201      	movs	r2, #1
 800780c:	705a      	strb	r2, [r3, #1]
 800780e:	e00f      	b.n	8007830 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007810:	78fb      	ldrb	r3, [r7, #3]
 8007812:	f003 020f 	and.w	r2, r3, #15
 8007816:	4613      	mov	r3, r2
 8007818:	00db      	lsls	r3, r3, #3
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	4413      	add	r3, r2
 8007826:	3304      	adds	r3, #4
 8007828:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007830:	78fb      	ldrb	r3, [r7, #3]
 8007832:	f003 030f 	and.w	r3, r3, #15
 8007836:	b2da      	uxtb	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007842:	2b01      	cmp	r3, #1
 8007844:	d101      	bne.n	800784a <HAL_PCD_EP_Close+0x6e>
 8007846:	2302      	movs	r3, #2
 8007848:	e00e      	b.n	8007868 <HAL_PCD_EP_Close+0x8c>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68f9      	ldr	r1, [r7, #12]
 8007858:	4618      	mov	r0, r3
 800785a:	f003 fc47 	bl	800b0ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3710      	adds	r7, #16
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	607a      	str	r2, [r7, #4]
 800787a:	603b      	str	r3, [r7, #0]
 800787c:	460b      	mov	r3, r1
 800787e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007880:	7afb      	ldrb	r3, [r7, #11]
 8007882:	f003 020f 	and.w	r2, r3, #15
 8007886:	4613      	mov	r3, r2
 8007888:	00db      	lsls	r3, r3, #3
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	4413      	add	r3, r2
 8007896:	3304      	adds	r3, #4
 8007898:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	2200      	movs	r2, #0
 80078aa:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	2200      	movs	r2, #0
 80078b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80078b2:	7afb      	ldrb	r3, [r7, #11]
 80078b4:	f003 030f 	and.w	r3, r3, #15
 80078b8:	b2da      	uxtb	r2, r3
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d102      	bne.n	80078cc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80078cc:	7afb      	ldrb	r3, [r7, #11]
 80078ce:	f003 030f 	and.w	r3, r3, #15
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d109      	bne.n	80078ea <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6818      	ldr	r0, [r3, #0]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	461a      	mov	r2, r3
 80078e2:	6979      	ldr	r1, [r7, #20]
 80078e4:	f003 ff26 	bl	800b734 <USB_EP0StartXfer>
 80078e8:	e008      	b.n	80078fc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	461a      	mov	r2, r3
 80078f6:	6979      	ldr	r1, [r7, #20]
 80078f8:	f003 fcd4 	bl	800b2a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3718      	adds	r7, #24
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
 800790e:	460b      	mov	r3, r1
 8007910:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007912:	78fb      	ldrb	r3, [r7, #3]
 8007914:	f003 020f 	and.w	r2, r3, #15
 8007918:	6879      	ldr	r1, [r7, #4]
 800791a:	4613      	mov	r3, r2
 800791c:	00db      	lsls	r3, r3, #3
 800791e:	4413      	add	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	440b      	add	r3, r1
 8007924:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8007928:	681b      	ldr	r3, [r3, #0]
}
 800792a:	4618      	mov	r0, r3
 800792c:	370c      	adds	r7, #12
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b086      	sub	sp, #24
 800793a:	af00      	add	r7, sp, #0
 800793c:	60f8      	str	r0, [r7, #12]
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	603b      	str	r3, [r7, #0]
 8007942:	460b      	mov	r3, r1
 8007944:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007946:	7afb      	ldrb	r3, [r7, #11]
 8007948:	f003 020f 	and.w	r2, r3, #15
 800794c:	4613      	mov	r3, r2
 800794e:	00db      	lsls	r3, r3, #3
 8007950:	4413      	add	r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	3338      	adds	r3, #56	; 0x38
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	4413      	add	r3, r2
 800795a:	3304      	adds	r3, #4
 800795c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	683a      	ldr	r2, [r7, #0]
 8007968:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2200      	movs	r2, #0
 800796e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	2201      	movs	r2, #1
 8007974:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007976:	7afb      	ldrb	r3, [r7, #11]
 8007978:	f003 030f 	and.w	r3, r3, #15
 800797c:	b2da      	uxtb	r2, r3
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d102      	bne.n	8007990 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007990:	7afb      	ldrb	r3, [r7, #11]
 8007992:	f003 030f 	and.w	r3, r3, #15
 8007996:	2b00      	cmp	r3, #0
 8007998:	d109      	bne.n	80079ae <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6818      	ldr	r0, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	461a      	mov	r2, r3
 80079a6:	6979      	ldr	r1, [r7, #20]
 80079a8:	f003 fec4 	bl	800b734 <USB_EP0StartXfer>
 80079ac:	e008      	b.n	80079c0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6818      	ldr	r0, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	461a      	mov	r2, r3
 80079ba:	6979      	ldr	r1, [r7, #20]
 80079bc:	f003 fc72 	bl	800b2a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3718      	adds	r7, #24
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}

080079ca <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b084      	sub	sp, #16
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	460b      	mov	r3, r1
 80079d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80079d6:	78fb      	ldrb	r3, [r7, #3]
 80079d8:	f003 020f 	and.w	r2, r3, #15
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d901      	bls.n	80079e8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e050      	b.n	8007a8a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80079e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	da0f      	bge.n	8007a10 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079f0:	78fb      	ldrb	r3, [r7, #3]
 80079f2:	f003 020f 	and.w	r2, r3, #15
 80079f6:	4613      	mov	r3, r2
 80079f8:	00db      	lsls	r3, r3, #3
 80079fa:	4413      	add	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	3338      	adds	r3, #56	; 0x38
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	4413      	add	r3, r2
 8007a04:	3304      	adds	r3, #4
 8007a06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	705a      	strb	r2, [r3, #1]
 8007a0e:	e00d      	b.n	8007a2c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007a10:	78fa      	ldrb	r2, [r7, #3]
 8007a12:	4613      	mov	r3, r2
 8007a14:	00db      	lsls	r3, r3, #3
 8007a16:	4413      	add	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	4413      	add	r3, r2
 8007a22:	3304      	adds	r3, #4
 8007a24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a32:	78fb      	ldrb	r3, [r7, #3]
 8007a34:	f003 030f 	and.w	r3, r3, #15
 8007a38:	b2da      	uxtb	r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d101      	bne.n	8007a4c <HAL_PCD_EP_SetStall+0x82>
 8007a48:	2302      	movs	r3, #2
 8007a4a:	e01e      	b.n	8007a8a <HAL_PCD_EP_SetStall+0xc0>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68f9      	ldr	r1, [r7, #12]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f004 f902 	bl	800bc64 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007a60:	78fb      	ldrb	r3, [r7, #3]
 8007a62:	f003 030f 	and.w	r3, r3, #15
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d10a      	bne.n	8007a80 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6818      	ldr	r0, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	b2d9      	uxtb	r1, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	f004 faf2 	bl	800c064 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b084      	sub	sp, #16
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007a9e:	78fb      	ldrb	r3, [r7, #3]
 8007aa0:	f003 020f 	and.w	r2, r3, #15
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d901      	bls.n	8007ab0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e042      	b.n	8007b36 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007ab0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	da0f      	bge.n	8007ad8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ab8:	78fb      	ldrb	r3, [r7, #3]
 8007aba:	f003 020f 	and.w	r2, r3, #15
 8007abe:	4613      	mov	r3, r2
 8007ac0:	00db      	lsls	r3, r3, #3
 8007ac2:	4413      	add	r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	3338      	adds	r3, #56	; 0x38
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	4413      	add	r3, r2
 8007acc:	3304      	adds	r3, #4
 8007ace:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	705a      	strb	r2, [r3, #1]
 8007ad6:	e00f      	b.n	8007af8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ad8:	78fb      	ldrb	r3, [r7, #3]
 8007ada:	f003 020f 	and.w	r2, r3, #15
 8007ade:	4613      	mov	r3, r2
 8007ae0:	00db      	lsls	r3, r3, #3
 8007ae2:	4413      	add	r3, r2
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	4413      	add	r3, r2
 8007aee:	3304      	adds	r3, #4
 8007af0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2200      	movs	r2, #0
 8007af6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007afe:	78fb      	ldrb	r3, [r7, #3]
 8007b00:	f003 030f 	and.w	r3, r3, #15
 8007b04:	b2da      	uxtb	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d101      	bne.n	8007b18 <HAL_PCD_EP_ClrStall+0x86>
 8007b14:	2302      	movs	r3, #2
 8007b16:	e00e      	b.n	8007b36 <HAL_PCD_EP_ClrStall+0xa4>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68f9      	ldr	r1, [r7, #12]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f004 f90a 	bl	800bd40 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b084      	sub	sp, #16
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
 8007b46:	460b      	mov	r3, r1
 8007b48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007b4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	da0c      	bge.n	8007b6c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b52:	78fb      	ldrb	r3, [r7, #3]
 8007b54:	f003 020f 	and.w	r2, r3, #15
 8007b58:	4613      	mov	r3, r2
 8007b5a:	00db      	lsls	r3, r3, #3
 8007b5c:	4413      	add	r3, r2
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	3338      	adds	r3, #56	; 0x38
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	4413      	add	r3, r2
 8007b66:	3304      	adds	r3, #4
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	e00c      	b.n	8007b86 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b6c:	78fb      	ldrb	r3, [r7, #3]
 8007b6e:	f003 020f 	and.w	r2, r3, #15
 8007b72:	4613      	mov	r3, r2
 8007b74:	00db      	lsls	r3, r3, #3
 8007b76:	4413      	add	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	4413      	add	r3, r2
 8007b82:	3304      	adds	r3, #4
 8007b84:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68f9      	ldr	r1, [r7, #12]
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f003 ff29 	bl	800b9e4 <USB_EPStopXfer>
 8007b92:	4603      	mov	r3, r0
 8007b94:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007b96:	7afb      	ldrb	r3, [r7, #11]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b08a      	sub	sp, #40	; 0x28
 8007ba4:	af02      	add	r7, sp, #8
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	00db      	lsls	r3, r3, #3
 8007bba:	4413      	add	r3, r2
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	3338      	adds	r3, #56	; 0x38
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	3304      	adds	r3, #4
 8007bc6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6a1a      	ldr	r2, [r3, #32]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d901      	bls.n	8007bd8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e06c      	b.n	8007cb2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	699a      	ldr	r2, [r3, #24]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6a1b      	ldr	r3, [r3, #32]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	69fa      	ldr	r2, [r7, #28]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d902      	bls.n	8007bf4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	3303      	adds	r3, #3
 8007bf8:	089b      	lsrs	r3, r3, #2
 8007bfa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007bfc:	e02b      	b.n	8007c56 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	699a      	ldr	r2, [r3, #24]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	69fa      	ldr	r2, [r7, #28]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d902      	bls.n	8007c1a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	3303      	adds	r3, #3
 8007c1e:	089b      	lsrs	r3, r3, #2
 8007c20:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6919      	ldr	r1, [r3, #16]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	4603      	mov	r3, r0
 8007c38:	6978      	ldr	r0, [r7, #20]
 8007c3a:	f003 ff7d 	bl	800bb38 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	691a      	ldr	r2, [r3, #16]
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	441a      	add	r2, r3
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6a1a      	ldr	r2, [r3, #32]
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	441a      	add	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	015a      	lsls	r2, r3, #5
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	69ba      	ldr	r2, [r7, #24]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d809      	bhi.n	8007c80 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6a1a      	ldr	r2, [r3, #32]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d203      	bcs.n	8007c80 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d1be      	bne.n	8007bfe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	699a      	ldr	r2, [r3, #24]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a1b      	ldr	r3, [r3, #32]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d811      	bhi.n	8007cb0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	f003 030f 	and.w	r3, r3, #15
 8007c92:	2201      	movs	r2, #1
 8007c94:	fa02 f303 	lsl.w	r3, r2, r3
 8007c98:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	43db      	mvns	r3, r3
 8007ca6:	6939      	ldr	r1, [r7, #16]
 8007ca8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cac:	4013      	ands	r3, r2
 8007cae:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3720      	adds	r7, #32
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b088      	sub	sp, #32
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	333c      	adds	r3, #60	; 0x3c
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	015a      	lsls	r2, r3, #5
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d17b      	bne.n	8007dea <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	f003 0308 	and.w	r3, r3, #8
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d015      	beq.n	8007d28 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	4a61      	ldr	r2, [pc, #388]	; (8007e84 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	f240 80b9 	bls.w	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 80b3 	beq.w	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d1e:	461a      	mov	r2, r3
 8007d20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d24:	6093      	str	r3, [r2, #8]
 8007d26:	e0a7      	b.n	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	f003 0320 	and.w	r3, r3, #32
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d009      	beq.n	8007d46 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	015a      	lsls	r2, r3, #5
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	4413      	add	r3, r2
 8007d3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d3e:	461a      	mov	r2, r3
 8007d40:	2320      	movs	r3, #32
 8007d42:	6093      	str	r3, [r2, #8]
 8007d44:	e098      	b.n	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f040 8093 	bne.w	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	4a4b      	ldr	r2, [pc, #300]	; (8007e84 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d90f      	bls.n	8007d7a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00a      	beq.n	8007d7a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	015a      	lsls	r2, r3, #5
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d70:	461a      	mov	r2, r3
 8007d72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d76:	6093      	str	r3, [r2, #8]
 8007d78:	e07e      	b.n	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	4613      	mov	r3, r2
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	4413      	add	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	3304      	adds	r3, #4
 8007d8e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	69da      	ldr	r2, [r3, #28]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	0159      	lsls	r1, r3, #5
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	440b      	add	r3, r1
 8007d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007da6:	1ad2      	subs	r2, r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d114      	bne.n	8007ddc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d109      	bne.n	8007dce <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6818      	ldr	r0, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	2101      	movs	r1, #1
 8007dc8:	f004 f94c 	bl	800c064 <USB_EP0_OutStart>
 8007dcc:	e006      	b.n	8007ddc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	691a      	ldr	r2, [r3, #16]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	441a      	add	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	4619      	mov	r1, r3
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f006 fc04 	bl	800e5f0 <HAL_PCD_DataOutStageCallback>
 8007de8:	e046      	b.n	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	4a26      	ldr	r2, [pc, #152]	; (8007e88 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d124      	bne.n	8007e3c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00a      	beq.n	8007e12 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e08:	461a      	mov	r2, r3
 8007e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e0e:	6093      	str	r3, [r2, #8]
 8007e10:	e032      	b.n	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f003 0320 	and.w	r3, r3, #32
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d008      	beq.n	8007e2e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	015a      	lsls	r2, r3, #5
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	4413      	add	r3, r2
 8007e24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e28:	461a      	mov	r2, r3
 8007e2a:	2320      	movs	r3, #32
 8007e2c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	4619      	mov	r1, r3
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f006 fbdb 	bl	800e5f0 <HAL_PCD_DataOutStageCallback>
 8007e3a:	e01d      	b.n	8007e78 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d114      	bne.n	8007e6c <PCD_EP_OutXfrComplete_int+0x1b0>
 8007e42:	6879      	ldr	r1, [r7, #4]
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	4613      	mov	r3, r2
 8007e48:	00db      	lsls	r3, r3, #3
 8007e4a:	4413      	add	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	440b      	add	r3, r1
 8007e50:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d108      	bne.n	8007e6c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007e64:	461a      	mov	r2, r3
 8007e66:	2100      	movs	r1, #0
 8007e68:	f004 f8fc 	bl	800c064 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	4619      	mov	r1, r3
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f006 fbbc 	bl	800e5f0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3720      	adds	r7, #32
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	4f54300a 	.word	0x4f54300a
 8007e88:	4f54310a 	.word	0x4f54310a

08007e8c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b086      	sub	sp, #24
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	333c      	adds	r3, #60	; 0x3c
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	015a      	lsls	r2, r3, #5
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	4413      	add	r3, r2
 8007eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	4a15      	ldr	r2, [pc, #84]	; (8007f14 <PCD_EP_OutSetupPacket_int+0x88>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d90e      	bls.n	8007ee0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d009      	beq.n	8007ee0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ed8:	461a      	mov	r2, r3
 8007eda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ede:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f006 fb73 	bl	800e5cc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	4a0a      	ldr	r2, [pc, #40]	; (8007f14 <PCD_EP_OutSetupPacket_int+0x88>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d90c      	bls.n	8007f08 <PCD_EP_OutSetupPacket_int+0x7c>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d108      	bne.n	8007f08 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6818      	ldr	r0, [r3, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007f00:	461a      	mov	r2, r3
 8007f02:	2101      	movs	r1, #1
 8007f04:	f004 f8ae 	bl	800c064 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3718      	adds	r7, #24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
 8007f12:	bf00      	nop
 8007f14:	4f54300a 	.word	0x4f54300a

08007f18 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	70fb      	strb	r3, [r7, #3]
 8007f24:	4613      	mov	r3, r2
 8007f26:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007f30:	78fb      	ldrb	r3, [r7, #3]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d107      	bne.n	8007f46 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007f36:	883b      	ldrh	r3, [r7, #0]
 8007f38:	0419      	lsls	r1, r3, #16
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	430a      	orrs	r2, r1
 8007f42:	629a      	str	r2, [r3, #40]	; 0x28
 8007f44:	e028      	b.n	8007f98 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f4c:	0c1b      	lsrs	r3, r3, #16
 8007f4e:	68ba      	ldr	r2, [r7, #8]
 8007f50:	4413      	add	r3, r2
 8007f52:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007f54:	2300      	movs	r3, #0
 8007f56:	73fb      	strb	r3, [r7, #15]
 8007f58:	e00d      	b.n	8007f76 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	7bfb      	ldrb	r3, [r7, #15]
 8007f60:	3340      	adds	r3, #64	; 0x40
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	4413      	add	r3, r2
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	0c1b      	lsrs	r3, r3, #16
 8007f6a:	68ba      	ldr	r2, [r7, #8]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007f70:	7bfb      	ldrb	r3, [r7, #15]
 8007f72:	3301      	adds	r3, #1
 8007f74:	73fb      	strb	r3, [r7, #15]
 8007f76:	7bfa      	ldrb	r2, [r7, #15]
 8007f78:	78fb      	ldrb	r3, [r7, #3]
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d3ec      	bcc.n	8007f5a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007f80:	883b      	ldrh	r3, [r7, #0]
 8007f82:	0418      	lsls	r0, r3, #16
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6819      	ldr	r1, [r3, #0]
 8007f88:	78fb      	ldrb	r3, [r7, #3]
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	4302      	orrs	r2, r0
 8007f90:	3340      	adds	r3, #64	; 0x40
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	440b      	add	r3, r1
 8007f96:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3714      	adds	r7, #20
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr

08007fa6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007fa6:	b480      	push	{r7}
 8007fa8:	b083      	sub	sp, #12
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
 8007fae:	460b      	mov	r3, r1
 8007fb0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	887a      	ldrh	r2, [r7, #2]
 8007fb8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e267      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 0301 	and.w	r3, r3, #1
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d075      	beq.n	80080ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007ffe:	4b88      	ldr	r3, [pc, #544]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	f003 030c 	and.w	r3, r3, #12
 8008006:	2b04      	cmp	r3, #4
 8008008:	d00c      	beq.n	8008024 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800800a:	4b85      	ldr	r3, [pc, #532]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008012:	2b08      	cmp	r3, #8
 8008014:	d112      	bne.n	800803c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008016:	4b82      	ldr	r3, [pc, #520]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800801e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008022:	d10b      	bne.n	800803c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008024:	4b7e      	ldr	r3, [pc, #504]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800802c:	2b00      	cmp	r3, #0
 800802e:	d05b      	beq.n	80080e8 <HAL_RCC_OscConfig+0x108>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d157      	bne.n	80080e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e242      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008044:	d106      	bne.n	8008054 <HAL_RCC_OscConfig+0x74>
 8008046:	4b76      	ldr	r3, [pc, #472]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a75      	ldr	r2, [pc, #468]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800804c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	e01d      	b.n	8008090 <HAL_RCC_OscConfig+0xb0>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800805c:	d10c      	bne.n	8008078 <HAL_RCC_OscConfig+0x98>
 800805e:	4b70      	ldr	r3, [pc, #448]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a6f      	ldr	r2, [pc, #444]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008064:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008068:	6013      	str	r3, [r2, #0]
 800806a:	4b6d      	ldr	r3, [pc, #436]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a6c      	ldr	r2, [pc, #432]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008074:	6013      	str	r3, [r2, #0]
 8008076:	e00b      	b.n	8008090 <HAL_RCC_OscConfig+0xb0>
 8008078:	4b69      	ldr	r3, [pc, #420]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a68      	ldr	r2, [pc, #416]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800807e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008082:	6013      	str	r3, [r2, #0]
 8008084:	4b66      	ldr	r3, [pc, #408]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a65      	ldr	r2, [pc, #404]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800808a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800808e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d013      	beq.n	80080c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008098:	f7fb fa2e 	bl	80034f8 <HAL_GetTick>
 800809c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800809e:	e008      	b.n	80080b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080a0:	f7fb fa2a 	bl	80034f8 <HAL_GetTick>
 80080a4:	4602      	mov	r2, r0
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	2b64      	cmp	r3, #100	; 0x64
 80080ac:	d901      	bls.n	80080b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e207      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080b2:	4b5b      	ldr	r3, [pc, #364]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d0f0      	beq.n	80080a0 <HAL_RCC_OscConfig+0xc0>
 80080be:	e014      	b.n	80080ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080c0:	f7fb fa1a 	bl	80034f8 <HAL_GetTick>
 80080c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080c6:	e008      	b.n	80080da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080c8:	f7fb fa16 	bl	80034f8 <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	2b64      	cmp	r3, #100	; 0x64
 80080d4:	d901      	bls.n	80080da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e1f3      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080da:	4b51      	ldr	r3, [pc, #324]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1f0      	bne.n	80080c8 <HAL_RCC_OscConfig+0xe8>
 80080e6:	e000      	b.n	80080ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0302 	and.w	r3, r3, #2
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d063      	beq.n	80081be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80080f6:	4b4a      	ldr	r3, [pc, #296]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	f003 030c 	and.w	r3, r3, #12
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00b      	beq.n	800811a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008102:	4b47      	ldr	r3, [pc, #284]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800810a:	2b08      	cmp	r3, #8
 800810c:	d11c      	bne.n	8008148 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800810e:	4b44      	ldr	r3, [pc, #272]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008116:	2b00      	cmp	r3, #0
 8008118:	d116      	bne.n	8008148 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800811a:	4b41      	ldr	r3, [pc, #260]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 0302 	and.w	r3, r3, #2
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <HAL_RCC_OscConfig+0x152>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	2b01      	cmp	r3, #1
 800812c:	d001      	beq.n	8008132 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	e1c7      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008132:	4b3b      	ldr	r3, [pc, #236]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	00db      	lsls	r3, r3, #3
 8008140:	4937      	ldr	r1, [pc, #220]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008142:	4313      	orrs	r3, r2
 8008144:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008146:	e03a      	b.n	80081be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d020      	beq.n	8008192 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008150:	4b34      	ldr	r3, [pc, #208]	; (8008224 <HAL_RCC_OscConfig+0x244>)
 8008152:	2201      	movs	r2, #1
 8008154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008156:	f7fb f9cf 	bl	80034f8 <HAL_GetTick>
 800815a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800815c:	e008      	b.n	8008170 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800815e:	f7fb f9cb 	bl	80034f8 <HAL_GetTick>
 8008162:	4602      	mov	r2, r0
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	2b02      	cmp	r3, #2
 800816a:	d901      	bls.n	8008170 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800816c:	2303      	movs	r3, #3
 800816e:	e1a8      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008170:	4b2b      	ldr	r3, [pc, #172]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0302 	and.w	r3, r3, #2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d0f0      	beq.n	800815e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800817c:	4b28      	ldr	r3, [pc, #160]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	00db      	lsls	r3, r3, #3
 800818a:	4925      	ldr	r1, [pc, #148]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 800818c:	4313      	orrs	r3, r2
 800818e:	600b      	str	r3, [r1, #0]
 8008190:	e015      	b.n	80081be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008192:	4b24      	ldr	r3, [pc, #144]	; (8008224 <HAL_RCC_OscConfig+0x244>)
 8008194:	2200      	movs	r2, #0
 8008196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008198:	f7fb f9ae 	bl	80034f8 <HAL_GetTick>
 800819c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800819e:	e008      	b.n	80081b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80081a0:	f7fb f9aa 	bl	80034f8 <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d901      	bls.n	80081b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e187      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081b2:	4b1b      	ldr	r3, [pc, #108]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f003 0302 	and.w	r3, r3, #2
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1f0      	bne.n	80081a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 0308 	and.w	r3, r3, #8
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d036      	beq.n	8008238 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	695b      	ldr	r3, [r3, #20]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d016      	beq.n	8008200 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081d2:	4b15      	ldr	r3, [pc, #84]	; (8008228 <HAL_RCC_OscConfig+0x248>)
 80081d4:	2201      	movs	r2, #1
 80081d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081d8:	f7fb f98e 	bl	80034f8 <HAL_GetTick>
 80081dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081de:	e008      	b.n	80081f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081e0:	f7fb f98a 	bl	80034f8 <HAL_GetTick>
 80081e4:	4602      	mov	r2, r0
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	1ad3      	subs	r3, r2, r3
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d901      	bls.n	80081f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80081ee:	2303      	movs	r3, #3
 80081f0:	e167      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081f2:	4b0b      	ldr	r3, [pc, #44]	; (8008220 <HAL_RCC_OscConfig+0x240>)
 80081f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081f6:	f003 0302 	and.w	r3, r3, #2
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d0f0      	beq.n	80081e0 <HAL_RCC_OscConfig+0x200>
 80081fe:	e01b      	b.n	8008238 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008200:	4b09      	ldr	r3, [pc, #36]	; (8008228 <HAL_RCC_OscConfig+0x248>)
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008206:	f7fb f977 	bl	80034f8 <HAL_GetTick>
 800820a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800820c:	e00e      	b.n	800822c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800820e:	f7fb f973 	bl	80034f8 <HAL_GetTick>
 8008212:	4602      	mov	r2, r0
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	2b02      	cmp	r3, #2
 800821a:	d907      	bls.n	800822c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e150      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
 8008220:	40023800 	.word	0x40023800
 8008224:	42470000 	.word	0x42470000
 8008228:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800822c:	4b88      	ldr	r3, [pc, #544]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800822e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1ea      	bne.n	800820e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 0304 	and.w	r3, r3, #4
 8008240:	2b00      	cmp	r3, #0
 8008242:	f000 8097 	beq.w	8008374 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008246:	2300      	movs	r3, #0
 8008248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800824a:	4b81      	ldr	r3, [pc, #516]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800824c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800824e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d10f      	bne.n	8008276 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008256:	2300      	movs	r3, #0
 8008258:	60bb      	str	r3, [r7, #8]
 800825a:	4b7d      	ldr	r3, [pc, #500]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800825c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825e:	4a7c      	ldr	r2, [pc, #496]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 8008260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008264:	6413      	str	r3, [r2, #64]	; 0x40
 8008266:	4b7a      	ldr	r3, [pc, #488]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 8008268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800826e:	60bb      	str	r3, [r7, #8]
 8008270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008272:	2301      	movs	r3, #1
 8008274:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008276:	4b77      	ldr	r3, [pc, #476]	; (8008454 <HAL_RCC_OscConfig+0x474>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800827e:	2b00      	cmp	r3, #0
 8008280:	d118      	bne.n	80082b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008282:	4b74      	ldr	r3, [pc, #464]	; (8008454 <HAL_RCC_OscConfig+0x474>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a73      	ldr	r2, [pc, #460]	; (8008454 <HAL_RCC_OscConfig+0x474>)
 8008288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800828c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800828e:	f7fb f933 	bl	80034f8 <HAL_GetTick>
 8008292:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008294:	e008      	b.n	80082a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008296:	f7fb f92f 	bl	80034f8 <HAL_GetTick>
 800829a:	4602      	mov	r2, r0
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	2b02      	cmp	r3, #2
 80082a2:	d901      	bls.n	80082a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e10c      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082a8:	4b6a      	ldr	r3, [pc, #424]	; (8008454 <HAL_RCC_OscConfig+0x474>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d0f0      	beq.n	8008296 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d106      	bne.n	80082ca <HAL_RCC_OscConfig+0x2ea>
 80082bc:	4b64      	ldr	r3, [pc, #400]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c0:	4a63      	ldr	r2, [pc, #396]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082c2:	f043 0301 	orr.w	r3, r3, #1
 80082c6:	6713      	str	r3, [r2, #112]	; 0x70
 80082c8:	e01c      	b.n	8008304 <HAL_RCC_OscConfig+0x324>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	2b05      	cmp	r3, #5
 80082d0:	d10c      	bne.n	80082ec <HAL_RCC_OscConfig+0x30c>
 80082d2:	4b5f      	ldr	r3, [pc, #380]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d6:	4a5e      	ldr	r2, [pc, #376]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082d8:	f043 0304 	orr.w	r3, r3, #4
 80082dc:	6713      	str	r3, [r2, #112]	; 0x70
 80082de:	4b5c      	ldr	r3, [pc, #368]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082e2:	4a5b      	ldr	r2, [pc, #364]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082e4:	f043 0301 	orr.w	r3, r3, #1
 80082e8:	6713      	str	r3, [r2, #112]	; 0x70
 80082ea:	e00b      	b.n	8008304 <HAL_RCC_OscConfig+0x324>
 80082ec:	4b58      	ldr	r3, [pc, #352]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082f0:	4a57      	ldr	r2, [pc, #348]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082f2:	f023 0301 	bic.w	r3, r3, #1
 80082f6:	6713      	str	r3, [r2, #112]	; 0x70
 80082f8:	4b55      	ldr	r3, [pc, #340]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082fc:	4a54      	ldr	r2, [pc, #336]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80082fe:	f023 0304 	bic.w	r3, r3, #4
 8008302:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d015      	beq.n	8008338 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800830c:	f7fb f8f4 	bl	80034f8 <HAL_GetTick>
 8008310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008312:	e00a      	b.n	800832a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008314:	f7fb f8f0 	bl	80034f8 <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008322:	4293      	cmp	r3, r2
 8008324:	d901      	bls.n	800832a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008326:	2303      	movs	r3, #3
 8008328:	e0cb      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800832a:	4b49      	ldr	r3, [pc, #292]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800832c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800832e:	f003 0302 	and.w	r3, r3, #2
 8008332:	2b00      	cmp	r3, #0
 8008334:	d0ee      	beq.n	8008314 <HAL_RCC_OscConfig+0x334>
 8008336:	e014      	b.n	8008362 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008338:	f7fb f8de 	bl	80034f8 <HAL_GetTick>
 800833c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800833e:	e00a      	b.n	8008356 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008340:	f7fb f8da 	bl	80034f8 <HAL_GetTick>
 8008344:	4602      	mov	r2, r0
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	1ad3      	subs	r3, r2, r3
 800834a:	f241 3288 	movw	r2, #5000	; 0x1388
 800834e:	4293      	cmp	r3, r2
 8008350:	d901      	bls.n	8008356 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008352:	2303      	movs	r3, #3
 8008354:	e0b5      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008356:	4b3e      	ldr	r3, [pc, #248]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 8008358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800835a:	f003 0302 	and.w	r3, r3, #2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1ee      	bne.n	8008340 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008362:	7dfb      	ldrb	r3, [r7, #23]
 8008364:	2b01      	cmp	r3, #1
 8008366:	d105      	bne.n	8008374 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008368:	4b39      	ldr	r3, [pc, #228]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800836a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836c:	4a38      	ldr	r2, [pc, #224]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800836e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008372:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	699b      	ldr	r3, [r3, #24]
 8008378:	2b00      	cmp	r3, #0
 800837a:	f000 80a1 	beq.w	80084c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800837e:	4b34      	ldr	r3, [pc, #208]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 8008380:	689b      	ldr	r3, [r3, #8]
 8008382:	f003 030c 	and.w	r3, r3, #12
 8008386:	2b08      	cmp	r3, #8
 8008388:	d05c      	beq.n	8008444 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	699b      	ldr	r3, [r3, #24]
 800838e:	2b02      	cmp	r3, #2
 8008390:	d141      	bne.n	8008416 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008392:	4b31      	ldr	r3, [pc, #196]	; (8008458 <HAL_RCC_OscConfig+0x478>)
 8008394:	2200      	movs	r2, #0
 8008396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008398:	f7fb f8ae 	bl	80034f8 <HAL_GetTick>
 800839c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800839e:	e008      	b.n	80083b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083a0:	f7fb f8aa 	bl	80034f8 <HAL_GetTick>
 80083a4:	4602      	mov	r2, r0
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d901      	bls.n	80083b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80083ae:	2303      	movs	r3, #3
 80083b0:	e087      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083b2:	4b27      	ldr	r3, [pc, #156]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d1f0      	bne.n	80083a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	69da      	ldr	r2, [r3, #28]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	431a      	orrs	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083cc:	019b      	lsls	r3, r3, #6
 80083ce:	431a      	orrs	r2, r3
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d4:	085b      	lsrs	r3, r3, #1
 80083d6:	3b01      	subs	r3, #1
 80083d8:	041b      	lsls	r3, r3, #16
 80083da:	431a      	orrs	r2, r3
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e0:	061b      	lsls	r3, r3, #24
 80083e2:	491b      	ldr	r1, [pc, #108]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 80083e4:	4313      	orrs	r3, r2
 80083e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083e8:	4b1b      	ldr	r3, [pc, #108]	; (8008458 <HAL_RCC_OscConfig+0x478>)
 80083ea:	2201      	movs	r2, #1
 80083ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083ee:	f7fb f883 	bl	80034f8 <HAL_GetTick>
 80083f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083f4:	e008      	b.n	8008408 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083f6:	f7fb f87f 	bl	80034f8 <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	2b02      	cmp	r3, #2
 8008402:	d901      	bls.n	8008408 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e05c      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008408:	4b11      	ldr	r3, [pc, #68]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008410:	2b00      	cmp	r3, #0
 8008412:	d0f0      	beq.n	80083f6 <HAL_RCC_OscConfig+0x416>
 8008414:	e054      	b.n	80084c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008416:	4b10      	ldr	r3, [pc, #64]	; (8008458 <HAL_RCC_OscConfig+0x478>)
 8008418:	2200      	movs	r2, #0
 800841a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800841c:	f7fb f86c 	bl	80034f8 <HAL_GetTick>
 8008420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008422:	e008      	b.n	8008436 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008424:	f7fb f868 	bl	80034f8 <HAL_GetTick>
 8008428:	4602      	mov	r2, r0
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	2b02      	cmp	r3, #2
 8008430:	d901      	bls.n	8008436 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008432:	2303      	movs	r3, #3
 8008434:	e045      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008436:	4b06      	ldr	r3, [pc, #24]	; (8008450 <HAL_RCC_OscConfig+0x470>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1f0      	bne.n	8008424 <HAL_RCC_OscConfig+0x444>
 8008442:	e03d      	b.n	80084c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	699b      	ldr	r3, [r3, #24]
 8008448:	2b01      	cmp	r3, #1
 800844a:	d107      	bne.n	800845c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	e038      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
 8008450:	40023800 	.word	0x40023800
 8008454:	40007000 	.word	0x40007000
 8008458:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800845c:	4b1b      	ldr	r3, [pc, #108]	; (80084cc <HAL_RCC_OscConfig+0x4ec>)
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	699b      	ldr	r3, [r3, #24]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d028      	beq.n	80084bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008474:	429a      	cmp	r2, r3
 8008476:	d121      	bne.n	80084bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008482:	429a      	cmp	r2, r3
 8008484:	d11a      	bne.n	80084bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800848c:	4013      	ands	r3, r2
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008492:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008494:	4293      	cmp	r3, r2
 8008496:	d111      	bne.n	80084bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084a2:	085b      	lsrs	r3, r3, #1
 80084a4:	3b01      	subs	r3, #1
 80084a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d107      	bne.n	80084bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d001      	beq.n	80084c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e000      	b.n	80084c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3718      	adds	r7, #24
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	40023800 	.word	0x40023800

080084d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d101      	bne.n	80084e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e0cc      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80084e4:	4b68      	ldr	r3, [pc, #416]	; (8008688 <HAL_RCC_ClockConfig+0x1b8>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 0307 	and.w	r3, r3, #7
 80084ec:	683a      	ldr	r2, [r7, #0]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d90c      	bls.n	800850c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084f2:	4b65      	ldr	r3, [pc, #404]	; (8008688 <HAL_RCC_ClockConfig+0x1b8>)
 80084f4:	683a      	ldr	r2, [r7, #0]
 80084f6:	b2d2      	uxtb	r2, r2
 80084f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80084fa:	4b63      	ldr	r3, [pc, #396]	; (8008688 <HAL_RCC_ClockConfig+0x1b8>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f003 0307 	and.w	r3, r3, #7
 8008502:	683a      	ldr	r2, [r7, #0]
 8008504:	429a      	cmp	r2, r3
 8008506:	d001      	beq.n	800850c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e0b8      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 0302 	and.w	r3, r3, #2
 8008514:	2b00      	cmp	r3, #0
 8008516:	d020      	beq.n	800855a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f003 0304 	and.w	r3, r3, #4
 8008520:	2b00      	cmp	r3, #0
 8008522:	d005      	beq.n	8008530 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008524:	4b59      	ldr	r3, [pc, #356]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	4a58      	ldr	r2, [pc, #352]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 800852a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800852e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 0308 	and.w	r3, r3, #8
 8008538:	2b00      	cmp	r3, #0
 800853a:	d005      	beq.n	8008548 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800853c:	4b53      	ldr	r3, [pc, #332]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	4a52      	ldr	r2, [pc, #328]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008542:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008546:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008548:	4b50      	ldr	r3, [pc, #320]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	494d      	ldr	r1, [pc, #308]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008556:	4313      	orrs	r3, r2
 8008558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	2b00      	cmp	r3, #0
 8008564:	d044      	beq.n	80085f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d107      	bne.n	800857e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800856e:	4b47      	ldr	r3, [pc, #284]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d119      	bne.n	80085ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e07f      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	2b02      	cmp	r3, #2
 8008584:	d003      	beq.n	800858e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800858a:	2b03      	cmp	r3, #3
 800858c:	d107      	bne.n	800859e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800858e:	4b3f      	ldr	r3, [pc, #252]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d109      	bne.n	80085ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e06f      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800859e:	4b3b      	ldr	r3, [pc, #236]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f003 0302 	and.w	r3, r3, #2
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d101      	bne.n	80085ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e067      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80085ae:	4b37      	ldr	r3, [pc, #220]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	f023 0203 	bic.w	r2, r3, #3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	4934      	ldr	r1, [pc, #208]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 80085bc:	4313      	orrs	r3, r2
 80085be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80085c0:	f7fa ff9a 	bl	80034f8 <HAL_GetTick>
 80085c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085c6:	e00a      	b.n	80085de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085c8:	f7fa ff96 	bl	80034f8 <HAL_GetTick>
 80085cc:	4602      	mov	r2, r0
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	1ad3      	subs	r3, r2, r3
 80085d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d901      	bls.n	80085de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e04f      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085de:	4b2b      	ldr	r3, [pc, #172]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	f003 020c 	and.w	r2, r3, #12
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d1eb      	bne.n	80085c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80085f0:	4b25      	ldr	r3, [pc, #148]	; (8008688 <HAL_RCC_ClockConfig+0x1b8>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 0307 	and.w	r3, r3, #7
 80085f8:	683a      	ldr	r2, [r7, #0]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d20c      	bcs.n	8008618 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085fe:	4b22      	ldr	r3, [pc, #136]	; (8008688 <HAL_RCC_ClockConfig+0x1b8>)
 8008600:	683a      	ldr	r2, [r7, #0]
 8008602:	b2d2      	uxtb	r2, r2
 8008604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008606:	4b20      	ldr	r3, [pc, #128]	; (8008688 <HAL_RCC_ClockConfig+0x1b8>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d001      	beq.n	8008618 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	e032      	b.n	800867e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0304 	and.w	r3, r3, #4
 8008620:	2b00      	cmp	r3, #0
 8008622:	d008      	beq.n	8008636 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008624:	4b19      	ldr	r3, [pc, #100]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	4916      	ldr	r1, [pc, #88]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008632:	4313      	orrs	r3, r2
 8008634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 0308 	and.w	r3, r3, #8
 800863e:	2b00      	cmp	r3, #0
 8008640:	d009      	beq.n	8008656 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008642:	4b12      	ldr	r3, [pc, #72]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	00db      	lsls	r3, r3, #3
 8008650:	490e      	ldr	r1, [pc, #56]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 8008652:	4313      	orrs	r3, r2
 8008654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008656:	f000 f821 	bl	800869c <HAL_RCC_GetSysClockFreq>
 800865a:	4602      	mov	r2, r0
 800865c:	4b0b      	ldr	r3, [pc, #44]	; (800868c <HAL_RCC_ClockConfig+0x1bc>)
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	091b      	lsrs	r3, r3, #4
 8008662:	f003 030f 	and.w	r3, r3, #15
 8008666:	490a      	ldr	r1, [pc, #40]	; (8008690 <HAL_RCC_ClockConfig+0x1c0>)
 8008668:	5ccb      	ldrb	r3, [r1, r3]
 800866a:	fa22 f303 	lsr.w	r3, r2, r3
 800866e:	4a09      	ldr	r2, [pc, #36]	; (8008694 <HAL_RCC_ClockConfig+0x1c4>)
 8008670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008672:	4b09      	ldr	r3, [pc, #36]	; (8008698 <HAL_RCC_ClockConfig+0x1c8>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4618      	mov	r0, r3
 8008678:	f7fa fefa 	bl	8003470 <HAL_InitTick>

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	40023c00 	.word	0x40023c00
 800868c:	40023800 	.word	0x40023800
 8008690:	08012b90 	.word	0x08012b90
 8008694:	20000008 	.word	0x20000008
 8008698:	2000000c 	.word	0x2000000c

0800869c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800869c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086a0:	b090      	sub	sp, #64	; 0x40
 80086a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	637b      	str	r3, [r7, #52]	; 0x34
 80086a8:	2300      	movs	r3, #0
 80086aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086ac:	2300      	movs	r3, #0
 80086ae:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80086b0:	2300      	movs	r3, #0
 80086b2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086b4:	4b59      	ldr	r3, [pc, #356]	; (800881c <HAL_RCC_GetSysClockFreq+0x180>)
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	f003 030c 	and.w	r3, r3, #12
 80086bc:	2b08      	cmp	r3, #8
 80086be:	d00d      	beq.n	80086dc <HAL_RCC_GetSysClockFreq+0x40>
 80086c0:	2b08      	cmp	r3, #8
 80086c2:	f200 80a1 	bhi.w	8008808 <HAL_RCC_GetSysClockFreq+0x16c>
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d002      	beq.n	80086d0 <HAL_RCC_GetSysClockFreq+0x34>
 80086ca:	2b04      	cmp	r3, #4
 80086cc:	d003      	beq.n	80086d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80086ce:	e09b      	b.n	8008808 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80086d0:	4b53      	ldr	r3, [pc, #332]	; (8008820 <HAL_RCC_GetSysClockFreq+0x184>)
 80086d2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80086d4:	e09b      	b.n	800880e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80086d6:	4b53      	ldr	r3, [pc, #332]	; (8008824 <HAL_RCC_GetSysClockFreq+0x188>)
 80086d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80086da:	e098      	b.n	800880e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80086dc:	4b4f      	ldr	r3, [pc, #316]	; (800881c <HAL_RCC_GetSysClockFreq+0x180>)
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086e4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80086e6:	4b4d      	ldr	r3, [pc, #308]	; (800881c <HAL_RCC_GetSysClockFreq+0x180>)
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d028      	beq.n	8008744 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086f2:	4b4a      	ldr	r3, [pc, #296]	; (800881c <HAL_RCC_GetSysClockFreq+0x180>)
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	099b      	lsrs	r3, r3, #6
 80086f8:	2200      	movs	r2, #0
 80086fa:	623b      	str	r3, [r7, #32]
 80086fc:	627a      	str	r2, [r7, #36]	; 0x24
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008704:	2100      	movs	r1, #0
 8008706:	4b47      	ldr	r3, [pc, #284]	; (8008824 <HAL_RCC_GetSysClockFreq+0x188>)
 8008708:	fb03 f201 	mul.w	r2, r3, r1
 800870c:	2300      	movs	r3, #0
 800870e:	fb00 f303 	mul.w	r3, r0, r3
 8008712:	4413      	add	r3, r2
 8008714:	4a43      	ldr	r2, [pc, #268]	; (8008824 <HAL_RCC_GetSysClockFreq+0x188>)
 8008716:	fba0 1202 	umull	r1, r2, r0, r2
 800871a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800871c:	460a      	mov	r2, r1
 800871e:	62ba      	str	r2, [r7, #40]	; 0x28
 8008720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008722:	4413      	add	r3, r2
 8008724:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	2200      	movs	r2, #0
 800872a:	61bb      	str	r3, [r7, #24]
 800872c:	61fa      	str	r2, [r7, #28]
 800872e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008732:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008736:	f7f8 fa9f 	bl	8000c78 <__aeabi_uldivmod>
 800873a:	4602      	mov	r2, r0
 800873c:	460b      	mov	r3, r1
 800873e:	4613      	mov	r3, r2
 8008740:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008742:	e053      	b.n	80087ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008744:	4b35      	ldr	r3, [pc, #212]	; (800881c <HAL_RCC_GetSysClockFreq+0x180>)
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	099b      	lsrs	r3, r3, #6
 800874a:	2200      	movs	r2, #0
 800874c:	613b      	str	r3, [r7, #16]
 800874e:	617a      	str	r2, [r7, #20]
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008756:	f04f 0b00 	mov.w	fp, #0
 800875a:	4652      	mov	r2, sl
 800875c:	465b      	mov	r3, fp
 800875e:	f04f 0000 	mov.w	r0, #0
 8008762:	f04f 0100 	mov.w	r1, #0
 8008766:	0159      	lsls	r1, r3, #5
 8008768:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800876c:	0150      	lsls	r0, r2, #5
 800876e:	4602      	mov	r2, r0
 8008770:	460b      	mov	r3, r1
 8008772:	ebb2 080a 	subs.w	r8, r2, sl
 8008776:	eb63 090b 	sbc.w	r9, r3, fp
 800877a:	f04f 0200 	mov.w	r2, #0
 800877e:	f04f 0300 	mov.w	r3, #0
 8008782:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008786:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800878a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800878e:	ebb2 0408 	subs.w	r4, r2, r8
 8008792:	eb63 0509 	sbc.w	r5, r3, r9
 8008796:	f04f 0200 	mov.w	r2, #0
 800879a:	f04f 0300 	mov.w	r3, #0
 800879e:	00eb      	lsls	r3, r5, #3
 80087a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087a4:	00e2      	lsls	r2, r4, #3
 80087a6:	4614      	mov	r4, r2
 80087a8:	461d      	mov	r5, r3
 80087aa:	eb14 030a 	adds.w	r3, r4, sl
 80087ae:	603b      	str	r3, [r7, #0]
 80087b0:	eb45 030b 	adc.w	r3, r5, fp
 80087b4:	607b      	str	r3, [r7, #4]
 80087b6:	f04f 0200 	mov.w	r2, #0
 80087ba:	f04f 0300 	mov.w	r3, #0
 80087be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087c2:	4629      	mov	r1, r5
 80087c4:	028b      	lsls	r3, r1, #10
 80087c6:	4621      	mov	r1, r4
 80087c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80087cc:	4621      	mov	r1, r4
 80087ce:	028a      	lsls	r2, r1, #10
 80087d0:	4610      	mov	r0, r2
 80087d2:	4619      	mov	r1, r3
 80087d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087d6:	2200      	movs	r2, #0
 80087d8:	60bb      	str	r3, [r7, #8]
 80087da:	60fa      	str	r2, [r7, #12]
 80087dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80087e0:	f7f8 fa4a 	bl	8000c78 <__aeabi_uldivmod>
 80087e4:	4602      	mov	r2, r0
 80087e6:	460b      	mov	r3, r1
 80087e8:	4613      	mov	r3, r2
 80087ea:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80087ec:	4b0b      	ldr	r3, [pc, #44]	; (800881c <HAL_RCC_GetSysClockFreq+0x180>)
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	0c1b      	lsrs	r3, r3, #16
 80087f2:	f003 0303 	and.w	r3, r3, #3
 80087f6:	3301      	adds	r3, #1
 80087f8:	005b      	lsls	r3, r3, #1
 80087fa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80087fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80087fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008800:	fbb2 f3f3 	udiv	r3, r2, r3
 8008804:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008806:	e002      	b.n	800880e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008808:	4b05      	ldr	r3, [pc, #20]	; (8008820 <HAL_RCC_GetSysClockFreq+0x184>)
 800880a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800880c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800880e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008810:	4618      	mov	r0, r3
 8008812:	3740      	adds	r7, #64	; 0x40
 8008814:	46bd      	mov	sp, r7
 8008816:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800881a:	bf00      	nop
 800881c:	40023800 	.word	0x40023800
 8008820:	00f42400 	.word	0x00f42400
 8008824:	017d7840 	.word	0x017d7840

08008828 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008828:	b480      	push	{r7}
 800882a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800882c:	4b03      	ldr	r3, [pc, #12]	; (800883c <HAL_RCC_GetHCLKFreq+0x14>)
 800882e:	681b      	ldr	r3, [r3, #0]
}
 8008830:	4618      	mov	r0, r3
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop
 800883c:	20000008 	.word	0x20000008

08008840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008844:	f7ff fff0 	bl	8008828 <HAL_RCC_GetHCLKFreq>
 8008848:	4602      	mov	r2, r0
 800884a:	4b05      	ldr	r3, [pc, #20]	; (8008860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	0a9b      	lsrs	r3, r3, #10
 8008850:	f003 0307 	and.w	r3, r3, #7
 8008854:	4903      	ldr	r1, [pc, #12]	; (8008864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008856:	5ccb      	ldrb	r3, [r1, r3]
 8008858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800885c:	4618      	mov	r0, r3
 800885e:	bd80      	pop	{r7, pc}
 8008860:	40023800 	.word	0x40023800
 8008864:	08012ba0 	.word	0x08012ba0

08008868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800886c:	f7ff ffdc 	bl	8008828 <HAL_RCC_GetHCLKFreq>
 8008870:	4602      	mov	r2, r0
 8008872:	4b05      	ldr	r3, [pc, #20]	; (8008888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	0b5b      	lsrs	r3, r3, #13
 8008878:	f003 0307 	and.w	r3, r3, #7
 800887c:	4903      	ldr	r1, [pc, #12]	; (800888c <HAL_RCC_GetPCLK2Freq+0x24>)
 800887e:	5ccb      	ldrb	r3, [r1, r3]
 8008880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008884:	4618      	mov	r0, r3
 8008886:	bd80      	pop	{r7, pc}
 8008888:	40023800 	.word	0x40023800
 800888c:	08012ba0 	.word	0x08012ba0

08008890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d101      	bne.n	80088a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e041      	b.n	8008926 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d106      	bne.n	80088bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7fa f8d4 	bl	8002a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	3304      	adds	r3, #4
 80088cc:	4619      	mov	r1, r3
 80088ce:	4610      	mov	r0, r2
 80088d0:	f000 fc54 	bl	800917c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3708      	adds	r7, #8
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800893e:	b2db      	uxtb	r3, r3
 8008940:	2b01      	cmp	r3, #1
 8008942:	d001      	beq.n	8008948 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	e044      	b.n	80089d2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2202      	movs	r2, #2
 800894c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68da      	ldr	r2, [r3, #12]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f042 0201 	orr.w	r2, r2, #1
 800895e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a1e      	ldr	r2, [pc, #120]	; (80089e0 <HAL_TIM_Base_Start_IT+0xb0>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d018      	beq.n	800899c <HAL_TIM_Base_Start_IT+0x6c>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008972:	d013      	beq.n	800899c <HAL_TIM_Base_Start_IT+0x6c>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a1a      	ldr	r2, [pc, #104]	; (80089e4 <HAL_TIM_Base_Start_IT+0xb4>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d00e      	beq.n	800899c <HAL_TIM_Base_Start_IT+0x6c>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a19      	ldr	r2, [pc, #100]	; (80089e8 <HAL_TIM_Base_Start_IT+0xb8>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d009      	beq.n	800899c <HAL_TIM_Base_Start_IT+0x6c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a17      	ldr	r2, [pc, #92]	; (80089ec <HAL_TIM_Base_Start_IT+0xbc>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d004      	beq.n	800899c <HAL_TIM_Base_Start_IT+0x6c>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a16      	ldr	r2, [pc, #88]	; (80089f0 <HAL_TIM_Base_Start_IT+0xc0>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d111      	bne.n	80089c0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	f003 0307 	and.w	r3, r3, #7
 80089a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2b06      	cmp	r3, #6
 80089ac:	d010      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f042 0201 	orr.w	r2, r2, #1
 80089bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089be:	e007      	b.n	80089d0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0201 	orr.w	r2, r2, #1
 80089ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr
 80089de:	bf00      	nop
 80089e0:	40010000 	.word	0x40010000
 80089e4:	40000400 	.word	0x40000400
 80089e8:	40000800 	.word	0x40000800
 80089ec:	40000c00 	.word	0x40000c00
 80089f0:	40014000 	.word	0x40014000

080089f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d101      	bne.n	8008a06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e041      	b.n	8008a8a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d106      	bne.n	8008a20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f7fa f874 	bl	8002b08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2202      	movs	r2, #2
 8008a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	3304      	adds	r3, #4
 8008a30:	4619      	mov	r1, r3
 8008a32:	4610      	mov	r0, r2
 8008a34:	f000 fba2 	bl	800917c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3708      	adds	r7, #8
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
	...

08008a94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d109      	bne.n	8008ab8 <HAL_TIM_PWM_Start+0x24>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	bf14      	ite	ne
 8008ab0:	2301      	movne	r3, #1
 8008ab2:	2300      	moveq	r3, #0
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	e022      	b.n	8008afe <HAL_TIM_PWM_Start+0x6a>
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	2b04      	cmp	r3, #4
 8008abc:	d109      	bne.n	8008ad2 <HAL_TIM_PWM_Start+0x3e>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	bf14      	ite	ne
 8008aca:	2301      	movne	r3, #1
 8008acc:	2300      	moveq	r3, #0
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	e015      	b.n	8008afe <HAL_TIM_PWM_Start+0x6a>
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	2b08      	cmp	r3, #8
 8008ad6:	d109      	bne.n	8008aec <HAL_TIM_PWM_Start+0x58>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	bf14      	ite	ne
 8008ae4:	2301      	movne	r3, #1
 8008ae6:	2300      	moveq	r3, #0
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	e008      	b.n	8008afe <HAL_TIM_PWM_Start+0x6a>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	bf14      	ite	ne
 8008af8:	2301      	movne	r3, #1
 8008afa:	2300      	moveq	r3, #0
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	e068      	b.n	8008bd8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d104      	bne.n	8008b16 <HAL_TIM_PWM_Start+0x82>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2202      	movs	r2, #2
 8008b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b14:	e013      	b.n	8008b3e <HAL_TIM_PWM_Start+0xaa>
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	2b04      	cmp	r3, #4
 8008b1a:	d104      	bne.n	8008b26 <HAL_TIM_PWM_Start+0x92>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b24:	e00b      	b.n	8008b3e <HAL_TIM_PWM_Start+0xaa>
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	2b08      	cmp	r3, #8
 8008b2a:	d104      	bne.n	8008b36 <HAL_TIM_PWM_Start+0xa2>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b34:	e003      	b.n	8008b3e <HAL_TIM_PWM_Start+0xaa>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2202      	movs	r2, #2
 8008b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2201      	movs	r2, #1
 8008b44:	6839      	ldr	r1, [r7, #0]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 fdbe 	bl	80096c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a23      	ldr	r2, [pc, #140]	; (8008be0 <HAL_TIM_PWM_Start+0x14c>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d107      	bne.n	8008b66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a1d      	ldr	r2, [pc, #116]	; (8008be0 <HAL_TIM_PWM_Start+0x14c>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d018      	beq.n	8008ba2 <HAL_TIM_PWM_Start+0x10e>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b78:	d013      	beq.n	8008ba2 <HAL_TIM_PWM_Start+0x10e>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a19      	ldr	r2, [pc, #100]	; (8008be4 <HAL_TIM_PWM_Start+0x150>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d00e      	beq.n	8008ba2 <HAL_TIM_PWM_Start+0x10e>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a17      	ldr	r2, [pc, #92]	; (8008be8 <HAL_TIM_PWM_Start+0x154>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d009      	beq.n	8008ba2 <HAL_TIM_PWM_Start+0x10e>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a16      	ldr	r2, [pc, #88]	; (8008bec <HAL_TIM_PWM_Start+0x158>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d004      	beq.n	8008ba2 <HAL_TIM_PWM_Start+0x10e>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a14      	ldr	r2, [pc, #80]	; (8008bf0 <HAL_TIM_PWM_Start+0x15c>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d111      	bne.n	8008bc6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	f003 0307 	and.w	r3, r3, #7
 8008bac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2b06      	cmp	r3, #6
 8008bb2:	d010      	beq.n	8008bd6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f042 0201 	orr.w	r2, r2, #1
 8008bc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bc4:	e007      	b.n	8008bd6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f042 0201 	orr.w	r2, r2, #1
 8008bd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}
 8008be0:	40010000 	.word	0x40010000
 8008be4:	40000400 	.word	0x40000400
 8008be8:	40000800 	.word	0x40000800
 8008bec:	40000c00 	.word	0x40000c00
 8008bf0:	40014000 	.word	0x40014000

08008bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	691b      	ldr	r3, [r3, #16]
 8008c02:	f003 0302 	and.w	r3, r3, #2
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d122      	bne.n	8008c50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	f003 0302 	and.w	r3, r3, #2
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	d11b      	bne.n	8008c50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f06f 0202 	mvn.w	r2, #2
 8008c20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2201      	movs	r2, #1
 8008c26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	699b      	ldr	r3, [r3, #24]
 8008c2e:	f003 0303 	and.w	r3, r3, #3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d003      	beq.n	8008c3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 fa81 	bl	800913e <HAL_TIM_IC_CaptureCallback>
 8008c3c:	e005      	b.n	8008c4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fa73 	bl	800912a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fa84 	bl	8009152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	691b      	ldr	r3, [r3, #16]
 8008c56:	f003 0304 	and.w	r3, r3, #4
 8008c5a:	2b04      	cmp	r3, #4
 8008c5c:	d122      	bne.n	8008ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	f003 0304 	and.w	r3, r3, #4
 8008c68:	2b04      	cmp	r3, #4
 8008c6a:	d11b      	bne.n	8008ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f06f 0204 	mvn.w	r2, #4
 8008c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2202      	movs	r2, #2
 8008c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	699b      	ldr	r3, [r3, #24]
 8008c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d003      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 fa57 	bl	800913e <HAL_TIM_IC_CaptureCallback>
 8008c90:	e005      	b.n	8008c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fa49 	bl	800912a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fa5a 	bl	8009152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	691b      	ldr	r3, [r3, #16]
 8008caa:	f003 0308 	and.w	r3, r3, #8
 8008cae:	2b08      	cmp	r3, #8
 8008cb0:	d122      	bne.n	8008cf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	f003 0308 	and.w	r3, r3, #8
 8008cbc:	2b08      	cmp	r3, #8
 8008cbe:	d11b      	bne.n	8008cf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f06f 0208 	mvn.w	r2, #8
 8008cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2204      	movs	r2, #4
 8008cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	f003 0303 	and.w	r3, r3, #3
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d003      	beq.n	8008ce6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 fa2d 	bl	800913e <HAL_TIM_IC_CaptureCallback>
 8008ce4:	e005      	b.n	8008cf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fa1f 	bl	800912a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 fa30 	bl	8009152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	691b      	ldr	r3, [r3, #16]
 8008cfe:	f003 0310 	and.w	r3, r3, #16
 8008d02:	2b10      	cmp	r3, #16
 8008d04:	d122      	bne.n	8008d4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	f003 0310 	and.w	r3, r3, #16
 8008d10:	2b10      	cmp	r3, #16
 8008d12:	d11b      	bne.n	8008d4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f06f 0210 	mvn.w	r2, #16
 8008d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2208      	movs	r2, #8
 8008d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	69db      	ldr	r3, [r3, #28]
 8008d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d003      	beq.n	8008d3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 fa03 	bl	800913e <HAL_TIM_IC_CaptureCallback>
 8008d38:	e005      	b.n	8008d46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f9f5 	bl	800912a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fa06 	bl	8009152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	691b      	ldr	r3, [r3, #16]
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d10e      	bne.n	8008d78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	f003 0301 	and.w	r3, r3, #1
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d107      	bne.n	8008d78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f06f 0201 	mvn.w	r2, #1
 8008d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f9cf 	bl	8009116 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d82:	2b80      	cmp	r3, #128	; 0x80
 8008d84:	d10e      	bne.n	8008da4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68db      	ldr	r3, [r3, #12]
 8008d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d90:	2b80      	cmp	r3, #128	; 0x80
 8008d92:	d107      	bne.n	8008da4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fd30 	bl	8009804 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dae:	2b40      	cmp	r3, #64	; 0x40
 8008db0:	d10e      	bne.n	8008dd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dbc:	2b40      	cmp	r3, #64	; 0x40
 8008dbe:	d107      	bne.n	8008dd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 f9cb 	bl	8009166 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	691b      	ldr	r3, [r3, #16]
 8008dd6:	f003 0320 	and.w	r3, r3, #32
 8008dda:	2b20      	cmp	r3, #32
 8008ddc:	d10e      	bne.n	8008dfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	f003 0320 	and.w	r3, r3, #32
 8008de8:	2b20      	cmp	r3, #32
 8008dea:	d107      	bne.n	8008dfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f06f 0220 	mvn.w	r2, #32
 8008df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 fcfa 	bl	80097f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dfc:	bf00      	nop
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e10:	2300      	movs	r3, #0
 8008e12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d101      	bne.n	8008e22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e1e:	2302      	movs	r3, #2
 8008e20:	e0ae      	b.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2201      	movs	r2, #1
 8008e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b0c      	cmp	r3, #12
 8008e2e:	f200 809f 	bhi.w	8008f70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008e32:	a201      	add	r2, pc, #4	; (adr r2, 8008e38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e38:	08008e6d 	.word	0x08008e6d
 8008e3c:	08008f71 	.word	0x08008f71
 8008e40:	08008f71 	.word	0x08008f71
 8008e44:	08008f71 	.word	0x08008f71
 8008e48:	08008ead 	.word	0x08008ead
 8008e4c:	08008f71 	.word	0x08008f71
 8008e50:	08008f71 	.word	0x08008f71
 8008e54:	08008f71 	.word	0x08008f71
 8008e58:	08008eef 	.word	0x08008eef
 8008e5c:	08008f71 	.word	0x08008f71
 8008e60:	08008f71 	.word	0x08008f71
 8008e64:	08008f71 	.word	0x08008f71
 8008e68:	08008f2f 	.word	0x08008f2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68b9      	ldr	r1, [r7, #8]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 fa02 	bl	800927c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	699a      	ldr	r2, [r3, #24]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f042 0208 	orr.w	r2, r2, #8
 8008e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	699a      	ldr	r2, [r3, #24]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f022 0204 	bic.w	r2, r2, #4
 8008e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	6999      	ldr	r1, [r3, #24]
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	691a      	ldr	r2, [r3, #16]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	430a      	orrs	r2, r1
 8008ea8:	619a      	str	r2, [r3, #24]
      break;
 8008eaa:	e064      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68b9      	ldr	r1, [r7, #8]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f000 fa48 	bl	8009348 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	699a      	ldr	r2, [r3, #24]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ec6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	699a      	ldr	r2, [r3, #24]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	6999      	ldr	r1, [r3, #24]
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	021a      	lsls	r2, r3, #8
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	430a      	orrs	r2, r1
 8008eea:	619a      	str	r2, [r3, #24]
      break;
 8008eec:	e043      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68b9      	ldr	r1, [r7, #8]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f000 fa93 	bl	8009420 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	69da      	ldr	r2, [r3, #28]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f042 0208 	orr.w	r2, r2, #8
 8008f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	69da      	ldr	r2, [r3, #28]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f022 0204 	bic.w	r2, r2, #4
 8008f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	69d9      	ldr	r1, [r3, #28]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	691a      	ldr	r2, [r3, #16]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	430a      	orrs	r2, r1
 8008f2a:	61da      	str	r2, [r3, #28]
      break;
 8008f2c:	e023      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68b9      	ldr	r1, [r7, #8]
 8008f34:	4618      	mov	r0, r3
 8008f36:	f000 fadd 	bl	80094f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	69da      	ldr	r2, [r3, #28]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	69da      	ldr	r2, [r3, #28]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	69d9      	ldr	r1, [r3, #28]
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	021a      	lsls	r2, r3, #8
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	430a      	orrs	r2, r1
 8008f6c:	61da      	str	r2, [r3, #28]
      break;
 8008f6e:	e002      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	75fb      	strb	r3, [r7, #23]
      break;
 8008f74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3718      	adds	r7, #24
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d101      	bne.n	8008fa4 <HAL_TIM_ConfigClockSource+0x1c>
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	e0b4      	b.n	800910e <HAL_TIM_ConfigClockSource+0x186>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2202      	movs	r2, #2
 8008fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008fca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	68ba      	ldr	r2, [r7, #8]
 8008fd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fdc:	d03e      	beq.n	800905c <HAL_TIM_ConfigClockSource+0xd4>
 8008fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fe2:	f200 8087 	bhi.w	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fea:	f000 8086 	beq.w	80090fa <HAL_TIM_ConfigClockSource+0x172>
 8008fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ff2:	d87f      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ff4:	2b70      	cmp	r3, #112	; 0x70
 8008ff6:	d01a      	beq.n	800902e <HAL_TIM_ConfigClockSource+0xa6>
 8008ff8:	2b70      	cmp	r3, #112	; 0x70
 8008ffa:	d87b      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ffc:	2b60      	cmp	r3, #96	; 0x60
 8008ffe:	d050      	beq.n	80090a2 <HAL_TIM_ConfigClockSource+0x11a>
 8009000:	2b60      	cmp	r3, #96	; 0x60
 8009002:	d877      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009004:	2b50      	cmp	r3, #80	; 0x50
 8009006:	d03c      	beq.n	8009082 <HAL_TIM_ConfigClockSource+0xfa>
 8009008:	2b50      	cmp	r3, #80	; 0x50
 800900a:	d873      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 800900c:	2b40      	cmp	r3, #64	; 0x40
 800900e:	d058      	beq.n	80090c2 <HAL_TIM_ConfigClockSource+0x13a>
 8009010:	2b40      	cmp	r3, #64	; 0x40
 8009012:	d86f      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009014:	2b30      	cmp	r3, #48	; 0x30
 8009016:	d064      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009018:	2b30      	cmp	r3, #48	; 0x30
 800901a:	d86b      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 800901c:	2b20      	cmp	r3, #32
 800901e:	d060      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009020:	2b20      	cmp	r3, #32
 8009022:	d867      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009024:	2b00      	cmp	r3, #0
 8009026:	d05c      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009028:	2b10      	cmp	r3, #16
 800902a:	d05a      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 800902c:	e062      	b.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6818      	ldr	r0, [r3, #0]
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	6899      	ldr	r1, [r3, #8]
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	f000 fb23 	bl	8009688 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009050:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68ba      	ldr	r2, [r7, #8]
 8009058:	609a      	str	r2, [r3, #8]
      break;
 800905a:	e04f      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6818      	ldr	r0, [r3, #0]
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	6899      	ldr	r1, [r3, #8]
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	f000 fb0c 	bl	8009688 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	689a      	ldr	r2, [r3, #8]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800907e:	609a      	str	r2, [r3, #8]
      break;
 8009080:	e03c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6818      	ldr	r0, [r3, #0]
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	6859      	ldr	r1, [r3, #4]
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	461a      	mov	r2, r3
 8009090:	f000 fa80 	bl	8009594 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2150      	movs	r1, #80	; 0x50
 800909a:	4618      	mov	r0, r3
 800909c:	f000 fad9 	bl	8009652 <TIM_ITRx_SetConfig>
      break;
 80090a0:	e02c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6818      	ldr	r0, [r3, #0]
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	6859      	ldr	r1, [r3, #4]
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	461a      	mov	r2, r3
 80090b0:	f000 fa9f 	bl	80095f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2160      	movs	r1, #96	; 0x60
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fac9 	bl	8009652 <TIM_ITRx_SetConfig>
      break;
 80090c0:	e01c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6818      	ldr	r0, [r3, #0]
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	6859      	ldr	r1, [r3, #4]
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	461a      	mov	r2, r3
 80090d0:	f000 fa60 	bl	8009594 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2140      	movs	r1, #64	; 0x40
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 fab9 	bl	8009652 <TIM_ITRx_SetConfig>
      break;
 80090e0:	e00c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4619      	mov	r1, r3
 80090ec:	4610      	mov	r0, r2
 80090ee:	f000 fab0 	bl	8009652 <TIM_ITRx_SetConfig>
      break;
 80090f2:	e003      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	73fb      	strb	r3, [r7, #15]
      break;
 80090f8:	e000      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80090fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800910c:	7bfb      	ldrb	r3, [r7, #15]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009116:	b480      	push	{r7}
 8009118:	b083      	sub	sp, #12
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800911e:	bf00      	nop
 8009120:	370c      	adds	r7, #12
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr

0800912a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009132:	bf00      	nop
 8009134:	370c      	adds	r7, #12
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr

0800913e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800913e:	b480      	push	{r7}
 8009140:	b083      	sub	sp, #12
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009146:	bf00      	nop
 8009148:	370c      	adds	r7, #12
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009152:	b480      	push	{r7}
 8009154:	b083      	sub	sp, #12
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800915a:	bf00      	nop
 800915c:	370c      	adds	r7, #12
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr

08009166 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800916e:	bf00      	nop
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr
	...

0800917c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800917c:	b480      	push	{r7}
 800917e:	b085      	sub	sp, #20
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	4a34      	ldr	r2, [pc, #208]	; (8009260 <TIM_Base_SetConfig+0xe4>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d00f      	beq.n	80091b4 <TIM_Base_SetConfig+0x38>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800919a:	d00b      	beq.n	80091b4 <TIM_Base_SetConfig+0x38>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4a31      	ldr	r2, [pc, #196]	; (8009264 <TIM_Base_SetConfig+0xe8>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d007      	beq.n	80091b4 <TIM_Base_SetConfig+0x38>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a30      	ldr	r2, [pc, #192]	; (8009268 <TIM_Base_SetConfig+0xec>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d003      	beq.n	80091b4 <TIM_Base_SetConfig+0x38>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	4a2f      	ldr	r2, [pc, #188]	; (800926c <TIM_Base_SetConfig+0xf0>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d108      	bne.n	80091c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	4313      	orrs	r3, r2
 80091c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a25      	ldr	r2, [pc, #148]	; (8009260 <TIM_Base_SetConfig+0xe4>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d01b      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091d4:	d017      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a22      	ldr	r2, [pc, #136]	; (8009264 <TIM_Base_SetConfig+0xe8>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d013      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a21      	ldr	r2, [pc, #132]	; (8009268 <TIM_Base_SetConfig+0xec>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d00f      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a20      	ldr	r2, [pc, #128]	; (800926c <TIM_Base_SetConfig+0xf0>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d00b      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4a1f      	ldr	r2, [pc, #124]	; (8009270 <TIM_Base_SetConfig+0xf4>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d007      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a1e      	ldr	r2, [pc, #120]	; (8009274 <TIM_Base_SetConfig+0xf8>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d003      	beq.n	8009206 <TIM_Base_SetConfig+0x8a>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a1d      	ldr	r2, [pc, #116]	; (8009278 <TIM_Base_SetConfig+0xfc>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d108      	bne.n	8009218 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800920c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	68db      	ldr	r3, [r3, #12]
 8009212:	68fa      	ldr	r2, [r7, #12]
 8009214:	4313      	orrs	r3, r2
 8009216:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	4313      	orrs	r3, r2
 8009224:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	689a      	ldr	r2, [r3, #8]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a08      	ldr	r2, [pc, #32]	; (8009260 <TIM_Base_SetConfig+0xe4>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d103      	bne.n	800924c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	691a      	ldr	r2, [r3, #16]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2201      	movs	r2, #1
 8009250:	615a      	str	r2, [r3, #20]
}
 8009252:	bf00      	nop
 8009254:	3714      	adds	r7, #20
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	40010000 	.word	0x40010000
 8009264:	40000400 	.word	0x40000400
 8009268:	40000800 	.word	0x40000800
 800926c:	40000c00 	.word	0x40000c00
 8009270:	40014000 	.word	0x40014000
 8009274:	40014400 	.word	0x40014400
 8009278:	40014800 	.word	0x40014800

0800927c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800927c:	b480      	push	{r7}
 800927e:	b087      	sub	sp, #28
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	f023 0201 	bic.w	r2, r3, #1
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6a1b      	ldr	r3, [r3, #32]
 8009296:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	699b      	ldr	r3, [r3, #24]
 80092a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f023 0303 	bic.w	r3, r3, #3
 80092b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	f023 0302 	bic.w	r3, r3, #2
 80092c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4a1c      	ldr	r2, [pc, #112]	; (8009344 <TIM_OC1_SetConfig+0xc8>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d10c      	bne.n	80092f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	f023 0308 	bic.w	r3, r3, #8
 80092de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	f023 0304 	bic.w	r3, r3, #4
 80092f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	4a13      	ldr	r2, [pc, #76]	; (8009344 <TIM_OC1_SetConfig+0xc8>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d111      	bne.n	800931e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	695b      	ldr	r3, [r3, #20]
 800930e:	693a      	ldr	r2, [r7, #16]
 8009310:	4313      	orrs	r3, r2
 8009312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	4313      	orrs	r3, r2
 800931c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	693a      	ldr	r2, [r7, #16]
 8009322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	685a      	ldr	r2, [r3, #4]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	697a      	ldr	r2, [r7, #20]
 8009336:	621a      	str	r2, [r3, #32]
}
 8009338:	bf00      	nop
 800933a:	371c      	adds	r7, #28
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr
 8009344:	40010000 	.word	0x40010000

08009348 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	f023 0210 	bic.w	r2, r3, #16
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6a1b      	ldr	r3, [r3, #32]
 8009362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800937e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	021b      	lsls	r3, r3, #8
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	4313      	orrs	r3, r2
 800938a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	f023 0320 	bic.w	r3, r3, #32
 8009392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	011b      	lsls	r3, r3, #4
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	4313      	orrs	r3, r2
 800939e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4a1e      	ldr	r2, [pc, #120]	; (800941c <TIM_OC2_SetConfig+0xd4>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d10d      	bne.n	80093c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	011b      	lsls	r3, r3, #4
 80093b6:	697a      	ldr	r2, [r7, #20]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a15      	ldr	r2, [pc, #84]	; (800941c <TIM_OC2_SetConfig+0xd4>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d113      	bne.n	80093f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	695b      	ldr	r3, [r3, #20]
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	693a      	ldr	r2, [r7, #16]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	693a      	ldr	r2, [r7, #16]
 80093f0:	4313      	orrs	r3, r2
 80093f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	693a      	ldr	r2, [r7, #16]
 80093f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	68fa      	ldr	r2, [r7, #12]
 80093fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	685a      	ldr	r2, [r3, #4]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	697a      	ldr	r2, [r7, #20]
 800940c:	621a      	str	r2, [r3, #32]
}
 800940e:	bf00      	nop
 8009410:	371c      	adds	r7, #28
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	40010000 	.word	0x40010000

08009420 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009420:	b480      	push	{r7}
 8009422:	b087      	sub	sp, #28
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a1b      	ldr	r3, [r3, #32]
 800942e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	69db      	ldr	r3, [r3, #28]
 8009446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800944e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f023 0303 	bic.w	r3, r3, #3
 8009456:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	4313      	orrs	r3, r2
 8009460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009468:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	021b      	lsls	r3, r3, #8
 8009470:	697a      	ldr	r2, [r7, #20]
 8009472:	4313      	orrs	r3, r2
 8009474:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a1d      	ldr	r2, [pc, #116]	; (80094f0 <TIM_OC3_SetConfig+0xd0>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d10d      	bne.n	800949a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009484:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	021b      	lsls	r3, r3, #8
 800948c:	697a      	ldr	r2, [r7, #20]
 800948e:	4313      	orrs	r3, r2
 8009490:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009498:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a14      	ldr	r2, [pc, #80]	; (80094f0 <TIM_OC3_SetConfig+0xd0>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d113      	bne.n	80094ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	695b      	ldr	r3, [r3, #20]
 80094b6:	011b      	lsls	r3, r3, #4
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	011b      	lsls	r3, r3, #4
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	685a      	ldr	r2, [r3, #4]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	697a      	ldr	r2, [r7, #20]
 80094e2:	621a      	str	r2, [r3, #32]
}
 80094e4:	bf00      	nop
 80094e6:	371c      	adds	r7, #28
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr
 80094f0:	40010000 	.word	0x40010000

080094f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b087      	sub	sp, #28
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6a1b      	ldr	r3, [r3, #32]
 800950e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	69db      	ldr	r3, [r3, #28]
 800951a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800952a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	021b      	lsls	r3, r3, #8
 8009532:	68fa      	ldr	r2, [r7, #12]
 8009534:	4313      	orrs	r3, r2
 8009536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800953e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	031b      	lsls	r3, r3, #12
 8009546:	693a      	ldr	r2, [r7, #16]
 8009548:	4313      	orrs	r3, r2
 800954a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a10      	ldr	r2, [pc, #64]	; (8009590 <TIM_OC4_SetConfig+0x9c>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d109      	bne.n	8009568 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800955a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	695b      	ldr	r3, [r3, #20]
 8009560:	019b      	lsls	r3, r3, #6
 8009562:	697a      	ldr	r2, [r7, #20]
 8009564:	4313      	orrs	r3, r2
 8009566:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	697a      	ldr	r2, [r7, #20]
 800956c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	685a      	ldr	r2, [r3, #4]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	693a      	ldr	r2, [r7, #16]
 8009580:	621a      	str	r2, [r3, #32]
}
 8009582:	bf00      	nop
 8009584:	371c      	adds	r7, #28
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr
 800958e:	bf00      	nop
 8009590:	40010000 	.word	0x40010000

08009594 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009594:	b480      	push	{r7}
 8009596:	b087      	sub	sp, #28
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6a1b      	ldr	r3, [r3, #32]
 80095a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6a1b      	ldr	r3, [r3, #32]
 80095aa:	f023 0201 	bic.w	r2, r3, #1
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	699b      	ldr	r3, [r3, #24]
 80095b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	011b      	lsls	r3, r3, #4
 80095c4:	693a      	ldr	r2, [r7, #16]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	f023 030a 	bic.w	r3, r3, #10
 80095d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	697a      	ldr	r2, [r7, #20]
 80095e4:	621a      	str	r2, [r3, #32]
}
 80095e6:	bf00      	nop
 80095e8:	371c      	adds	r7, #28
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr

080095f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b087      	sub	sp, #28
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	60f8      	str	r0, [r7, #12]
 80095fa:	60b9      	str	r1, [r7, #8]
 80095fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	6a1b      	ldr	r3, [r3, #32]
 8009602:	f023 0210 	bic.w	r2, r3, #16
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	699b      	ldr	r3, [r3, #24]
 800960e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6a1b      	ldr	r3, [r3, #32]
 8009614:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800961c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	031b      	lsls	r3, r3, #12
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	4313      	orrs	r3, r2
 8009626:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800962e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	011b      	lsls	r3, r3, #4
 8009634:	693a      	ldr	r2, [r7, #16]
 8009636:	4313      	orrs	r3, r2
 8009638:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	693a      	ldr	r2, [r7, #16]
 8009644:	621a      	str	r2, [r3, #32]
}
 8009646:	bf00      	nop
 8009648:	371c      	adds	r7, #28
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr

08009652 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009652:	b480      	push	{r7}
 8009654:	b085      	sub	sp, #20
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
 800965a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009668:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800966a:	683a      	ldr	r2, [r7, #0]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	4313      	orrs	r3, r2
 8009670:	f043 0307 	orr.w	r3, r3, #7
 8009674:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	68fa      	ldr	r2, [r7, #12]
 800967a:	609a      	str	r2, [r3, #8]
}
 800967c:	bf00      	nop
 800967e:	3714      	adds	r7, #20
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009688:	b480      	push	{r7}
 800968a:	b087      	sub	sp, #28
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
 8009694:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	021a      	lsls	r2, r3, #8
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	431a      	orrs	r2, r3
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	609a      	str	r2, [r3, #8]
}
 80096bc:	bf00      	nop
 80096be:	371c      	adds	r7, #28
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b087      	sub	sp, #28
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	f003 031f 	and.w	r3, r3, #31
 80096da:	2201      	movs	r2, #1
 80096dc:	fa02 f303 	lsl.w	r3, r2, r3
 80096e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6a1a      	ldr	r2, [r3, #32]
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	43db      	mvns	r3, r3
 80096ea:	401a      	ands	r2, r3
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6a1a      	ldr	r2, [r3, #32]
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	f003 031f 	and.w	r3, r3, #31
 80096fa:	6879      	ldr	r1, [r7, #4]
 80096fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009700:	431a      	orrs	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	621a      	str	r2, [r3, #32]
}
 8009706:	bf00      	nop
 8009708:	371c      	adds	r7, #28
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr
	...

08009714 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009724:	2b01      	cmp	r3, #1
 8009726:	d101      	bne.n	800972c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009728:	2302      	movs	r3, #2
 800972a:	e050      	b.n	80097ce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2202      	movs	r2, #2
 8009738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009752:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	4313      	orrs	r3, r2
 800975c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a1c      	ldr	r2, [pc, #112]	; (80097dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d018      	beq.n	80097a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009778:	d013      	beq.n	80097a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a18      	ldr	r2, [pc, #96]	; (80097e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d00e      	beq.n	80097a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4a16      	ldr	r2, [pc, #88]	; (80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d009      	beq.n	80097a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a15      	ldr	r2, [pc, #84]	; (80097e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d004      	beq.n	80097a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a13      	ldr	r2, [pc, #76]	; (80097ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d10c      	bne.n	80097bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	68ba      	ldr	r2, [r7, #8]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68ba      	ldr	r2, [r7, #8]
 80097ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3714      	adds	r7, #20
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr
 80097da:	bf00      	nop
 80097dc:	40010000 	.word	0x40010000
 80097e0:	40000400 	.word	0x40000400
 80097e4:	40000800 	.word	0x40000800
 80097e8:	40000c00 	.word	0x40000c00
 80097ec:	40014000 	.word	0x40014000

080097f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b083      	sub	sp, #12
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80097f8:	bf00      	nop
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800980c:	bf00      	nop
 800980e:	370c      	adds	r7, #12
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d101      	bne.n	800982a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009826:	2301      	movs	r3, #1
 8009828:	e03f      	b.n	80098aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b00      	cmp	r3, #0
 8009834:	d106      	bne.n	8009844 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2200      	movs	r2, #0
 800983a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f7f9 fa54 	bl	8002cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2224      	movs	r2, #36	; 0x24
 8009848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	68da      	ldr	r2, [r3, #12]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800985a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 fdd1 	bl	800a404 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	691a      	ldr	r2, [r3, #16]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009870:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	695a      	ldr	r2, [r3, #20]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009880:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	68da      	ldr	r2, [r3, #12]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009890:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2220      	movs	r2, #32
 800989c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2220      	movs	r2, #32
 80098a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
	...

080098b4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b08c      	sub	sp, #48	; 0x30
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	60b9      	str	r1, [r7, #8]
 80098be:	4613      	mov	r3, r2
 80098c0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	2b20      	cmp	r3, #32
 80098cc:	d165      	bne.n	800999a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d002      	beq.n	80098da <HAL_UART_Transmit_DMA+0x26>
 80098d4:	88fb      	ldrh	r3, [r7, #6]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d101      	bne.n	80098de <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	e05e      	b.n	800999c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d101      	bne.n	80098ec <HAL_UART_Transmit_DMA+0x38>
 80098e8:	2302      	movs	r3, #2
 80098ea:	e057      	b.n	800999c <HAL_UART_Transmit_DMA+0xe8>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2201      	movs	r2, #1
 80098f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	88fa      	ldrh	r2, [r7, #6]
 80098fe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	88fa      	ldrh	r2, [r7, #6]
 8009904:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2221      	movs	r2, #33	; 0x21
 8009910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009918:	4a22      	ldr	r2, [pc, #136]	; (80099a4 <HAL_UART_Transmit_DMA+0xf0>)
 800991a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009920:	4a21      	ldr	r2, [pc, #132]	; (80099a8 <HAL_UART_Transmit_DMA+0xf4>)
 8009922:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009928:	4a20      	ldr	r2, [pc, #128]	; (80099ac <HAL_UART_Transmit_DMA+0xf8>)
 800992a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009930:	2200      	movs	r2, #0
 8009932:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009934:	f107 0308 	add.w	r3, r7, #8
 8009938:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800993e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009940:	6819      	ldr	r1, [r3, #0]
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	3304      	adds	r3, #4
 8009948:	461a      	mov	r2, r3
 800994a:	88fb      	ldrh	r3, [r7, #6]
 800994c:	f7fa fba2 	bl	8004094 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009958:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2200      	movs	r2, #0
 800995e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3314      	adds	r3, #20
 8009968:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	e853 3f00 	ldrex	r3, [r3]
 8009970:	617b      	str	r3, [r7, #20]
   return(result);
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009978:	62bb      	str	r3, [r7, #40]	; 0x28
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	3314      	adds	r3, #20
 8009980:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009982:	627a      	str	r2, [r7, #36]	; 0x24
 8009984:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009986:	6a39      	ldr	r1, [r7, #32]
 8009988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800998a:	e841 2300 	strex	r3, r2, [r1]
 800998e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1e5      	bne.n	8009962 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009996:	2300      	movs	r3, #0
 8009998:	e000      	b.n	800999c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800999a:	2302      	movs	r3, #2
  }
}
 800999c:	4618      	mov	r0, r3
 800999e:	3730      	adds	r7, #48	; 0x30
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}
 80099a4:	08009f35 	.word	0x08009f35
 80099a8:	08009fcf 	.word	0x08009fcf
 80099ac:	08009feb 	.word	0x08009feb

080099b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b0ba      	sub	sp, #232	; 0xe8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80099d6:	2300      	movs	r3, #0
 80099d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80099dc:	2300      	movs	r3, #0
 80099de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80099e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099e6:	f003 030f 	and.w	r3, r3, #15
 80099ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80099ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10f      	bne.n	8009a16 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80099f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099fa:	f003 0320 	and.w	r3, r3, #32
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d009      	beq.n	8009a16 <HAL_UART_IRQHandler+0x66>
 8009a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a06:	f003 0320 	and.w	r3, r3, #32
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d003      	beq.n	8009a16 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 fc3c 	bl	800a28c <UART_Receive_IT>
      return;
 8009a14:	e256      	b.n	8009ec4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009a16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	f000 80de 	beq.w	8009bdc <HAL_UART_IRQHandler+0x22c>
 8009a20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a24:	f003 0301 	and.w	r3, r3, #1
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d106      	bne.n	8009a3a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a30:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	f000 80d1 	beq.w	8009bdc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a3e:	f003 0301 	and.w	r3, r3, #1
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d00b      	beq.n	8009a5e <HAL_UART_IRQHandler+0xae>
 8009a46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d005      	beq.n	8009a5e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a56:	f043 0201 	orr.w	r2, r3, #1
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a62:	f003 0304 	and.w	r3, r3, #4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00b      	beq.n	8009a82 <HAL_UART_IRQHandler+0xd2>
 8009a6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a6e:	f003 0301 	and.w	r3, r3, #1
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d005      	beq.n	8009a82 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a7a:	f043 0202 	orr.w	r2, r3, #2
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a86:	f003 0302 	and.w	r3, r3, #2
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00b      	beq.n	8009aa6 <HAL_UART_IRQHandler+0xf6>
 8009a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a92:	f003 0301 	and.w	r3, r3, #1
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d005      	beq.n	8009aa6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a9e:	f043 0204 	orr.w	r2, r3, #4
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aaa:	f003 0308 	and.w	r3, r3, #8
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d011      	beq.n	8009ad6 <HAL_UART_IRQHandler+0x126>
 8009ab2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ab6:	f003 0320 	and.w	r3, r3, #32
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d105      	bne.n	8009aca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009abe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ac2:	f003 0301 	and.w	r3, r3, #1
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d005      	beq.n	8009ad6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ace:	f043 0208 	orr.w	r2, r3, #8
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	f000 81ed 	beq.w	8009eba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ae4:	f003 0320 	and.w	r3, r3, #32
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d008      	beq.n	8009afe <HAL_UART_IRQHandler+0x14e>
 8009aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009af0:	f003 0320 	and.w	r3, r3, #32
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d002      	beq.n	8009afe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 fbc7 	bl	800a28c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	695b      	ldr	r3, [r3, #20]
 8009b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b08:	2b40      	cmp	r3, #64	; 0x40
 8009b0a:	bf0c      	ite	eq
 8009b0c:	2301      	moveq	r3, #1
 8009b0e:	2300      	movne	r3, #0
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1a:	f003 0308 	and.w	r3, r3, #8
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d103      	bne.n	8009b2a <HAL_UART_IRQHandler+0x17a>
 8009b22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d04f      	beq.n	8009bca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f000 facf 	bl	800a0ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b3a:	2b40      	cmp	r3, #64	; 0x40
 8009b3c:	d141      	bne.n	8009bc2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	3314      	adds	r3, #20
 8009b44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b48:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009b4c:	e853 3f00 	ldrex	r3, [r3]
 8009b50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009b54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3314      	adds	r3, #20
 8009b66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009b6a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009b6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009b76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009b7a:	e841 2300 	strex	r3, r2, [r1]
 8009b7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009b82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1d9      	bne.n	8009b3e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d013      	beq.n	8009bba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b96:	4a7d      	ldr	r2, [pc, #500]	; (8009d8c <HAL_UART_IRQHandler+0x3dc>)
 8009b98:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7fa fb40 	bl	8004224 <HAL_DMA_Abort_IT>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d016      	beq.n	8009bd8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009bb4:	4610      	mov	r0, r2
 8009bb6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bb8:	e00e      	b.n	8009bd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f9a4 	bl	8009f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bc0:	e00a      	b.n	8009bd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f9a0 	bl	8009f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bc8:	e006      	b.n	8009bd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 f99c 	bl	8009f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009bd6:	e170      	b.n	8009eba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bd8:	bf00      	nop
    return;
 8009bda:	e16e      	b.n	8009eba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	f040 814a 	bne.w	8009e7a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bea:	f003 0310 	and.w	r3, r3, #16
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 8143 	beq.w	8009e7a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bf8:	f003 0310 	and.w	r3, r3, #16
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 813c 	beq.w	8009e7a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c02:	2300      	movs	r3, #0
 8009c04:	60bb      	str	r3, [r7, #8]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	60bb      	str	r3, [r7, #8]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	60bb      	str	r3, [r7, #8]
 8009c16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	695b      	ldr	r3, [r3, #20]
 8009c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c22:	2b40      	cmp	r3, #64	; 0x40
 8009c24:	f040 80b4 	bne.w	8009d90 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f000 8140 	beq.w	8009ebe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c46:	429a      	cmp	r2, r3
 8009c48:	f080 8139 	bcs.w	8009ebe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c52:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c58:	69db      	ldr	r3, [r3, #28]
 8009c5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c5e:	f000 8088 	beq.w	8009d72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	330c      	adds	r3, #12
 8009c68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c70:	e853 3f00 	ldrex	r3, [r3]
 8009c74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	330c      	adds	r3, #12
 8009c8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009c8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009c92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c96:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009c9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009c9e:	e841 2300 	strex	r3, r2, [r1]
 8009ca2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009ca6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d1d9      	bne.n	8009c62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	3314      	adds	r3, #20
 8009cb4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009cb8:	e853 3f00 	ldrex	r3, [r3]
 8009cbc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009cbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009cc0:	f023 0301 	bic.w	r3, r3, #1
 8009cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	3314      	adds	r3, #20
 8009cce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009cd2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009cd6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009cda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009cde:	e841 2300 	strex	r3, r2, [r1]
 8009ce2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009ce4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1e1      	bne.n	8009cae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	3314      	adds	r3, #20
 8009cf0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cf4:	e853 3f00 	ldrex	r3, [r3]
 8009cf8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009cfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	3314      	adds	r3, #20
 8009d0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d0e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009d10:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009d14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009d16:	e841 2300 	strex	r3, r2, [r1]
 8009d1a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009d1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1e3      	bne.n	8009cea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2220      	movs	r2, #32
 8009d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	330c      	adds	r3, #12
 8009d36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d3a:	e853 3f00 	ldrex	r3, [r3]
 8009d3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d42:	f023 0310 	bic.w	r3, r3, #16
 8009d46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	330c      	adds	r3, #12
 8009d50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009d54:	65ba      	str	r2, [r7, #88]	; 0x58
 8009d56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d5c:	e841 2300 	strex	r3, r2, [r1]
 8009d60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d1e3      	bne.n	8009d30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f7fa f9e9 	bl	8004144 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009d7a:	b29b      	uxth	r3, r3
 8009d7c:	1ad3      	subs	r3, r2, r3
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	4619      	mov	r1, r3
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f8ca 	bl	8009f1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009d88:	e099      	b.n	8009ebe <HAL_UART_IRQHandler+0x50e>
 8009d8a:	bf00      	nop
 8009d8c:	0800a195 	.word	0x0800a195
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009d98:	b29b      	uxth	r3, r3
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009da4:	b29b      	uxth	r3, r3
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f000 808b 	beq.w	8009ec2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009dac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f000 8086 	beq.w	8009ec2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	330c      	adds	r3, #12
 8009dbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc0:	e853 3f00 	ldrex	r3, [r3]
 8009dc4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009dcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	330c      	adds	r3, #12
 8009dd6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009dda:	647a      	str	r2, [r7, #68]	; 0x44
 8009ddc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dde:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009de0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009de2:	e841 2300 	strex	r3, r2, [r1]
 8009de6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1e3      	bne.n	8009db6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3314      	adds	r3, #20
 8009df4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df8:	e853 3f00 	ldrex	r3, [r3]
 8009dfc:	623b      	str	r3, [r7, #32]
   return(result);
 8009dfe:	6a3b      	ldr	r3, [r7, #32]
 8009e00:	f023 0301 	bic.w	r3, r3, #1
 8009e04:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3314      	adds	r3, #20
 8009e0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009e12:	633a      	str	r2, [r7, #48]	; 0x30
 8009e14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e3      	bne.n	8009dee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2220      	movs	r2, #32
 8009e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	330c      	adds	r3, #12
 8009e3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	e853 3f00 	ldrex	r3, [r3]
 8009e42:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f023 0310 	bic.w	r3, r3, #16
 8009e4a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	330c      	adds	r3, #12
 8009e54:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009e58:	61fa      	str	r2, [r7, #28]
 8009e5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5c:	69b9      	ldr	r1, [r7, #24]
 8009e5e:	69fa      	ldr	r2, [r7, #28]
 8009e60:	e841 2300 	strex	r3, r2, [r1]
 8009e64:	617b      	str	r3, [r7, #20]
   return(result);
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1e3      	bne.n	8009e34 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e70:	4619      	mov	r1, r3
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f000 f852 	bl	8009f1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e78:	e023      	b.n	8009ec2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d009      	beq.n	8009e9a <HAL_UART_IRQHandler+0x4ea>
 8009e86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d003      	beq.n	8009e9a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f992 	bl	800a1bc <UART_Transmit_IT>
    return;
 8009e98:	e014      	b.n	8009ec4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00e      	beq.n	8009ec4 <HAL_UART_IRQHandler+0x514>
 8009ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d008      	beq.n	8009ec4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 f9d2 	bl	800a25c <UART_EndTransmit_IT>
    return;
 8009eb8:	e004      	b.n	8009ec4 <HAL_UART_IRQHandler+0x514>
    return;
 8009eba:	bf00      	nop
 8009ebc:	e002      	b.n	8009ec4 <HAL_UART_IRQHandler+0x514>
      return;
 8009ebe:	bf00      	nop
 8009ec0:	e000      	b.n	8009ec4 <HAL_UART_IRQHandler+0x514>
      return;
 8009ec2:	bf00      	nop
  }
}
 8009ec4:	37e8      	adds	r7, #232	; 0xe8
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop

08009ecc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b083      	sub	sp, #12
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009ed4:	bf00      	nop
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b083      	sub	sp, #12
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009ee8:	bf00      	nop
 8009eea:	370c      	adds	r7, #12
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr

08009ef4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b083      	sub	sp, #12
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009efc:	bf00      	nop
 8009efe:	370c      	adds	r7, #12
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b083      	sub	sp, #12
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009f10:	bf00      	nop
 8009f12:	370c      	adds	r7, #12
 8009f14:	46bd      	mov	sp, r7
 8009f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1a:	4770      	bx	lr

08009f1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b083      	sub	sp, #12
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	460b      	mov	r3, r1
 8009f26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr

08009f34 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b090      	sub	sp, #64	; 0x40
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f40:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d137      	bne.n	8009fc0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f52:	2200      	movs	r2, #0
 8009f54:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3314      	adds	r3, #20
 8009f5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f60:	e853 3f00 	ldrex	r3, [r3]
 8009f64:	623b      	str	r3, [r7, #32]
   return(result);
 8009f66:	6a3b      	ldr	r3, [r7, #32]
 8009f68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f6c:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	3314      	adds	r3, #20
 8009f74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f76:	633a      	str	r2, [r7, #48]	; 0x30
 8009f78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f7e:	e841 2300 	strex	r3, r2, [r1]
 8009f82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1e5      	bne.n	8009f56 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	330c      	adds	r3, #12
 8009f90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	e853 3f00 	ldrex	r3, [r3]
 8009f98:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fa0:	637b      	str	r3, [r7, #52]	; 0x34
 8009fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	330c      	adds	r3, #12
 8009fa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009faa:	61fa      	str	r2, [r7, #28]
 8009fac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fae:	69b9      	ldr	r1, [r7, #24]
 8009fb0:	69fa      	ldr	r2, [r7, #28]
 8009fb2:	e841 2300 	strex	r3, r2, [r1]
 8009fb6:	617b      	str	r3, [r7, #20]
   return(result);
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1e5      	bne.n	8009f8a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009fbe:	e002      	b.n	8009fc6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009fc0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009fc2:	f7ff ff83 	bl	8009ecc <HAL_UART_TxCpltCallback>
}
 8009fc6:	bf00      	nop
 8009fc8:	3740      	adds	r7, #64	; 0x40
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b084      	sub	sp, #16
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fda:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009fdc:	68f8      	ldr	r0, [r7, #12]
 8009fde:	f7ff ff7f 	bl	8009ee0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fe2:	bf00      	nop
 8009fe4:	3710      	adds	r7, #16
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b084      	sub	sp, #16
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	695b      	ldr	r3, [r3, #20]
 800a002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a006:	2b80      	cmp	r3, #128	; 0x80
 800a008:	bf0c      	ite	eq
 800a00a:	2301      	moveq	r3, #1
 800a00c:	2300      	movne	r3, #0
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	2b21      	cmp	r3, #33	; 0x21
 800a01c:	d108      	bne.n	800a030 <UART_DMAError+0x46>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d005      	beq.n	800a030 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	2200      	movs	r2, #0
 800a028:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a02a:	68b8      	ldr	r0, [r7, #8]
 800a02c:	f000 f827 	bl	800a07e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	695b      	ldr	r3, [r3, #20]
 800a036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a03a:	2b40      	cmp	r3, #64	; 0x40
 800a03c:	bf0c      	ite	eq
 800a03e:	2301      	moveq	r3, #1
 800a040:	2300      	movne	r3, #0
 800a042:	b2db      	uxtb	r3, r3
 800a044:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	2b22      	cmp	r3, #34	; 0x22
 800a050:	d108      	bne.n	800a064 <UART_DMAError+0x7a>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d005      	beq.n	800a064 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	2200      	movs	r2, #0
 800a05c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a05e:	68b8      	ldr	r0, [r7, #8]
 800a060:	f000 f835 	bl	800a0ce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a068:	f043 0210 	orr.w	r2, r3, #16
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a070:	68b8      	ldr	r0, [r7, #8]
 800a072:	f7ff ff49 	bl	8009f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a076:	bf00      	nop
 800a078:	3710      	adds	r7, #16
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}

0800a07e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a07e:	b480      	push	{r7}
 800a080:	b089      	sub	sp, #36	; 0x24
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	330c      	adds	r3, #12
 800a08c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	e853 3f00 	ldrex	r3, [r3]
 800a094:	60bb      	str	r3, [r7, #8]
   return(result);
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a09c:	61fb      	str	r3, [r7, #28]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	330c      	adds	r3, #12
 800a0a4:	69fa      	ldr	r2, [r7, #28]
 800a0a6:	61ba      	str	r2, [r7, #24]
 800a0a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0aa:	6979      	ldr	r1, [r7, #20]
 800a0ac:	69ba      	ldr	r2, [r7, #24]
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	613b      	str	r3, [r7, #16]
   return(result);
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e5      	bne.n	800a086 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a0c2:	bf00      	nop
 800a0c4:	3724      	adds	r7, #36	; 0x24
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a0ce:	b480      	push	{r7}
 800a0d0:	b095      	sub	sp, #84	; 0x54
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	330c      	adds	r3, #12
 800a0dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0e0:	e853 3f00 	ldrex	r3, [r3]
 800a0e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a0ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	330c      	adds	r3, #12
 800a0f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a0f6:	643a      	str	r2, [r7, #64]	; 0x40
 800a0f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a0fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a0fe:	e841 2300 	strex	r3, r2, [r1]
 800a102:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a106:	2b00      	cmp	r3, #0
 800a108:	d1e5      	bne.n	800a0d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	3314      	adds	r3, #20
 800a110:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a112:	6a3b      	ldr	r3, [r7, #32]
 800a114:	e853 3f00 	ldrex	r3, [r3]
 800a118:	61fb      	str	r3, [r7, #28]
   return(result);
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	f023 0301 	bic.w	r3, r3, #1
 800a120:	64bb      	str	r3, [r7, #72]	; 0x48
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	3314      	adds	r3, #20
 800a128:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a12a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a12c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a12e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a130:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a132:	e841 2300 	strex	r3, r2, [r1]
 800a136:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d1e5      	bne.n	800a10a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a142:	2b01      	cmp	r3, #1
 800a144:	d119      	bne.n	800a17a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	330c      	adds	r3, #12
 800a14c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	e853 3f00 	ldrex	r3, [r3]
 800a154:	60bb      	str	r3, [r7, #8]
   return(result);
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	f023 0310 	bic.w	r3, r3, #16
 800a15c:	647b      	str	r3, [r7, #68]	; 0x44
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	330c      	adds	r3, #12
 800a164:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a166:	61ba      	str	r2, [r7, #24]
 800a168:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a16a:	6979      	ldr	r1, [r7, #20]
 800a16c:	69ba      	ldr	r2, [r7, #24]
 800a16e:	e841 2300 	strex	r3, r2, [r1]
 800a172:	613b      	str	r3, [r7, #16]
   return(result);
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1e5      	bne.n	800a146 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2220      	movs	r2, #32
 800a17e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2200      	movs	r2, #0
 800a186:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a188:	bf00      	nop
 800a18a:	3754      	adds	r7, #84	; 0x54
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a1ae:	68f8      	ldr	r0, [r7, #12]
 800a1b0:	f7ff feaa 	bl	8009f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1b4:	bf00      	nop
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b085      	sub	sp, #20
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1ca:	b2db      	uxtb	r3, r3
 800a1cc:	2b21      	cmp	r3, #33	; 0x21
 800a1ce:	d13e      	bne.n	800a24e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1d8:	d114      	bne.n	800a204 <UART_Transmit_IT+0x48>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	691b      	ldr	r3, [r3, #16]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d110      	bne.n	800a204 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a1b      	ldr	r3, [r3, #32]
 800a1e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	881b      	ldrh	r3, [r3, #0]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6a1b      	ldr	r3, [r3, #32]
 800a1fc:	1c9a      	adds	r2, r3, #2
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	621a      	str	r2, [r3, #32]
 800a202:	e008      	b.n	800a216 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6a1b      	ldr	r3, [r3, #32]
 800a208:	1c59      	adds	r1, r3, #1
 800a20a:	687a      	ldr	r2, [r7, #4]
 800a20c:	6211      	str	r1, [r2, #32]
 800a20e:	781a      	ldrb	r2, [r3, #0]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a21a:	b29b      	uxth	r3, r3
 800a21c:	3b01      	subs	r3, #1
 800a21e:	b29b      	uxth	r3, r3
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	4619      	mov	r1, r3
 800a224:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a226:	2b00      	cmp	r3, #0
 800a228:	d10f      	bne.n	800a24a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	68da      	ldr	r2, [r3, #12]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a238:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	68da      	ldr	r2, [r3, #12]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a248:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	e000      	b.n	800a250 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a24e:	2302      	movs	r3, #2
  }
}
 800a250:	4618      	mov	r0, r3
 800a252:	3714      	adds	r7, #20
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	68da      	ldr	r2, [r3, #12]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a272:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2220      	movs	r2, #32
 800a278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f7ff fe25 	bl	8009ecc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a282:	2300      	movs	r3, #0
}
 800a284:	4618      	mov	r0, r3
 800a286:	3708      	adds	r7, #8
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b08c      	sub	sp, #48	; 0x30
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a29a:	b2db      	uxtb	r3, r3
 800a29c:	2b22      	cmp	r3, #34	; 0x22
 800a29e:	f040 80ab 	bne.w	800a3f8 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	689b      	ldr	r3, [r3, #8]
 800a2a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2aa:	d117      	bne.n	800a2dc <UART_Receive_IT+0x50>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	691b      	ldr	r3, [r3, #16]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d113      	bne.n	800a2dc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2bc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2ca:	b29a      	uxth	r2, r3
 800a2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2d4:	1c9a      	adds	r2, r3, #2
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	629a      	str	r2, [r3, #40]	; 0x28
 800a2da:	e026      	b.n	800a32a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2ee:	d007      	beq.n	800a300 <UART_Receive_IT+0x74>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d10a      	bne.n	800a30e <UART_Receive_IT+0x82>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	691b      	ldr	r3, [r3, #16]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d106      	bne.n	800a30e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	b2da      	uxtb	r2, r3
 800a308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a30a:	701a      	strb	r2, [r3, #0]
 800a30c:	e008      	b.n	800a320 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	b2db      	uxtb	r3, r3
 800a316:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a31e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a324:	1c5a      	adds	r2, r3, #1
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a32e:	b29b      	uxth	r3, r3
 800a330:	3b01      	subs	r3, #1
 800a332:	b29b      	uxth	r3, r3
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	4619      	mov	r1, r3
 800a338:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d15a      	bne.n	800a3f4 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	68da      	ldr	r2, [r3, #12]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f022 0220 	bic.w	r2, r2, #32
 800a34c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	68da      	ldr	r2, [r3, #12]
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a35c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	695a      	ldr	r2, [r3, #20]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f022 0201 	bic.w	r2, r2, #1
 800a36c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2220      	movs	r2, #32
 800a372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d135      	bne.n	800a3ea <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2200      	movs	r2, #0
 800a382:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	330c      	adds	r3, #12
 800a38a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	e853 3f00 	ldrex	r3, [r3]
 800a392:	613b      	str	r3, [r7, #16]
   return(result);
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	f023 0310 	bic.w	r3, r3, #16
 800a39a:	627b      	str	r3, [r7, #36]	; 0x24
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	330c      	adds	r3, #12
 800a3a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3a4:	623a      	str	r2, [r7, #32]
 800a3a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a8:	69f9      	ldr	r1, [r7, #28]
 800a3aa:	6a3a      	ldr	r2, [r7, #32]
 800a3ac:	e841 2300 	strex	r3, r2, [r1]
 800a3b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3b2:	69bb      	ldr	r3, [r7, #24]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d1e5      	bne.n	800a384 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f003 0310 	and.w	r3, r3, #16
 800a3c2:	2b10      	cmp	r3, #16
 800a3c4:	d10a      	bne.n	800a3dc <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	60fb      	str	r3, [r7, #12]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	60fb      	str	r3, [r7, #12]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	60fb      	str	r3, [r7, #12]
 800a3da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f7ff fd9a 	bl	8009f1c <HAL_UARTEx_RxEventCallback>
 800a3e8:	e002      	b.n	800a3f0 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff fd82 	bl	8009ef4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	e002      	b.n	800a3fa <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	e000      	b.n	800a3fa <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a3f8:	2302      	movs	r3, #2
  }
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3730      	adds	r7, #48	; 0x30
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
	...

0800a404 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a408:	b0c0      	sub	sp, #256	; 0x100
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	691b      	ldr	r3, [r3, #16]
 800a418:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a41c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a420:	68d9      	ldr	r1, [r3, #12]
 800a422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	ea40 0301 	orr.w	r3, r0, r1
 800a42c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a42e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a432:	689a      	ldr	r2, [r3, #8]
 800a434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a438:	691b      	ldr	r3, [r3, #16]
 800a43a:	431a      	orrs	r2, r3
 800a43c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a440:	695b      	ldr	r3, [r3, #20]
 800a442:	431a      	orrs	r2, r3
 800a444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a448:	69db      	ldr	r3, [r3, #28]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68db      	ldr	r3, [r3, #12]
 800a458:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a45c:	f021 010c 	bic.w	r1, r1, #12
 800a460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a46a:	430b      	orrs	r3, r1
 800a46c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a46e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	695b      	ldr	r3, [r3, #20]
 800a476:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a47a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a47e:	6999      	ldr	r1, [r3, #24]
 800a480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	ea40 0301 	orr.w	r3, r0, r1
 800a48a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a48c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	4b8f      	ldr	r3, [pc, #572]	; (800a6d0 <UART_SetConfig+0x2cc>)
 800a494:	429a      	cmp	r2, r3
 800a496:	d005      	beq.n	800a4a4 <UART_SetConfig+0xa0>
 800a498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	4b8d      	ldr	r3, [pc, #564]	; (800a6d4 <UART_SetConfig+0x2d0>)
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d104      	bne.n	800a4ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a4a4:	f7fe f9e0 	bl	8008868 <HAL_RCC_GetPCLK2Freq>
 800a4a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a4ac:	e003      	b.n	800a4b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a4ae:	f7fe f9c7 	bl	8008840 <HAL_RCC_GetPCLK1Freq>
 800a4b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4ba:	69db      	ldr	r3, [r3, #28]
 800a4bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4c0:	f040 810c 	bne.w	800a6dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a4c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a4ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a4d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a4d6:	4622      	mov	r2, r4
 800a4d8:	462b      	mov	r3, r5
 800a4da:	1891      	adds	r1, r2, r2
 800a4dc:	65b9      	str	r1, [r7, #88]	; 0x58
 800a4de:	415b      	adcs	r3, r3
 800a4e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a4e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a4e6:	4621      	mov	r1, r4
 800a4e8:	eb12 0801 	adds.w	r8, r2, r1
 800a4ec:	4629      	mov	r1, r5
 800a4ee:	eb43 0901 	adc.w	r9, r3, r1
 800a4f2:	f04f 0200 	mov.w	r2, #0
 800a4f6:	f04f 0300 	mov.w	r3, #0
 800a4fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a4fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a502:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a506:	4690      	mov	r8, r2
 800a508:	4699      	mov	r9, r3
 800a50a:	4623      	mov	r3, r4
 800a50c:	eb18 0303 	adds.w	r3, r8, r3
 800a510:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a514:	462b      	mov	r3, r5
 800a516:	eb49 0303 	adc.w	r3, r9, r3
 800a51a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a51e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a522:	685b      	ldr	r3, [r3, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a52a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a52e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a532:	460b      	mov	r3, r1
 800a534:	18db      	adds	r3, r3, r3
 800a536:	653b      	str	r3, [r7, #80]	; 0x50
 800a538:	4613      	mov	r3, r2
 800a53a:	eb42 0303 	adc.w	r3, r2, r3
 800a53e:	657b      	str	r3, [r7, #84]	; 0x54
 800a540:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a544:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a548:	f7f6 fb96 	bl	8000c78 <__aeabi_uldivmod>
 800a54c:	4602      	mov	r2, r0
 800a54e:	460b      	mov	r3, r1
 800a550:	4b61      	ldr	r3, [pc, #388]	; (800a6d8 <UART_SetConfig+0x2d4>)
 800a552:	fba3 2302 	umull	r2, r3, r3, r2
 800a556:	095b      	lsrs	r3, r3, #5
 800a558:	011c      	lsls	r4, r3, #4
 800a55a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a55e:	2200      	movs	r2, #0
 800a560:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a564:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a568:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a56c:	4642      	mov	r2, r8
 800a56e:	464b      	mov	r3, r9
 800a570:	1891      	adds	r1, r2, r2
 800a572:	64b9      	str	r1, [r7, #72]	; 0x48
 800a574:	415b      	adcs	r3, r3
 800a576:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a578:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a57c:	4641      	mov	r1, r8
 800a57e:	eb12 0a01 	adds.w	sl, r2, r1
 800a582:	4649      	mov	r1, r9
 800a584:	eb43 0b01 	adc.w	fp, r3, r1
 800a588:	f04f 0200 	mov.w	r2, #0
 800a58c:	f04f 0300 	mov.w	r3, #0
 800a590:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a594:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a598:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a59c:	4692      	mov	sl, r2
 800a59e:	469b      	mov	fp, r3
 800a5a0:	4643      	mov	r3, r8
 800a5a2:	eb1a 0303 	adds.w	r3, sl, r3
 800a5a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a5aa:	464b      	mov	r3, r9
 800a5ac:	eb4b 0303 	adc.w	r3, fp, r3
 800a5b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a5b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a5c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a5c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	18db      	adds	r3, r3, r3
 800a5cc:	643b      	str	r3, [r7, #64]	; 0x40
 800a5ce:	4613      	mov	r3, r2
 800a5d0:	eb42 0303 	adc.w	r3, r2, r3
 800a5d4:	647b      	str	r3, [r7, #68]	; 0x44
 800a5d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a5da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a5de:	f7f6 fb4b 	bl	8000c78 <__aeabi_uldivmod>
 800a5e2:	4602      	mov	r2, r0
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	4611      	mov	r1, r2
 800a5e8:	4b3b      	ldr	r3, [pc, #236]	; (800a6d8 <UART_SetConfig+0x2d4>)
 800a5ea:	fba3 2301 	umull	r2, r3, r3, r1
 800a5ee:	095b      	lsrs	r3, r3, #5
 800a5f0:	2264      	movs	r2, #100	; 0x64
 800a5f2:	fb02 f303 	mul.w	r3, r2, r3
 800a5f6:	1acb      	subs	r3, r1, r3
 800a5f8:	00db      	lsls	r3, r3, #3
 800a5fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a5fe:	4b36      	ldr	r3, [pc, #216]	; (800a6d8 <UART_SetConfig+0x2d4>)
 800a600:	fba3 2302 	umull	r2, r3, r3, r2
 800a604:	095b      	lsrs	r3, r3, #5
 800a606:	005b      	lsls	r3, r3, #1
 800a608:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a60c:	441c      	add	r4, r3
 800a60e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a612:	2200      	movs	r2, #0
 800a614:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a618:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a61c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a620:	4642      	mov	r2, r8
 800a622:	464b      	mov	r3, r9
 800a624:	1891      	adds	r1, r2, r2
 800a626:	63b9      	str	r1, [r7, #56]	; 0x38
 800a628:	415b      	adcs	r3, r3
 800a62a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a62c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a630:	4641      	mov	r1, r8
 800a632:	1851      	adds	r1, r2, r1
 800a634:	6339      	str	r1, [r7, #48]	; 0x30
 800a636:	4649      	mov	r1, r9
 800a638:	414b      	adcs	r3, r1
 800a63a:	637b      	str	r3, [r7, #52]	; 0x34
 800a63c:	f04f 0200 	mov.w	r2, #0
 800a640:	f04f 0300 	mov.w	r3, #0
 800a644:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a648:	4659      	mov	r1, fp
 800a64a:	00cb      	lsls	r3, r1, #3
 800a64c:	4651      	mov	r1, sl
 800a64e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a652:	4651      	mov	r1, sl
 800a654:	00ca      	lsls	r2, r1, #3
 800a656:	4610      	mov	r0, r2
 800a658:	4619      	mov	r1, r3
 800a65a:	4603      	mov	r3, r0
 800a65c:	4642      	mov	r2, r8
 800a65e:	189b      	adds	r3, r3, r2
 800a660:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a664:	464b      	mov	r3, r9
 800a666:	460a      	mov	r2, r1
 800a668:	eb42 0303 	adc.w	r3, r2, r3
 800a66c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	2200      	movs	r2, #0
 800a678:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a67c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a680:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a684:	460b      	mov	r3, r1
 800a686:	18db      	adds	r3, r3, r3
 800a688:	62bb      	str	r3, [r7, #40]	; 0x28
 800a68a:	4613      	mov	r3, r2
 800a68c:	eb42 0303 	adc.w	r3, r2, r3
 800a690:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a692:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a696:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a69a:	f7f6 faed 	bl	8000c78 <__aeabi_uldivmod>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	4b0d      	ldr	r3, [pc, #52]	; (800a6d8 <UART_SetConfig+0x2d4>)
 800a6a4:	fba3 1302 	umull	r1, r3, r3, r2
 800a6a8:	095b      	lsrs	r3, r3, #5
 800a6aa:	2164      	movs	r1, #100	; 0x64
 800a6ac:	fb01 f303 	mul.w	r3, r1, r3
 800a6b0:	1ad3      	subs	r3, r2, r3
 800a6b2:	00db      	lsls	r3, r3, #3
 800a6b4:	3332      	adds	r3, #50	; 0x32
 800a6b6:	4a08      	ldr	r2, [pc, #32]	; (800a6d8 <UART_SetConfig+0x2d4>)
 800a6b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a6bc:	095b      	lsrs	r3, r3, #5
 800a6be:	f003 0207 	and.w	r2, r3, #7
 800a6c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4422      	add	r2, r4
 800a6ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a6cc:	e105      	b.n	800a8da <UART_SetConfig+0x4d6>
 800a6ce:	bf00      	nop
 800a6d0:	40011000 	.word	0x40011000
 800a6d4:	40011400 	.word	0x40011400
 800a6d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a6dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a6e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a6ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a6ee:	4642      	mov	r2, r8
 800a6f0:	464b      	mov	r3, r9
 800a6f2:	1891      	adds	r1, r2, r2
 800a6f4:	6239      	str	r1, [r7, #32]
 800a6f6:	415b      	adcs	r3, r3
 800a6f8:	627b      	str	r3, [r7, #36]	; 0x24
 800a6fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6fe:	4641      	mov	r1, r8
 800a700:	1854      	adds	r4, r2, r1
 800a702:	4649      	mov	r1, r9
 800a704:	eb43 0501 	adc.w	r5, r3, r1
 800a708:	f04f 0200 	mov.w	r2, #0
 800a70c:	f04f 0300 	mov.w	r3, #0
 800a710:	00eb      	lsls	r3, r5, #3
 800a712:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a716:	00e2      	lsls	r2, r4, #3
 800a718:	4614      	mov	r4, r2
 800a71a:	461d      	mov	r5, r3
 800a71c:	4643      	mov	r3, r8
 800a71e:	18e3      	adds	r3, r4, r3
 800a720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a724:	464b      	mov	r3, r9
 800a726:	eb45 0303 	adc.w	r3, r5, r3
 800a72a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a72e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a73a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a73e:	f04f 0200 	mov.w	r2, #0
 800a742:	f04f 0300 	mov.w	r3, #0
 800a746:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a74a:	4629      	mov	r1, r5
 800a74c:	008b      	lsls	r3, r1, #2
 800a74e:	4621      	mov	r1, r4
 800a750:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a754:	4621      	mov	r1, r4
 800a756:	008a      	lsls	r2, r1, #2
 800a758:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a75c:	f7f6 fa8c 	bl	8000c78 <__aeabi_uldivmod>
 800a760:	4602      	mov	r2, r0
 800a762:	460b      	mov	r3, r1
 800a764:	4b60      	ldr	r3, [pc, #384]	; (800a8e8 <UART_SetConfig+0x4e4>)
 800a766:	fba3 2302 	umull	r2, r3, r3, r2
 800a76a:	095b      	lsrs	r3, r3, #5
 800a76c:	011c      	lsls	r4, r3, #4
 800a76e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a772:	2200      	movs	r2, #0
 800a774:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a778:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a77c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a780:	4642      	mov	r2, r8
 800a782:	464b      	mov	r3, r9
 800a784:	1891      	adds	r1, r2, r2
 800a786:	61b9      	str	r1, [r7, #24]
 800a788:	415b      	adcs	r3, r3
 800a78a:	61fb      	str	r3, [r7, #28]
 800a78c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a790:	4641      	mov	r1, r8
 800a792:	1851      	adds	r1, r2, r1
 800a794:	6139      	str	r1, [r7, #16]
 800a796:	4649      	mov	r1, r9
 800a798:	414b      	adcs	r3, r1
 800a79a:	617b      	str	r3, [r7, #20]
 800a79c:	f04f 0200 	mov.w	r2, #0
 800a7a0:	f04f 0300 	mov.w	r3, #0
 800a7a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a7a8:	4659      	mov	r1, fp
 800a7aa:	00cb      	lsls	r3, r1, #3
 800a7ac:	4651      	mov	r1, sl
 800a7ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a7b2:	4651      	mov	r1, sl
 800a7b4:	00ca      	lsls	r2, r1, #3
 800a7b6:	4610      	mov	r0, r2
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	4642      	mov	r2, r8
 800a7be:	189b      	adds	r3, r3, r2
 800a7c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a7c4:	464b      	mov	r3, r9
 800a7c6:	460a      	mov	r2, r1
 800a7c8:	eb42 0303 	adc.w	r3, r2, r3
 800a7cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a7d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	67bb      	str	r3, [r7, #120]	; 0x78
 800a7da:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a7dc:	f04f 0200 	mov.w	r2, #0
 800a7e0:	f04f 0300 	mov.w	r3, #0
 800a7e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a7e8:	4649      	mov	r1, r9
 800a7ea:	008b      	lsls	r3, r1, #2
 800a7ec:	4641      	mov	r1, r8
 800a7ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7f2:	4641      	mov	r1, r8
 800a7f4:	008a      	lsls	r2, r1, #2
 800a7f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a7fa:	f7f6 fa3d 	bl	8000c78 <__aeabi_uldivmod>
 800a7fe:	4602      	mov	r2, r0
 800a800:	460b      	mov	r3, r1
 800a802:	4b39      	ldr	r3, [pc, #228]	; (800a8e8 <UART_SetConfig+0x4e4>)
 800a804:	fba3 1302 	umull	r1, r3, r3, r2
 800a808:	095b      	lsrs	r3, r3, #5
 800a80a:	2164      	movs	r1, #100	; 0x64
 800a80c:	fb01 f303 	mul.w	r3, r1, r3
 800a810:	1ad3      	subs	r3, r2, r3
 800a812:	011b      	lsls	r3, r3, #4
 800a814:	3332      	adds	r3, #50	; 0x32
 800a816:	4a34      	ldr	r2, [pc, #208]	; (800a8e8 <UART_SetConfig+0x4e4>)
 800a818:	fba2 2303 	umull	r2, r3, r2, r3
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a822:	441c      	add	r4, r3
 800a824:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a828:	2200      	movs	r2, #0
 800a82a:	673b      	str	r3, [r7, #112]	; 0x70
 800a82c:	677a      	str	r2, [r7, #116]	; 0x74
 800a82e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a832:	4642      	mov	r2, r8
 800a834:	464b      	mov	r3, r9
 800a836:	1891      	adds	r1, r2, r2
 800a838:	60b9      	str	r1, [r7, #8]
 800a83a:	415b      	adcs	r3, r3
 800a83c:	60fb      	str	r3, [r7, #12]
 800a83e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a842:	4641      	mov	r1, r8
 800a844:	1851      	adds	r1, r2, r1
 800a846:	6039      	str	r1, [r7, #0]
 800a848:	4649      	mov	r1, r9
 800a84a:	414b      	adcs	r3, r1
 800a84c:	607b      	str	r3, [r7, #4]
 800a84e:	f04f 0200 	mov.w	r2, #0
 800a852:	f04f 0300 	mov.w	r3, #0
 800a856:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a85a:	4659      	mov	r1, fp
 800a85c:	00cb      	lsls	r3, r1, #3
 800a85e:	4651      	mov	r1, sl
 800a860:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a864:	4651      	mov	r1, sl
 800a866:	00ca      	lsls	r2, r1, #3
 800a868:	4610      	mov	r0, r2
 800a86a:	4619      	mov	r1, r3
 800a86c:	4603      	mov	r3, r0
 800a86e:	4642      	mov	r2, r8
 800a870:	189b      	adds	r3, r3, r2
 800a872:	66bb      	str	r3, [r7, #104]	; 0x68
 800a874:	464b      	mov	r3, r9
 800a876:	460a      	mov	r2, r1
 800a878:	eb42 0303 	adc.w	r3, r2, r3
 800a87c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a87e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a882:	685b      	ldr	r3, [r3, #4]
 800a884:	2200      	movs	r2, #0
 800a886:	663b      	str	r3, [r7, #96]	; 0x60
 800a888:	667a      	str	r2, [r7, #100]	; 0x64
 800a88a:	f04f 0200 	mov.w	r2, #0
 800a88e:	f04f 0300 	mov.w	r3, #0
 800a892:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a896:	4649      	mov	r1, r9
 800a898:	008b      	lsls	r3, r1, #2
 800a89a:	4641      	mov	r1, r8
 800a89c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a8a0:	4641      	mov	r1, r8
 800a8a2:	008a      	lsls	r2, r1, #2
 800a8a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a8a8:	f7f6 f9e6 	bl	8000c78 <__aeabi_uldivmod>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4b0d      	ldr	r3, [pc, #52]	; (800a8e8 <UART_SetConfig+0x4e4>)
 800a8b2:	fba3 1302 	umull	r1, r3, r3, r2
 800a8b6:	095b      	lsrs	r3, r3, #5
 800a8b8:	2164      	movs	r1, #100	; 0x64
 800a8ba:	fb01 f303 	mul.w	r3, r1, r3
 800a8be:	1ad3      	subs	r3, r2, r3
 800a8c0:	011b      	lsls	r3, r3, #4
 800a8c2:	3332      	adds	r3, #50	; 0x32
 800a8c4:	4a08      	ldr	r2, [pc, #32]	; (800a8e8 <UART_SetConfig+0x4e4>)
 800a8c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ca:	095b      	lsrs	r3, r3, #5
 800a8cc:	f003 020f 	and.w	r2, r3, #15
 800a8d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4422      	add	r2, r4
 800a8d8:	609a      	str	r2, [r3, #8]
}
 800a8da:	bf00      	nop
 800a8dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8e6:	bf00      	nop
 800a8e8:	51eb851f 	.word	0x51eb851f

0800a8ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a8ec:	b084      	sub	sp, #16
 800a8ee:	b580      	push	{r7, lr}
 800a8f0:	b084      	sub	sp, #16
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	6078      	str	r0, [r7, #4]
 800a8f6:	f107 001c 	add.w	r0, r7, #28
 800a8fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a900:	2b01      	cmp	r3, #1
 800a902:	d122      	bne.n	800a94a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a908:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	68db      	ldr	r3, [r3, #12]
 800a914:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a918:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a92c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d105      	bne.n	800a93e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f001 fbee 	bl	800c120 <USB_CoreReset>
 800a944:	4603      	mov	r3, r0
 800a946:	73fb      	strb	r3, [r7, #15]
 800a948:	e01a      	b.n	800a980 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f001 fbe2 	bl	800c120 <USB_CoreReset>
 800a95c:	4603      	mov	r3, r0
 800a95e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a960:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a962:	2b00      	cmp	r3, #0
 800a964:	d106      	bne.n	800a974 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a96a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	639a      	str	r2, [r3, #56]	; 0x38
 800a972:	e005      	b.n	800a980 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a978:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a982:	2b01      	cmp	r3, #1
 800a984:	d10b      	bne.n	800a99e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	f043 0206 	orr.w	r2, r3, #6
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	f043 0220 	orr.w	r2, r3, #32
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a99e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3710      	adds	r7, #16
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a9aa:	b004      	add	sp, #16
 800a9ac:	4770      	bx	lr
	...

0800a9b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b087      	sub	sp, #28
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	60f8      	str	r0, [r7, #12]
 800a9b8:	60b9      	str	r1, [r7, #8]
 800a9ba:	4613      	mov	r3, r2
 800a9bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a9be:	79fb      	ldrb	r3, [r7, #7]
 800a9c0:	2b02      	cmp	r3, #2
 800a9c2:	d165      	bne.n	800aa90 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	4a41      	ldr	r2, [pc, #260]	; (800aacc <USB_SetTurnaroundTime+0x11c>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d906      	bls.n	800a9da <USB_SetTurnaroundTime+0x2a>
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	4a40      	ldr	r2, [pc, #256]	; (800aad0 <USB_SetTurnaroundTime+0x120>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d202      	bcs.n	800a9da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a9d4:	230f      	movs	r3, #15
 800a9d6:	617b      	str	r3, [r7, #20]
 800a9d8:	e062      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	4a3c      	ldr	r2, [pc, #240]	; (800aad0 <USB_SetTurnaroundTime+0x120>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d306      	bcc.n	800a9f0 <USB_SetTurnaroundTime+0x40>
 800a9e2:	68bb      	ldr	r3, [r7, #8]
 800a9e4:	4a3b      	ldr	r2, [pc, #236]	; (800aad4 <USB_SetTurnaroundTime+0x124>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d202      	bcs.n	800a9f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a9ea:	230e      	movs	r3, #14
 800a9ec:	617b      	str	r3, [r7, #20]
 800a9ee:	e057      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	4a38      	ldr	r2, [pc, #224]	; (800aad4 <USB_SetTurnaroundTime+0x124>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d306      	bcc.n	800aa06 <USB_SetTurnaroundTime+0x56>
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	4a37      	ldr	r2, [pc, #220]	; (800aad8 <USB_SetTurnaroundTime+0x128>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d202      	bcs.n	800aa06 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800aa00:	230d      	movs	r3, #13
 800aa02:	617b      	str	r3, [r7, #20]
 800aa04:	e04c      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	4a33      	ldr	r2, [pc, #204]	; (800aad8 <USB_SetTurnaroundTime+0x128>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d306      	bcc.n	800aa1c <USB_SetTurnaroundTime+0x6c>
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	4a32      	ldr	r2, [pc, #200]	; (800aadc <USB_SetTurnaroundTime+0x12c>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d802      	bhi.n	800aa1c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800aa16:	230c      	movs	r3, #12
 800aa18:	617b      	str	r3, [r7, #20]
 800aa1a:	e041      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	4a2f      	ldr	r2, [pc, #188]	; (800aadc <USB_SetTurnaroundTime+0x12c>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d906      	bls.n	800aa32 <USB_SetTurnaroundTime+0x82>
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	4a2e      	ldr	r2, [pc, #184]	; (800aae0 <USB_SetTurnaroundTime+0x130>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d802      	bhi.n	800aa32 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800aa2c:	230b      	movs	r3, #11
 800aa2e:	617b      	str	r3, [r7, #20]
 800aa30:	e036      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	4a2a      	ldr	r2, [pc, #168]	; (800aae0 <USB_SetTurnaroundTime+0x130>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d906      	bls.n	800aa48 <USB_SetTurnaroundTime+0x98>
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	4a29      	ldr	r2, [pc, #164]	; (800aae4 <USB_SetTurnaroundTime+0x134>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d802      	bhi.n	800aa48 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800aa42:	230a      	movs	r3, #10
 800aa44:	617b      	str	r3, [r7, #20]
 800aa46:	e02b      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	4a26      	ldr	r2, [pc, #152]	; (800aae4 <USB_SetTurnaroundTime+0x134>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d906      	bls.n	800aa5e <USB_SetTurnaroundTime+0xae>
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	4a25      	ldr	r2, [pc, #148]	; (800aae8 <USB_SetTurnaroundTime+0x138>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d202      	bcs.n	800aa5e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800aa58:	2309      	movs	r3, #9
 800aa5a:	617b      	str	r3, [r7, #20]
 800aa5c:	e020      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	4a21      	ldr	r2, [pc, #132]	; (800aae8 <USB_SetTurnaroundTime+0x138>)
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d306      	bcc.n	800aa74 <USB_SetTurnaroundTime+0xc4>
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	4a20      	ldr	r2, [pc, #128]	; (800aaec <USB_SetTurnaroundTime+0x13c>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d802      	bhi.n	800aa74 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800aa6e:	2308      	movs	r3, #8
 800aa70:	617b      	str	r3, [r7, #20]
 800aa72:	e015      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	4a1d      	ldr	r2, [pc, #116]	; (800aaec <USB_SetTurnaroundTime+0x13c>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d906      	bls.n	800aa8a <USB_SetTurnaroundTime+0xda>
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	4a1c      	ldr	r2, [pc, #112]	; (800aaf0 <USB_SetTurnaroundTime+0x140>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d202      	bcs.n	800aa8a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800aa84:	2307      	movs	r3, #7
 800aa86:	617b      	str	r3, [r7, #20]
 800aa88:	e00a      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800aa8a:	2306      	movs	r3, #6
 800aa8c:	617b      	str	r3, [r7, #20]
 800aa8e:	e007      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800aa90:	79fb      	ldrb	r3, [r7, #7]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d102      	bne.n	800aa9c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800aa96:	2309      	movs	r3, #9
 800aa98:	617b      	str	r3, [r7, #20]
 800aa9a:	e001      	b.n	800aaa0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800aa9c:	2309      	movs	r3, #9
 800aa9e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	68db      	ldr	r3, [r3, #12]
 800aaa4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	68da      	ldr	r2, [r3, #12]
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	029b      	lsls	r3, r3, #10
 800aab4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800aab8:	431a      	orrs	r2, r3
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	371c      	adds	r7, #28
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr
 800aacc:	00d8acbf 	.word	0x00d8acbf
 800aad0:	00e4e1c0 	.word	0x00e4e1c0
 800aad4:	00f42400 	.word	0x00f42400
 800aad8:	01067380 	.word	0x01067380
 800aadc:	011a499f 	.word	0x011a499f
 800aae0:	01312cff 	.word	0x01312cff
 800aae4:	014ca43f 	.word	0x014ca43f
 800aae8:	016e3600 	.word	0x016e3600
 800aaec:	01a6ab1f 	.word	0x01a6ab1f
 800aaf0:	01e84800 	.word	0x01e84800

0800aaf4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b083      	sub	sp, #12
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	689b      	ldr	r3, [r3, #8]
 800ab00:	f043 0201 	orr.w	r2, r3, #1
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ab08:	2300      	movs	r3, #0
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	370c      	adds	r7, #12
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab14:	4770      	bx	lr

0800ab16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ab16:	b480      	push	{r7}
 800ab18:	b083      	sub	sp, #12
 800ab1a:	af00      	add	r7, sp, #0
 800ab1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	f023 0201 	bic.w	r2, r3, #1
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	460b      	mov	r3, r1
 800ab42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ab44:	2300      	movs	r3, #0
 800ab46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ab54:	78fb      	ldrb	r3, [r7, #3]
 800ab56:	2b01      	cmp	r3, #1
 800ab58:	d115      	bne.n	800ab86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ab66:	2001      	movs	r0, #1
 800ab68:	f7f8 fcd2 	bl	8003510 <HAL_Delay>
      ms++;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f001 fa45 	bl	800c002 <USB_GetMode>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d01e      	beq.n	800abbc <USB_SetCurrentMode+0x84>
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2b31      	cmp	r3, #49	; 0x31
 800ab82:	d9f0      	bls.n	800ab66 <USB_SetCurrentMode+0x2e>
 800ab84:	e01a      	b.n	800abbc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ab86:	78fb      	ldrb	r3, [r7, #3]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d115      	bne.n	800abb8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ab98:	2001      	movs	r0, #1
 800ab9a:	f7f8 fcb9 	bl	8003510 <HAL_Delay>
      ms++;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	3301      	adds	r3, #1
 800aba2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f001 fa2c 	bl	800c002 <USB_GetMode>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d005      	beq.n	800abbc <USB_SetCurrentMode+0x84>
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b31      	cmp	r3, #49	; 0x31
 800abb4:	d9f0      	bls.n	800ab98 <USB_SetCurrentMode+0x60>
 800abb6:	e001      	b.n	800abbc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800abb8:	2301      	movs	r3, #1
 800abba:	e005      	b.n	800abc8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2b32      	cmp	r3, #50	; 0x32
 800abc0:	d101      	bne.n	800abc6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	e000      	b.n	800abc8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800abc6:	2300      	movs	r3, #0
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800abd0:	b084      	sub	sp, #16
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b086      	sub	sp, #24
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
 800abda:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800abde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800abe2:	2300      	movs	r3, #0
 800abe4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800abea:	2300      	movs	r3, #0
 800abec:	613b      	str	r3, [r7, #16]
 800abee:	e009      	b.n	800ac04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	3340      	adds	r3, #64	; 0x40
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	4413      	add	r3, r2
 800abfa:	2200      	movs	r2, #0
 800abfc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	3301      	adds	r3, #1
 800ac02:	613b      	str	r3, [r7, #16]
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	2b0e      	cmp	r3, #14
 800ac08:	d9f2      	bls.n	800abf0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ac0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d11c      	bne.n	800ac4a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ac1e:	f043 0302 	orr.w	r3, r3, #2
 800ac22:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac28:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac34:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac40:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	639a      	str	r2, [r3, #56]	; 0x38
 800ac48:	e00b      	b.n	800ac62 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac4e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac5a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ac68:	461a      	mov	r2, r3
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac74:	4619      	mov	r1, r3
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	680b      	ldr	r3, [r1, #0]
 800ac80:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ac82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d10c      	bne.n	800aca2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ac88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d104      	bne.n	800ac98 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ac8e:	2100      	movs	r1, #0
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f000 f965 	bl	800af60 <USB_SetDevSpeed>
 800ac96:	e008      	b.n	800acaa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ac98:	2101      	movs	r1, #1
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f000 f960 	bl	800af60 <USB_SetDevSpeed>
 800aca0:	e003      	b.n	800acaa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800aca2:	2103      	movs	r1, #3
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 f95b 	bl	800af60 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800acaa:	2110      	movs	r1, #16
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 f8f3 	bl	800ae98 <USB_FlushTxFifo>
 800acb2:	4603      	mov	r3, r0
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d001      	beq.n	800acbc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800acb8:	2301      	movs	r3, #1
 800acba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 f91f 	bl	800af00 <USB_FlushRxFifo>
 800acc2:	4603      	mov	r3, r0
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d001      	beq.n	800accc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acd2:	461a      	mov	r2, r3
 800acd4:	2300      	movs	r3, #0
 800acd6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acde:	461a      	mov	r2, r3
 800ace0:	2300      	movs	r3, #0
 800ace2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acea:	461a      	mov	r2, r3
 800acec:	2300      	movs	r3, #0
 800acee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800acf0:	2300      	movs	r3, #0
 800acf2:	613b      	str	r3, [r7, #16]
 800acf4:	e043      	b.n	800ad7e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	015a      	lsls	r2, r3, #5
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	4413      	add	r3, r2
 800acfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad0c:	d118      	bne.n	800ad40 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d10a      	bne.n	800ad2a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad20:	461a      	mov	r2, r3
 800ad22:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ad26:	6013      	str	r3, [r2, #0]
 800ad28:	e013      	b.n	800ad52 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	015a      	lsls	r2, r3, #5
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	4413      	add	r3, r2
 800ad32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad36:	461a      	mov	r2, r3
 800ad38:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ad3c:	6013      	str	r3, [r2, #0]
 800ad3e:	e008      	b.n	800ad52 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	015a      	lsls	r2, r3, #5
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	4413      	add	r3, r2
 800ad48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	2300      	movs	r3, #0
 800ad50:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	015a      	lsls	r2, r3, #5
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	4413      	add	r3, r2
 800ad5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad5e:	461a      	mov	r2, r3
 800ad60:	2300      	movs	r3, #0
 800ad62:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	015a      	lsls	r2, r3, #5
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	4413      	add	r3, r2
 800ad6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad70:	461a      	mov	r2, r3
 800ad72:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ad76:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	613b      	str	r3, [r7, #16]
 800ad7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad80:	693a      	ldr	r2, [r7, #16]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d3b7      	bcc.n	800acf6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad86:	2300      	movs	r3, #0
 800ad88:	613b      	str	r3, [r7, #16]
 800ad8a:	e043      	b.n	800ae14 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	015a      	lsls	r2, r3, #5
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	4413      	add	r3, r2
 800ad94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ada2:	d118      	bne.n	800add6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d10a      	bne.n	800adc0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	015a      	lsls	r2, r3, #5
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	4413      	add	r3, r2
 800adb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adb6:	461a      	mov	r2, r3
 800adb8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800adbc:	6013      	str	r3, [r2, #0]
 800adbe:	e013      	b.n	800ade8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	015a      	lsls	r2, r3, #5
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	4413      	add	r3, r2
 800adc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adcc:	461a      	mov	r2, r3
 800adce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800add2:	6013      	str	r3, [r2, #0]
 800add4:	e008      	b.n	800ade8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	015a      	lsls	r2, r3, #5
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	4413      	add	r3, r2
 800adde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ade2:	461a      	mov	r2, r3
 800ade4:	2300      	movs	r3, #0
 800ade6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	015a      	lsls	r2, r3, #5
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	4413      	add	r3, r2
 800adf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adf4:	461a      	mov	r2, r3
 800adf6:	2300      	movs	r3, #0
 800adf8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	015a      	lsls	r2, r3, #5
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	4413      	add	r3, r2
 800ae02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae06:	461a      	mov	r2, r3
 800ae08:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ae0c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	3301      	adds	r3, #1
 800ae12:	613b      	str	r3, [r7, #16]
 800ae14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae16:	693a      	ldr	r2, [r7, #16]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d3b7      	bcc.n	800ad8c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae22:	691b      	ldr	r3, [r3, #16]
 800ae24:	68fa      	ldr	r2, [r7, #12]
 800ae26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ae2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae2e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2200      	movs	r2, #0
 800ae34:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ae3c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ae3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d105      	bne.n	800ae50 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	699b      	ldr	r3, [r3, #24]
 800ae48:	f043 0210 	orr.w	r2, r3, #16
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	699a      	ldr	r2, [r3, #24]
 800ae54:	4b0f      	ldr	r3, [pc, #60]	; (800ae94 <USB_DevInit+0x2c4>)
 800ae56:	4313      	orrs	r3, r2
 800ae58:	687a      	ldr	r2, [r7, #4]
 800ae5a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ae5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d005      	beq.n	800ae6e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	699b      	ldr	r3, [r3, #24]
 800ae66:	f043 0208 	orr.w	r2, r3, #8
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ae6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d107      	bne.n	800ae84 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	699b      	ldr	r3, [r3, #24]
 800ae78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae7c:	f043 0304 	orr.w	r3, r3, #4
 800ae80:	687a      	ldr	r2, [r7, #4]
 800ae82:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ae84:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3718      	adds	r7, #24
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae90:	b004      	add	sp, #16
 800ae92:	4770      	bx	lr
 800ae94:	803c3800 	.word	0x803c3800

0800ae98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800aea2:	2300      	movs	r3, #0
 800aea4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	4a13      	ldr	r2, [pc, #76]	; (800aefc <USB_FlushTxFifo+0x64>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d901      	bls.n	800aeb8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800aeb4:	2303      	movs	r3, #3
 800aeb6:	e01b      	b.n	800aef0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	691b      	ldr	r3, [r3, #16]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	daf2      	bge.n	800aea6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800aec0:	2300      	movs	r3, #0
 800aec2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	019b      	lsls	r3, r3, #6
 800aec8:	f043 0220 	orr.w	r2, r3, #32
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	3301      	adds	r3, #1
 800aed4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	4a08      	ldr	r2, [pc, #32]	; (800aefc <USB_FlushTxFifo+0x64>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d901      	bls.n	800aee2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800aede:	2303      	movs	r3, #3
 800aee0:	e006      	b.n	800aef0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	f003 0320 	and.w	r3, r3, #32
 800aeea:	2b20      	cmp	r3, #32
 800aeec:	d0f0      	beq.n	800aed0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aeee:	2300      	movs	r3, #0
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3714      	adds	r7, #20
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr
 800aefc:	00030d40 	.word	0x00030d40

0800af00 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800af00:	b480      	push	{r7}
 800af02:	b085      	sub	sp, #20
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af08:	2300      	movs	r3, #0
 800af0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	3301      	adds	r3, #1
 800af10:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	4a11      	ldr	r2, [pc, #68]	; (800af5c <USB_FlushRxFifo+0x5c>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d901      	bls.n	800af1e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e018      	b.n	800af50 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	691b      	ldr	r3, [r3, #16]
 800af22:	2b00      	cmp	r3, #0
 800af24:	daf2      	bge.n	800af0c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800af26:	2300      	movs	r3, #0
 800af28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2210      	movs	r2, #16
 800af2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	3301      	adds	r3, #1
 800af34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	4a08      	ldr	r2, [pc, #32]	; (800af5c <USB_FlushRxFifo+0x5c>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d901      	bls.n	800af42 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800af3e:	2303      	movs	r3, #3
 800af40:	e006      	b.n	800af50 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	f003 0310 	and.w	r3, r3, #16
 800af4a:	2b10      	cmp	r3, #16
 800af4c:	d0f0      	beq.n	800af30 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3714      	adds	r7, #20
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr
 800af5c:	00030d40 	.word	0x00030d40

0800af60 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800af60:	b480      	push	{r7}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	460b      	mov	r3, r1
 800af6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	78fb      	ldrb	r3, [r7, #3]
 800af7a:	68f9      	ldr	r1, [r7, #12]
 800af7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800af80:	4313      	orrs	r3, r2
 800af82:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800af84:	2300      	movs	r3, #0
}
 800af86:	4618      	mov	r0, r3
 800af88:	3714      	adds	r7, #20
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr

0800af92 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800af92:	b480      	push	{r7}
 800af94:	b087      	sub	sp, #28
 800af96:	af00      	add	r7, sp, #0
 800af98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afa4:	689b      	ldr	r3, [r3, #8]
 800afa6:	f003 0306 	and.w	r3, r3, #6
 800afaa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d102      	bne.n	800afb8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800afb2:	2300      	movs	r3, #0
 800afb4:	75fb      	strb	r3, [r7, #23]
 800afb6:	e00a      	b.n	800afce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2b02      	cmp	r3, #2
 800afbc:	d002      	beq.n	800afc4 <USB_GetDevSpeed+0x32>
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2b06      	cmp	r3, #6
 800afc2:	d102      	bne.n	800afca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800afc4:	2302      	movs	r3, #2
 800afc6:	75fb      	strb	r3, [r7, #23]
 800afc8:	e001      	b.n	800afce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800afca:	230f      	movs	r3, #15
 800afcc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800afce:	7dfb      	ldrb	r3, [r7, #23]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	371c      	adds	r7, #28
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800afdc:	b480      	push	{r7}
 800afde:	b085      	sub	sp, #20
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	785b      	ldrb	r3, [r3, #1]
 800aff4:	2b01      	cmp	r3, #1
 800aff6:	d13a      	bne.n	800b06e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800affe:	69da      	ldr	r2, [r3, #28]
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	f003 030f 	and.w	r3, r3, #15
 800b008:	2101      	movs	r1, #1
 800b00a:	fa01 f303 	lsl.w	r3, r1, r3
 800b00e:	b29b      	uxth	r3, r3
 800b010:	68f9      	ldr	r1, [r7, #12]
 800b012:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b016:	4313      	orrs	r3, r2
 800b018:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	015a      	lsls	r2, r3, #5
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	4413      	add	r3, r2
 800b022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d155      	bne.n	800b0dc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	015a      	lsls	r2, r3, #5
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	4413      	add	r3, r2
 800b038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b03c:	681a      	ldr	r2, [r3, #0]
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	68db      	ldr	r3, [r3, #12]
 800b042:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	791b      	ldrb	r3, [r3, #4]
 800b04a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b04c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	059b      	lsls	r3, r3, #22
 800b052:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b054:	4313      	orrs	r3, r2
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	0151      	lsls	r1, r2, #5
 800b05a:	68fa      	ldr	r2, [r7, #12]
 800b05c:	440a      	add	r2, r1
 800b05e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b066:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	e036      	b.n	800b0dc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b074:	69da      	ldr	r2, [r3, #28]
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	f003 030f 	and.w	r3, r3, #15
 800b07e:	2101      	movs	r1, #1
 800b080:	fa01 f303 	lsl.w	r3, r1, r3
 800b084:	041b      	lsls	r3, r3, #16
 800b086:	68f9      	ldr	r1, [r7, #12]
 800b088:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b08c:	4313      	orrs	r3, r2
 800b08e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	015a      	lsls	r2, r3, #5
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	4413      	add	r3, r2
 800b098:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d11a      	bne.n	800b0dc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	015a      	lsls	r2, r3, #5
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	791b      	ldrb	r3, [r3, #4]
 800b0c0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b0c2:	430b      	orrs	r3, r1
 800b0c4:	4313      	orrs	r3, r2
 800b0c6:	68ba      	ldr	r2, [r7, #8]
 800b0c8:	0151      	lsls	r1, r2, #5
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	440a      	add	r2, r1
 800b0ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0da:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3714      	adds	r7, #20
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr
	...

0800b0ec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b085      	sub	sp, #20
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
 800b0f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	785b      	ldrb	r3, [r3, #1]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d161      	bne.n	800b1cc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	015a      	lsls	r2, r3, #5
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4413      	add	r3, r2
 800b110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b11a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b11e:	d11f      	bne.n	800b160 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	015a      	lsls	r2, r3, #5
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	4413      	add	r3, r2
 800b128:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	68ba      	ldr	r2, [r7, #8]
 800b130:	0151      	lsls	r1, r2, #5
 800b132:	68fa      	ldr	r2, [r7, #12]
 800b134:	440a      	add	r2, r1
 800b136:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b13a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b13e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	015a      	lsls	r2, r3, #5
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	4413      	add	r3, r2
 800b148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	68ba      	ldr	r2, [r7, #8]
 800b150:	0151      	lsls	r1, r2, #5
 800b152:	68fa      	ldr	r2, [r7, #12]
 800b154:	440a      	add	r2, r1
 800b156:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b15a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b15e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b166:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	f003 030f 	and.w	r3, r3, #15
 800b170:	2101      	movs	r1, #1
 800b172:	fa01 f303 	lsl.w	r3, r1, r3
 800b176:	b29b      	uxth	r3, r3
 800b178:	43db      	mvns	r3, r3
 800b17a:	68f9      	ldr	r1, [r7, #12]
 800b17c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b180:	4013      	ands	r3, r2
 800b182:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b18a:	69da      	ldr	r2, [r3, #28]
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	f003 030f 	and.w	r3, r3, #15
 800b194:	2101      	movs	r1, #1
 800b196:	fa01 f303 	lsl.w	r3, r1, r3
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	43db      	mvns	r3, r3
 800b19e:	68f9      	ldr	r1, [r7, #12]
 800b1a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	015a      	lsls	r2, r3, #5
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	4413      	add	r3, r2
 800b1b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1b4:	681a      	ldr	r2, [r3, #0]
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	0159      	lsls	r1, r3, #5
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	440b      	add	r3, r1
 800b1be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1c2:	4619      	mov	r1, r3
 800b1c4:	4b35      	ldr	r3, [pc, #212]	; (800b29c <USB_DeactivateEndpoint+0x1b0>)
 800b1c6:	4013      	ands	r3, r2
 800b1c8:	600b      	str	r3, [r1, #0]
 800b1ca:	e060      	b.n	800b28e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	015a      	lsls	r2, r3, #5
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	4413      	add	r3, r2
 800b1d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b1de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b1e2:	d11f      	bne.n	800b224 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	015a      	lsls	r2, r3, #5
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	4413      	add	r3, r2
 800b1ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	68ba      	ldr	r2, [r7, #8]
 800b1f4:	0151      	lsls	r1, r2, #5
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	440a      	add	r2, r1
 800b1fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b202:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	015a      	lsls	r2, r3, #5
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	4413      	add	r3, r2
 800b20c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	68ba      	ldr	r2, [r7, #8]
 800b214:	0151      	lsls	r1, r2, #5
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	440a      	add	r2, r1
 800b21a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b21e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b222:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b22a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	781b      	ldrb	r3, [r3, #0]
 800b230:	f003 030f 	and.w	r3, r3, #15
 800b234:	2101      	movs	r1, #1
 800b236:	fa01 f303 	lsl.w	r3, r1, r3
 800b23a:	041b      	lsls	r3, r3, #16
 800b23c:	43db      	mvns	r3, r3
 800b23e:	68f9      	ldr	r1, [r7, #12]
 800b240:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b244:	4013      	ands	r3, r2
 800b246:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b24e:	69da      	ldr	r2, [r3, #28]
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	781b      	ldrb	r3, [r3, #0]
 800b254:	f003 030f 	and.w	r3, r3, #15
 800b258:	2101      	movs	r1, #1
 800b25a:	fa01 f303 	lsl.w	r3, r1, r3
 800b25e:	041b      	lsls	r3, r3, #16
 800b260:	43db      	mvns	r3, r3
 800b262:	68f9      	ldr	r1, [r7, #12]
 800b264:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b268:	4013      	ands	r3, r2
 800b26a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	015a      	lsls	r2, r3, #5
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	4413      	add	r3, r2
 800b274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	0159      	lsls	r1, r3, #5
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	440b      	add	r3, r1
 800b282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b286:	4619      	mov	r1, r3
 800b288:	4b05      	ldr	r3, [pc, #20]	; (800b2a0 <USB_DeactivateEndpoint+0x1b4>)
 800b28a:	4013      	ands	r3, r2
 800b28c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b28e:	2300      	movs	r3, #0
}
 800b290:	4618      	mov	r0, r3
 800b292:	3714      	adds	r7, #20
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr
 800b29c:	ec337800 	.word	0xec337800
 800b2a0:	eff37800 	.word	0xeff37800

0800b2a4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b08a      	sub	sp, #40	; 0x28
 800b2a8:	af02      	add	r7, sp, #8
 800b2aa:	60f8      	str	r0, [r7, #12]
 800b2ac:	60b9      	str	r1, [r7, #8]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	785b      	ldrb	r3, [r3, #1]
 800b2c0:	2b01      	cmp	r3, #1
 800b2c2:	f040 815c 	bne.w	800b57e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	699b      	ldr	r3, [r3, #24]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d132      	bne.n	800b334 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2ce:	69bb      	ldr	r3, [r7, #24]
 800b2d0:	015a      	lsls	r2, r3, #5
 800b2d2:	69fb      	ldr	r3, [r7, #28]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2da:	691b      	ldr	r3, [r3, #16]
 800b2dc:	69ba      	ldr	r2, [r7, #24]
 800b2de:	0151      	lsls	r1, r2, #5
 800b2e0:	69fa      	ldr	r2, [r7, #28]
 800b2e2:	440a      	add	r2, r1
 800b2e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b2ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b2f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2f2:	69bb      	ldr	r3, [r7, #24]
 800b2f4:	015a      	lsls	r2, r3, #5
 800b2f6:	69fb      	ldr	r3, [r7, #28]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2fe:	691b      	ldr	r3, [r3, #16]
 800b300:	69ba      	ldr	r2, [r7, #24]
 800b302:	0151      	lsls	r1, r2, #5
 800b304:	69fa      	ldr	r2, [r7, #28]
 800b306:	440a      	add	r2, r1
 800b308:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b30c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b310:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b312:	69bb      	ldr	r3, [r7, #24]
 800b314:	015a      	lsls	r2, r3, #5
 800b316:	69fb      	ldr	r3, [r7, #28]
 800b318:	4413      	add	r3, r2
 800b31a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b31e:	691b      	ldr	r3, [r3, #16]
 800b320:	69ba      	ldr	r2, [r7, #24]
 800b322:	0151      	lsls	r1, r2, #5
 800b324:	69fa      	ldr	r2, [r7, #28]
 800b326:	440a      	add	r2, r1
 800b328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b32c:	0cdb      	lsrs	r3, r3, #19
 800b32e:	04db      	lsls	r3, r3, #19
 800b330:	6113      	str	r3, [r2, #16]
 800b332:	e074      	b.n	800b41e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	015a      	lsls	r2, r3, #5
 800b338:	69fb      	ldr	r3, [r7, #28]
 800b33a:	4413      	add	r3, r2
 800b33c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	69ba      	ldr	r2, [r7, #24]
 800b344:	0151      	lsls	r1, r2, #5
 800b346:	69fa      	ldr	r2, [r7, #28]
 800b348:	440a      	add	r2, r1
 800b34a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b34e:	0cdb      	lsrs	r3, r3, #19
 800b350:	04db      	lsls	r3, r3, #19
 800b352:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b354:	69bb      	ldr	r3, [r7, #24]
 800b356:	015a      	lsls	r2, r3, #5
 800b358:	69fb      	ldr	r3, [r7, #28]
 800b35a:	4413      	add	r3, r2
 800b35c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b360:	691b      	ldr	r3, [r3, #16]
 800b362:	69ba      	ldr	r2, [r7, #24]
 800b364:	0151      	lsls	r1, r2, #5
 800b366:	69fa      	ldr	r2, [r7, #28]
 800b368:	440a      	add	r2, r1
 800b36a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b36e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b372:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b376:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	015a      	lsls	r2, r3, #5
 800b37c:	69fb      	ldr	r3, [r7, #28]
 800b37e:	4413      	add	r3, r2
 800b380:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b384:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	6999      	ldr	r1, [r3, #24]
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	68db      	ldr	r3, [r3, #12]
 800b38e:	440b      	add	r3, r1
 800b390:	1e59      	subs	r1, r3, #1
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	fbb1 f3f3 	udiv	r3, r1, r3
 800b39a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b39c:	4b9d      	ldr	r3, [pc, #628]	; (800b614 <USB_EPStartXfer+0x370>)
 800b39e:	400b      	ands	r3, r1
 800b3a0:	69b9      	ldr	r1, [r7, #24]
 800b3a2:	0148      	lsls	r0, r1, #5
 800b3a4:	69f9      	ldr	r1, [r7, #28]
 800b3a6:	4401      	add	r1, r0
 800b3a8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b3b0:	69bb      	ldr	r3, [r7, #24]
 800b3b2:	015a      	lsls	r2, r3, #5
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3bc:	691a      	ldr	r2, [r3, #16]
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	699b      	ldr	r3, [r3, #24]
 800b3c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3c6:	69b9      	ldr	r1, [r7, #24]
 800b3c8:	0148      	lsls	r0, r1, #5
 800b3ca:	69f9      	ldr	r1, [r7, #28]
 800b3cc:	4401      	add	r1, r0
 800b3ce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	791b      	ldrb	r3, [r3, #4]
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d11f      	bne.n	800b41e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	015a      	lsls	r2, r3, #5
 800b3e2:	69fb      	ldr	r3, [r7, #28]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3ea:	691b      	ldr	r3, [r3, #16]
 800b3ec:	69ba      	ldr	r2, [r7, #24]
 800b3ee:	0151      	lsls	r1, r2, #5
 800b3f0:	69fa      	ldr	r2, [r7, #28]
 800b3f2:	440a      	add	r2, r1
 800b3f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b3f8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b3fc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	015a      	lsls	r2, r3, #5
 800b402:	69fb      	ldr	r3, [r7, #28]
 800b404:	4413      	add	r3, r2
 800b406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b40a:	691b      	ldr	r3, [r3, #16]
 800b40c:	69ba      	ldr	r2, [r7, #24]
 800b40e:	0151      	lsls	r1, r2, #5
 800b410:	69fa      	ldr	r2, [r7, #28]
 800b412:	440a      	add	r2, r1
 800b414:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b418:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b41c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b41e:	79fb      	ldrb	r3, [r7, #7]
 800b420:	2b01      	cmp	r3, #1
 800b422:	d14b      	bne.n	800b4bc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	695b      	ldr	r3, [r3, #20]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d009      	beq.n	800b440 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b42c:	69bb      	ldr	r3, [r7, #24]
 800b42e:	015a      	lsls	r2, r3, #5
 800b430:	69fb      	ldr	r3, [r7, #28]
 800b432:	4413      	add	r3, r2
 800b434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b438:	461a      	mov	r2, r3
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	695b      	ldr	r3, [r3, #20]
 800b43e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	791b      	ldrb	r3, [r3, #4]
 800b444:	2b01      	cmp	r3, #1
 800b446:	d128      	bne.n	800b49a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b448:	69fb      	ldr	r3, [r7, #28]
 800b44a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b44e:	689b      	ldr	r3, [r3, #8]
 800b450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b454:	2b00      	cmp	r3, #0
 800b456:	d110      	bne.n	800b47a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b458:	69bb      	ldr	r3, [r7, #24]
 800b45a:	015a      	lsls	r2, r3, #5
 800b45c:	69fb      	ldr	r3, [r7, #28]
 800b45e:	4413      	add	r3, r2
 800b460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	69ba      	ldr	r2, [r7, #24]
 800b468:	0151      	lsls	r1, r2, #5
 800b46a:	69fa      	ldr	r2, [r7, #28]
 800b46c:	440a      	add	r2, r1
 800b46e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b472:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b476:	6013      	str	r3, [r2, #0]
 800b478:	e00f      	b.n	800b49a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b47a:	69bb      	ldr	r3, [r7, #24]
 800b47c:	015a      	lsls	r2, r3, #5
 800b47e:	69fb      	ldr	r3, [r7, #28]
 800b480:	4413      	add	r3, r2
 800b482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	69ba      	ldr	r2, [r7, #24]
 800b48a:	0151      	lsls	r1, r2, #5
 800b48c:	69fa      	ldr	r2, [r7, #28]
 800b48e:	440a      	add	r2, r1
 800b490:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b498:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b49a:	69bb      	ldr	r3, [r7, #24]
 800b49c:	015a      	lsls	r2, r3, #5
 800b49e:	69fb      	ldr	r3, [r7, #28]
 800b4a0:	4413      	add	r3, r2
 800b4a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	69ba      	ldr	r2, [r7, #24]
 800b4aa:	0151      	lsls	r1, r2, #5
 800b4ac:	69fa      	ldr	r2, [r7, #28]
 800b4ae:	440a      	add	r2, r1
 800b4b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b4b8:	6013      	str	r3, [r2, #0]
 800b4ba:	e133      	b.n	800b724 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b4bc:	69bb      	ldr	r3, [r7, #24]
 800b4be:	015a      	lsls	r2, r3, #5
 800b4c0:	69fb      	ldr	r3, [r7, #28]
 800b4c2:	4413      	add	r3, r2
 800b4c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	69ba      	ldr	r2, [r7, #24]
 800b4cc:	0151      	lsls	r1, r2, #5
 800b4ce:	69fa      	ldr	r2, [r7, #28]
 800b4d0:	440a      	add	r2, r1
 800b4d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b4da:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	791b      	ldrb	r3, [r3, #4]
 800b4e0:	2b01      	cmp	r3, #1
 800b4e2:	d015      	beq.n	800b510 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	699b      	ldr	r3, [r3, #24]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	f000 811b 	beq.w	800b724 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	f003 030f 	and.w	r3, r3, #15
 800b4fe:	2101      	movs	r1, #1
 800b500:	fa01 f303 	lsl.w	r3, r1, r3
 800b504:	69f9      	ldr	r1, [r7, #28]
 800b506:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b50a:	4313      	orrs	r3, r2
 800b50c:	634b      	str	r3, [r1, #52]	; 0x34
 800b50e:	e109      	b.n	800b724 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b510:	69fb      	ldr	r3, [r7, #28]
 800b512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d110      	bne.n	800b542 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b520:	69bb      	ldr	r3, [r7, #24]
 800b522:	015a      	lsls	r2, r3, #5
 800b524:	69fb      	ldr	r3, [r7, #28]
 800b526:	4413      	add	r3, r2
 800b528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	69ba      	ldr	r2, [r7, #24]
 800b530:	0151      	lsls	r1, r2, #5
 800b532:	69fa      	ldr	r2, [r7, #28]
 800b534:	440a      	add	r2, r1
 800b536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b53a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b53e:	6013      	str	r3, [r2, #0]
 800b540:	e00f      	b.n	800b562 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b542:	69bb      	ldr	r3, [r7, #24]
 800b544:	015a      	lsls	r2, r3, #5
 800b546:	69fb      	ldr	r3, [r7, #28]
 800b548:	4413      	add	r3, r2
 800b54a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	69ba      	ldr	r2, [r7, #24]
 800b552:	0151      	lsls	r1, r2, #5
 800b554:	69fa      	ldr	r2, [r7, #28]
 800b556:	440a      	add	r2, r1
 800b558:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b55c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b560:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	6919      	ldr	r1, [r3, #16]
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	781a      	ldrb	r2, [r3, #0]
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	699b      	ldr	r3, [r3, #24]
 800b56e:	b298      	uxth	r0, r3
 800b570:	79fb      	ldrb	r3, [r7, #7]
 800b572:	9300      	str	r3, [sp, #0]
 800b574:	4603      	mov	r3, r0
 800b576:	68f8      	ldr	r0, [r7, #12]
 800b578:	f000 fade 	bl	800bb38 <USB_WritePacket>
 800b57c:	e0d2      	b.n	800b724 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	015a      	lsls	r2, r3, #5
 800b582:	69fb      	ldr	r3, [r7, #28]
 800b584:	4413      	add	r3, r2
 800b586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b58a:	691b      	ldr	r3, [r3, #16]
 800b58c:	69ba      	ldr	r2, [r7, #24]
 800b58e:	0151      	lsls	r1, r2, #5
 800b590:	69fa      	ldr	r2, [r7, #28]
 800b592:	440a      	add	r2, r1
 800b594:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b598:	0cdb      	lsrs	r3, r3, #19
 800b59a:	04db      	lsls	r3, r3, #19
 800b59c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	015a      	lsls	r2, r3, #5
 800b5a2:	69fb      	ldr	r3, [r7, #28]
 800b5a4:	4413      	add	r3, r2
 800b5a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5aa:	691b      	ldr	r3, [r3, #16]
 800b5ac:	69ba      	ldr	r2, [r7, #24]
 800b5ae:	0151      	lsls	r1, r2, #5
 800b5b0:	69fa      	ldr	r2, [r7, #28]
 800b5b2:	440a      	add	r2, r1
 800b5b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b5bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b5c0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	699b      	ldr	r3, [r3, #24]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d126      	bne.n	800b618 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b5ca:	69bb      	ldr	r3, [r7, #24]
 800b5cc:	015a      	lsls	r2, r3, #5
 800b5ce:	69fb      	ldr	r3, [r7, #28]
 800b5d0:	4413      	add	r3, r2
 800b5d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5d6:	691a      	ldr	r2, [r3, #16]
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5e0:	69b9      	ldr	r1, [r7, #24]
 800b5e2:	0148      	lsls	r0, r1, #5
 800b5e4:	69f9      	ldr	r1, [r7, #28]
 800b5e6:	4401      	add	r1, r0
 800b5e8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b5f0:	69bb      	ldr	r3, [r7, #24]
 800b5f2:	015a      	lsls	r2, r3, #5
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5fc:	691b      	ldr	r3, [r3, #16]
 800b5fe:	69ba      	ldr	r2, [r7, #24]
 800b600:	0151      	lsls	r1, r2, #5
 800b602:	69fa      	ldr	r2, [r7, #28]
 800b604:	440a      	add	r2, r1
 800b606:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b60a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b60e:	6113      	str	r3, [r2, #16]
 800b610:	e03a      	b.n	800b688 <USB_EPStartXfer+0x3e4>
 800b612:	bf00      	nop
 800b614:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	699a      	ldr	r2, [r3, #24]
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	68db      	ldr	r3, [r3, #12]
 800b620:	4413      	add	r3, r2
 800b622:	1e5a      	subs	r2, r3, #1
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	fbb2 f3f3 	udiv	r3, r2, r3
 800b62c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	68db      	ldr	r3, [r3, #12]
 800b632:	8afa      	ldrh	r2, [r7, #22]
 800b634:	fb03 f202 	mul.w	r2, r3, r2
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b63c:	69bb      	ldr	r3, [r7, #24]
 800b63e:	015a      	lsls	r2, r3, #5
 800b640:	69fb      	ldr	r3, [r7, #28]
 800b642:	4413      	add	r3, r2
 800b644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b648:	691a      	ldr	r2, [r3, #16]
 800b64a:	8afb      	ldrh	r3, [r7, #22]
 800b64c:	04d9      	lsls	r1, r3, #19
 800b64e:	4b38      	ldr	r3, [pc, #224]	; (800b730 <USB_EPStartXfer+0x48c>)
 800b650:	400b      	ands	r3, r1
 800b652:	69b9      	ldr	r1, [r7, #24]
 800b654:	0148      	lsls	r0, r1, #5
 800b656:	69f9      	ldr	r1, [r7, #28]
 800b658:	4401      	add	r1, r0
 800b65a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b65e:	4313      	orrs	r3, r2
 800b660:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	015a      	lsls	r2, r3, #5
 800b666:	69fb      	ldr	r3, [r7, #28]
 800b668:	4413      	add	r3, r2
 800b66a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b66e:	691a      	ldr	r2, [r3, #16]
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	69db      	ldr	r3, [r3, #28]
 800b674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b678:	69b9      	ldr	r1, [r7, #24]
 800b67a:	0148      	lsls	r0, r1, #5
 800b67c:	69f9      	ldr	r1, [r7, #28]
 800b67e:	4401      	add	r1, r0
 800b680:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b684:	4313      	orrs	r3, r2
 800b686:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b688:	79fb      	ldrb	r3, [r7, #7]
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d10d      	bne.n	800b6aa <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	691b      	ldr	r3, [r3, #16]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d009      	beq.n	800b6aa <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	6919      	ldr	r1, [r3, #16]
 800b69a:	69bb      	ldr	r3, [r7, #24]
 800b69c:	015a      	lsls	r2, r3, #5
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6a6:	460a      	mov	r2, r1
 800b6a8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	791b      	ldrb	r3, [r3, #4]
 800b6ae:	2b01      	cmp	r3, #1
 800b6b0:	d128      	bne.n	800b704 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b6b2:	69fb      	ldr	r3, [r7, #28]
 800b6b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6b8:	689b      	ldr	r3, [r3, #8]
 800b6ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d110      	bne.n	800b6e4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	015a      	lsls	r2, r3, #5
 800b6c6:	69fb      	ldr	r3, [r7, #28]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	69ba      	ldr	r2, [r7, #24]
 800b6d2:	0151      	lsls	r1, r2, #5
 800b6d4:	69fa      	ldr	r2, [r7, #28]
 800b6d6:	440a      	add	r2, r1
 800b6d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b6e0:	6013      	str	r3, [r2, #0]
 800b6e2:	e00f      	b.n	800b704 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b6e4:	69bb      	ldr	r3, [r7, #24]
 800b6e6:	015a      	lsls	r2, r3, #5
 800b6e8:	69fb      	ldr	r3, [r7, #28]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	69ba      	ldr	r2, [r7, #24]
 800b6f4:	0151      	lsls	r1, r2, #5
 800b6f6:	69fa      	ldr	r2, [r7, #28]
 800b6f8:	440a      	add	r2, r1
 800b6fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b702:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	015a      	lsls	r2, r3, #5
 800b708:	69fb      	ldr	r3, [r7, #28]
 800b70a:	4413      	add	r3, r2
 800b70c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	69ba      	ldr	r2, [r7, #24]
 800b714:	0151      	lsls	r1, r2, #5
 800b716:	69fa      	ldr	r2, [r7, #28]
 800b718:	440a      	add	r2, r1
 800b71a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b71e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b722:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b724:	2300      	movs	r3, #0
}
 800b726:	4618      	mov	r0, r3
 800b728:	3720      	adds	r7, #32
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	1ff80000 	.word	0x1ff80000

0800b734 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b734:	b480      	push	{r7}
 800b736:	b087      	sub	sp, #28
 800b738:	af00      	add	r7, sp, #0
 800b73a:	60f8      	str	r0, [r7, #12]
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	4613      	mov	r3, r2
 800b740:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	781b      	ldrb	r3, [r3, #0]
 800b74a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	785b      	ldrb	r3, [r3, #1]
 800b750:	2b01      	cmp	r3, #1
 800b752:	f040 80ce 	bne.w	800b8f2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d132      	bne.n	800b7c4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	015a      	lsls	r2, r3, #5
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	4413      	add	r3, r2
 800b766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b76a:	691b      	ldr	r3, [r3, #16]
 800b76c:	693a      	ldr	r2, [r7, #16]
 800b76e:	0151      	lsls	r1, r2, #5
 800b770:	697a      	ldr	r2, [r7, #20]
 800b772:	440a      	add	r2, r1
 800b774:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b778:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b77c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b780:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	015a      	lsls	r2, r3, #5
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	4413      	add	r3, r2
 800b78a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b78e:	691b      	ldr	r3, [r3, #16]
 800b790:	693a      	ldr	r2, [r7, #16]
 800b792:	0151      	lsls	r1, r2, #5
 800b794:	697a      	ldr	r2, [r7, #20]
 800b796:	440a      	add	r2, r1
 800b798:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b79c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b7a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	015a      	lsls	r2, r3, #5
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	4413      	add	r3, r2
 800b7aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	693a      	ldr	r2, [r7, #16]
 800b7b2:	0151      	lsls	r1, r2, #5
 800b7b4:	697a      	ldr	r2, [r7, #20]
 800b7b6:	440a      	add	r2, r1
 800b7b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7bc:	0cdb      	lsrs	r3, r3, #19
 800b7be:	04db      	lsls	r3, r3, #19
 800b7c0:	6113      	str	r3, [r2, #16]
 800b7c2:	e04e      	b.n	800b862 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	015a      	lsls	r2, r3, #5
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	4413      	add	r3, r2
 800b7cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	693a      	ldr	r2, [r7, #16]
 800b7d4:	0151      	lsls	r1, r2, #5
 800b7d6:	697a      	ldr	r2, [r7, #20]
 800b7d8:	440a      	add	r2, r1
 800b7da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7de:	0cdb      	lsrs	r3, r3, #19
 800b7e0:	04db      	lsls	r3, r3, #19
 800b7e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	015a      	lsls	r2, r3, #5
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	4413      	add	r3, r2
 800b7ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7f0:	691b      	ldr	r3, [r3, #16]
 800b7f2:	693a      	ldr	r2, [r7, #16]
 800b7f4:	0151      	lsls	r1, r2, #5
 800b7f6:	697a      	ldr	r2, [r7, #20]
 800b7f8:	440a      	add	r2, r1
 800b7fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b802:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b806:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	699a      	ldr	r2, [r3, #24]
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	68db      	ldr	r3, [r3, #12]
 800b810:	429a      	cmp	r2, r3
 800b812:	d903      	bls.n	800b81c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	68da      	ldr	r2, [r3, #12]
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	015a      	lsls	r2, r3, #5
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	4413      	add	r3, r2
 800b824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b828:	691b      	ldr	r3, [r3, #16]
 800b82a:	693a      	ldr	r2, [r7, #16]
 800b82c:	0151      	lsls	r1, r2, #5
 800b82e:	697a      	ldr	r2, [r7, #20]
 800b830:	440a      	add	r2, r1
 800b832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b836:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b83a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	015a      	lsls	r2, r3, #5
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	4413      	add	r3, r2
 800b844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b848:	691a      	ldr	r2, [r3, #16]
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	699b      	ldr	r3, [r3, #24]
 800b84e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b852:	6939      	ldr	r1, [r7, #16]
 800b854:	0148      	lsls	r0, r1, #5
 800b856:	6979      	ldr	r1, [r7, #20]
 800b858:	4401      	add	r1, r0
 800b85a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b85e:	4313      	orrs	r3, r2
 800b860:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b862:	79fb      	ldrb	r3, [r7, #7]
 800b864:	2b01      	cmp	r3, #1
 800b866:	d11e      	bne.n	800b8a6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	695b      	ldr	r3, [r3, #20]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d009      	beq.n	800b884 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	015a      	lsls	r2, r3, #5
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	4413      	add	r3, r2
 800b878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b87c:	461a      	mov	r2, r3
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	695b      	ldr	r3, [r3, #20]
 800b882:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	015a      	lsls	r2, r3, #5
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	4413      	add	r3, r2
 800b88c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	693a      	ldr	r2, [r7, #16]
 800b894:	0151      	lsls	r1, r2, #5
 800b896:	697a      	ldr	r2, [r7, #20]
 800b898:	440a      	add	r2, r1
 800b89a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b89e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b8a2:	6013      	str	r3, [r2, #0]
 800b8a4:	e097      	b.n	800b9d6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	015a      	lsls	r2, r3, #5
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	4413      	add	r3, r2
 800b8ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	693a      	ldr	r2, [r7, #16]
 800b8b6:	0151      	lsls	r1, r2, #5
 800b8b8:	697a      	ldr	r2, [r7, #20]
 800b8ba:	440a      	add	r2, r1
 800b8bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b8c4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	699b      	ldr	r3, [r3, #24]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	f000 8083 	beq.w	800b9d6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	f003 030f 	and.w	r3, r3, #15
 800b8e0:	2101      	movs	r1, #1
 800b8e2:	fa01 f303 	lsl.w	r3, r1, r3
 800b8e6:	6979      	ldr	r1, [r7, #20]
 800b8e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	634b      	str	r3, [r1, #52]	; 0x34
 800b8f0:	e071      	b.n	800b9d6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b8f2:	693b      	ldr	r3, [r7, #16]
 800b8f4:	015a      	lsls	r2, r3, #5
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	4413      	add	r3, r2
 800b8fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8fe:	691b      	ldr	r3, [r3, #16]
 800b900:	693a      	ldr	r2, [r7, #16]
 800b902:	0151      	lsls	r1, r2, #5
 800b904:	697a      	ldr	r2, [r7, #20]
 800b906:	440a      	add	r2, r1
 800b908:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b90c:	0cdb      	lsrs	r3, r3, #19
 800b90e:	04db      	lsls	r3, r3, #19
 800b910:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	015a      	lsls	r2, r3, #5
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	4413      	add	r3, r2
 800b91a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b91e:	691b      	ldr	r3, [r3, #16]
 800b920:	693a      	ldr	r2, [r7, #16]
 800b922:	0151      	lsls	r1, r2, #5
 800b924:	697a      	ldr	r2, [r7, #20]
 800b926:	440a      	add	r2, r1
 800b928:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b92c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b930:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b934:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	699b      	ldr	r3, [r3, #24]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d003      	beq.n	800b946 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	68da      	ldr	r2, [r3, #12]
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	68da      	ldr	r2, [r3, #12]
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	015a      	lsls	r2, r3, #5
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	4413      	add	r3, r2
 800b956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b95a:	691b      	ldr	r3, [r3, #16]
 800b95c:	693a      	ldr	r2, [r7, #16]
 800b95e:	0151      	lsls	r1, r2, #5
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	440a      	add	r2, r1
 800b964:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b968:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b96c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	015a      	lsls	r2, r3, #5
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	4413      	add	r3, r2
 800b976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b97a:	691a      	ldr	r2, [r3, #16]
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	69db      	ldr	r3, [r3, #28]
 800b980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b984:	6939      	ldr	r1, [r7, #16]
 800b986:	0148      	lsls	r0, r1, #5
 800b988:	6979      	ldr	r1, [r7, #20]
 800b98a:	4401      	add	r1, r0
 800b98c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b990:	4313      	orrs	r3, r2
 800b992:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b994:	79fb      	ldrb	r3, [r7, #7]
 800b996:	2b01      	cmp	r3, #1
 800b998:	d10d      	bne.n	800b9b6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	691b      	ldr	r3, [r3, #16]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d009      	beq.n	800b9b6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	6919      	ldr	r1, [r3, #16]
 800b9a6:	693b      	ldr	r3, [r7, #16]
 800b9a8:	015a      	lsls	r2, r3, #5
 800b9aa:	697b      	ldr	r3, [r7, #20]
 800b9ac:	4413      	add	r3, r2
 800b9ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9b2:	460a      	mov	r2, r1
 800b9b4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	015a      	lsls	r2, r3, #5
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	4413      	add	r3, r2
 800b9be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	693a      	ldr	r2, [r7, #16]
 800b9c6:	0151      	lsls	r1, r2, #5
 800b9c8:	697a      	ldr	r2, [r7, #20]
 800b9ca:	440a      	add	r2, r1
 800b9cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b9d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9d4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b9d6:	2300      	movs	r3, #0
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	371c      	adds	r7, #28
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b087      	sub	sp, #28
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
 800b9ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	785b      	ldrb	r3, [r3, #1]
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	d14a      	bne.n	800ba98 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	015a      	lsls	r2, r3, #5
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	4413      	add	r3, r2
 800ba0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba1a:	f040 8086 	bne.w	800bb2a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	015a      	lsls	r2, r3, #5
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	4413      	add	r3, r2
 800ba28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	683a      	ldr	r2, [r7, #0]
 800ba30:	7812      	ldrb	r2, [r2, #0]
 800ba32:	0151      	lsls	r1, r2, #5
 800ba34:	693a      	ldr	r2, [r7, #16]
 800ba36:	440a      	add	r2, r1
 800ba38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba3c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ba40:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	015a      	lsls	r2, r3, #5
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	4413      	add	r3, r2
 800ba4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	683a      	ldr	r2, [r7, #0]
 800ba54:	7812      	ldrb	r2, [r2, #0]
 800ba56:	0151      	lsls	r1, r2, #5
 800ba58:	693a      	ldr	r2, [r7, #16]
 800ba5a:	440a      	add	r2, r1
 800ba5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba64:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	3301      	adds	r3, #1
 800ba6a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	f242 7210 	movw	r2, #10000	; 0x2710
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d902      	bls.n	800ba7c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ba76:	2301      	movs	r3, #1
 800ba78:	75fb      	strb	r3, [r7, #23]
          break;
 800ba7a:	e056      	b.n	800bb2a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	015a      	lsls	r2, r3, #5
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	4413      	add	r3, r2
 800ba86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba94:	d0e7      	beq.n	800ba66 <USB_EPStopXfer+0x82>
 800ba96:	e048      	b.n	800bb2a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	781b      	ldrb	r3, [r3, #0]
 800ba9c:	015a      	lsls	r2, r3, #5
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	4413      	add	r3, r2
 800baa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800baac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bab0:	d13b      	bne.n	800bb2a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	781b      	ldrb	r3, [r3, #0]
 800bab6:	015a      	lsls	r2, r3, #5
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	4413      	add	r3, r2
 800babc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	683a      	ldr	r2, [r7, #0]
 800bac4:	7812      	ldrb	r2, [r2, #0]
 800bac6:	0151      	lsls	r1, r2, #5
 800bac8:	693a      	ldr	r2, [r7, #16]
 800baca:	440a      	add	r2, r1
 800bacc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bad0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bad4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	015a      	lsls	r2, r3, #5
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	4413      	add	r3, r2
 800bae0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	683a      	ldr	r2, [r7, #0]
 800bae8:	7812      	ldrb	r2, [r2, #0]
 800baea:	0151      	lsls	r1, r2, #5
 800baec:	693a      	ldr	r2, [r7, #16]
 800baee:	440a      	add	r2, r1
 800baf0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800baf4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800baf8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	3301      	adds	r3, #1
 800bafe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f242 7210 	movw	r2, #10000	; 0x2710
 800bb06:	4293      	cmp	r3, r2
 800bb08:	d902      	bls.n	800bb10 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	75fb      	strb	r3, [r7, #23]
          break;
 800bb0e:	e00c      	b.n	800bb2a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	015a      	lsls	r2, r3, #5
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	4413      	add	r3, r2
 800bb1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bb24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bb28:	d0e7      	beq.n	800bafa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800bb2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	371c      	adds	r7, #28
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr

0800bb38 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b089      	sub	sp, #36	; 0x24
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	60f8      	str	r0, [r7, #12]
 800bb40:	60b9      	str	r1, [r7, #8]
 800bb42:	4611      	mov	r1, r2
 800bb44:	461a      	mov	r2, r3
 800bb46:	460b      	mov	r3, r1
 800bb48:	71fb      	strb	r3, [r7, #7]
 800bb4a:	4613      	mov	r3, r2
 800bb4c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bb56:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d123      	bne.n	800bba6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb5e:	88bb      	ldrh	r3, [r7, #4]
 800bb60:	3303      	adds	r3, #3
 800bb62:	089b      	lsrs	r3, r3, #2
 800bb64:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb66:	2300      	movs	r3, #0
 800bb68:	61bb      	str	r3, [r7, #24]
 800bb6a:	e018      	b.n	800bb9e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb6c:	79fb      	ldrb	r3, [r7, #7]
 800bb6e:	031a      	lsls	r2, r3, #12
 800bb70:	697b      	ldr	r3, [r7, #20]
 800bb72:	4413      	add	r3, r2
 800bb74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb78:	461a      	mov	r2, r3
 800bb7a:	69fb      	ldr	r3, [r7, #28]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb80:	69fb      	ldr	r3, [r7, #28]
 800bb82:	3301      	adds	r3, #1
 800bb84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb86:	69fb      	ldr	r3, [r7, #28]
 800bb88:	3301      	adds	r3, #1
 800bb8a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	3301      	adds	r3, #1
 800bb90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb92:	69fb      	ldr	r3, [r7, #28]
 800bb94:	3301      	adds	r3, #1
 800bb96:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bb98:	69bb      	ldr	r3, [r7, #24]
 800bb9a:	3301      	adds	r3, #1
 800bb9c:	61bb      	str	r3, [r7, #24]
 800bb9e:	69ba      	ldr	r2, [r7, #24]
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d3e2      	bcc.n	800bb6c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bba6:	2300      	movs	r3, #0
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3724      	adds	r7, #36	; 0x24
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr

0800bbb4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b08b      	sub	sp, #44	; 0x2c
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	4613      	mov	r3, r2
 800bbc0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bbca:	88fb      	ldrh	r3, [r7, #6]
 800bbcc:	089b      	lsrs	r3, r3, #2
 800bbce:	b29b      	uxth	r3, r3
 800bbd0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bbd2:	88fb      	ldrh	r3, [r7, #6]
 800bbd4:	f003 0303 	and.w	r3, r3, #3
 800bbd8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bbda:	2300      	movs	r3, #0
 800bbdc:	623b      	str	r3, [r7, #32]
 800bbde:	e014      	b.n	800bc0a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbea:	601a      	str	r2, [r3, #0]
    pDest++;
 800bbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbee:	3301      	adds	r3, #1
 800bbf0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbfa:	3301      	adds	r3, #1
 800bbfc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc00:	3301      	adds	r3, #1
 800bc02:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800bc04:	6a3b      	ldr	r3, [r7, #32]
 800bc06:	3301      	adds	r3, #1
 800bc08:	623b      	str	r3, [r7, #32]
 800bc0a:	6a3a      	ldr	r2, [r7, #32]
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d3e6      	bcc.n	800bbe0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bc12:	8bfb      	ldrh	r3, [r7, #30]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d01e      	beq.n	800bc56 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc22:	461a      	mov	r2, r3
 800bc24:	f107 0310 	add.w	r3, r7, #16
 800bc28:	6812      	ldr	r2, [r2, #0]
 800bc2a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bc2c:	693a      	ldr	r2, [r7, #16]
 800bc2e:	6a3b      	ldr	r3, [r7, #32]
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	00db      	lsls	r3, r3, #3
 800bc34:	fa22 f303 	lsr.w	r3, r2, r3
 800bc38:	b2da      	uxtb	r2, r3
 800bc3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc3c:	701a      	strb	r2, [r3, #0]
      i++;
 800bc3e:	6a3b      	ldr	r3, [r7, #32]
 800bc40:	3301      	adds	r3, #1
 800bc42:	623b      	str	r3, [r7, #32]
      pDest++;
 800bc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc46:	3301      	adds	r3, #1
 800bc48:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800bc4a:	8bfb      	ldrh	r3, [r7, #30]
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bc50:	8bfb      	ldrh	r3, [r7, #30]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d1ea      	bne.n	800bc2c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bc56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	372c      	adds	r7, #44	; 0x2c
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b085      	sub	sp, #20
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	785b      	ldrb	r3, [r3, #1]
 800bc7c:	2b01      	cmp	r3, #1
 800bc7e:	d12c      	bne.n	800bcda <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	015a      	lsls	r2, r3, #5
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	4413      	add	r3, r2
 800bc88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	db12      	blt.n	800bcb8 <USB_EPSetStall+0x54>
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d00f      	beq.n	800bcb8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	015a      	lsls	r2, r3, #5
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	4413      	add	r3, r2
 800bca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	68ba      	ldr	r2, [r7, #8]
 800bca8:	0151      	lsls	r1, r2, #5
 800bcaa:	68fa      	ldr	r2, [r7, #12]
 800bcac:	440a      	add	r2, r1
 800bcae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcb2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bcb6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	015a      	lsls	r2, r3, #5
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	4413      	add	r3, r2
 800bcc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68ba      	ldr	r2, [r7, #8]
 800bcc8:	0151      	lsls	r1, r2, #5
 800bcca:	68fa      	ldr	r2, [r7, #12]
 800bccc:	440a      	add	r2, r1
 800bcce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcd2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bcd6:	6013      	str	r3, [r2, #0]
 800bcd8:	e02b      	b.n	800bd32 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	015a      	lsls	r2, r3, #5
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	4413      	add	r3, r2
 800bce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	db12      	blt.n	800bd12 <USB_EPSetStall+0xae>
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d00f      	beq.n	800bd12 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	015a      	lsls	r2, r3, #5
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	4413      	add	r3, r2
 800bcfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	68ba      	ldr	r2, [r7, #8]
 800bd02:	0151      	lsls	r1, r2, #5
 800bd04:	68fa      	ldr	r2, [r7, #12]
 800bd06:	440a      	add	r2, r1
 800bd08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bd10:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	015a      	lsls	r2, r3, #5
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	4413      	add	r3, r2
 800bd1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	68ba      	ldr	r2, [r7, #8]
 800bd22:	0151      	lsls	r1, r2, #5
 800bd24:	68fa      	ldr	r2, [r7, #12]
 800bd26:	440a      	add	r2, r1
 800bd28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bd30:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bd32:	2300      	movs	r3, #0
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3714      	adds	r7, #20
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b085      	sub	sp, #20
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
 800bd48:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	785b      	ldrb	r3, [r3, #1]
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d128      	bne.n	800bdae <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	015a      	lsls	r2, r3, #5
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	4413      	add	r3, r2
 800bd64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	68ba      	ldr	r2, [r7, #8]
 800bd6c:	0151      	lsls	r1, r2, #5
 800bd6e:	68fa      	ldr	r2, [r7, #12]
 800bd70:	440a      	add	r2, r1
 800bd72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd7a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	791b      	ldrb	r3, [r3, #4]
 800bd80:	2b03      	cmp	r3, #3
 800bd82:	d003      	beq.n	800bd8c <USB_EPClearStall+0x4c>
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	791b      	ldrb	r3, [r3, #4]
 800bd88:	2b02      	cmp	r3, #2
 800bd8a:	d138      	bne.n	800bdfe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	015a      	lsls	r2, r3, #5
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	4413      	add	r3, r2
 800bd94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	68ba      	ldr	r2, [r7, #8]
 800bd9c:	0151      	lsls	r1, r2, #5
 800bd9e:	68fa      	ldr	r2, [r7, #12]
 800bda0:	440a      	add	r2, r1
 800bda2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bda6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdaa:	6013      	str	r3, [r2, #0]
 800bdac:	e027      	b.n	800bdfe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	015a      	lsls	r2, r3, #5
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	4413      	add	r3, r2
 800bdb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	68ba      	ldr	r2, [r7, #8]
 800bdbe:	0151      	lsls	r1, r2, #5
 800bdc0:	68fa      	ldr	r2, [r7, #12]
 800bdc2:	440a      	add	r2, r1
 800bdc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdc8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bdcc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	791b      	ldrb	r3, [r3, #4]
 800bdd2:	2b03      	cmp	r3, #3
 800bdd4:	d003      	beq.n	800bdde <USB_EPClearStall+0x9e>
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	791b      	ldrb	r3, [r3, #4]
 800bdda:	2b02      	cmp	r3, #2
 800bddc:	d10f      	bne.n	800bdfe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	015a      	lsls	r2, r3, #5
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	4413      	add	r3, r2
 800bde6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	68ba      	ldr	r2, [r7, #8]
 800bdee:	0151      	lsls	r1, r2, #5
 800bdf0:	68fa      	ldr	r2, [r7, #12]
 800bdf2:	440a      	add	r2, r1
 800bdf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdfc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	3714      	adds	r7, #20
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b085      	sub	sp, #20
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	460b      	mov	r3, r1
 800be16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	68fa      	ldr	r2, [r7, #12]
 800be26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800be2a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800be2e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be36:	681a      	ldr	r2, [r3, #0]
 800be38:	78fb      	ldrb	r3, [r7, #3]
 800be3a:	011b      	lsls	r3, r3, #4
 800be3c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800be40:	68f9      	ldr	r1, [r7, #12]
 800be42:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be46:	4313      	orrs	r3, r2
 800be48:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3714      	adds	r7, #20
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr

0800be58 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800be58:	b480      	push	{r7}
 800be5a:	b085      	sub	sp, #20
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	68fa      	ldr	r2, [r7, #12]
 800be6e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800be72:	f023 0303 	bic.w	r3, r3, #3
 800be76:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be7e:	685b      	ldr	r3, [r3, #4]
 800be80:	68fa      	ldr	r2, [r7, #12]
 800be82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800be86:	f023 0302 	bic.w	r3, r3, #2
 800be8a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be8c:	2300      	movs	r3, #0
}
 800be8e:	4618      	mov	r0, r3
 800be90:	3714      	adds	r7, #20
 800be92:	46bd      	mov	sp, r7
 800be94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be98:	4770      	bx	lr

0800be9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800be9a:	b480      	push	{r7}
 800be9c:	b085      	sub	sp, #20
 800be9e:	af00      	add	r7, sp, #0
 800bea0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	68fa      	ldr	r2, [r7, #12]
 800beb0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800beb4:	f023 0303 	bic.w	r3, r3, #3
 800beb8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bec0:	685b      	ldr	r3, [r3, #4]
 800bec2:	68fa      	ldr	r2, [r7, #12]
 800bec4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bec8:	f043 0302 	orr.w	r3, r3, #2
 800becc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bece:	2300      	movs	r3, #0
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3714      	adds	r7, #20
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800bedc:	b480      	push	{r7}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	695b      	ldr	r3, [r3, #20]
 800bee8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	699b      	ldr	r3, [r3, #24]
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	4013      	ands	r3, r2
 800bef2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bef4:	68fb      	ldr	r3, [r7, #12]
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3714      	adds	r7, #20
 800befa:	46bd      	mov	sp, r7
 800befc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf00:	4770      	bx	lr

0800bf02 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf02:	b480      	push	{r7}
 800bf04:	b085      	sub	sp, #20
 800bf06:	af00      	add	r7, sp, #0
 800bf08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf14:	699b      	ldr	r3, [r3, #24]
 800bf16:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf1e:	69db      	ldr	r3, [r3, #28]
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	4013      	ands	r3, r2
 800bf24:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	0c1b      	lsrs	r3, r3, #16
}
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	3714      	adds	r7, #20
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf34:	4770      	bx	lr

0800bf36 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf36:	b480      	push	{r7}
 800bf38:	b085      	sub	sp, #20
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf48:	699b      	ldr	r3, [r3, #24]
 800bf4a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf52:	69db      	ldr	r3, [r3, #28]
 800bf54:	68ba      	ldr	r2, [r7, #8]
 800bf56:	4013      	ands	r3, r2
 800bf58:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	b29b      	uxth	r3, r3
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3714      	adds	r7, #20
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr

0800bf6a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf6a:	b480      	push	{r7}
 800bf6c:	b085      	sub	sp, #20
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	6078      	str	r0, [r7, #4]
 800bf72:	460b      	mov	r3, r1
 800bf74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bf7a:	78fb      	ldrb	r3, [r7, #3]
 800bf7c:	015a      	lsls	r2, r3, #5
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	4413      	add	r3, r2
 800bf82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf86:	689b      	ldr	r3, [r3, #8]
 800bf88:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf90:	695b      	ldr	r3, [r3, #20]
 800bf92:	68ba      	ldr	r2, [r7, #8]
 800bf94:	4013      	ands	r3, r2
 800bf96:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bf98:	68bb      	ldr	r3, [r7, #8]
}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3714      	adds	r7, #20
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa4:	4770      	bx	lr

0800bfa6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bfa6:	b480      	push	{r7}
 800bfa8:	b087      	sub	sp, #28
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
 800bfae:	460b      	mov	r3, r1
 800bfb0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfbc:	691b      	ldr	r3, [r3, #16]
 800bfbe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfc8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bfca:	78fb      	ldrb	r3, [r7, #3]
 800bfcc:	f003 030f 	and.w	r3, r3, #15
 800bfd0:	68fa      	ldr	r2, [r7, #12]
 800bfd2:	fa22 f303 	lsr.w	r3, r2, r3
 800bfd6:	01db      	lsls	r3, r3, #7
 800bfd8:	b2db      	uxtb	r3, r3
 800bfda:	693a      	ldr	r2, [r7, #16]
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bfe0:	78fb      	ldrb	r3, [r7, #3]
 800bfe2:	015a      	lsls	r2, r3, #5
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	4413      	add	r3, r2
 800bfe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfec:	689b      	ldr	r3, [r3, #8]
 800bfee:	693a      	ldr	r2, [r7, #16]
 800bff0:	4013      	ands	r3, r2
 800bff2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bff4:	68bb      	ldr	r3, [r7, #8]
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	371c      	adds	r7, #28
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr

0800c002 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c002:	b480      	push	{r7}
 800c004:	b083      	sub	sp, #12
 800c006:	af00      	add	r7, sp, #0
 800c008:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	695b      	ldr	r3, [r3, #20]
 800c00e:	f003 0301 	and.w	r3, r3, #1
}
 800c012:	4618      	mov	r0, r3
 800c014:	370c      	adds	r7, #12
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr

0800c01e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c01e:	b480      	push	{r7}
 800c020:	b085      	sub	sp, #20
 800c022:	af00      	add	r7, sp, #0
 800c024:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c038:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c03c:	f023 0307 	bic.w	r3, r3, #7
 800c040:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c048:	685b      	ldr	r3, [r3, #4]
 800c04a:	68fa      	ldr	r2, [r7, #12]
 800c04c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c054:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c056:	2300      	movs	r3, #0
}
 800c058:	4618      	mov	r0, r3
 800c05a:	3714      	adds	r7, #20
 800c05c:	46bd      	mov	sp, r7
 800c05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c062:	4770      	bx	lr

0800c064 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c064:	b480      	push	{r7}
 800c066:	b087      	sub	sp, #28
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	460b      	mov	r3, r1
 800c06e:	607a      	str	r2, [r7, #4]
 800c070:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	333c      	adds	r3, #60	; 0x3c
 800c07a:	3304      	adds	r3, #4
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	4a26      	ldr	r2, [pc, #152]	; (800c11c <USB_EP0_OutStart+0xb8>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d90a      	bls.n	800c09e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c094:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c098:	d101      	bne.n	800c09e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c09a:	2300      	movs	r3, #0
 800c09c:	e037      	b.n	800c10e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c09e:	697b      	ldr	r3, [r7, #20]
 800c0a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0a4:	461a      	mov	r2, r3
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0b0:	691b      	ldr	r3, [r3, #16]
 800c0b2:	697a      	ldr	r2, [r7, #20]
 800c0b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c0bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0c4:	691b      	ldr	r3, [r3, #16]
 800c0c6:	697a      	ldr	r2, [r7, #20]
 800c0c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0cc:	f043 0318 	orr.w	r3, r3, #24
 800c0d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c0d2:	697b      	ldr	r3, [r7, #20]
 800c0d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0d8:	691b      	ldr	r3, [r3, #16]
 800c0da:	697a      	ldr	r2, [r7, #20]
 800c0dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0e0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c0e4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c0e6:	7afb      	ldrb	r3, [r7, #11]
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d10f      	bne.n	800c10c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c0f8:	697b      	ldr	r3, [r7, #20]
 800c0fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	697a      	ldr	r2, [r7, #20]
 800c102:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c106:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c10a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c10c:	2300      	movs	r3, #0
}
 800c10e:	4618      	mov	r0, r3
 800c110:	371c      	adds	r7, #28
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr
 800c11a:	bf00      	nop
 800c11c:	4f54300a 	.word	0x4f54300a

0800c120 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c120:	b480      	push	{r7}
 800c122:	b085      	sub	sp, #20
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c128:	2300      	movs	r3, #0
 800c12a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	3301      	adds	r3, #1
 800c130:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	4a13      	ldr	r2, [pc, #76]	; (800c184 <USB_CoreReset+0x64>)
 800c136:	4293      	cmp	r3, r2
 800c138:	d901      	bls.n	800c13e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c13a:	2303      	movs	r3, #3
 800c13c:	e01b      	b.n	800c176 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	691b      	ldr	r3, [r3, #16]
 800c142:	2b00      	cmp	r3, #0
 800c144:	daf2      	bge.n	800c12c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c146:	2300      	movs	r3, #0
 800c148:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	691b      	ldr	r3, [r3, #16]
 800c14e:	f043 0201 	orr.w	r2, r3, #1
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	3301      	adds	r3, #1
 800c15a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	4a09      	ldr	r2, [pc, #36]	; (800c184 <USB_CoreReset+0x64>)
 800c160:	4293      	cmp	r3, r2
 800c162:	d901      	bls.n	800c168 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c164:	2303      	movs	r3, #3
 800c166:	e006      	b.n	800c176 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	691b      	ldr	r3, [r3, #16]
 800c16c:	f003 0301 	and.w	r3, r3, #1
 800c170:	2b01      	cmp	r3, #1
 800c172:	d0f0      	beq.n	800c156 <USB_CoreReset+0x36>

  return HAL_OK;
 800c174:	2300      	movs	r3, #0
}
 800c176:	4618      	mov	r0, r3
 800c178:	3714      	adds	r7, #20
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr
 800c182:	bf00      	nop
 800c184:	00030d40 	.word	0x00030d40

0800c188 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	460b      	mov	r3, r1
 800c192:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c194:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c198:	f002 fc94 	bl	800eac4 <USBD_static_malloc>
 800c19c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d109      	bne.n	800c1b8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	32b0      	adds	r2, #176	; 0xb0
 800c1ae:	2100      	movs	r1, #0
 800c1b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c1b4:	2302      	movs	r3, #2
 800c1b6:	e0d4      	b.n	800c362 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c1b8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800c1bc:	2100      	movs	r1, #0
 800c1be:	68f8      	ldr	r0, [r7, #12]
 800c1c0:	f003 fcce 	bl	800fb60 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	32b0      	adds	r2, #176	; 0xb0
 800c1ce:	68f9      	ldr	r1, [r7, #12]
 800c1d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	32b0      	adds	r2, #176	; 0xb0
 800c1de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	7c1b      	ldrb	r3, [r3, #16]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d138      	bne.n	800c262 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c1f0:	4b5e      	ldr	r3, [pc, #376]	; (800c36c <USBD_CDC_Init+0x1e4>)
 800c1f2:	7819      	ldrb	r1, [r3, #0]
 800c1f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c1f8:	2202      	movs	r2, #2
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f002 fb3f 	bl	800e87e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c200:	4b5a      	ldr	r3, [pc, #360]	; (800c36c <USBD_CDC_Init+0x1e4>)
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	f003 020f 	and.w	r2, r3, #15
 800c208:	6879      	ldr	r1, [r7, #4]
 800c20a:	4613      	mov	r3, r2
 800c20c:	009b      	lsls	r3, r3, #2
 800c20e:	4413      	add	r3, r2
 800c210:	009b      	lsls	r3, r3, #2
 800c212:	440b      	add	r3, r1
 800c214:	3324      	adds	r3, #36	; 0x24
 800c216:	2201      	movs	r2, #1
 800c218:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c21a:	4b55      	ldr	r3, [pc, #340]	; (800c370 <USBD_CDC_Init+0x1e8>)
 800c21c:	7819      	ldrb	r1, [r3, #0]
 800c21e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c222:	2202      	movs	r2, #2
 800c224:	6878      	ldr	r0, [r7, #4]
 800c226:	f002 fb2a 	bl	800e87e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c22a:	4b51      	ldr	r3, [pc, #324]	; (800c370 <USBD_CDC_Init+0x1e8>)
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	f003 020f 	and.w	r2, r3, #15
 800c232:	6879      	ldr	r1, [r7, #4]
 800c234:	4613      	mov	r3, r2
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	4413      	add	r3, r2
 800c23a:	009b      	lsls	r3, r3, #2
 800c23c:	440b      	add	r3, r1
 800c23e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c242:	2201      	movs	r2, #1
 800c244:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c246:	4b4b      	ldr	r3, [pc, #300]	; (800c374 <USBD_CDC_Init+0x1ec>)
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	f003 020f 	and.w	r2, r3, #15
 800c24e:	6879      	ldr	r1, [r7, #4]
 800c250:	4613      	mov	r3, r2
 800c252:	009b      	lsls	r3, r3, #2
 800c254:	4413      	add	r3, r2
 800c256:	009b      	lsls	r3, r3, #2
 800c258:	440b      	add	r3, r1
 800c25a:	3326      	adds	r3, #38	; 0x26
 800c25c:	2210      	movs	r2, #16
 800c25e:	801a      	strh	r2, [r3, #0]
 800c260:	e035      	b.n	800c2ce <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c262:	4b42      	ldr	r3, [pc, #264]	; (800c36c <USBD_CDC_Init+0x1e4>)
 800c264:	7819      	ldrb	r1, [r3, #0]
 800c266:	2340      	movs	r3, #64	; 0x40
 800c268:	2202      	movs	r2, #2
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f002 fb07 	bl	800e87e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c270:	4b3e      	ldr	r3, [pc, #248]	; (800c36c <USBD_CDC_Init+0x1e4>)
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	f003 020f 	and.w	r2, r3, #15
 800c278:	6879      	ldr	r1, [r7, #4]
 800c27a:	4613      	mov	r3, r2
 800c27c:	009b      	lsls	r3, r3, #2
 800c27e:	4413      	add	r3, r2
 800c280:	009b      	lsls	r3, r3, #2
 800c282:	440b      	add	r3, r1
 800c284:	3324      	adds	r3, #36	; 0x24
 800c286:	2201      	movs	r2, #1
 800c288:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c28a:	4b39      	ldr	r3, [pc, #228]	; (800c370 <USBD_CDC_Init+0x1e8>)
 800c28c:	7819      	ldrb	r1, [r3, #0]
 800c28e:	2340      	movs	r3, #64	; 0x40
 800c290:	2202      	movs	r2, #2
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f002 faf3 	bl	800e87e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c298:	4b35      	ldr	r3, [pc, #212]	; (800c370 <USBD_CDC_Init+0x1e8>)
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	f003 020f 	and.w	r2, r3, #15
 800c2a0:	6879      	ldr	r1, [r7, #4]
 800c2a2:	4613      	mov	r3, r2
 800c2a4:	009b      	lsls	r3, r3, #2
 800c2a6:	4413      	add	r3, r2
 800c2a8:	009b      	lsls	r3, r3, #2
 800c2aa:	440b      	add	r3, r1
 800c2ac:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c2b4:	4b2f      	ldr	r3, [pc, #188]	; (800c374 <USBD_CDC_Init+0x1ec>)
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	f003 020f 	and.w	r2, r3, #15
 800c2bc:	6879      	ldr	r1, [r7, #4]
 800c2be:	4613      	mov	r3, r2
 800c2c0:	009b      	lsls	r3, r3, #2
 800c2c2:	4413      	add	r3, r2
 800c2c4:	009b      	lsls	r3, r3, #2
 800c2c6:	440b      	add	r3, r1
 800c2c8:	3326      	adds	r3, #38	; 0x26
 800c2ca:	2210      	movs	r2, #16
 800c2cc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2ce:	4b29      	ldr	r3, [pc, #164]	; (800c374 <USBD_CDC_Init+0x1ec>)
 800c2d0:	7819      	ldrb	r1, [r3, #0]
 800c2d2:	2308      	movs	r3, #8
 800c2d4:	2203      	movs	r2, #3
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f002 fad1 	bl	800e87e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c2dc:	4b25      	ldr	r3, [pc, #148]	; (800c374 <USBD_CDC_Init+0x1ec>)
 800c2de:	781b      	ldrb	r3, [r3, #0]
 800c2e0:	f003 020f 	and.w	r2, r3, #15
 800c2e4:	6879      	ldr	r1, [r7, #4]
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	4413      	add	r3, r2
 800c2ec:	009b      	lsls	r3, r3, #2
 800c2ee:	440b      	add	r3, r1
 800c2f0:	3324      	adds	r3, #36	; 0x24
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c304:	687a      	ldr	r2, [r7, #4]
 800c306:	33b0      	adds	r3, #176	; 0xb0
 800c308:	009b      	lsls	r3, r3, #2
 800c30a:	4413      	add	r3, r2
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2200      	movs	r2, #0
 800c316:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2200      	movs	r2, #0
 800c31e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d101      	bne.n	800c330 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c32c:	2302      	movs	r3, #2
 800c32e:	e018      	b.n	800c362 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	7c1b      	ldrb	r3, [r3, #16]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10a      	bne.n	800c34e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c338:	4b0d      	ldr	r3, [pc, #52]	; (800c370 <USBD_CDC_Init+0x1e8>)
 800c33a:	7819      	ldrb	r1, [r3, #0]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c342:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f002 fb88 	bl	800ea5c <USBD_LL_PrepareReceive>
 800c34c:	e008      	b.n	800c360 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c34e:	4b08      	ldr	r3, [pc, #32]	; (800c370 <USBD_CDC_Init+0x1e8>)
 800c350:	7819      	ldrb	r1, [r3, #0]
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c358:	2340      	movs	r3, #64	; 0x40
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	f002 fb7e 	bl	800ea5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c360:	2300      	movs	r3, #0
}
 800c362:	4618      	mov	r0, r3
 800c364:	3710      	adds	r7, #16
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}
 800c36a:	bf00      	nop
 800c36c:	2000009b 	.word	0x2000009b
 800c370:	2000009c 	.word	0x2000009c
 800c374:	2000009d 	.word	0x2000009d

0800c378 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b082      	sub	sp, #8
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
 800c380:	460b      	mov	r3, r1
 800c382:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c384:	4b3a      	ldr	r3, [pc, #232]	; (800c470 <USBD_CDC_DeInit+0xf8>)
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	4619      	mov	r1, r3
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f002 fa9d 	bl	800e8ca <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c390:	4b37      	ldr	r3, [pc, #220]	; (800c470 <USBD_CDC_DeInit+0xf8>)
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	f003 020f 	and.w	r2, r3, #15
 800c398:	6879      	ldr	r1, [r7, #4]
 800c39a:	4613      	mov	r3, r2
 800c39c:	009b      	lsls	r3, r3, #2
 800c39e:	4413      	add	r3, r2
 800c3a0:	009b      	lsls	r3, r3, #2
 800c3a2:	440b      	add	r3, r1
 800c3a4:	3324      	adds	r3, #36	; 0x24
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c3aa:	4b32      	ldr	r3, [pc, #200]	; (800c474 <USBD_CDC_DeInit+0xfc>)
 800c3ac:	781b      	ldrb	r3, [r3, #0]
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f002 fa8a 	bl	800e8ca <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c3b6:	4b2f      	ldr	r3, [pc, #188]	; (800c474 <USBD_CDC_DeInit+0xfc>)
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	f003 020f 	and.w	r2, r3, #15
 800c3be:	6879      	ldr	r1, [r7, #4]
 800c3c0:	4613      	mov	r3, r2
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	4413      	add	r3, r2
 800c3c6:	009b      	lsls	r3, r3, #2
 800c3c8:	440b      	add	r3, r1
 800c3ca:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c3d2:	4b29      	ldr	r3, [pc, #164]	; (800c478 <USBD_CDC_DeInit+0x100>)
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	6878      	ldr	r0, [r7, #4]
 800c3da:	f002 fa76 	bl	800e8ca <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c3de:	4b26      	ldr	r3, [pc, #152]	; (800c478 <USBD_CDC_DeInit+0x100>)
 800c3e0:	781b      	ldrb	r3, [r3, #0]
 800c3e2:	f003 020f 	and.w	r2, r3, #15
 800c3e6:	6879      	ldr	r1, [r7, #4]
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	4413      	add	r3, r2
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	440b      	add	r3, r1
 800c3f2:	3324      	adds	r3, #36	; 0x24
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c3f8:	4b1f      	ldr	r3, [pc, #124]	; (800c478 <USBD_CDC_DeInit+0x100>)
 800c3fa:	781b      	ldrb	r3, [r3, #0]
 800c3fc:	f003 020f 	and.w	r2, r3, #15
 800c400:	6879      	ldr	r1, [r7, #4]
 800c402:	4613      	mov	r3, r2
 800c404:	009b      	lsls	r3, r3, #2
 800c406:	4413      	add	r3, r2
 800c408:	009b      	lsls	r3, r3, #2
 800c40a:	440b      	add	r3, r1
 800c40c:	3326      	adds	r3, #38	; 0x26
 800c40e:	2200      	movs	r2, #0
 800c410:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	32b0      	adds	r2, #176	; 0xb0
 800c41c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d01f      	beq.n	800c464 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c42a:	687a      	ldr	r2, [r7, #4]
 800c42c:	33b0      	adds	r3, #176	; 0xb0
 800c42e:	009b      	lsls	r3, r3, #2
 800c430:	4413      	add	r3, r2
 800c432:	685b      	ldr	r3, [r3, #4]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	32b0      	adds	r2, #176	; 0xb0
 800c442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c446:	4618      	mov	r0, r3
 800c448:	f002 fb4a 	bl	800eae0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	32b0      	adds	r2, #176	; 0xb0
 800c456:	2100      	movs	r1, #0
 800c458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c464:	2300      	movs	r3, #0
}
 800c466:	4618      	mov	r0, r3
 800c468:	3708      	adds	r7, #8
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
 800c46e:	bf00      	nop
 800c470:	2000009b 	.word	0x2000009b
 800c474:	2000009c 	.word	0x2000009c
 800c478:	2000009d 	.word	0x2000009d

0800c47c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b086      	sub	sp, #24
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	32b0      	adds	r2, #176	; 0xb0
 800c490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c494:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c496:	2300      	movs	r3, #0
 800c498:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c49a:	2300      	movs	r3, #0
 800c49c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d101      	bne.n	800c4ac <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c4a8:	2303      	movs	r3, #3
 800c4aa:	e0bf      	b.n	800c62c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	781b      	ldrb	r3, [r3, #0]
 800c4b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d050      	beq.n	800c55a <USBD_CDC_Setup+0xde>
 800c4b8:	2b20      	cmp	r3, #32
 800c4ba:	f040 80af 	bne.w	800c61c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	88db      	ldrh	r3, [r3, #6]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d03a      	beq.n	800c53c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	b25b      	sxtb	r3, r3
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	da1b      	bge.n	800c508 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	33b0      	adds	r3, #176	; 0xb0
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	4413      	add	r3, r2
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	689b      	ldr	r3, [r3, #8]
 800c4e2:	683a      	ldr	r2, [r7, #0]
 800c4e4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c4e6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c4e8:	683a      	ldr	r2, [r7, #0]
 800c4ea:	88d2      	ldrh	r2, [r2, #6]
 800c4ec:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	88db      	ldrh	r3, [r3, #6]
 800c4f2:	2b07      	cmp	r3, #7
 800c4f4:	bf28      	it	cs
 800c4f6:	2307      	movcs	r3, #7
 800c4f8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	89fa      	ldrh	r2, [r7, #14]
 800c4fe:	4619      	mov	r1, r3
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f001 fd89 	bl	800e018 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c506:	e090      	b.n	800c62a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	785a      	ldrb	r2, [r3, #1]
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	88db      	ldrh	r3, [r3, #6]
 800c516:	2b3f      	cmp	r3, #63	; 0x3f
 800c518:	d803      	bhi.n	800c522 <USBD_CDC_Setup+0xa6>
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	88db      	ldrh	r3, [r3, #6]
 800c51e:	b2da      	uxtb	r2, r3
 800c520:	e000      	b.n	800c524 <USBD_CDC_Setup+0xa8>
 800c522:	2240      	movs	r2, #64	; 0x40
 800c524:	693b      	ldr	r3, [r7, #16]
 800c526:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c52a:	6939      	ldr	r1, [r7, #16]
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800c532:	461a      	mov	r2, r3
 800c534:	6878      	ldr	r0, [r7, #4]
 800c536:	f001 fd9b 	bl	800e070 <USBD_CtlPrepareRx>
      break;
 800c53a:	e076      	b.n	800c62a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c542:	687a      	ldr	r2, [r7, #4]
 800c544:	33b0      	adds	r3, #176	; 0xb0
 800c546:	009b      	lsls	r3, r3, #2
 800c548:	4413      	add	r3, r2
 800c54a:	685b      	ldr	r3, [r3, #4]
 800c54c:	689b      	ldr	r3, [r3, #8]
 800c54e:	683a      	ldr	r2, [r7, #0]
 800c550:	7850      	ldrb	r0, [r2, #1]
 800c552:	2200      	movs	r2, #0
 800c554:	6839      	ldr	r1, [r7, #0]
 800c556:	4798      	blx	r3
      break;
 800c558:	e067      	b.n	800c62a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	785b      	ldrb	r3, [r3, #1]
 800c55e:	2b0b      	cmp	r3, #11
 800c560:	d851      	bhi.n	800c606 <USBD_CDC_Setup+0x18a>
 800c562:	a201      	add	r2, pc, #4	; (adr r2, 800c568 <USBD_CDC_Setup+0xec>)
 800c564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c568:	0800c599 	.word	0x0800c599
 800c56c:	0800c615 	.word	0x0800c615
 800c570:	0800c607 	.word	0x0800c607
 800c574:	0800c607 	.word	0x0800c607
 800c578:	0800c607 	.word	0x0800c607
 800c57c:	0800c607 	.word	0x0800c607
 800c580:	0800c607 	.word	0x0800c607
 800c584:	0800c607 	.word	0x0800c607
 800c588:	0800c607 	.word	0x0800c607
 800c58c:	0800c607 	.word	0x0800c607
 800c590:	0800c5c3 	.word	0x0800c5c3
 800c594:	0800c5ed 	.word	0x0800c5ed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c59e:	b2db      	uxtb	r3, r3
 800c5a0:	2b03      	cmp	r3, #3
 800c5a2:	d107      	bne.n	800c5b4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c5a4:	f107 030a 	add.w	r3, r7, #10
 800c5a8:	2202      	movs	r2, #2
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	6878      	ldr	r0, [r7, #4]
 800c5ae:	f001 fd33 	bl	800e018 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5b2:	e032      	b.n	800c61a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c5b4:	6839      	ldr	r1, [r7, #0]
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f001 fcbd 	bl	800df36 <USBD_CtlError>
            ret = USBD_FAIL;
 800c5bc:	2303      	movs	r3, #3
 800c5be:	75fb      	strb	r3, [r7, #23]
          break;
 800c5c0:	e02b      	b.n	800c61a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	2b03      	cmp	r3, #3
 800c5cc:	d107      	bne.n	800c5de <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c5ce:	f107 030d 	add.w	r3, r7, #13
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f001 fd1e 	bl	800e018 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5dc:	e01d      	b.n	800c61a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c5de:	6839      	ldr	r1, [r7, #0]
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f001 fca8 	bl	800df36 <USBD_CtlError>
            ret = USBD_FAIL;
 800c5e6:	2303      	movs	r3, #3
 800c5e8:	75fb      	strb	r3, [r7, #23]
          break;
 800c5ea:	e016      	b.n	800c61a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5f2:	b2db      	uxtb	r3, r3
 800c5f4:	2b03      	cmp	r3, #3
 800c5f6:	d00f      	beq.n	800c618 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c5f8:	6839      	ldr	r1, [r7, #0]
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f001 fc9b 	bl	800df36 <USBD_CtlError>
            ret = USBD_FAIL;
 800c600:	2303      	movs	r3, #3
 800c602:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c604:	e008      	b.n	800c618 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c606:	6839      	ldr	r1, [r7, #0]
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f001 fc94 	bl	800df36 <USBD_CtlError>
          ret = USBD_FAIL;
 800c60e:	2303      	movs	r3, #3
 800c610:	75fb      	strb	r3, [r7, #23]
          break;
 800c612:	e002      	b.n	800c61a <USBD_CDC_Setup+0x19e>
          break;
 800c614:	bf00      	nop
 800c616:	e008      	b.n	800c62a <USBD_CDC_Setup+0x1ae>
          break;
 800c618:	bf00      	nop
      }
      break;
 800c61a:	e006      	b.n	800c62a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c61c:	6839      	ldr	r1, [r7, #0]
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f001 fc89 	bl	800df36 <USBD_CtlError>
      ret = USBD_FAIL;
 800c624:	2303      	movs	r3, #3
 800c626:	75fb      	strb	r3, [r7, #23]
      break;
 800c628:	bf00      	nop
  }

  return (uint8_t)ret;
 800c62a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3718      	adds	r7, #24
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}

0800c634 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b084      	sub	sp, #16
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
 800c63c:	460b      	mov	r3, r1
 800c63e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c646:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	32b0      	adds	r2, #176	; 0xb0
 800c652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d101      	bne.n	800c65e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c65a:	2303      	movs	r3, #3
 800c65c:	e065      	b.n	800c72a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	32b0      	adds	r2, #176	; 0xb0
 800c668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c66c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c66e:	78fb      	ldrb	r3, [r7, #3]
 800c670:	f003 020f 	and.w	r2, r3, #15
 800c674:	6879      	ldr	r1, [r7, #4]
 800c676:	4613      	mov	r3, r2
 800c678:	009b      	lsls	r3, r3, #2
 800c67a:	4413      	add	r3, r2
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	440b      	add	r3, r1
 800c680:	3318      	adds	r3, #24
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d02f      	beq.n	800c6e8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c688:	78fb      	ldrb	r3, [r7, #3]
 800c68a:	f003 020f 	and.w	r2, r3, #15
 800c68e:	6879      	ldr	r1, [r7, #4]
 800c690:	4613      	mov	r3, r2
 800c692:	009b      	lsls	r3, r3, #2
 800c694:	4413      	add	r3, r2
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	440b      	add	r3, r1
 800c69a:	3318      	adds	r3, #24
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	78fb      	ldrb	r3, [r7, #3]
 800c6a0:	f003 010f 	and.w	r1, r3, #15
 800c6a4:	68f8      	ldr	r0, [r7, #12]
 800c6a6:	460b      	mov	r3, r1
 800c6a8:	00db      	lsls	r3, r3, #3
 800c6aa:	440b      	add	r3, r1
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4403      	add	r3, r0
 800c6b0:	3348      	adds	r3, #72	; 0x48
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	fbb2 f1f3 	udiv	r1, r2, r3
 800c6b8:	fb01 f303 	mul.w	r3, r1, r3
 800c6bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d112      	bne.n	800c6e8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c6c2:	78fb      	ldrb	r3, [r7, #3]
 800c6c4:	f003 020f 	and.w	r2, r3, #15
 800c6c8:	6879      	ldr	r1, [r7, #4]
 800c6ca:	4613      	mov	r3, r2
 800c6cc:	009b      	lsls	r3, r3, #2
 800c6ce:	4413      	add	r3, r2
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	440b      	add	r3, r1
 800c6d4:	3318      	adds	r3, #24
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c6da:	78f9      	ldrb	r1, [r7, #3]
 800c6dc:	2300      	movs	r3, #0
 800c6de:	2200      	movs	r2, #0
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f002 f99a 	bl	800ea1a <USBD_LL_Transmit>
 800c6e6:	e01f      	b.n	800c728 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c6f6:	687a      	ldr	r2, [r7, #4]
 800c6f8:	33b0      	adds	r3, #176	; 0xb0
 800c6fa:	009b      	lsls	r3, r3, #2
 800c6fc:	4413      	add	r3, r2
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	691b      	ldr	r3, [r3, #16]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d010      	beq.n	800c728 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	33b0      	adds	r3, #176	; 0xb0
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	4413      	add	r3, r2
 800c714:	685b      	ldr	r3, [r3, #4]
 800c716:	691b      	ldr	r3, [r3, #16]
 800c718:	68ba      	ldr	r2, [r7, #8]
 800c71a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c71e:	68ba      	ldr	r2, [r7, #8]
 800c720:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c724:	78fa      	ldrb	r2, [r7, #3]
 800c726:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c728:	2300      	movs	r3, #0
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3710      	adds	r7, #16
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}

0800c732 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c732:	b580      	push	{r7, lr}
 800c734:	b084      	sub	sp, #16
 800c736:	af00      	add	r7, sp, #0
 800c738:	6078      	str	r0, [r7, #4]
 800c73a:	460b      	mov	r3, r1
 800c73c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	32b0      	adds	r2, #176	; 0xb0
 800c748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c74c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	32b0      	adds	r2, #176	; 0xb0
 800c758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d101      	bne.n	800c764 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c760:	2303      	movs	r3, #3
 800c762:	e01a      	b.n	800c79a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c764:	78fb      	ldrb	r3, [r7, #3]
 800c766:	4619      	mov	r1, r3
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f002 f998 	bl	800ea9e <USBD_LL_GetRxDataSize>
 800c76e:	4602      	mov	r2, r0
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c77c:	687a      	ldr	r2, [r7, #4]
 800c77e:	33b0      	adds	r3, #176	; 0xb0
 800c780:	009b      	lsls	r3, r3, #2
 800c782:	4413      	add	r3, r2
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	68db      	ldr	r3, [r3, #12]
 800c788:	68fa      	ldr	r2, [r7, #12]
 800c78a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c794:	4611      	mov	r1, r2
 800c796:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c798:	2300      	movs	r3, #0
}
 800c79a:	4618      	mov	r0, r3
 800c79c:	3710      	adds	r7, #16
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}

0800c7a2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c7a2:	b580      	push	{r7, lr}
 800c7a4:	b084      	sub	sp, #16
 800c7a6:	af00      	add	r7, sp, #0
 800c7a8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	32b0      	adds	r2, #176	; 0xb0
 800c7b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7b8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d101      	bne.n	800c7c4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c7c0:	2303      	movs	r3, #3
 800c7c2:	e025      	b.n	800c810 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	33b0      	adds	r3, #176	; 0xb0
 800c7ce:	009b      	lsls	r3, r3, #2
 800c7d0:	4413      	add	r3, r2
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d01a      	beq.n	800c80e <USBD_CDC_EP0_RxReady+0x6c>
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c7de:	2bff      	cmp	r3, #255	; 0xff
 800c7e0:	d015      	beq.n	800c80e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c7e8:	687a      	ldr	r2, [r7, #4]
 800c7ea:	33b0      	adds	r3, #176	; 0xb0
 800c7ec:	009b      	lsls	r3, r3, #2
 800c7ee:	4413      	add	r3, r2
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	68fa      	ldr	r2, [r7, #12]
 800c7f6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800c7fa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c7fc:	68fa      	ldr	r2, [r7, #12]
 800c7fe:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c802:	b292      	uxth	r2, r2
 800c804:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	22ff      	movs	r2, #255	; 0xff
 800c80a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800c80e:	2300      	movs	r3, #0
}
 800c810:	4618      	mov	r0, r3
 800c812:	3710      	adds	r7, #16
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}

0800c818 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b086      	sub	sp, #24
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c820:	2182      	movs	r1, #130	; 0x82
 800c822:	4818      	ldr	r0, [pc, #96]	; (800c884 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c824:	f000 fd4f 	bl	800d2c6 <USBD_GetEpDesc>
 800c828:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c82a:	2101      	movs	r1, #1
 800c82c:	4815      	ldr	r0, [pc, #84]	; (800c884 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c82e:	f000 fd4a 	bl	800d2c6 <USBD_GetEpDesc>
 800c832:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c834:	2181      	movs	r1, #129	; 0x81
 800c836:	4813      	ldr	r0, [pc, #76]	; (800c884 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c838:	f000 fd45 	bl	800d2c6 <USBD_GetEpDesc>
 800c83c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d002      	beq.n	800c84a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	2210      	movs	r2, #16
 800c848:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d006      	beq.n	800c85e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	2200      	movs	r2, #0
 800c854:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c858:	711a      	strb	r2, [r3, #4]
 800c85a:	2200      	movs	r2, #0
 800c85c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d006      	beq.n	800c872 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	2200      	movs	r2, #0
 800c868:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c86c:	711a      	strb	r2, [r3, #4]
 800c86e:	2200      	movs	r2, #0
 800c870:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	2243      	movs	r2, #67	; 0x43
 800c876:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c878:	4b02      	ldr	r3, [pc, #8]	; (800c884 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c87a:	4618      	mov	r0, r3
 800c87c:	3718      	adds	r7, #24
 800c87e:	46bd      	mov	sp, r7
 800c880:	bd80      	pop	{r7, pc}
 800c882:	bf00      	nop
 800c884:	20000058 	.word	0x20000058

0800c888 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b086      	sub	sp, #24
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c890:	2182      	movs	r1, #130	; 0x82
 800c892:	4818      	ldr	r0, [pc, #96]	; (800c8f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c894:	f000 fd17 	bl	800d2c6 <USBD_GetEpDesc>
 800c898:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c89a:	2101      	movs	r1, #1
 800c89c:	4815      	ldr	r0, [pc, #84]	; (800c8f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c89e:	f000 fd12 	bl	800d2c6 <USBD_GetEpDesc>
 800c8a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c8a4:	2181      	movs	r1, #129	; 0x81
 800c8a6:	4813      	ldr	r0, [pc, #76]	; (800c8f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c8a8:	f000 fd0d 	bl	800d2c6 <USBD_GetEpDesc>
 800c8ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d002      	beq.n	800c8ba <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	2210      	movs	r2, #16
 800c8b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c8ba:	693b      	ldr	r3, [r7, #16]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d006      	beq.n	800c8ce <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c8c0:	693b      	ldr	r3, [r7, #16]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	711a      	strb	r2, [r3, #4]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	f042 0202 	orr.w	r2, r2, #2
 800c8cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d006      	beq.n	800c8e2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	711a      	strb	r2, [r3, #4]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	f042 0202 	orr.w	r2, r2, #2
 800c8e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2243      	movs	r2, #67	; 0x43
 800c8e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c8e8:	4b02      	ldr	r3, [pc, #8]	; (800c8f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3718      	adds	r7, #24
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	20000058 	.word	0x20000058

0800c8f8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b086      	sub	sp, #24
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c900:	2182      	movs	r1, #130	; 0x82
 800c902:	4818      	ldr	r0, [pc, #96]	; (800c964 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c904:	f000 fcdf 	bl	800d2c6 <USBD_GetEpDesc>
 800c908:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c90a:	2101      	movs	r1, #1
 800c90c:	4815      	ldr	r0, [pc, #84]	; (800c964 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c90e:	f000 fcda 	bl	800d2c6 <USBD_GetEpDesc>
 800c912:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c914:	2181      	movs	r1, #129	; 0x81
 800c916:	4813      	ldr	r0, [pc, #76]	; (800c964 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c918:	f000 fcd5 	bl	800d2c6 <USBD_GetEpDesc>
 800c91c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d002      	beq.n	800c92a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	2210      	movs	r2, #16
 800c928:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d006      	beq.n	800c93e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	2200      	movs	r2, #0
 800c934:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c938:	711a      	strb	r2, [r3, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d006      	beq.n	800c952 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2200      	movs	r2, #0
 800c948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c94c:	711a      	strb	r2, [r3, #4]
 800c94e:	2200      	movs	r2, #0
 800c950:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2243      	movs	r2, #67	; 0x43
 800c956:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c958:	4b02      	ldr	r3, [pc, #8]	; (800c964 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3718      	adds	r7, #24
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	20000058 	.word	0x20000058

0800c968 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c968:	b480      	push	{r7}
 800c96a:	b083      	sub	sp, #12
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	220a      	movs	r2, #10
 800c974:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c976:	4b03      	ldr	r3, [pc, #12]	; (800c984 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c978:	4618      	mov	r0, r3
 800c97a:	370c      	adds	r7, #12
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr
 800c984:	20000014 	.word	0x20000014

0800c988 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
 800c990:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d101      	bne.n	800c99c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c998:	2303      	movs	r3, #3
 800c99a:	e009      	b.n	800c9b0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c9a2:	687a      	ldr	r2, [r7, #4]
 800c9a4:	33b0      	adds	r3, #176	; 0xb0
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	4413      	add	r3, r2
 800c9aa:	683a      	ldr	r2, [r7, #0]
 800c9ac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c9ae:	2300      	movs	r3, #0
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	370c      	adds	r7, #12
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ba:	4770      	bx	lr

0800c9bc <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b087      	sub	sp, #28
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	60f8      	str	r0, [r7, #12]
 800c9c4:	60b9      	str	r1, [r7, #8]
 800c9c6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	32b0      	adds	r2, #176	; 0xb0
 800c9d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9d6:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d101      	bne.n	800c9e2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	e008      	b.n	800c9f4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	68ba      	ldr	r2, [r7, #8]
 800c9e6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	687a      	ldr	r2, [r7, #4]
 800c9ee:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	371c      	adds	r7, #28
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fe:	4770      	bx	lr

0800ca00 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b085      	sub	sp, #20
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	32b0      	adds	r2, #176	; 0xb0
 800ca14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca18:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d101      	bne.n	800ca24 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ca20:	2303      	movs	r3, #3
 800ca22:	e004      	b.n	800ca2e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	683a      	ldr	r2, [r7, #0]
 800ca28:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ca2c:	2300      	movs	r3, #0
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3714      	adds	r7, #20
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr
	...

0800ca3c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	32b0      	adds	r2, #176	; 0xb0
 800ca4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca52:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ca54:	2301      	movs	r3, #1
 800ca56:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	32b0      	adds	r2, #176	; 0xb0
 800ca62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d101      	bne.n	800ca6e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ca6a:	2303      	movs	r3, #3
 800ca6c:	e025      	b.n	800caba <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d11f      	bne.n	800cab8 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800ca80:	4b10      	ldr	r3, [pc, #64]	; (800cac4 <USBD_CDC_TransmitPacket+0x88>)
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	f003 020f 	and.w	r2, r3, #15
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	4613      	mov	r3, r2
 800ca92:	009b      	lsls	r3, r3, #2
 800ca94:	4413      	add	r3, r2
 800ca96:	009b      	lsls	r3, r3, #2
 800ca98:	4403      	add	r3, r0
 800ca9a:	3318      	adds	r3, #24
 800ca9c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ca9e:	4b09      	ldr	r3, [pc, #36]	; (800cac4 <USBD_CDC_TransmitPacket+0x88>)
 800caa0:	7819      	ldrb	r1, [r3, #0]
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f001 ffb3 	bl	800ea1a <USBD_LL_Transmit>

    ret = USBD_OK;
 800cab4:	2300      	movs	r3, #0
 800cab6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cab8:	7bfb      	ldrb	r3, [r7, #15]
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	2000009b 	.word	0x2000009b

0800cac8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b084      	sub	sp, #16
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	32b0      	adds	r2, #176	; 0xb0
 800cada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cade:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	32b0      	adds	r2, #176	; 0xb0
 800caea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d101      	bne.n	800caf6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800caf2:	2303      	movs	r3, #3
 800caf4:	e018      	b.n	800cb28 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	7c1b      	ldrb	r3, [r3, #16]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d10a      	bne.n	800cb14 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cafe:	4b0c      	ldr	r3, [pc, #48]	; (800cb30 <USBD_CDC_ReceivePacket+0x68>)
 800cb00:	7819      	ldrb	r1, [r3, #0]
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cb08:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f001 ffa5 	bl	800ea5c <USBD_LL_PrepareReceive>
 800cb12:	e008      	b.n	800cb26 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cb14:	4b06      	ldr	r3, [pc, #24]	; (800cb30 <USBD_CDC_ReceivePacket+0x68>)
 800cb16:	7819      	ldrb	r1, [r3, #0]
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cb1e:	2340      	movs	r3, #64	; 0x40
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f001 ff9b 	bl	800ea5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cb26:	2300      	movs	r3, #0
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	3710      	adds	r7, #16
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	2000009c 	.word	0x2000009c

0800cb34 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b086      	sub	sp, #24
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	60f8      	str	r0, [r7, #12]
 800cb3c:	60b9      	str	r1, [r7, #8]
 800cb3e:	4613      	mov	r3, r2
 800cb40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d101      	bne.n	800cb4c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cb48:	2303      	movs	r3, #3
 800cb4a:	e01f      	b.n	800cb8c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d003      	beq.n	800cb72 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	68ba      	ldr	r2, [r7, #8]
 800cb6e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	79fa      	ldrb	r2, [r7, #7]
 800cb7e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f001 fe15 	bl	800e7b0 <USBD_LL_Init>
 800cb86:	4603      	mov	r3, r0
 800cb88:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cb8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3718      	adds	r7, #24
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}

0800cb94 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b084      	sub	sp, #16
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d101      	bne.n	800cbac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cba8:	2303      	movs	r3, #3
 800cbaa:	e025      	b.n	800cbf8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	683a      	ldr	r2, [r7, #0]
 800cbb0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	32ae      	adds	r2, #174	; 0xae
 800cbbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d00f      	beq.n	800cbe8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	32ae      	adds	r2, #174	; 0xae
 800cbd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbd8:	f107 020e 	add.w	r2, r7, #14
 800cbdc:	4610      	mov	r0, r2
 800cbde:	4798      	blx	r3
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800cbee:	1c5a      	adds	r2, r3, #1
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800cbf6:	2300      	movs	r3, #0
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3710      	adds	r7, #16
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}

0800cc00 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b082      	sub	sp, #8
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f001 fe1d 	bl	800e848 <USBD_LL_Start>
 800cc0e:	4603      	mov	r3, r0
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3708      	adds	r7, #8
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b083      	sub	sp, #12
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cc20:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	370c      	adds	r7, #12
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr

0800cc2e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc2e:	b580      	push	{r7, lr}
 800cc30:	b084      	sub	sp, #16
 800cc32:	af00      	add	r7, sp, #0
 800cc34:	6078      	str	r0, [r7, #4]
 800cc36:	460b      	mov	r3, r1
 800cc38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d009      	beq.n	800cc5c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	78fa      	ldrb	r2, [r7, #3]
 800cc52:	4611      	mov	r1, r2
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	4798      	blx	r3
 800cc58:	4603      	mov	r3, r0
 800cc5a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cc5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	3710      	adds	r7, #16
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}

0800cc66 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc66:	b580      	push	{r7, lr}
 800cc68:	b084      	sub	sp, #16
 800cc6a:	af00      	add	r7, sp, #0
 800cc6c:	6078      	str	r0, [r7, #4]
 800cc6e:	460b      	mov	r3, r1
 800cc70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc72:	2300      	movs	r3, #0
 800cc74:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	78fa      	ldrb	r2, [r7, #3]
 800cc80:	4611      	mov	r1, r2
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	4798      	blx	r3
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d001      	beq.n	800cc90 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cc8c:	2303      	movs	r3, #3
 800cc8e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cc90:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc92:	4618      	mov	r0, r3
 800cc94:	3710      	adds	r7, #16
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}

0800cc9a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cc9a:	b580      	push	{r7, lr}
 800cc9c:	b084      	sub	sp, #16
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
 800cca2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ccaa:	6839      	ldr	r1, [r7, #0]
 800ccac:	4618      	mov	r0, r3
 800ccae:	f001 f908 	bl	800dec2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800ccc0:	461a      	mov	r2, r3
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ccce:	f003 031f 	and.w	r3, r3, #31
 800ccd2:	2b02      	cmp	r3, #2
 800ccd4:	d01a      	beq.n	800cd0c <USBD_LL_SetupStage+0x72>
 800ccd6:	2b02      	cmp	r3, #2
 800ccd8:	d822      	bhi.n	800cd20 <USBD_LL_SetupStage+0x86>
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d002      	beq.n	800cce4 <USBD_LL_SetupStage+0x4a>
 800ccde:	2b01      	cmp	r3, #1
 800cce0:	d00a      	beq.n	800ccf8 <USBD_LL_SetupStage+0x5e>
 800cce2:	e01d      	b.n	800cd20 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ccea:	4619      	mov	r1, r3
 800ccec:	6878      	ldr	r0, [r7, #4]
 800ccee:	f000 fb5f 	bl	800d3b0 <USBD_StdDevReq>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	73fb      	strb	r3, [r7, #15]
      break;
 800ccf6:	e020      	b.n	800cd3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ccfe:	4619      	mov	r1, r3
 800cd00:	6878      	ldr	r0, [r7, #4]
 800cd02:	f000 fbc7 	bl	800d494 <USBD_StdItfReq>
 800cd06:	4603      	mov	r3, r0
 800cd08:	73fb      	strb	r3, [r7, #15]
      break;
 800cd0a:	e016      	b.n	800cd3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd12:	4619      	mov	r1, r3
 800cd14:	6878      	ldr	r0, [r7, #4]
 800cd16:	f000 fc29 	bl	800d56c <USBD_StdEPReq>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	73fb      	strb	r3, [r7, #15]
      break;
 800cd1e:	e00c      	b.n	800cd3a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cd26:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cd2a:	b2db      	uxtb	r3, r3
 800cd2c:	4619      	mov	r1, r3
 800cd2e:	6878      	ldr	r0, [r7, #4]
 800cd30:	f001 fdea 	bl	800e908 <USBD_LL_StallEP>
 800cd34:	4603      	mov	r3, r0
 800cd36:	73fb      	strb	r3, [r7, #15]
      break;
 800cd38:	bf00      	nop
  }

  return ret;
 800cd3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3710      	adds	r7, #16
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b086      	sub	sp, #24
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	60f8      	str	r0, [r7, #12]
 800cd4c:	460b      	mov	r3, r1
 800cd4e:	607a      	str	r2, [r7, #4]
 800cd50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800cd56:	7afb      	ldrb	r3, [r7, #11]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d16e      	bne.n	800ce3a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800cd62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cd6a:	2b03      	cmp	r3, #3
 800cd6c:	f040 8098 	bne.w	800cea0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800cd70:	693b      	ldr	r3, [r7, #16]
 800cd72:	689a      	ldr	r2, [r3, #8]
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d913      	bls.n	800cda4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	689a      	ldr	r2, [r3, #8]
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	68db      	ldr	r3, [r3, #12]
 800cd84:	1ad2      	subs	r2, r2, r3
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cd8a:	693b      	ldr	r3, [r7, #16]
 800cd8c:	68da      	ldr	r2, [r3, #12]
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	689b      	ldr	r3, [r3, #8]
 800cd92:	4293      	cmp	r3, r2
 800cd94:	bf28      	it	cs
 800cd96:	4613      	movcs	r3, r2
 800cd98:	461a      	mov	r2, r3
 800cd9a:	6879      	ldr	r1, [r7, #4]
 800cd9c:	68f8      	ldr	r0, [r7, #12]
 800cd9e:	f001 f984 	bl	800e0aa <USBD_CtlContinueRx>
 800cda2:	e07d      	b.n	800cea0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cdaa:	f003 031f 	and.w	r3, r3, #31
 800cdae:	2b02      	cmp	r3, #2
 800cdb0:	d014      	beq.n	800cddc <USBD_LL_DataOutStage+0x98>
 800cdb2:	2b02      	cmp	r3, #2
 800cdb4:	d81d      	bhi.n	800cdf2 <USBD_LL_DataOutStage+0xae>
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d002      	beq.n	800cdc0 <USBD_LL_DataOutStage+0x7c>
 800cdba:	2b01      	cmp	r3, #1
 800cdbc:	d003      	beq.n	800cdc6 <USBD_LL_DataOutStage+0x82>
 800cdbe:	e018      	b.n	800cdf2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	75bb      	strb	r3, [r7, #22]
            break;
 800cdc4:	e018      	b.n	800cdf8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800cdcc:	b2db      	uxtb	r3, r3
 800cdce:	4619      	mov	r1, r3
 800cdd0:	68f8      	ldr	r0, [r7, #12]
 800cdd2:	f000 fa5e 	bl	800d292 <USBD_CoreFindIF>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	75bb      	strb	r3, [r7, #22]
            break;
 800cdda:	e00d      	b.n	800cdf8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800cde2:	b2db      	uxtb	r3, r3
 800cde4:	4619      	mov	r1, r3
 800cde6:	68f8      	ldr	r0, [r7, #12]
 800cde8:	f000 fa60 	bl	800d2ac <USBD_CoreFindEP>
 800cdec:	4603      	mov	r3, r0
 800cdee:	75bb      	strb	r3, [r7, #22]
            break;
 800cdf0:	e002      	b.n	800cdf8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	75bb      	strb	r3, [r7, #22]
            break;
 800cdf6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cdf8:	7dbb      	ldrb	r3, [r7, #22]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d119      	bne.n	800ce32 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce04:	b2db      	uxtb	r3, r3
 800ce06:	2b03      	cmp	r3, #3
 800ce08:	d113      	bne.n	800ce32 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ce0a:	7dba      	ldrb	r2, [r7, #22]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	32ae      	adds	r2, #174	; 0xae
 800ce10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce14:	691b      	ldr	r3, [r3, #16]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d00b      	beq.n	800ce32 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ce1a:	7dba      	ldrb	r2, [r7, #22]
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ce22:	7dba      	ldrb	r2, [r7, #22]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	32ae      	adds	r2, #174	; 0xae
 800ce28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce2c:	691b      	ldr	r3, [r3, #16]
 800ce2e:	68f8      	ldr	r0, [r7, #12]
 800ce30:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ce32:	68f8      	ldr	r0, [r7, #12]
 800ce34:	f001 f94a 	bl	800e0cc <USBD_CtlSendStatus>
 800ce38:	e032      	b.n	800cea0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ce3a:	7afb      	ldrb	r3, [r7, #11]
 800ce3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce40:	b2db      	uxtb	r3, r3
 800ce42:	4619      	mov	r1, r3
 800ce44:	68f8      	ldr	r0, [r7, #12]
 800ce46:	f000 fa31 	bl	800d2ac <USBD_CoreFindEP>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce4e:	7dbb      	ldrb	r3, [r7, #22]
 800ce50:	2bff      	cmp	r3, #255	; 0xff
 800ce52:	d025      	beq.n	800cea0 <USBD_LL_DataOutStage+0x15c>
 800ce54:	7dbb      	ldrb	r3, [r7, #22]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d122      	bne.n	800cea0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	2b03      	cmp	r3, #3
 800ce64:	d117      	bne.n	800ce96 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ce66:	7dba      	ldrb	r2, [r7, #22]
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	32ae      	adds	r2, #174	; 0xae
 800ce6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce70:	699b      	ldr	r3, [r3, #24]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d00f      	beq.n	800ce96 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ce76:	7dba      	ldrb	r2, [r7, #22]
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ce7e:	7dba      	ldrb	r2, [r7, #22]
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	32ae      	adds	r2, #174	; 0xae
 800ce84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce88:	699b      	ldr	r3, [r3, #24]
 800ce8a:	7afa      	ldrb	r2, [r7, #11]
 800ce8c:	4611      	mov	r1, r2
 800ce8e:	68f8      	ldr	r0, [r7, #12]
 800ce90:	4798      	blx	r3
 800ce92:	4603      	mov	r3, r0
 800ce94:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ce96:	7dfb      	ldrb	r3, [r7, #23]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d001      	beq.n	800cea0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800ce9c:	7dfb      	ldrb	r3, [r7, #23]
 800ce9e:	e000      	b.n	800cea2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800cea0:	2300      	movs	r3, #0
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	3718      	adds	r7, #24
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}

0800ceaa <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b086      	sub	sp, #24
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	60f8      	str	r0, [r7, #12]
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	607a      	str	r2, [r7, #4]
 800ceb6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ceb8:	7afb      	ldrb	r3, [r7, #11]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d16f      	bne.n	800cf9e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	3314      	adds	r3, #20
 800cec2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ceca:	2b02      	cmp	r3, #2
 800cecc:	d15a      	bne.n	800cf84 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	689a      	ldr	r2, [r3, #8]
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	68db      	ldr	r3, [r3, #12]
 800ced6:	429a      	cmp	r2, r3
 800ced8:	d914      	bls.n	800cf04 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	689a      	ldr	r2, [r3, #8]
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	68db      	ldr	r3, [r3, #12]
 800cee2:	1ad2      	subs	r2, r2, r3
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	461a      	mov	r2, r3
 800ceee:	6879      	ldr	r1, [r7, #4]
 800cef0:	68f8      	ldr	r0, [r7, #12]
 800cef2:	f001 f8ac 	bl	800e04e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cef6:	2300      	movs	r3, #0
 800cef8:	2200      	movs	r2, #0
 800cefa:	2100      	movs	r1, #0
 800cefc:	68f8      	ldr	r0, [r7, #12]
 800cefe:	f001 fdad 	bl	800ea5c <USBD_LL_PrepareReceive>
 800cf02:	e03f      	b.n	800cf84 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	68da      	ldr	r2, [r3, #12]
 800cf08:	693b      	ldr	r3, [r7, #16]
 800cf0a:	689b      	ldr	r3, [r3, #8]
 800cf0c:	429a      	cmp	r2, r3
 800cf0e:	d11c      	bne.n	800cf4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	685a      	ldr	r2, [r3, #4]
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d316      	bcc.n	800cf4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	685a      	ldr	r2, [r3, #4]
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cf26:	429a      	cmp	r2, r3
 800cf28:	d20f      	bcs.n	800cf4a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	2100      	movs	r1, #0
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f001 f88d 	bl	800e04e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2200      	movs	r2, #0
 800cf38:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	2200      	movs	r2, #0
 800cf40:	2100      	movs	r1, #0
 800cf42:	68f8      	ldr	r0, [r7, #12]
 800cf44:	f001 fd8a 	bl	800ea5c <USBD_LL_PrepareReceive>
 800cf48:	e01c      	b.n	800cf84 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf50:	b2db      	uxtb	r3, r3
 800cf52:	2b03      	cmp	r3, #3
 800cf54:	d10f      	bne.n	800cf76 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf5c:	68db      	ldr	r3, [r3, #12]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d009      	beq.n	800cf76 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	2200      	movs	r2, #0
 800cf66:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf70:	68db      	ldr	r3, [r3, #12]
 800cf72:	68f8      	ldr	r0, [r7, #12]
 800cf74:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf76:	2180      	movs	r1, #128	; 0x80
 800cf78:	68f8      	ldr	r0, [r7, #12]
 800cf7a:	f001 fcc5 	bl	800e908 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cf7e:	68f8      	ldr	r0, [r7, #12]
 800cf80:	f001 f8b7 	bl	800e0f2 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d03a      	beq.n	800d004 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800cf8e:	68f8      	ldr	r0, [r7, #12]
 800cf90:	f7ff fe42 	bl	800cc18 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800cf9c:	e032      	b.n	800d004 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800cf9e:	7afb      	ldrb	r3, [r7, #11]
 800cfa0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cfa4:	b2db      	uxtb	r3, r3
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	68f8      	ldr	r0, [r7, #12]
 800cfaa:	f000 f97f 	bl	800d2ac <USBD_CoreFindEP>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cfb2:	7dfb      	ldrb	r3, [r7, #23]
 800cfb4:	2bff      	cmp	r3, #255	; 0xff
 800cfb6:	d025      	beq.n	800d004 <USBD_LL_DataInStage+0x15a>
 800cfb8:	7dfb      	ldrb	r3, [r7, #23]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d122      	bne.n	800d004 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	2b03      	cmp	r3, #3
 800cfc8:	d11c      	bne.n	800d004 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800cfca:	7dfa      	ldrb	r2, [r7, #23]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	32ae      	adds	r2, #174	; 0xae
 800cfd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfd4:	695b      	ldr	r3, [r3, #20]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d014      	beq.n	800d004 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800cfda:	7dfa      	ldrb	r2, [r7, #23]
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800cfe2:	7dfa      	ldrb	r2, [r7, #23]
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	32ae      	adds	r2, #174	; 0xae
 800cfe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfec:	695b      	ldr	r3, [r3, #20]
 800cfee:	7afa      	ldrb	r2, [r7, #11]
 800cff0:	4611      	mov	r1, r2
 800cff2:	68f8      	ldr	r0, [r7, #12]
 800cff4:	4798      	blx	r3
 800cff6:	4603      	mov	r3, r0
 800cff8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800cffa:	7dbb      	ldrb	r3, [r7, #22]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d001      	beq.n	800d004 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d000:	7dbb      	ldrb	r3, [r7, #22]
 800d002:	e000      	b.n	800d006 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d004:	2300      	movs	r3, #0
}
 800d006:	4618      	mov	r0, r3
 800d008:	3718      	adds	r7, #24
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}

0800d00e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d00e:	b580      	push	{r7, lr}
 800d010:	b084      	sub	sp, #16
 800d012:	af00      	add	r7, sp, #0
 800d014:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d016:	2300      	movs	r3, #0
 800d018:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2201      	movs	r2, #1
 800d01e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2200      	movs	r2, #0
 800d026:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2200      	movs	r2, #0
 800d02e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2200      	movs	r2, #0
 800d034:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2200      	movs	r2, #0
 800d03c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d046:	2b00      	cmp	r3, #0
 800d048:	d014      	beq.n	800d074 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d050:	685b      	ldr	r3, [r3, #4]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d00e      	beq.n	800d074 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d05c:	685b      	ldr	r3, [r3, #4]
 800d05e:	687a      	ldr	r2, [r7, #4]
 800d060:	6852      	ldr	r2, [r2, #4]
 800d062:	b2d2      	uxtb	r2, r2
 800d064:	4611      	mov	r1, r2
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	4798      	blx	r3
 800d06a:	4603      	mov	r3, r0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d001      	beq.n	800d074 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d070:	2303      	movs	r3, #3
 800d072:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d074:	2340      	movs	r3, #64	; 0x40
 800d076:	2200      	movs	r2, #0
 800d078:	2100      	movs	r1, #0
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f001 fbff 	bl	800e87e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2201      	movs	r2, #1
 800d084:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2240      	movs	r2, #64	; 0x40
 800d08c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d090:	2340      	movs	r3, #64	; 0x40
 800d092:	2200      	movs	r2, #0
 800d094:	2180      	movs	r1, #128	; 0x80
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f001 fbf1 	bl	800e87e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2240      	movs	r2, #64	; 0x40
 800d0a6:	621a      	str	r2, [r3, #32]

  return ret;
 800d0a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3710      	adds	r7, #16
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}

0800d0b2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d0b2:	b480      	push	{r7}
 800d0b4:	b083      	sub	sp, #12
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	6078      	str	r0, [r7, #4]
 800d0ba:	460b      	mov	r3, r1
 800d0bc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	78fa      	ldrb	r2, [r7, #3]
 800d0c2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d0c4:	2300      	movs	r3, #0
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	370c      	adds	r7, #12
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d0:	4770      	bx	lr

0800d0d2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d0d2:	b480      	push	{r7}
 800d0d4:	b083      	sub	sp, #12
 800d0d6:	af00      	add	r7, sp, #0
 800d0d8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0e0:	b2da      	uxtb	r2, r3
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2204      	movs	r2, #4
 800d0ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d0f0:	2300      	movs	r3, #0
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	370c      	adds	r7, #12
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fc:	4770      	bx	lr

0800d0fe <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d0fe:	b480      	push	{r7}
 800d100:	b083      	sub	sp, #12
 800d102:	af00      	add	r7, sp, #0
 800d104:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d10c:	b2db      	uxtb	r3, r3
 800d10e:	2b04      	cmp	r3, #4
 800d110:	d106      	bne.n	800d120 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d118:	b2da      	uxtb	r2, r3
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d120:	2300      	movs	r3, #0
}
 800d122:	4618      	mov	r0, r3
 800d124:	370c      	adds	r7, #12
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr

0800d12e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d12e:	b580      	push	{r7, lr}
 800d130:	b082      	sub	sp, #8
 800d132:	af00      	add	r7, sp, #0
 800d134:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	2b03      	cmp	r3, #3
 800d140:	d110      	bne.n	800d164 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d00b      	beq.n	800d164 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d152:	69db      	ldr	r3, [r3, #28]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d005      	beq.n	800d164 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d15e:	69db      	ldr	r3, [r3, #28]
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3708      	adds	r7, #8
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}

0800d16e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d16e:	b580      	push	{r7, lr}
 800d170:	b082      	sub	sp, #8
 800d172:	af00      	add	r7, sp, #0
 800d174:	6078      	str	r0, [r7, #4]
 800d176:	460b      	mov	r3, r1
 800d178:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	32ae      	adds	r2, #174	; 0xae
 800d184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d101      	bne.n	800d190 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d18c:	2303      	movs	r3, #3
 800d18e:	e01c      	b.n	800d1ca <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d196:	b2db      	uxtb	r3, r3
 800d198:	2b03      	cmp	r3, #3
 800d19a:	d115      	bne.n	800d1c8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	32ae      	adds	r2, #174	; 0xae
 800d1a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1aa:	6a1b      	ldr	r3, [r3, #32]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d00b      	beq.n	800d1c8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	32ae      	adds	r2, #174	; 0xae
 800d1ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1be:	6a1b      	ldr	r3, [r3, #32]
 800d1c0:	78fa      	ldrb	r2, [r7, #3]
 800d1c2:	4611      	mov	r1, r2
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d1c8:	2300      	movs	r3, #0
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	3708      	adds	r7, #8
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bd80      	pop	{r7, pc}

0800d1d2 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d1d2:	b580      	push	{r7, lr}
 800d1d4:	b082      	sub	sp, #8
 800d1d6:	af00      	add	r7, sp, #0
 800d1d8:	6078      	str	r0, [r7, #4]
 800d1da:	460b      	mov	r3, r1
 800d1dc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	32ae      	adds	r2, #174	; 0xae
 800d1e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d101      	bne.n	800d1f4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d1f0:	2303      	movs	r3, #3
 800d1f2:	e01c      	b.n	800d22e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d1fa:	b2db      	uxtb	r3, r3
 800d1fc:	2b03      	cmp	r3, #3
 800d1fe:	d115      	bne.n	800d22c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	32ae      	adds	r2, #174	; 0xae
 800d20a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d20e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d210:	2b00      	cmp	r3, #0
 800d212:	d00b      	beq.n	800d22c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	32ae      	adds	r2, #174	; 0xae
 800d21e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d224:	78fa      	ldrb	r2, [r7, #3]
 800d226:	4611      	mov	r1, r2
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d22c:	2300      	movs	r3, #0
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3708      	adds	r7, #8
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}

0800d236 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d236:	b480      	push	{r7}
 800d238:	b083      	sub	sp, #12
 800d23a:	af00      	add	r7, sp, #0
 800d23c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d23e:	2300      	movs	r3, #0
}
 800d240:	4618      	mov	r0, r3
 800d242:	370c      	adds	r7, #12
 800d244:	46bd      	mov	sp, r7
 800d246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24a:	4770      	bx	lr

0800d24c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d254:	2300      	movs	r3, #0
 800d256:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2201      	movs	r2, #1
 800d25c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d266:	2b00      	cmp	r3, #0
 800d268:	d00e      	beq.n	800d288 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d270:	685b      	ldr	r3, [r3, #4]
 800d272:	687a      	ldr	r2, [r7, #4]
 800d274:	6852      	ldr	r2, [r2, #4]
 800d276:	b2d2      	uxtb	r2, r2
 800d278:	4611      	mov	r1, r2
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	4798      	blx	r3
 800d27e:	4603      	mov	r3, r0
 800d280:	2b00      	cmp	r3, #0
 800d282:	d001      	beq.n	800d288 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d284:	2303      	movs	r3, #3
 800d286:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d288:	7bfb      	ldrb	r3, [r7, #15]
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3710      	adds	r7, #16
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}

0800d292 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d292:	b480      	push	{r7}
 800d294:	b083      	sub	sp, #12
 800d296:	af00      	add	r7, sp, #0
 800d298:	6078      	str	r0, [r7, #4]
 800d29a:	460b      	mov	r3, r1
 800d29c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d29e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	370c      	adds	r7, #12
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b083      	sub	sp, #12
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d2b8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	370c      	adds	r7, #12
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr

0800d2c6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d2c6:	b580      	push	{r7, lr}
 800d2c8:	b086      	sub	sp, #24
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	6078      	str	r0, [r7, #4]
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	885b      	ldrh	r3, [r3, #2]
 800d2e2:	b29a      	uxth	r2, r3
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	781b      	ldrb	r3, [r3, #0]
 800d2e8:	b29b      	uxth	r3, r3
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d920      	bls.n	800d330 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	b29b      	uxth	r3, r3
 800d2f4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d2f6:	e013      	b.n	800d320 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d2f8:	f107 030a 	add.w	r3, r7, #10
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	6978      	ldr	r0, [r7, #20]
 800d300:	f000 f81b 	bl	800d33a <USBD_GetNextDesc>
 800d304:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	785b      	ldrb	r3, [r3, #1]
 800d30a:	2b05      	cmp	r3, #5
 800d30c:	d108      	bne.n	800d320 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	789b      	ldrb	r3, [r3, #2]
 800d316:	78fa      	ldrb	r2, [r7, #3]
 800d318:	429a      	cmp	r2, r3
 800d31a:	d008      	beq.n	800d32e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d31c:	2300      	movs	r3, #0
 800d31e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	885b      	ldrh	r3, [r3, #2]
 800d324:	b29a      	uxth	r2, r3
 800d326:	897b      	ldrh	r3, [r7, #10]
 800d328:	429a      	cmp	r2, r3
 800d32a:	d8e5      	bhi.n	800d2f8 <USBD_GetEpDesc+0x32>
 800d32c:	e000      	b.n	800d330 <USBD_GetEpDesc+0x6a>
          break;
 800d32e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d330:	693b      	ldr	r3, [r7, #16]
}
 800d332:	4618      	mov	r0, r3
 800d334:	3718      	adds	r7, #24
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d33a:	b480      	push	{r7}
 800d33c:	b085      	sub	sp, #20
 800d33e:	af00      	add	r7, sp, #0
 800d340:	6078      	str	r0, [r7, #4]
 800d342:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	881a      	ldrh	r2, [r3, #0]
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	781b      	ldrb	r3, [r3, #0]
 800d350:	b29b      	uxth	r3, r3
 800d352:	4413      	add	r3, r2
 800d354:	b29a      	uxth	r2, r3
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	781b      	ldrb	r3, [r3, #0]
 800d35e:	461a      	mov	r2, r3
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	4413      	add	r3, r2
 800d364:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d366:	68fb      	ldr	r3, [r7, #12]
}
 800d368:	4618      	mov	r0, r3
 800d36a:	3714      	adds	r7, #20
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d374:	b480      	push	{r7}
 800d376:	b087      	sub	sp, #28
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d380:	697b      	ldr	r3, [r7, #20]
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	3301      	adds	r3, #1
 800d38a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d392:	8a3b      	ldrh	r3, [r7, #16]
 800d394:	021b      	lsls	r3, r3, #8
 800d396:	b21a      	sxth	r2, r3
 800d398:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d39c:	4313      	orrs	r3, r2
 800d39e:	b21b      	sxth	r3, r3
 800d3a0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d3a2:	89fb      	ldrh	r3, [r7, #14]
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	371c      	adds	r7, #28
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr

0800d3b0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d3c6:	2b40      	cmp	r3, #64	; 0x40
 800d3c8:	d005      	beq.n	800d3d6 <USBD_StdDevReq+0x26>
 800d3ca:	2b40      	cmp	r3, #64	; 0x40
 800d3cc:	d857      	bhi.n	800d47e <USBD_StdDevReq+0xce>
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d00f      	beq.n	800d3f2 <USBD_StdDevReq+0x42>
 800d3d2:	2b20      	cmp	r3, #32
 800d3d4:	d153      	bne.n	800d47e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	32ae      	adds	r2, #174	; 0xae
 800d3e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	6839      	ldr	r1, [r7, #0]
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	4798      	blx	r3
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	73fb      	strb	r3, [r7, #15]
      break;
 800d3f0:	e04a      	b.n	800d488 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	785b      	ldrb	r3, [r3, #1]
 800d3f6:	2b09      	cmp	r3, #9
 800d3f8:	d83b      	bhi.n	800d472 <USBD_StdDevReq+0xc2>
 800d3fa:	a201      	add	r2, pc, #4	; (adr r2, 800d400 <USBD_StdDevReq+0x50>)
 800d3fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d400:	0800d455 	.word	0x0800d455
 800d404:	0800d469 	.word	0x0800d469
 800d408:	0800d473 	.word	0x0800d473
 800d40c:	0800d45f 	.word	0x0800d45f
 800d410:	0800d473 	.word	0x0800d473
 800d414:	0800d433 	.word	0x0800d433
 800d418:	0800d429 	.word	0x0800d429
 800d41c:	0800d473 	.word	0x0800d473
 800d420:	0800d44b 	.word	0x0800d44b
 800d424:	0800d43d 	.word	0x0800d43d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d428:	6839      	ldr	r1, [r7, #0]
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f000 fa3c 	bl	800d8a8 <USBD_GetDescriptor>
          break;
 800d430:	e024      	b.n	800d47c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d432:	6839      	ldr	r1, [r7, #0]
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f000 fba1 	bl	800db7c <USBD_SetAddress>
          break;
 800d43a:	e01f      	b.n	800d47c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d43c:	6839      	ldr	r1, [r7, #0]
 800d43e:	6878      	ldr	r0, [r7, #4]
 800d440:	f000 fbe0 	bl	800dc04 <USBD_SetConfig>
 800d444:	4603      	mov	r3, r0
 800d446:	73fb      	strb	r3, [r7, #15]
          break;
 800d448:	e018      	b.n	800d47c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d44a:	6839      	ldr	r1, [r7, #0]
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f000 fc83 	bl	800dd58 <USBD_GetConfig>
          break;
 800d452:	e013      	b.n	800d47c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d454:	6839      	ldr	r1, [r7, #0]
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	f000 fcb4 	bl	800ddc4 <USBD_GetStatus>
          break;
 800d45c:	e00e      	b.n	800d47c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d45e:	6839      	ldr	r1, [r7, #0]
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	f000 fce3 	bl	800de2c <USBD_SetFeature>
          break;
 800d466:	e009      	b.n	800d47c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d468:	6839      	ldr	r1, [r7, #0]
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f000 fd07 	bl	800de7e <USBD_ClrFeature>
          break;
 800d470:	e004      	b.n	800d47c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d472:	6839      	ldr	r1, [r7, #0]
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f000 fd5e 	bl	800df36 <USBD_CtlError>
          break;
 800d47a:	bf00      	nop
      }
      break;
 800d47c:	e004      	b.n	800d488 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f000 fd58 	bl	800df36 <USBD_CtlError>
      break;
 800d486:	bf00      	nop
  }

  return ret;
 800d488:	7bfb      	ldrb	r3, [r7, #15]
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3710      	adds	r7, #16
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop

0800d494 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d4aa:	2b40      	cmp	r3, #64	; 0x40
 800d4ac:	d005      	beq.n	800d4ba <USBD_StdItfReq+0x26>
 800d4ae:	2b40      	cmp	r3, #64	; 0x40
 800d4b0:	d852      	bhi.n	800d558 <USBD_StdItfReq+0xc4>
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d001      	beq.n	800d4ba <USBD_StdItfReq+0x26>
 800d4b6:	2b20      	cmp	r3, #32
 800d4b8:	d14e      	bne.n	800d558 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	3b01      	subs	r3, #1
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	d840      	bhi.n	800d54a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	889b      	ldrh	r3, [r3, #4]
 800d4cc:	b2db      	uxtb	r3, r3
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	d836      	bhi.n	800d540 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	889b      	ldrh	r3, [r3, #4]
 800d4d6:	b2db      	uxtb	r3, r3
 800d4d8:	4619      	mov	r1, r3
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7ff fed9 	bl	800d292 <USBD_CoreFindIF>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d4e4:	7bbb      	ldrb	r3, [r7, #14]
 800d4e6:	2bff      	cmp	r3, #255	; 0xff
 800d4e8:	d01d      	beq.n	800d526 <USBD_StdItfReq+0x92>
 800d4ea:	7bbb      	ldrb	r3, [r7, #14]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d11a      	bne.n	800d526 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d4f0:	7bba      	ldrb	r2, [r7, #14]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	32ae      	adds	r2, #174	; 0xae
 800d4f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4fa:	689b      	ldr	r3, [r3, #8]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d00f      	beq.n	800d520 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d500:	7bba      	ldrb	r2, [r7, #14]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d508:	7bba      	ldrb	r2, [r7, #14]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	32ae      	adds	r2, #174	; 0xae
 800d50e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d512:	689b      	ldr	r3, [r3, #8]
 800d514:	6839      	ldr	r1, [r7, #0]
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	4798      	blx	r3
 800d51a:	4603      	mov	r3, r0
 800d51c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d51e:	e004      	b.n	800d52a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d520:	2303      	movs	r3, #3
 800d522:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d524:	e001      	b.n	800d52a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d526:	2303      	movs	r3, #3
 800d528:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	88db      	ldrh	r3, [r3, #6]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d110      	bne.n	800d554 <USBD_StdItfReq+0xc0>
 800d532:	7bfb      	ldrb	r3, [r7, #15]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d10d      	bne.n	800d554 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f000 fdc7 	bl	800e0cc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d53e:	e009      	b.n	800d554 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d540:	6839      	ldr	r1, [r7, #0]
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f000 fcf7 	bl	800df36 <USBD_CtlError>
          break;
 800d548:	e004      	b.n	800d554 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d54a:	6839      	ldr	r1, [r7, #0]
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f000 fcf2 	bl	800df36 <USBD_CtlError>
          break;
 800d552:	e000      	b.n	800d556 <USBD_StdItfReq+0xc2>
          break;
 800d554:	bf00      	nop
      }
      break;
 800d556:	e004      	b.n	800d562 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d558:	6839      	ldr	r1, [r7, #0]
 800d55a:	6878      	ldr	r0, [r7, #4]
 800d55c:	f000 fceb 	bl	800df36 <USBD_CtlError>
      break;
 800d560:	bf00      	nop
  }

  return ret;
 800d562:	7bfb      	ldrb	r3, [r7, #15]
}
 800d564:	4618      	mov	r0, r3
 800d566:	3710      	adds	r7, #16
 800d568:	46bd      	mov	sp, r7
 800d56a:	bd80      	pop	{r7, pc}

0800d56c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b084      	sub	sp, #16
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
 800d574:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d576:	2300      	movs	r3, #0
 800d578:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	889b      	ldrh	r3, [r3, #4]
 800d57e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d588:	2b40      	cmp	r3, #64	; 0x40
 800d58a:	d007      	beq.n	800d59c <USBD_StdEPReq+0x30>
 800d58c:	2b40      	cmp	r3, #64	; 0x40
 800d58e:	f200 817f 	bhi.w	800d890 <USBD_StdEPReq+0x324>
 800d592:	2b00      	cmp	r3, #0
 800d594:	d02a      	beq.n	800d5ec <USBD_StdEPReq+0x80>
 800d596:	2b20      	cmp	r3, #32
 800d598:	f040 817a 	bne.w	800d890 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d59c:	7bbb      	ldrb	r3, [r7, #14]
 800d59e:	4619      	mov	r1, r3
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f7ff fe83 	bl	800d2ac <USBD_CoreFindEP>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d5aa:	7b7b      	ldrb	r3, [r7, #13]
 800d5ac:	2bff      	cmp	r3, #255	; 0xff
 800d5ae:	f000 8174 	beq.w	800d89a <USBD_StdEPReq+0x32e>
 800d5b2:	7b7b      	ldrb	r3, [r7, #13]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	f040 8170 	bne.w	800d89a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d5ba:	7b7a      	ldrb	r2, [r7, #13]
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d5c2:	7b7a      	ldrb	r2, [r7, #13]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	32ae      	adds	r2, #174	; 0xae
 800d5c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5cc:	689b      	ldr	r3, [r3, #8]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	f000 8163 	beq.w	800d89a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d5d4:	7b7a      	ldrb	r2, [r7, #13]
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	32ae      	adds	r2, #174	; 0xae
 800d5da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5de:	689b      	ldr	r3, [r3, #8]
 800d5e0:	6839      	ldr	r1, [r7, #0]
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	4798      	blx	r3
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d5ea:	e156      	b.n	800d89a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	785b      	ldrb	r3, [r3, #1]
 800d5f0:	2b03      	cmp	r3, #3
 800d5f2:	d008      	beq.n	800d606 <USBD_StdEPReq+0x9a>
 800d5f4:	2b03      	cmp	r3, #3
 800d5f6:	f300 8145 	bgt.w	800d884 <USBD_StdEPReq+0x318>
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	f000 809b 	beq.w	800d736 <USBD_StdEPReq+0x1ca>
 800d600:	2b01      	cmp	r3, #1
 800d602:	d03c      	beq.n	800d67e <USBD_StdEPReq+0x112>
 800d604:	e13e      	b.n	800d884 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d60c:	b2db      	uxtb	r3, r3
 800d60e:	2b02      	cmp	r3, #2
 800d610:	d002      	beq.n	800d618 <USBD_StdEPReq+0xac>
 800d612:	2b03      	cmp	r3, #3
 800d614:	d016      	beq.n	800d644 <USBD_StdEPReq+0xd8>
 800d616:	e02c      	b.n	800d672 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d618:	7bbb      	ldrb	r3, [r7, #14]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d00d      	beq.n	800d63a <USBD_StdEPReq+0xce>
 800d61e:	7bbb      	ldrb	r3, [r7, #14]
 800d620:	2b80      	cmp	r3, #128	; 0x80
 800d622:	d00a      	beq.n	800d63a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d624:	7bbb      	ldrb	r3, [r7, #14]
 800d626:	4619      	mov	r1, r3
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f001 f96d 	bl	800e908 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d62e:	2180      	movs	r1, #128	; 0x80
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f001 f969 	bl	800e908 <USBD_LL_StallEP>
 800d636:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d638:	e020      	b.n	800d67c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d63a:	6839      	ldr	r1, [r7, #0]
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f000 fc7a 	bl	800df36 <USBD_CtlError>
              break;
 800d642:	e01b      	b.n	800d67c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	885b      	ldrh	r3, [r3, #2]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d10e      	bne.n	800d66a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d64c:	7bbb      	ldrb	r3, [r7, #14]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d00b      	beq.n	800d66a <USBD_StdEPReq+0xfe>
 800d652:	7bbb      	ldrb	r3, [r7, #14]
 800d654:	2b80      	cmp	r3, #128	; 0x80
 800d656:	d008      	beq.n	800d66a <USBD_StdEPReq+0xfe>
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	88db      	ldrh	r3, [r3, #6]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d104      	bne.n	800d66a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d660:	7bbb      	ldrb	r3, [r7, #14]
 800d662:	4619      	mov	r1, r3
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f001 f94f 	bl	800e908 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f000 fd2e 	bl	800e0cc <USBD_CtlSendStatus>

              break;
 800d670:	e004      	b.n	800d67c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d672:	6839      	ldr	r1, [r7, #0]
 800d674:	6878      	ldr	r0, [r7, #4]
 800d676:	f000 fc5e 	bl	800df36 <USBD_CtlError>
              break;
 800d67a:	bf00      	nop
          }
          break;
 800d67c:	e107      	b.n	800d88e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d684:	b2db      	uxtb	r3, r3
 800d686:	2b02      	cmp	r3, #2
 800d688:	d002      	beq.n	800d690 <USBD_StdEPReq+0x124>
 800d68a:	2b03      	cmp	r3, #3
 800d68c:	d016      	beq.n	800d6bc <USBD_StdEPReq+0x150>
 800d68e:	e04b      	b.n	800d728 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d690:	7bbb      	ldrb	r3, [r7, #14]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d00d      	beq.n	800d6b2 <USBD_StdEPReq+0x146>
 800d696:	7bbb      	ldrb	r3, [r7, #14]
 800d698:	2b80      	cmp	r3, #128	; 0x80
 800d69a:	d00a      	beq.n	800d6b2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d69c:	7bbb      	ldrb	r3, [r7, #14]
 800d69e:	4619      	mov	r1, r3
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f001 f931 	bl	800e908 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d6a6:	2180      	movs	r1, #128	; 0x80
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f001 f92d 	bl	800e908 <USBD_LL_StallEP>
 800d6ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d6b0:	e040      	b.n	800d734 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d6b2:	6839      	ldr	r1, [r7, #0]
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f000 fc3e 	bl	800df36 <USBD_CtlError>
              break;
 800d6ba:	e03b      	b.n	800d734 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	885b      	ldrh	r3, [r3, #2]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d136      	bne.n	800d732 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d6c4:	7bbb      	ldrb	r3, [r7, #14]
 800d6c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d004      	beq.n	800d6d8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d6ce:	7bbb      	ldrb	r3, [r7, #14]
 800d6d0:	4619      	mov	r1, r3
 800d6d2:	6878      	ldr	r0, [r7, #4]
 800d6d4:	f001 f937 	bl	800e946 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d6d8:	6878      	ldr	r0, [r7, #4]
 800d6da:	f000 fcf7 	bl	800e0cc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d6de:	7bbb      	ldrb	r3, [r7, #14]
 800d6e0:	4619      	mov	r1, r3
 800d6e2:	6878      	ldr	r0, [r7, #4]
 800d6e4:	f7ff fde2 	bl	800d2ac <USBD_CoreFindEP>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d6ec:	7b7b      	ldrb	r3, [r7, #13]
 800d6ee:	2bff      	cmp	r3, #255	; 0xff
 800d6f0:	d01f      	beq.n	800d732 <USBD_StdEPReq+0x1c6>
 800d6f2:	7b7b      	ldrb	r3, [r7, #13]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d11c      	bne.n	800d732 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d6f8:	7b7a      	ldrb	r2, [r7, #13]
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d700:	7b7a      	ldrb	r2, [r7, #13]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	32ae      	adds	r2, #174	; 0xae
 800d706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d70a:	689b      	ldr	r3, [r3, #8]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d010      	beq.n	800d732 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d710:	7b7a      	ldrb	r2, [r7, #13]
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	32ae      	adds	r2, #174	; 0xae
 800d716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d71a:	689b      	ldr	r3, [r3, #8]
 800d71c:	6839      	ldr	r1, [r7, #0]
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	4798      	blx	r3
 800d722:	4603      	mov	r3, r0
 800d724:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d726:	e004      	b.n	800d732 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d728:	6839      	ldr	r1, [r7, #0]
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f000 fc03 	bl	800df36 <USBD_CtlError>
              break;
 800d730:	e000      	b.n	800d734 <USBD_StdEPReq+0x1c8>
              break;
 800d732:	bf00      	nop
          }
          break;
 800d734:	e0ab      	b.n	800d88e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d73c:	b2db      	uxtb	r3, r3
 800d73e:	2b02      	cmp	r3, #2
 800d740:	d002      	beq.n	800d748 <USBD_StdEPReq+0x1dc>
 800d742:	2b03      	cmp	r3, #3
 800d744:	d032      	beq.n	800d7ac <USBD_StdEPReq+0x240>
 800d746:	e097      	b.n	800d878 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d748:	7bbb      	ldrb	r3, [r7, #14]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d007      	beq.n	800d75e <USBD_StdEPReq+0x1f2>
 800d74e:	7bbb      	ldrb	r3, [r7, #14]
 800d750:	2b80      	cmp	r3, #128	; 0x80
 800d752:	d004      	beq.n	800d75e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d754:	6839      	ldr	r1, [r7, #0]
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	f000 fbed 	bl	800df36 <USBD_CtlError>
                break;
 800d75c:	e091      	b.n	800d882 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d75e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d762:	2b00      	cmp	r3, #0
 800d764:	da0b      	bge.n	800d77e <USBD_StdEPReq+0x212>
 800d766:	7bbb      	ldrb	r3, [r7, #14]
 800d768:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d76c:	4613      	mov	r3, r2
 800d76e:	009b      	lsls	r3, r3, #2
 800d770:	4413      	add	r3, r2
 800d772:	009b      	lsls	r3, r3, #2
 800d774:	3310      	adds	r3, #16
 800d776:	687a      	ldr	r2, [r7, #4]
 800d778:	4413      	add	r3, r2
 800d77a:	3304      	adds	r3, #4
 800d77c:	e00b      	b.n	800d796 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d77e:	7bbb      	ldrb	r3, [r7, #14]
 800d780:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d784:	4613      	mov	r3, r2
 800d786:	009b      	lsls	r3, r3, #2
 800d788:	4413      	add	r3, r2
 800d78a:	009b      	lsls	r3, r3, #2
 800d78c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	4413      	add	r3, r2
 800d794:	3304      	adds	r3, #4
 800d796:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	2200      	movs	r2, #0
 800d79c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	2202      	movs	r2, #2
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	6878      	ldr	r0, [r7, #4]
 800d7a6:	f000 fc37 	bl	800e018 <USBD_CtlSendData>
              break;
 800d7aa:	e06a      	b.n	800d882 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d7ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	da11      	bge.n	800d7d8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d7b4:	7bbb      	ldrb	r3, [r7, #14]
 800d7b6:	f003 020f 	and.w	r2, r3, #15
 800d7ba:	6879      	ldr	r1, [r7, #4]
 800d7bc:	4613      	mov	r3, r2
 800d7be:	009b      	lsls	r3, r3, #2
 800d7c0:	4413      	add	r3, r2
 800d7c2:	009b      	lsls	r3, r3, #2
 800d7c4:	440b      	add	r3, r1
 800d7c6:	3324      	adds	r3, #36	; 0x24
 800d7c8:	881b      	ldrh	r3, [r3, #0]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d117      	bne.n	800d7fe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d7ce:	6839      	ldr	r1, [r7, #0]
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f000 fbb0 	bl	800df36 <USBD_CtlError>
                  break;
 800d7d6:	e054      	b.n	800d882 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d7d8:	7bbb      	ldrb	r3, [r7, #14]
 800d7da:	f003 020f 	and.w	r2, r3, #15
 800d7de:	6879      	ldr	r1, [r7, #4]
 800d7e0:	4613      	mov	r3, r2
 800d7e2:	009b      	lsls	r3, r3, #2
 800d7e4:	4413      	add	r3, r2
 800d7e6:	009b      	lsls	r3, r3, #2
 800d7e8:	440b      	add	r3, r1
 800d7ea:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d7ee:	881b      	ldrh	r3, [r3, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d104      	bne.n	800d7fe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d7f4:	6839      	ldr	r1, [r7, #0]
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 fb9d 	bl	800df36 <USBD_CtlError>
                  break;
 800d7fc:	e041      	b.n	800d882 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d7fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d802:	2b00      	cmp	r3, #0
 800d804:	da0b      	bge.n	800d81e <USBD_StdEPReq+0x2b2>
 800d806:	7bbb      	ldrb	r3, [r7, #14]
 800d808:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d80c:	4613      	mov	r3, r2
 800d80e:	009b      	lsls	r3, r3, #2
 800d810:	4413      	add	r3, r2
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	3310      	adds	r3, #16
 800d816:	687a      	ldr	r2, [r7, #4]
 800d818:	4413      	add	r3, r2
 800d81a:	3304      	adds	r3, #4
 800d81c:	e00b      	b.n	800d836 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d81e:	7bbb      	ldrb	r3, [r7, #14]
 800d820:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d824:	4613      	mov	r3, r2
 800d826:	009b      	lsls	r3, r3, #2
 800d828:	4413      	add	r3, r2
 800d82a:	009b      	lsls	r3, r3, #2
 800d82c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d830:	687a      	ldr	r2, [r7, #4]
 800d832:	4413      	add	r3, r2
 800d834:	3304      	adds	r3, #4
 800d836:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d838:	7bbb      	ldrb	r3, [r7, #14]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d002      	beq.n	800d844 <USBD_StdEPReq+0x2d8>
 800d83e:	7bbb      	ldrb	r3, [r7, #14]
 800d840:	2b80      	cmp	r3, #128	; 0x80
 800d842:	d103      	bne.n	800d84c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	2200      	movs	r2, #0
 800d848:	601a      	str	r2, [r3, #0]
 800d84a:	e00e      	b.n	800d86a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d84c:	7bbb      	ldrb	r3, [r7, #14]
 800d84e:	4619      	mov	r1, r3
 800d850:	6878      	ldr	r0, [r7, #4]
 800d852:	f001 f897 	bl	800e984 <USBD_LL_IsStallEP>
 800d856:	4603      	mov	r3, r0
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d003      	beq.n	800d864 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	2201      	movs	r2, #1
 800d860:	601a      	str	r2, [r3, #0]
 800d862:	e002      	b.n	800d86a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	2200      	movs	r2, #0
 800d868:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	2202      	movs	r2, #2
 800d86e:	4619      	mov	r1, r3
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f000 fbd1 	bl	800e018 <USBD_CtlSendData>
              break;
 800d876:	e004      	b.n	800d882 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d878:	6839      	ldr	r1, [r7, #0]
 800d87a:	6878      	ldr	r0, [r7, #4]
 800d87c:	f000 fb5b 	bl	800df36 <USBD_CtlError>
              break;
 800d880:	bf00      	nop
          }
          break;
 800d882:	e004      	b.n	800d88e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d884:	6839      	ldr	r1, [r7, #0]
 800d886:	6878      	ldr	r0, [r7, #4]
 800d888:	f000 fb55 	bl	800df36 <USBD_CtlError>
          break;
 800d88c:	bf00      	nop
      }
      break;
 800d88e:	e005      	b.n	800d89c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d890:	6839      	ldr	r1, [r7, #0]
 800d892:	6878      	ldr	r0, [r7, #4]
 800d894:	f000 fb4f 	bl	800df36 <USBD_CtlError>
      break;
 800d898:	e000      	b.n	800d89c <USBD_StdEPReq+0x330>
      break;
 800d89a:	bf00      	nop
  }

  return ret;
 800d89c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	3710      	adds	r7, #16
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	bd80      	pop	{r7, pc}
	...

0800d8a8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b084      	sub	sp, #16
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	885b      	ldrh	r3, [r3, #2]
 800d8c2:	0a1b      	lsrs	r3, r3, #8
 800d8c4:	b29b      	uxth	r3, r3
 800d8c6:	3b01      	subs	r3, #1
 800d8c8:	2b06      	cmp	r3, #6
 800d8ca:	f200 8128 	bhi.w	800db1e <USBD_GetDescriptor+0x276>
 800d8ce:	a201      	add	r2, pc, #4	; (adr r2, 800d8d4 <USBD_GetDescriptor+0x2c>)
 800d8d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8d4:	0800d8f1 	.word	0x0800d8f1
 800d8d8:	0800d909 	.word	0x0800d909
 800d8dc:	0800d949 	.word	0x0800d949
 800d8e0:	0800db1f 	.word	0x0800db1f
 800d8e4:	0800db1f 	.word	0x0800db1f
 800d8e8:	0800dabf 	.word	0x0800dabf
 800d8ec:	0800daeb 	.word	0x0800daeb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	687a      	ldr	r2, [r7, #4]
 800d8fa:	7c12      	ldrb	r2, [r2, #16]
 800d8fc:	f107 0108 	add.w	r1, r7, #8
 800d900:	4610      	mov	r0, r2
 800d902:	4798      	blx	r3
 800d904:	60f8      	str	r0, [r7, #12]
      break;
 800d906:	e112      	b.n	800db2e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	7c1b      	ldrb	r3, [r3, #16]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d10d      	bne.n	800d92c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d918:	f107 0208 	add.w	r2, r7, #8
 800d91c:	4610      	mov	r0, r2
 800d91e:	4798      	blx	r3
 800d920:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	3301      	adds	r3, #1
 800d926:	2202      	movs	r2, #2
 800d928:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d92a:	e100      	b.n	800db2e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d934:	f107 0208 	add.w	r2, r7, #8
 800d938:	4610      	mov	r0, r2
 800d93a:	4798      	blx	r3
 800d93c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	3301      	adds	r3, #1
 800d942:	2202      	movs	r2, #2
 800d944:	701a      	strb	r2, [r3, #0]
      break;
 800d946:	e0f2      	b.n	800db2e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	885b      	ldrh	r3, [r3, #2]
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	2b05      	cmp	r3, #5
 800d950:	f200 80ac 	bhi.w	800daac <USBD_GetDescriptor+0x204>
 800d954:	a201      	add	r2, pc, #4	; (adr r2, 800d95c <USBD_GetDescriptor+0xb4>)
 800d956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d95a:	bf00      	nop
 800d95c:	0800d975 	.word	0x0800d975
 800d960:	0800d9a9 	.word	0x0800d9a9
 800d964:	0800d9dd 	.word	0x0800d9dd
 800d968:	0800da11 	.word	0x0800da11
 800d96c:	0800da45 	.word	0x0800da45
 800d970:	0800da79 	.word	0x0800da79
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d00b      	beq.n	800d998 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d986:	685b      	ldr	r3, [r3, #4]
 800d988:	687a      	ldr	r2, [r7, #4]
 800d98a:	7c12      	ldrb	r2, [r2, #16]
 800d98c:	f107 0108 	add.w	r1, r7, #8
 800d990:	4610      	mov	r0, r2
 800d992:	4798      	blx	r3
 800d994:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d996:	e091      	b.n	800dabc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d998:	6839      	ldr	r1, [r7, #0]
 800d99a:	6878      	ldr	r0, [r7, #4]
 800d99c:	f000 facb 	bl	800df36 <USBD_CtlError>
            err++;
 800d9a0:	7afb      	ldrb	r3, [r7, #11]
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	72fb      	strb	r3, [r7, #11]
          break;
 800d9a6:	e089      	b.n	800dabc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9ae:	689b      	ldr	r3, [r3, #8]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d00b      	beq.n	800d9cc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9ba:	689b      	ldr	r3, [r3, #8]
 800d9bc:	687a      	ldr	r2, [r7, #4]
 800d9be:	7c12      	ldrb	r2, [r2, #16]
 800d9c0:	f107 0108 	add.w	r1, r7, #8
 800d9c4:	4610      	mov	r0, r2
 800d9c6:	4798      	blx	r3
 800d9c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9ca:	e077      	b.n	800dabc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9cc:	6839      	ldr	r1, [r7, #0]
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 fab1 	bl	800df36 <USBD_CtlError>
            err++;
 800d9d4:	7afb      	ldrb	r3, [r7, #11]
 800d9d6:	3301      	adds	r3, #1
 800d9d8:	72fb      	strb	r3, [r7, #11]
          break;
 800d9da:	e06f      	b.n	800dabc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9e2:	68db      	ldr	r3, [r3, #12]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d00b      	beq.n	800da00 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9ee:	68db      	ldr	r3, [r3, #12]
 800d9f0:	687a      	ldr	r2, [r7, #4]
 800d9f2:	7c12      	ldrb	r2, [r2, #16]
 800d9f4:	f107 0108 	add.w	r1, r7, #8
 800d9f8:	4610      	mov	r0, r2
 800d9fa:	4798      	blx	r3
 800d9fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9fe:	e05d      	b.n	800dabc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da00:	6839      	ldr	r1, [r7, #0]
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f000 fa97 	bl	800df36 <USBD_CtlError>
            err++;
 800da08:	7afb      	ldrb	r3, [r7, #11]
 800da0a:	3301      	adds	r3, #1
 800da0c:	72fb      	strb	r3, [r7, #11]
          break;
 800da0e:	e055      	b.n	800dabc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da16:	691b      	ldr	r3, [r3, #16]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d00b      	beq.n	800da34 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da22:	691b      	ldr	r3, [r3, #16]
 800da24:	687a      	ldr	r2, [r7, #4]
 800da26:	7c12      	ldrb	r2, [r2, #16]
 800da28:	f107 0108 	add.w	r1, r7, #8
 800da2c:	4610      	mov	r0, r2
 800da2e:	4798      	blx	r3
 800da30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da32:	e043      	b.n	800dabc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da34:	6839      	ldr	r1, [r7, #0]
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f000 fa7d 	bl	800df36 <USBD_CtlError>
            err++;
 800da3c:	7afb      	ldrb	r3, [r7, #11]
 800da3e:	3301      	adds	r3, #1
 800da40:	72fb      	strb	r3, [r7, #11]
          break;
 800da42:	e03b      	b.n	800dabc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da4a:	695b      	ldr	r3, [r3, #20]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d00b      	beq.n	800da68 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da56:	695b      	ldr	r3, [r3, #20]
 800da58:	687a      	ldr	r2, [r7, #4]
 800da5a:	7c12      	ldrb	r2, [r2, #16]
 800da5c:	f107 0108 	add.w	r1, r7, #8
 800da60:	4610      	mov	r0, r2
 800da62:	4798      	blx	r3
 800da64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da66:	e029      	b.n	800dabc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da68:	6839      	ldr	r1, [r7, #0]
 800da6a:	6878      	ldr	r0, [r7, #4]
 800da6c:	f000 fa63 	bl	800df36 <USBD_CtlError>
            err++;
 800da70:	7afb      	ldrb	r3, [r7, #11]
 800da72:	3301      	adds	r3, #1
 800da74:	72fb      	strb	r3, [r7, #11]
          break;
 800da76:	e021      	b.n	800dabc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da7e:	699b      	ldr	r3, [r3, #24]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d00b      	beq.n	800da9c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da8a:	699b      	ldr	r3, [r3, #24]
 800da8c:	687a      	ldr	r2, [r7, #4]
 800da8e:	7c12      	ldrb	r2, [r2, #16]
 800da90:	f107 0108 	add.w	r1, r7, #8
 800da94:	4610      	mov	r0, r2
 800da96:	4798      	blx	r3
 800da98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da9a:	e00f      	b.n	800dabc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800da9c:	6839      	ldr	r1, [r7, #0]
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f000 fa49 	bl	800df36 <USBD_CtlError>
            err++;
 800daa4:	7afb      	ldrb	r3, [r7, #11]
 800daa6:	3301      	adds	r3, #1
 800daa8:	72fb      	strb	r3, [r7, #11]
          break;
 800daaa:	e007      	b.n	800dabc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800daac:	6839      	ldr	r1, [r7, #0]
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f000 fa41 	bl	800df36 <USBD_CtlError>
          err++;
 800dab4:	7afb      	ldrb	r3, [r7, #11]
 800dab6:	3301      	adds	r3, #1
 800dab8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800daba:	bf00      	nop
      }
      break;
 800dabc:	e037      	b.n	800db2e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	7c1b      	ldrb	r3, [r3, #16]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d109      	bne.n	800dada <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dacc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dace:	f107 0208 	add.w	r2, r7, #8
 800dad2:	4610      	mov	r0, r2
 800dad4:	4798      	blx	r3
 800dad6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dad8:	e029      	b.n	800db2e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800dada:	6839      	ldr	r1, [r7, #0]
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 fa2a 	bl	800df36 <USBD_CtlError>
        err++;
 800dae2:	7afb      	ldrb	r3, [r7, #11]
 800dae4:	3301      	adds	r3, #1
 800dae6:	72fb      	strb	r3, [r7, #11]
      break;
 800dae8:	e021      	b.n	800db2e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	7c1b      	ldrb	r3, [r3, #16]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d10d      	bne.n	800db0e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dafa:	f107 0208 	add.w	r2, r7, #8
 800dafe:	4610      	mov	r0, r2
 800db00:	4798      	blx	r3
 800db02:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	3301      	adds	r3, #1
 800db08:	2207      	movs	r2, #7
 800db0a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800db0c:	e00f      	b.n	800db2e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800db0e:	6839      	ldr	r1, [r7, #0]
 800db10:	6878      	ldr	r0, [r7, #4]
 800db12:	f000 fa10 	bl	800df36 <USBD_CtlError>
        err++;
 800db16:	7afb      	ldrb	r3, [r7, #11]
 800db18:	3301      	adds	r3, #1
 800db1a:	72fb      	strb	r3, [r7, #11]
      break;
 800db1c:	e007      	b.n	800db2e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800db1e:	6839      	ldr	r1, [r7, #0]
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f000 fa08 	bl	800df36 <USBD_CtlError>
      err++;
 800db26:	7afb      	ldrb	r3, [r7, #11]
 800db28:	3301      	adds	r3, #1
 800db2a:	72fb      	strb	r3, [r7, #11]
      break;
 800db2c:	bf00      	nop
  }

  if (err != 0U)
 800db2e:	7afb      	ldrb	r3, [r7, #11]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d11e      	bne.n	800db72 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	88db      	ldrh	r3, [r3, #6]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d016      	beq.n	800db6a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800db3c:	893b      	ldrh	r3, [r7, #8]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d00e      	beq.n	800db60 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	88da      	ldrh	r2, [r3, #6]
 800db46:	893b      	ldrh	r3, [r7, #8]
 800db48:	4293      	cmp	r3, r2
 800db4a:	bf28      	it	cs
 800db4c:	4613      	movcs	r3, r2
 800db4e:	b29b      	uxth	r3, r3
 800db50:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800db52:	893b      	ldrh	r3, [r7, #8]
 800db54:	461a      	mov	r2, r3
 800db56:	68f9      	ldr	r1, [r7, #12]
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f000 fa5d 	bl	800e018 <USBD_CtlSendData>
 800db5e:	e009      	b.n	800db74 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800db60:	6839      	ldr	r1, [r7, #0]
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	f000 f9e7 	bl	800df36 <USBD_CtlError>
 800db68:	e004      	b.n	800db74 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 faae 	bl	800e0cc <USBD_CtlSendStatus>
 800db70:	e000      	b.n	800db74 <USBD_GetDescriptor+0x2cc>
    return;
 800db72:	bf00      	nop
  }
}
 800db74:	3710      	adds	r7, #16
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}
 800db7a:	bf00      	nop

0800db7c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b084      	sub	sp, #16
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
 800db84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	889b      	ldrh	r3, [r3, #4]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d131      	bne.n	800dbf2 <USBD_SetAddress+0x76>
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	88db      	ldrh	r3, [r3, #6]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d12d      	bne.n	800dbf2 <USBD_SetAddress+0x76>
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	885b      	ldrh	r3, [r3, #2]
 800db9a:	2b7f      	cmp	r3, #127	; 0x7f
 800db9c:	d829      	bhi.n	800dbf2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	885b      	ldrh	r3, [r3, #2]
 800dba2:	b2db      	uxtb	r3, r3
 800dba4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dba8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	2b03      	cmp	r3, #3
 800dbb4:	d104      	bne.n	800dbc0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800dbb6:	6839      	ldr	r1, [r7, #0]
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 f9bc 	bl	800df36 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbbe:	e01d      	b.n	800dbfc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	7bfa      	ldrb	r2, [r7, #15]
 800dbc4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dbc8:	7bfb      	ldrb	r3, [r7, #15]
 800dbca:	4619      	mov	r1, r3
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f000 ff05 	bl	800e9dc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dbd2:	6878      	ldr	r0, [r7, #4]
 800dbd4:	f000 fa7a 	bl	800e0cc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dbd8:	7bfb      	ldrb	r3, [r7, #15]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d004      	beq.n	800dbe8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	2202      	movs	r2, #2
 800dbe2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbe6:	e009      	b.n	800dbfc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2201      	movs	r2, #1
 800dbec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbf0:	e004      	b.n	800dbfc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dbf2:	6839      	ldr	r1, [r7, #0]
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f000 f99e 	bl	800df36 <USBD_CtlError>
  }
}
 800dbfa:	bf00      	nop
 800dbfc:	bf00      	nop
 800dbfe:	3710      	adds	r7, #16
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}

0800dc04 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
 800dc0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	885b      	ldrh	r3, [r3, #2]
 800dc16:	b2da      	uxtb	r2, r3
 800dc18:	4b4e      	ldr	r3, [pc, #312]	; (800dd54 <USBD_SetConfig+0x150>)
 800dc1a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dc1c:	4b4d      	ldr	r3, [pc, #308]	; (800dd54 <USBD_SetConfig+0x150>)
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	2b01      	cmp	r3, #1
 800dc22:	d905      	bls.n	800dc30 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dc24:	6839      	ldr	r1, [r7, #0]
 800dc26:	6878      	ldr	r0, [r7, #4]
 800dc28:	f000 f985 	bl	800df36 <USBD_CtlError>
    return USBD_FAIL;
 800dc2c:	2303      	movs	r3, #3
 800dc2e:	e08c      	b.n	800dd4a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc36:	b2db      	uxtb	r3, r3
 800dc38:	2b02      	cmp	r3, #2
 800dc3a:	d002      	beq.n	800dc42 <USBD_SetConfig+0x3e>
 800dc3c:	2b03      	cmp	r3, #3
 800dc3e:	d029      	beq.n	800dc94 <USBD_SetConfig+0x90>
 800dc40:	e075      	b.n	800dd2e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800dc42:	4b44      	ldr	r3, [pc, #272]	; (800dd54 <USBD_SetConfig+0x150>)
 800dc44:	781b      	ldrb	r3, [r3, #0]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d020      	beq.n	800dc8c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800dc4a:	4b42      	ldr	r3, [pc, #264]	; (800dd54 <USBD_SetConfig+0x150>)
 800dc4c:	781b      	ldrb	r3, [r3, #0]
 800dc4e:	461a      	mov	r2, r3
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dc54:	4b3f      	ldr	r3, [pc, #252]	; (800dd54 <USBD_SetConfig+0x150>)
 800dc56:	781b      	ldrb	r3, [r3, #0]
 800dc58:	4619      	mov	r1, r3
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f7fe ffe7 	bl	800cc2e <USBD_SetClassConfig>
 800dc60:	4603      	mov	r3, r0
 800dc62:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800dc64:	7bfb      	ldrb	r3, [r7, #15]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d008      	beq.n	800dc7c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800dc6a:	6839      	ldr	r1, [r7, #0]
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	f000 f962 	bl	800df36 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2202      	movs	r2, #2
 800dc76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dc7a:	e065      	b.n	800dd48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dc7c:	6878      	ldr	r0, [r7, #4]
 800dc7e:	f000 fa25 	bl	800e0cc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2203      	movs	r2, #3
 800dc86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800dc8a:	e05d      	b.n	800dd48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f000 fa1d 	bl	800e0cc <USBD_CtlSendStatus>
      break;
 800dc92:	e059      	b.n	800dd48 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dc94:	4b2f      	ldr	r3, [pc, #188]	; (800dd54 <USBD_SetConfig+0x150>)
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d112      	bne.n	800dcc2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2202      	movs	r2, #2
 800dca0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800dca4:	4b2b      	ldr	r3, [pc, #172]	; (800dd54 <USBD_SetConfig+0x150>)
 800dca6:	781b      	ldrb	r3, [r3, #0]
 800dca8:	461a      	mov	r2, r3
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dcae:	4b29      	ldr	r3, [pc, #164]	; (800dd54 <USBD_SetConfig+0x150>)
 800dcb0:	781b      	ldrb	r3, [r3, #0]
 800dcb2:	4619      	mov	r1, r3
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f7fe ffd6 	bl	800cc66 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f000 fa06 	bl	800e0cc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dcc0:	e042      	b.n	800dd48 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800dcc2:	4b24      	ldr	r3, [pc, #144]	; (800dd54 <USBD_SetConfig+0x150>)
 800dcc4:	781b      	ldrb	r3, [r3, #0]
 800dcc6:	461a      	mov	r2, r3
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	685b      	ldr	r3, [r3, #4]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d02a      	beq.n	800dd26 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	b2db      	uxtb	r3, r3
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	6878      	ldr	r0, [r7, #4]
 800dcda:	f7fe ffc4 	bl	800cc66 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dcde:	4b1d      	ldr	r3, [pc, #116]	; (800dd54 <USBD_SetConfig+0x150>)
 800dce0:	781b      	ldrb	r3, [r3, #0]
 800dce2:	461a      	mov	r2, r3
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dce8:	4b1a      	ldr	r3, [pc, #104]	; (800dd54 <USBD_SetConfig+0x150>)
 800dcea:	781b      	ldrb	r3, [r3, #0]
 800dcec:	4619      	mov	r1, r3
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f7fe ff9d 	bl	800cc2e <USBD_SetClassConfig>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dcf8:	7bfb      	ldrb	r3, [r7, #15]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00f      	beq.n	800dd1e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800dcfe:	6839      	ldr	r1, [r7, #0]
 800dd00:	6878      	ldr	r0, [r7, #4]
 800dd02:	f000 f918 	bl	800df36 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	b2db      	uxtb	r3, r3
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7fe ffa9 	bl	800cc66 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2202      	movs	r2, #2
 800dd18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800dd1c:	e014      	b.n	800dd48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f000 f9d4 	bl	800e0cc <USBD_CtlSendStatus>
      break;
 800dd24:	e010      	b.n	800dd48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 f9d0 	bl	800e0cc <USBD_CtlSendStatus>
      break;
 800dd2c:	e00c      	b.n	800dd48 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800dd2e:	6839      	ldr	r1, [r7, #0]
 800dd30:	6878      	ldr	r0, [r7, #4]
 800dd32:	f000 f900 	bl	800df36 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dd36:	4b07      	ldr	r3, [pc, #28]	; (800dd54 <USBD_SetConfig+0x150>)
 800dd38:	781b      	ldrb	r3, [r3, #0]
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f7fe ff92 	bl	800cc66 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dd42:	2303      	movs	r3, #3
 800dd44:	73fb      	strb	r3, [r7, #15]
      break;
 800dd46:	bf00      	nop
  }

  return ret;
 800dd48:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3710      	adds	r7, #16
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	200107ec 	.word	0x200107ec

0800dd58 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b082      	sub	sp, #8
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	88db      	ldrh	r3, [r3, #6]
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d004      	beq.n	800dd74 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dd6a:	6839      	ldr	r1, [r7, #0]
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f000 f8e2 	bl	800df36 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dd72:	e023      	b.n	800ddbc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd7a:	b2db      	uxtb	r3, r3
 800dd7c:	2b02      	cmp	r3, #2
 800dd7e:	dc02      	bgt.n	800dd86 <USBD_GetConfig+0x2e>
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	dc03      	bgt.n	800dd8c <USBD_GetConfig+0x34>
 800dd84:	e015      	b.n	800ddb2 <USBD_GetConfig+0x5a>
 800dd86:	2b03      	cmp	r3, #3
 800dd88:	d00b      	beq.n	800dda2 <USBD_GetConfig+0x4a>
 800dd8a:	e012      	b.n	800ddb2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2200      	movs	r2, #0
 800dd90:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	3308      	adds	r3, #8
 800dd96:	2201      	movs	r2, #1
 800dd98:	4619      	mov	r1, r3
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f000 f93c 	bl	800e018 <USBD_CtlSendData>
        break;
 800dda0:	e00c      	b.n	800ddbc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	3304      	adds	r3, #4
 800dda6:	2201      	movs	r2, #1
 800dda8:	4619      	mov	r1, r3
 800ddaa:	6878      	ldr	r0, [r7, #4]
 800ddac:	f000 f934 	bl	800e018 <USBD_CtlSendData>
        break;
 800ddb0:	e004      	b.n	800ddbc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ddb2:	6839      	ldr	r1, [r7, #0]
 800ddb4:	6878      	ldr	r0, [r7, #4]
 800ddb6:	f000 f8be 	bl	800df36 <USBD_CtlError>
        break;
 800ddba:	bf00      	nop
}
 800ddbc:	bf00      	nop
 800ddbe:	3708      	adds	r7, #8
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd80      	pop	{r7, pc}

0800ddc4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b082      	sub	sp, #8
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
 800ddcc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	3b01      	subs	r3, #1
 800ddd8:	2b02      	cmp	r3, #2
 800ddda:	d81e      	bhi.n	800de1a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	88db      	ldrh	r3, [r3, #6]
 800dde0:	2b02      	cmp	r3, #2
 800dde2:	d004      	beq.n	800ddee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dde4:	6839      	ldr	r1, [r7, #0]
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f000 f8a5 	bl	800df36 <USBD_CtlError>
        break;
 800ddec:	e01a      	b.n	800de24 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	2201      	movs	r2, #1
 800ddf2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d005      	beq.n	800de0a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	68db      	ldr	r3, [r3, #12]
 800de02:	f043 0202 	orr.w	r2, r3, #2
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	330c      	adds	r3, #12
 800de0e:	2202      	movs	r2, #2
 800de10:	4619      	mov	r1, r3
 800de12:	6878      	ldr	r0, [r7, #4]
 800de14:	f000 f900 	bl	800e018 <USBD_CtlSendData>
      break;
 800de18:	e004      	b.n	800de24 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800de1a:	6839      	ldr	r1, [r7, #0]
 800de1c:	6878      	ldr	r0, [r7, #4]
 800de1e:	f000 f88a 	bl	800df36 <USBD_CtlError>
      break;
 800de22:	bf00      	nop
  }
}
 800de24:	bf00      	nop
 800de26:	3708      	adds	r7, #8
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b082      	sub	sp, #8
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
 800de34:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	885b      	ldrh	r3, [r3, #2]
 800de3a:	2b01      	cmp	r3, #1
 800de3c:	d107      	bne.n	800de4e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2201      	movs	r2, #1
 800de42:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800de46:	6878      	ldr	r0, [r7, #4]
 800de48:	f000 f940 	bl	800e0cc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800de4c:	e013      	b.n	800de76 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	885b      	ldrh	r3, [r3, #2]
 800de52:	2b02      	cmp	r3, #2
 800de54:	d10b      	bne.n	800de6e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	889b      	ldrh	r3, [r3, #4]
 800de5a:	0a1b      	lsrs	r3, r3, #8
 800de5c:	b29b      	uxth	r3, r3
 800de5e:	b2da      	uxtb	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	f000 f930 	bl	800e0cc <USBD_CtlSendStatus>
}
 800de6c:	e003      	b.n	800de76 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800de6e:	6839      	ldr	r1, [r7, #0]
 800de70:	6878      	ldr	r0, [r7, #4]
 800de72:	f000 f860 	bl	800df36 <USBD_CtlError>
}
 800de76:	bf00      	nop
 800de78:	3708      	adds	r7, #8
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}

0800de7e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de7e:	b580      	push	{r7, lr}
 800de80:	b082      	sub	sp, #8
 800de82:	af00      	add	r7, sp, #0
 800de84:	6078      	str	r0, [r7, #4]
 800de86:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de8e:	b2db      	uxtb	r3, r3
 800de90:	3b01      	subs	r3, #1
 800de92:	2b02      	cmp	r3, #2
 800de94:	d80b      	bhi.n	800deae <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	885b      	ldrh	r3, [r3, #2]
 800de9a:	2b01      	cmp	r3, #1
 800de9c:	d10c      	bne.n	800deb8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	2200      	movs	r2, #0
 800dea2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f000 f910 	bl	800e0cc <USBD_CtlSendStatus>
      }
      break;
 800deac:	e004      	b.n	800deb8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800deae:	6839      	ldr	r1, [r7, #0]
 800deb0:	6878      	ldr	r0, [r7, #4]
 800deb2:	f000 f840 	bl	800df36 <USBD_CtlError>
      break;
 800deb6:	e000      	b.n	800deba <USBD_ClrFeature+0x3c>
      break;
 800deb8:	bf00      	nop
  }
}
 800deba:	bf00      	nop
 800debc:	3708      	adds	r7, #8
 800debe:	46bd      	mov	sp, r7
 800dec0:	bd80      	pop	{r7, pc}

0800dec2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dec2:	b580      	push	{r7, lr}
 800dec4:	b084      	sub	sp, #16
 800dec6:	af00      	add	r7, sp, #0
 800dec8:	6078      	str	r0, [r7, #4]
 800deca:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	781a      	ldrb	r2, [r3, #0]
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	3301      	adds	r3, #1
 800dedc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	781a      	ldrb	r2, [r3, #0]
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	3301      	adds	r3, #1
 800deea:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800deec:	68f8      	ldr	r0, [r7, #12]
 800deee:	f7ff fa41 	bl	800d374 <SWAPBYTE>
 800def2:	4603      	mov	r3, r0
 800def4:	461a      	mov	r2, r3
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	3301      	adds	r3, #1
 800defe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	3301      	adds	r3, #1
 800df04:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800df06:	68f8      	ldr	r0, [r7, #12]
 800df08:	f7ff fa34 	bl	800d374 <SWAPBYTE>
 800df0c:	4603      	mov	r3, r0
 800df0e:	461a      	mov	r2, r3
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	3301      	adds	r3, #1
 800df18:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	3301      	adds	r3, #1
 800df1e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800df20:	68f8      	ldr	r0, [r7, #12]
 800df22:	f7ff fa27 	bl	800d374 <SWAPBYTE>
 800df26:	4603      	mov	r3, r0
 800df28:	461a      	mov	r2, r3
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	80da      	strh	r2, [r3, #6]
}
 800df2e:	bf00      	nop
 800df30:	3710      	adds	r7, #16
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}

0800df36 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df36:	b580      	push	{r7, lr}
 800df38:	b082      	sub	sp, #8
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
 800df3e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800df40:	2180      	movs	r1, #128	; 0x80
 800df42:	6878      	ldr	r0, [r7, #4]
 800df44:	f000 fce0 	bl	800e908 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800df48:	2100      	movs	r1, #0
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f000 fcdc 	bl	800e908 <USBD_LL_StallEP>
}
 800df50:	bf00      	nop
 800df52:	3708      	adds	r7, #8
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}

0800df58 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b086      	sub	sp, #24
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	60f8      	str	r0, [r7, #12]
 800df60:	60b9      	str	r1, [r7, #8]
 800df62:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800df64:	2300      	movs	r3, #0
 800df66:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d036      	beq.n	800dfdc <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800df72:	6938      	ldr	r0, [r7, #16]
 800df74:	f000 f836 	bl	800dfe4 <USBD_GetLen>
 800df78:	4603      	mov	r3, r0
 800df7a:	3301      	adds	r3, #1
 800df7c:	b29b      	uxth	r3, r3
 800df7e:	005b      	lsls	r3, r3, #1
 800df80:	b29a      	uxth	r2, r3
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800df86:	7dfb      	ldrb	r3, [r7, #23]
 800df88:	68ba      	ldr	r2, [r7, #8]
 800df8a:	4413      	add	r3, r2
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	7812      	ldrb	r2, [r2, #0]
 800df90:	701a      	strb	r2, [r3, #0]
  idx++;
 800df92:	7dfb      	ldrb	r3, [r7, #23]
 800df94:	3301      	adds	r3, #1
 800df96:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800df98:	7dfb      	ldrb	r3, [r7, #23]
 800df9a:	68ba      	ldr	r2, [r7, #8]
 800df9c:	4413      	add	r3, r2
 800df9e:	2203      	movs	r2, #3
 800dfa0:	701a      	strb	r2, [r3, #0]
  idx++;
 800dfa2:	7dfb      	ldrb	r3, [r7, #23]
 800dfa4:	3301      	adds	r3, #1
 800dfa6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dfa8:	e013      	b.n	800dfd2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800dfaa:	7dfb      	ldrb	r3, [r7, #23]
 800dfac:	68ba      	ldr	r2, [r7, #8]
 800dfae:	4413      	add	r3, r2
 800dfb0:	693a      	ldr	r2, [r7, #16]
 800dfb2:	7812      	ldrb	r2, [r2, #0]
 800dfb4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800dfb6:	693b      	ldr	r3, [r7, #16]
 800dfb8:	3301      	adds	r3, #1
 800dfba:	613b      	str	r3, [r7, #16]
    idx++;
 800dfbc:	7dfb      	ldrb	r3, [r7, #23]
 800dfbe:	3301      	adds	r3, #1
 800dfc0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dfc2:	7dfb      	ldrb	r3, [r7, #23]
 800dfc4:	68ba      	ldr	r2, [r7, #8]
 800dfc6:	4413      	add	r3, r2
 800dfc8:	2200      	movs	r2, #0
 800dfca:	701a      	strb	r2, [r3, #0]
    idx++;
 800dfcc:	7dfb      	ldrb	r3, [r7, #23]
 800dfce:	3301      	adds	r3, #1
 800dfd0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dfd2:	693b      	ldr	r3, [r7, #16]
 800dfd4:	781b      	ldrb	r3, [r3, #0]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d1e7      	bne.n	800dfaa <USBD_GetString+0x52>
 800dfda:	e000      	b.n	800dfde <USBD_GetString+0x86>
    return;
 800dfdc:	bf00      	nop
  }
}
 800dfde:	3718      	adds	r7, #24
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}

0800dfe4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b085      	sub	sp, #20
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dfec:	2300      	movs	r3, #0
 800dfee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dff4:	e005      	b.n	800e002 <USBD_GetLen+0x1e>
  {
    len++;
 800dff6:	7bfb      	ldrb	r3, [r7, #15]
 800dff8:	3301      	adds	r3, #1
 800dffa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dffc:	68bb      	ldr	r3, [r7, #8]
 800dffe:	3301      	adds	r3, #1
 800e000:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d1f5      	bne.n	800dff6 <USBD_GetLen+0x12>
  }

  return len;
 800e00a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3714      	adds	r7, #20
 800e010:	46bd      	mov	sp, r7
 800e012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e016:	4770      	bx	lr

0800e018 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b084      	sub	sp, #16
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	60f8      	str	r0, [r7, #12]
 800e020:	60b9      	str	r1, [r7, #8]
 800e022:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	2202      	movs	r2, #2
 800e028:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	687a      	ldr	r2, [r7, #4]
 800e030:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	687a      	ldr	r2, [r7, #4]
 800e036:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	2100      	movs	r1, #0
 800e03e:	68f8      	ldr	r0, [r7, #12]
 800e040:	f000 fceb 	bl	800ea1a <USBD_LL_Transmit>

  return USBD_OK;
 800e044:	2300      	movs	r3, #0
}
 800e046:	4618      	mov	r0, r3
 800e048:	3710      	adds	r7, #16
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bd80      	pop	{r7, pc}

0800e04e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e04e:	b580      	push	{r7, lr}
 800e050:	b084      	sub	sp, #16
 800e052:	af00      	add	r7, sp, #0
 800e054:	60f8      	str	r0, [r7, #12]
 800e056:	60b9      	str	r1, [r7, #8]
 800e058:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	68ba      	ldr	r2, [r7, #8]
 800e05e:	2100      	movs	r1, #0
 800e060:	68f8      	ldr	r0, [r7, #12]
 800e062:	f000 fcda 	bl	800ea1a <USBD_LL_Transmit>

  return USBD_OK;
 800e066:	2300      	movs	r3, #0
}
 800e068:	4618      	mov	r0, r3
 800e06a:	3710      	adds	r7, #16
 800e06c:	46bd      	mov	sp, r7
 800e06e:	bd80      	pop	{r7, pc}

0800e070 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b084      	sub	sp, #16
 800e074:	af00      	add	r7, sp, #0
 800e076:	60f8      	str	r0, [r7, #12]
 800e078:	60b9      	str	r1, [r7, #8]
 800e07a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	2203      	movs	r2, #3
 800e080:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	687a      	ldr	r2, [r7, #4]
 800e088:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	687a      	ldr	r2, [r7, #4]
 800e090:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	68ba      	ldr	r2, [r7, #8]
 800e098:	2100      	movs	r1, #0
 800e09a:	68f8      	ldr	r0, [r7, #12]
 800e09c:	f000 fcde 	bl	800ea5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e0a0:	2300      	movs	r3, #0
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3710      	adds	r7, #16
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bd80      	pop	{r7, pc}

0800e0aa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e0aa:	b580      	push	{r7, lr}
 800e0ac:	b084      	sub	sp, #16
 800e0ae:	af00      	add	r7, sp, #0
 800e0b0:	60f8      	str	r0, [r7, #12]
 800e0b2:	60b9      	str	r1, [r7, #8]
 800e0b4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	68ba      	ldr	r2, [r7, #8]
 800e0ba:	2100      	movs	r1, #0
 800e0bc:	68f8      	ldr	r0, [r7, #12]
 800e0be:	f000 fccd 	bl	800ea5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3710      	adds	r7, #16
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}

0800e0cc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b082      	sub	sp, #8
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2204      	movs	r2, #4
 800e0d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e0dc:	2300      	movs	r3, #0
 800e0de:	2200      	movs	r2, #0
 800e0e0:	2100      	movs	r1, #0
 800e0e2:	6878      	ldr	r0, [r7, #4]
 800e0e4:	f000 fc99 	bl	800ea1a <USBD_LL_Transmit>

  return USBD_OK;
 800e0e8:	2300      	movs	r3, #0
}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	3708      	adds	r7, #8
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}

0800e0f2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e0f2:	b580      	push	{r7, lr}
 800e0f4:	b082      	sub	sp, #8
 800e0f6:	af00      	add	r7, sp, #0
 800e0f8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	2205      	movs	r2, #5
 800e0fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e102:	2300      	movs	r3, #0
 800e104:	2200      	movs	r2, #0
 800e106:	2100      	movs	r1, #0
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fca7 	bl	800ea5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e10e:	2300      	movs	r3, #0
}
 800e110:	4618      	mov	r0, r3
 800e112:	3708      	adds	r7, #8
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}

0800e118 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e11c:	2200      	movs	r2, #0
 800e11e:	4912      	ldr	r1, [pc, #72]	; (800e168 <MX_USB_DEVICE_Init+0x50>)
 800e120:	4812      	ldr	r0, [pc, #72]	; (800e16c <MX_USB_DEVICE_Init+0x54>)
 800e122:	f7fe fd07 	bl	800cb34 <USBD_Init>
 800e126:	4603      	mov	r3, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d001      	beq.n	800e130 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e12c:	f7f4 f97e 	bl	800242c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e130:	490f      	ldr	r1, [pc, #60]	; (800e170 <MX_USB_DEVICE_Init+0x58>)
 800e132:	480e      	ldr	r0, [pc, #56]	; (800e16c <MX_USB_DEVICE_Init+0x54>)
 800e134:	f7fe fd2e 	bl	800cb94 <USBD_RegisterClass>
 800e138:	4603      	mov	r3, r0
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d001      	beq.n	800e142 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e13e:	f7f4 f975 	bl	800242c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e142:	490c      	ldr	r1, [pc, #48]	; (800e174 <MX_USB_DEVICE_Init+0x5c>)
 800e144:	4809      	ldr	r0, [pc, #36]	; (800e16c <MX_USB_DEVICE_Init+0x54>)
 800e146:	f7fe fc1f 	bl	800c988 <USBD_CDC_RegisterInterface>
 800e14a:	4603      	mov	r3, r0
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d001      	beq.n	800e154 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e150:	f7f4 f96c 	bl	800242c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e154:	4805      	ldr	r0, [pc, #20]	; (800e16c <MX_USB_DEVICE_Init+0x54>)
 800e156:	f7fe fd53 	bl	800cc00 <USBD_Start>
 800e15a:	4603      	mov	r3, r0
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d001      	beq.n	800e164 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e160:	f7f4 f964 	bl	800242c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e164:	bf00      	nop
 800e166:	bd80      	pop	{r7, pc}
 800e168:	200000b4 	.word	0x200000b4
 800e16c:	200107f0 	.word	0x200107f0
 800e170:	20000020 	.word	0x20000020
 800e174:	200000a0 	.word	0x200000a0

0800e178 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e17c:	2200      	movs	r2, #0
 800e17e:	4905      	ldr	r1, [pc, #20]	; (800e194 <CDC_Init_FS+0x1c>)
 800e180:	4805      	ldr	r0, [pc, #20]	; (800e198 <CDC_Init_FS+0x20>)
 800e182:	f7fe fc1b 	bl	800c9bc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e186:	4905      	ldr	r1, [pc, #20]	; (800e19c <CDC_Init_FS+0x24>)
 800e188:	4803      	ldr	r0, [pc, #12]	; (800e198 <CDC_Init_FS+0x20>)
 800e18a:	f7fe fc39 	bl	800ca00 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e18e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e190:	4618      	mov	r0, r3
 800e192:	bd80      	pop	{r7, pc}
 800e194:	200112cc 	.word	0x200112cc
 800e198:	200107f0 	.word	0x200107f0
 800e19c:	20010acc 	.word	0x20010acc

0800e1a0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e1a0:	b480      	push	{r7}
 800e1a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e1a4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr

0800e1b0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b083      	sub	sp, #12
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	6039      	str	r1, [r7, #0]
 800e1ba:	71fb      	strb	r3, [r7, #7]
 800e1bc:	4613      	mov	r3, r2
 800e1be:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e1c0:	79fb      	ldrb	r3, [r7, #7]
 800e1c2:	2b23      	cmp	r3, #35	; 0x23
 800e1c4:	d84a      	bhi.n	800e25c <CDC_Control_FS+0xac>
 800e1c6:	a201      	add	r2, pc, #4	; (adr r2, 800e1cc <CDC_Control_FS+0x1c>)
 800e1c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1cc:	0800e25d 	.word	0x0800e25d
 800e1d0:	0800e25d 	.word	0x0800e25d
 800e1d4:	0800e25d 	.word	0x0800e25d
 800e1d8:	0800e25d 	.word	0x0800e25d
 800e1dc:	0800e25d 	.word	0x0800e25d
 800e1e0:	0800e25d 	.word	0x0800e25d
 800e1e4:	0800e25d 	.word	0x0800e25d
 800e1e8:	0800e25d 	.word	0x0800e25d
 800e1ec:	0800e25d 	.word	0x0800e25d
 800e1f0:	0800e25d 	.word	0x0800e25d
 800e1f4:	0800e25d 	.word	0x0800e25d
 800e1f8:	0800e25d 	.word	0x0800e25d
 800e1fc:	0800e25d 	.word	0x0800e25d
 800e200:	0800e25d 	.word	0x0800e25d
 800e204:	0800e25d 	.word	0x0800e25d
 800e208:	0800e25d 	.word	0x0800e25d
 800e20c:	0800e25d 	.word	0x0800e25d
 800e210:	0800e25d 	.word	0x0800e25d
 800e214:	0800e25d 	.word	0x0800e25d
 800e218:	0800e25d 	.word	0x0800e25d
 800e21c:	0800e25d 	.word	0x0800e25d
 800e220:	0800e25d 	.word	0x0800e25d
 800e224:	0800e25d 	.word	0x0800e25d
 800e228:	0800e25d 	.word	0x0800e25d
 800e22c:	0800e25d 	.word	0x0800e25d
 800e230:	0800e25d 	.word	0x0800e25d
 800e234:	0800e25d 	.word	0x0800e25d
 800e238:	0800e25d 	.word	0x0800e25d
 800e23c:	0800e25d 	.word	0x0800e25d
 800e240:	0800e25d 	.word	0x0800e25d
 800e244:	0800e25d 	.word	0x0800e25d
 800e248:	0800e25d 	.word	0x0800e25d
 800e24c:	0800e25d 	.word	0x0800e25d
 800e250:	0800e25d 	.word	0x0800e25d
 800e254:	0800e25d 	.word	0x0800e25d
 800e258:	0800e25d 	.word	0x0800e25d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e25c:	bf00      	nop
  }

  return (USBD_OK);
 800e25e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e260:	4618      	mov	r0, r3
 800e262:	370c      	adds	r7, #12
 800e264:	46bd      	mov	sp, r7
 800e266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26a:	4770      	bx	lr

0800e26c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b082      	sub	sp, #8
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
 800e274:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e276:	6879      	ldr	r1, [r7, #4]
 800e278:	4805      	ldr	r0, [pc, #20]	; (800e290 <CDC_Receive_FS+0x24>)
 800e27a:	f7fe fbc1 	bl	800ca00 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e27e:	4804      	ldr	r0, [pc, #16]	; (800e290 <CDC_Receive_FS+0x24>)
 800e280:	f7fe fc22 	bl	800cac8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e284:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e286:	4618      	mov	r0, r3
 800e288:	3708      	adds	r7, #8
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	200107f0 	.word	0x200107f0

0800e294 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b084      	sub	sp, #16
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	460b      	mov	r3, r1
 800e29e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e2a4:	4b0d      	ldr	r3, [pc, #52]	; (800e2dc <CDC_Transmit_FS+0x48>)
 800e2a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e2aa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e2ac:	68bb      	ldr	r3, [r7, #8]
 800e2ae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d001      	beq.n	800e2ba <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e2b6:	2301      	movs	r3, #1
 800e2b8:	e00b      	b.n	800e2d2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e2ba:	887b      	ldrh	r3, [r7, #2]
 800e2bc:	461a      	mov	r2, r3
 800e2be:	6879      	ldr	r1, [r7, #4]
 800e2c0:	4806      	ldr	r0, [pc, #24]	; (800e2dc <CDC_Transmit_FS+0x48>)
 800e2c2:	f7fe fb7b 	bl	800c9bc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e2c6:	4805      	ldr	r0, [pc, #20]	; (800e2dc <CDC_Transmit_FS+0x48>)
 800e2c8:	f7fe fbb8 	bl	800ca3c <USBD_CDC_TransmitPacket>
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e2d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	3710      	adds	r7, #16
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	bd80      	pop	{r7, pc}
 800e2da:	bf00      	nop
 800e2dc:	200107f0 	.word	0x200107f0

0800e2e0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b087      	sub	sp, #28
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	60f8      	str	r0, [r7, #12]
 800e2e8:	60b9      	str	r1, [r7, #8]
 800e2ea:	4613      	mov	r3, r2
 800e2ec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e2f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	371c      	adds	r7, #28
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e300:	4770      	bx	lr
	...

0800e304 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e304:	b480      	push	{r7}
 800e306:	b083      	sub	sp, #12
 800e308:	af00      	add	r7, sp, #0
 800e30a:	4603      	mov	r3, r0
 800e30c:	6039      	str	r1, [r7, #0]
 800e30e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	2212      	movs	r2, #18
 800e314:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e316:	4b03      	ldr	r3, [pc, #12]	; (800e324 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e318:	4618      	mov	r0, r3
 800e31a:	370c      	adds	r7, #12
 800e31c:	46bd      	mov	sp, r7
 800e31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e322:	4770      	bx	lr
 800e324:	200000d0 	.word	0x200000d0

0800e328 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e328:	b480      	push	{r7}
 800e32a:	b083      	sub	sp, #12
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	4603      	mov	r3, r0
 800e330:	6039      	str	r1, [r7, #0]
 800e332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e334:	683b      	ldr	r3, [r7, #0]
 800e336:	2204      	movs	r2, #4
 800e338:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e33a:	4b03      	ldr	r3, [pc, #12]	; (800e348 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	370c      	adds	r7, #12
 800e340:	46bd      	mov	sp, r7
 800e342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e346:	4770      	bx	lr
 800e348:	200000e4 	.word	0x200000e4

0800e34c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b082      	sub	sp, #8
 800e350:	af00      	add	r7, sp, #0
 800e352:	4603      	mov	r3, r0
 800e354:	6039      	str	r1, [r7, #0]
 800e356:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e358:	79fb      	ldrb	r3, [r7, #7]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d105      	bne.n	800e36a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e35e:	683a      	ldr	r2, [r7, #0]
 800e360:	4907      	ldr	r1, [pc, #28]	; (800e380 <USBD_FS_ProductStrDescriptor+0x34>)
 800e362:	4808      	ldr	r0, [pc, #32]	; (800e384 <USBD_FS_ProductStrDescriptor+0x38>)
 800e364:	f7ff fdf8 	bl	800df58 <USBD_GetString>
 800e368:	e004      	b.n	800e374 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e36a:	683a      	ldr	r2, [r7, #0]
 800e36c:	4904      	ldr	r1, [pc, #16]	; (800e380 <USBD_FS_ProductStrDescriptor+0x34>)
 800e36e:	4805      	ldr	r0, [pc, #20]	; (800e384 <USBD_FS_ProductStrDescriptor+0x38>)
 800e370:	f7ff fdf2 	bl	800df58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e374:	4b02      	ldr	r3, [pc, #8]	; (800e380 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e376:	4618      	mov	r0, r3
 800e378:	3708      	adds	r7, #8
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd80      	pop	{r7, pc}
 800e37e:	bf00      	nop
 800e380:	20011acc 	.word	0x20011acc
 800e384:	08012b08 	.word	0x08012b08

0800e388 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b082      	sub	sp, #8
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	4603      	mov	r3, r0
 800e390:	6039      	str	r1, [r7, #0]
 800e392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e394:	683a      	ldr	r2, [r7, #0]
 800e396:	4904      	ldr	r1, [pc, #16]	; (800e3a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e398:	4804      	ldr	r0, [pc, #16]	; (800e3ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e39a:	f7ff fddd 	bl	800df58 <USBD_GetString>
  return USBD_StrDesc;
 800e39e:	4b02      	ldr	r3, [pc, #8]	; (800e3a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	3708      	adds	r7, #8
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	bd80      	pop	{r7, pc}
 800e3a8:	20011acc 	.word	0x20011acc
 800e3ac:	08012b20 	.word	0x08012b20

0800e3b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b082      	sub	sp, #8
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	6039      	str	r1, [r7, #0]
 800e3ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	221a      	movs	r2, #26
 800e3c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e3c2:	f000 f843 	bl	800e44c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e3c6:	4b02      	ldr	r3, [pc, #8]	; (800e3d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	3708      	adds	r7, #8
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	bd80      	pop	{r7, pc}
 800e3d0:	200000e8 	.word	0x200000e8

0800e3d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b082      	sub	sp, #8
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	4603      	mov	r3, r0
 800e3dc:	6039      	str	r1, [r7, #0]
 800e3de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e3e0:	79fb      	ldrb	r3, [r7, #7]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d105      	bne.n	800e3f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e3e6:	683a      	ldr	r2, [r7, #0]
 800e3e8:	4907      	ldr	r1, [pc, #28]	; (800e408 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e3ea:	4808      	ldr	r0, [pc, #32]	; (800e40c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e3ec:	f7ff fdb4 	bl	800df58 <USBD_GetString>
 800e3f0:	e004      	b.n	800e3fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e3f2:	683a      	ldr	r2, [r7, #0]
 800e3f4:	4904      	ldr	r1, [pc, #16]	; (800e408 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e3f6:	4805      	ldr	r0, [pc, #20]	; (800e40c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e3f8:	f7ff fdae 	bl	800df58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e3fc:	4b02      	ldr	r3, [pc, #8]	; (800e408 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3708      	adds	r7, #8
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
 800e406:	bf00      	nop
 800e408:	20011acc 	.word	0x20011acc
 800e40c:	08012b34 	.word	0x08012b34

0800e410 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b082      	sub	sp, #8
 800e414:	af00      	add	r7, sp, #0
 800e416:	4603      	mov	r3, r0
 800e418:	6039      	str	r1, [r7, #0]
 800e41a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e41c:	79fb      	ldrb	r3, [r7, #7]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d105      	bne.n	800e42e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e422:	683a      	ldr	r2, [r7, #0]
 800e424:	4907      	ldr	r1, [pc, #28]	; (800e444 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e426:	4808      	ldr	r0, [pc, #32]	; (800e448 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e428:	f7ff fd96 	bl	800df58 <USBD_GetString>
 800e42c:	e004      	b.n	800e438 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e42e:	683a      	ldr	r2, [r7, #0]
 800e430:	4904      	ldr	r1, [pc, #16]	; (800e444 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e432:	4805      	ldr	r0, [pc, #20]	; (800e448 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e434:	f7ff fd90 	bl	800df58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e438:	4b02      	ldr	r3, [pc, #8]	; (800e444 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e43a:	4618      	mov	r0, r3
 800e43c:	3708      	adds	r7, #8
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
 800e442:	bf00      	nop
 800e444:	20011acc 	.word	0x20011acc
 800e448:	08012b40 	.word	0x08012b40

0800e44c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b084      	sub	sp, #16
 800e450:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e452:	4b0f      	ldr	r3, [pc, #60]	; (800e490 <Get_SerialNum+0x44>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e458:	4b0e      	ldr	r3, [pc, #56]	; (800e494 <Get_SerialNum+0x48>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e45e:	4b0e      	ldr	r3, [pc, #56]	; (800e498 <Get_SerialNum+0x4c>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e464:	68fa      	ldr	r2, [r7, #12]
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	4413      	add	r3, r2
 800e46a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d009      	beq.n	800e486 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e472:	2208      	movs	r2, #8
 800e474:	4909      	ldr	r1, [pc, #36]	; (800e49c <Get_SerialNum+0x50>)
 800e476:	68f8      	ldr	r0, [r7, #12]
 800e478:	f000 f814 	bl	800e4a4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e47c:	2204      	movs	r2, #4
 800e47e:	4908      	ldr	r1, [pc, #32]	; (800e4a0 <Get_SerialNum+0x54>)
 800e480:	68b8      	ldr	r0, [r7, #8]
 800e482:	f000 f80f 	bl	800e4a4 <IntToUnicode>
  }
}
 800e486:	bf00      	nop
 800e488:	3710      	adds	r7, #16
 800e48a:	46bd      	mov	sp, r7
 800e48c:	bd80      	pop	{r7, pc}
 800e48e:	bf00      	nop
 800e490:	1fff7a10 	.word	0x1fff7a10
 800e494:	1fff7a14 	.word	0x1fff7a14
 800e498:	1fff7a18 	.word	0x1fff7a18
 800e49c:	200000ea 	.word	0x200000ea
 800e4a0:	200000fa 	.word	0x200000fa

0800e4a4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e4a4:	b480      	push	{r7}
 800e4a6:	b087      	sub	sp, #28
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	60f8      	str	r0, [r7, #12]
 800e4ac:	60b9      	str	r1, [r7, #8]
 800e4ae:	4613      	mov	r3, r2
 800e4b0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	75fb      	strb	r3, [r7, #23]
 800e4ba:	e027      	b.n	800e50c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	0f1b      	lsrs	r3, r3, #28
 800e4c0:	2b09      	cmp	r3, #9
 800e4c2:	d80b      	bhi.n	800e4dc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	0f1b      	lsrs	r3, r3, #28
 800e4c8:	b2da      	uxtb	r2, r3
 800e4ca:	7dfb      	ldrb	r3, [r7, #23]
 800e4cc:	005b      	lsls	r3, r3, #1
 800e4ce:	4619      	mov	r1, r3
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	440b      	add	r3, r1
 800e4d4:	3230      	adds	r2, #48	; 0x30
 800e4d6:	b2d2      	uxtb	r2, r2
 800e4d8:	701a      	strb	r2, [r3, #0]
 800e4da:	e00a      	b.n	800e4f2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	0f1b      	lsrs	r3, r3, #28
 800e4e0:	b2da      	uxtb	r2, r3
 800e4e2:	7dfb      	ldrb	r3, [r7, #23]
 800e4e4:	005b      	lsls	r3, r3, #1
 800e4e6:	4619      	mov	r1, r3
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	440b      	add	r3, r1
 800e4ec:	3237      	adds	r2, #55	; 0x37
 800e4ee:	b2d2      	uxtb	r2, r2
 800e4f0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	011b      	lsls	r3, r3, #4
 800e4f6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e4f8:	7dfb      	ldrb	r3, [r7, #23]
 800e4fa:	005b      	lsls	r3, r3, #1
 800e4fc:	3301      	adds	r3, #1
 800e4fe:	68ba      	ldr	r2, [r7, #8]
 800e500:	4413      	add	r3, r2
 800e502:	2200      	movs	r2, #0
 800e504:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e506:	7dfb      	ldrb	r3, [r7, #23]
 800e508:	3301      	adds	r3, #1
 800e50a:	75fb      	strb	r3, [r7, #23]
 800e50c:	7dfa      	ldrb	r2, [r7, #23]
 800e50e:	79fb      	ldrb	r3, [r7, #7]
 800e510:	429a      	cmp	r2, r3
 800e512:	d3d3      	bcc.n	800e4bc <IntToUnicode+0x18>
  }
}
 800e514:	bf00      	nop
 800e516:	bf00      	nop
 800e518:	371c      	adds	r7, #28
 800e51a:	46bd      	mov	sp, r7
 800e51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e520:	4770      	bx	lr
	...

0800e524 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b08a      	sub	sp, #40	; 0x28
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e52c:	f107 0314 	add.w	r3, r7, #20
 800e530:	2200      	movs	r2, #0
 800e532:	601a      	str	r2, [r3, #0]
 800e534:	605a      	str	r2, [r3, #4]
 800e536:	609a      	str	r2, [r3, #8]
 800e538:	60da      	str	r2, [r3, #12]
 800e53a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e544:	d13a      	bne.n	800e5bc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e546:	2300      	movs	r3, #0
 800e548:	613b      	str	r3, [r7, #16]
 800e54a:	4b1e      	ldr	r3, [pc, #120]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e54e:	4a1d      	ldr	r2, [pc, #116]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e550:	f043 0301 	orr.w	r3, r3, #1
 800e554:	6313      	str	r3, [r2, #48]	; 0x30
 800e556:	4b1b      	ldr	r3, [pc, #108]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e55a:	f003 0301 	and.w	r3, r3, #1
 800e55e:	613b      	str	r3, [r7, #16]
 800e560:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e562:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e568:	2302      	movs	r3, #2
 800e56a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e56c:	2300      	movs	r3, #0
 800e56e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e570:	2303      	movs	r3, #3
 800e572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e574:	230a      	movs	r3, #10
 800e576:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e578:	f107 0314 	add.w	r3, r7, #20
 800e57c:	4619      	mov	r1, r3
 800e57e:	4812      	ldr	r0, [pc, #72]	; (800e5c8 <HAL_PCD_MspInit+0xa4>)
 800e580:	f7f6 f8ea 	bl	8004758 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e584:	4b0f      	ldr	r3, [pc, #60]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e588:	4a0e      	ldr	r2, [pc, #56]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e58a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e58e:	6353      	str	r3, [r2, #52]	; 0x34
 800e590:	2300      	movs	r3, #0
 800e592:	60fb      	str	r3, [r7, #12]
 800e594:	4b0b      	ldr	r3, [pc, #44]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e598:	4a0a      	ldr	r2, [pc, #40]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e59a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e59e:	6453      	str	r3, [r2, #68]	; 0x44
 800e5a0:	4b08      	ldr	r3, [pc, #32]	; (800e5c4 <HAL_PCD_MspInit+0xa0>)
 800e5a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e5a8:	60fb      	str	r3, [r7, #12]
 800e5aa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	2100      	movs	r1, #0
 800e5b0:	2043      	movs	r0, #67	; 0x43
 800e5b2:	f7f5 fc8a 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e5b6:	2043      	movs	r0, #67	; 0x43
 800e5b8:	f7f5 fca3 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e5bc:	bf00      	nop
 800e5be:	3728      	adds	r7, #40	; 0x28
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}
 800e5c4:	40023800 	.word	0x40023800
 800e5c8:	40020000 	.word	0x40020000

0800e5cc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b082      	sub	sp, #8
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	4610      	mov	r0, r2
 800e5e4:	f7fe fb59 	bl	800cc9a <USBD_LL_SetupStage>
}
 800e5e8:	bf00      	nop
 800e5ea:	3708      	adds	r7, #8
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	bd80      	pop	{r7, pc}

0800e5f0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b082      	sub	sp, #8
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
 800e5f8:	460b      	mov	r3, r1
 800e5fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e602:	78fa      	ldrb	r2, [r7, #3]
 800e604:	6879      	ldr	r1, [r7, #4]
 800e606:	4613      	mov	r3, r2
 800e608:	00db      	lsls	r3, r3, #3
 800e60a:	4413      	add	r3, r2
 800e60c:	009b      	lsls	r3, r3, #2
 800e60e:	440b      	add	r3, r1
 800e610:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e614:	681a      	ldr	r2, [r3, #0]
 800e616:	78fb      	ldrb	r3, [r7, #3]
 800e618:	4619      	mov	r1, r3
 800e61a:	f7fe fb93 	bl	800cd44 <USBD_LL_DataOutStage>
}
 800e61e:	bf00      	nop
 800e620:	3708      	adds	r7, #8
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}

0800e626 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e626:	b580      	push	{r7, lr}
 800e628:	b082      	sub	sp, #8
 800e62a:	af00      	add	r7, sp, #0
 800e62c:	6078      	str	r0, [r7, #4]
 800e62e:	460b      	mov	r3, r1
 800e630:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e638:	78fa      	ldrb	r2, [r7, #3]
 800e63a:	6879      	ldr	r1, [r7, #4]
 800e63c:	4613      	mov	r3, r2
 800e63e:	00db      	lsls	r3, r3, #3
 800e640:	4413      	add	r3, r2
 800e642:	009b      	lsls	r3, r3, #2
 800e644:	440b      	add	r3, r1
 800e646:	334c      	adds	r3, #76	; 0x4c
 800e648:	681a      	ldr	r2, [r3, #0]
 800e64a:	78fb      	ldrb	r3, [r7, #3]
 800e64c:	4619      	mov	r1, r3
 800e64e:	f7fe fc2c 	bl	800ceaa <USBD_LL_DataInStage>
}
 800e652:	bf00      	nop
 800e654:	3708      	adds	r7, #8
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}

0800e65a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b082      	sub	sp, #8
 800e65e:	af00      	add	r7, sp, #0
 800e660:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e668:	4618      	mov	r0, r3
 800e66a:	f7fe fd60 	bl	800d12e <USBD_LL_SOF>
}
 800e66e:	bf00      	nop
 800e670:	3708      	adds	r7, #8
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}

0800e676 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e676:	b580      	push	{r7, lr}
 800e678:	b084      	sub	sp, #16
 800e67a:	af00      	add	r7, sp, #0
 800e67c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e67e:	2301      	movs	r3, #1
 800e680:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	68db      	ldr	r3, [r3, #12]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d102      	bne.n	800e690 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e68a:	2300      	movs	r3, #0
 800e68c:	73fb      	strb	r3, [r7, #15]
 800e68e:	e008      	b.n	800e6a2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	68db      	ldr	r3, [r3, #12]
 800e694:	2b02      	cmp	r3, #2
 800e696:	d102      	bne.n	800e69e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e698:	2301      	movs	r3, #1
 800e69a:	73fb      	strb	r3, [r7, #15]
 800e69c:	e001      	b.n	800e6a2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e69e:	f7f3 fec5 	bl	800242c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6a8:	7bfa      	ldrb	r2, [r7, #15]
 800e6aa:	4611      	mov	r1, r2
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	f7fe fd00 	bl	800d0b2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f7fe fca8 	bl	800d00e <USBD_LL_Reset>
}
 800e6be:	bf00      	nop
 800e6c0:	3710      	adds	r7, #16
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	bd80      	pop	{r7, pc}
	...

0800e6c8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b082      	sub	sp, #8
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	f7fe fcfb 	bl	800d0d2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	687a      	ldr	r2, [r7, #4]
 800e6e8:	6812      	ldr	r2, [r2, #0]
 800e6ea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e6ee:	f043 0301 	orr.w	r3, r3, #1
 800e6f2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6a1b      	ldr	r3, [r3, #32]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d005      	beq.n	800e708 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e6fc:	4b04      	ldr	r3, [pc, #16]	; (800e710 <HAL_PCD_SuspendCallback+0x48>)
 800e6fe:	691b      	ldr	r3, [r3, #16]
 800e700:	4a03      	ldr	r2, [pc, #12]	; (800e710 <HAL_PCD_SuspendCallback+0x48>)
 800e702:	f043 0306 	orr.w	r3, r3, #6
 800e706:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e708:	bf00      	nop
 800e70a:	3708      	adds	r7, #8
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	e000ed00 	.word	0xe000ed00

0800e714 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b082      	sub	sp, #8
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e722:	4618      	mov	r0, r3
 800e724:	f7fe fceb 	bl	800d0fe <USBD_LL_Resume>
}
 800e728:	bf00      	nop
 800e72a:	3708      	adds	r7, #8
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b082      	sub	sp, #8
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
 800e738:	460b      	mov	r3, r1
 800e73a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e742:	78fa      	ldrb	r2, [r7, #3]
 800e744:	4611      	mov	r1, r2
 800e746:	4618      	mov	r0, r3
 800e748:	f7fe fd43 	bl	800d1d2 <USBD_LL_IsoOUTIncomplete>
}
 800e74c:	bf00      	nop
 800e74e:	3708      	adds	r7, #8
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}

0800e754 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b082      	sub	sp, #8
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
 800e75c:	460b      	mov	r3, r1
 800e75e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e766:	78fa      	ldrb	r2, [r7, #3]
 800e768:	4611      	mov	r1, r2
 800e76a:	4618      	mov	r0, r3
 800e76c:	f7fe fcff 	bl	800d16e <USBD_LL_IsoINIncomplete>
}
 800e770:	bf00      	nop
 800e772:	3708      	adds	r7, #8
 800e774:	46bd      	mov	sp, r7
 800e776:	bd80      	pop	{r7, pc}

0800e778 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b082      	sub	sp, #8
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e786:	4618      	mov	r0, r3
 800e788:	f7fe fd55 	bl	800d236 <USBD_LL_DevConnected>
}
 800e78c:	bf00      	nop
 800e78e:	3708      	adds	r7, #8
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}

0800e794 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b082      	sub	sp, #8
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f7fe fd52 	bl	800d24c <USBD_LL_DevDisconnected>
}
 800e7a8:	bf00      	nop
 800e7aa:	3708      	adds	r7, #8
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}

0800e7b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b082      	sub	sp, #8
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	781b      	ldrb	r3, [r3, #0]
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d13c      	bne.n	800e83a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e7c0:	4a20      	ldr	r2, [pc, #128]	; (800e844 <USBD_LL_Init+0x94>)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	4a1e      	ldr	r2, [pc, #120]	; (800e844 <USBD_LL_Init+0x94>)
 800e7cc:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e7d0:	4b1c      	ldr	r3, [pc, #112]	; (800e844 <USBD_LL_Init+0x94>)
 800e7d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e7d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e7d8:	4b1a      	ldr	r3, [pc, #104]	; (800e844 <USBD_LL_Init+0x94>)
 800e7da:	2204      	movs	r2, #4
 800e7dc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e7de:	4b19      	ldr	r3, [pc, #100]	; (800e844 <USBD_LL_Init+0x94>)
 800e7e0:	2202      	movs	r2, #2
 800e7e2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e7e4:	4b17      	ldr	r3, [pc, #92]	; (800e844 <USBD_LL_Init+0x94>)
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e7ea:	4b16      	ldr	r3, [pc, #88]	; (800e844 <USBD_LL_Init+0x94>)
 800e7ec:	2202      	movs	r2, #2
 800e7ee:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e7f0:	4b14      	ldr	r3, [pc, #80]	; (800e844 <USBD_LL_Init+0x94>)
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e7f6:	4b13      	ldr	r3, [pc, #76]	; (800e844 <USBD_LL_Init+0x94>)
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e7fc:	4b11      	ldr	r3, [pc, #68]	; (800e844 <USBD_LL_Init+0x94>)
 800e7fe:	2200      	movs	r2, #0
 800e800:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e802:	4b10      	ldr	r3, [pc, #64]	; (800e844 <USBD_LL_Init+0x94>)
 800e804:	2200      	movs	r2, #0
 800e806:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e808:	4b0e      	ldr	r3, [pc, #56]	; (800e844 <USBD_LL_Init+0x94>)
 800e80a:	2200      	movs	r2, #0
 800e80c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e80e:	480d      	ldr	r0, [pc, #52]	; (800e844 <USBD_LL_Init+0x94>)
 800e810:	f7f8 f968 	bl	8006ae4 <HAL_PCD_Init>
 800e814:	4603      	mov	r3, r0
 800e816:	2b00      	cmp	r3, #0
 800e818:	d001      	beq.n	800e81e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e81a:	f7f3 fe07 	bl	800242c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e81e:	2180      	movs	r1, #128	; 0x80
 800e820:	4808      	ldr	r0, [pc, #32]	; (800e844 <USBD_LL_Init+0x94>)
 800e822:	f7f9 fbc0 	bl	8007fa6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e826:	2240      	movs	r2, #64	; 0x40
 800e828:	2100      	movs	r1, #0
 800e82a:	4806      	ldr	r0, [pc, #24]	; (800e844 <USBD_LL_Init+0x94>)
 800e82c:	f7f9 fb74 	bl	8007f18 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e830:	2280      	movs	r2, #128	; 0x80
 800e832:	2101      	movs	r1, #1
 800e834:	4803      	ldr	r0, [pc, #12]	; (800e844 <USBD_LL_Init+0x94>)
 800e836:	f7f9 fb6f 	bl	8007f18 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e83a:	2300      	movs	r3, #0
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	3708      	adds	r7, #8
 800e840:	46bd      	mov	sp, r7
 800e842:	bd80      	pop	{r7, pc}
 800e844:	20011ccc 	.word	0x20011ccc

0800e848 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b084      	sub	sp, #16
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e850:	2300      	movs	r3, #0
 800e852:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e854:	2300      	movs	r3, #0
 800e856:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e85e:	4618      	mov	r0, r3
 800e860:	f7f8 fa5d 	bl	8006d1e <HAL_PCD_Start>
 800e864:	4603      	mov	r3, r0
 800e866:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e868:	7bfb      	ldrb	r3, [r7, #15]
 800e86a:	4618      	mov	r0, r3
 800e86c:	f000 f942 	bl	800eaf4 <USBD_Get_USB_Status>
 800e870:	4603      	mov	r3, r0
 800e872:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e874:	7bbb      	ldrb	r3, [r7, #14]
}
 800e876:	4618      	mov	r0, r3
 800e878:	3710      	adds	r7, #16
 800e87a:	46bd      	mov	sp, r7
 800e87c:	bd80      	pop	{r7, pc}

0800e87e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e87e:	b580      	push	{r7, lr}
 800e880:	b084      	sub	sp, #16
 800e882:	af00      	add	r7, sp, #0
 800e884:	6078      	str	r0, [r7, #4]
 800e886:	4608      	mov	r0, r1
 800e888:	4611      	mov	r1, r2
 800e88a:	461a      	mov	r2, r3
 800e88c:	4603      	mov	r3, r0
 800e88e:	70fb      	strb	r3, [r7, #3]
 800e890:	460b      	mov	r3, r1
 800e892:	70bb      	strb	r3, [r7, #2]
 800e894:	4613      	mov	r3, r2
 800e896:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e898:	2300      	movs	r3, #0
 800e89a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e89c:	2300      	movs	r3, #0
 800e89e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e8a6:	78bb      	ldrb	r3, [r7, #2]
 800e8a8:	883a      	ldrh	r2, [r7, #0]
 800e8aa:	78f9      	ldrb	r1, [r7, #3]
 800e8ac:	f7f8 ff2e 	bl	800770c <HAL_PCD_EP_Open>
 800e8b0:	4603      	mov	r3, r0
 800e8b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8b4:	7bfb      	ldrb	r3, [r7, #15]
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	f000 f91c 	bl	800eaf4 <USBD_Get_USB_Status>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	3710      	adds	r7, #16
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	bd80      	pop	{r7, pc}

0800e8ca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e8ca:	b580      	push	{r7, lr}
 800e8cc:	b084      	sub	sp, #16
 800e8ce:	af00      	add	r7, sp, #0
 800e8d0:	6078      	str	r0, [r7, #4]
 800e8d2:	460b      	mov	r3, r1
 800e8d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e8e4:	78fa      	ldrb	r2, [r7, #3]
 800e8e6:	4611      	mov	r1, r2
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f7f8 ff77 	bl	80077dc <HAL_PCD_EP_Close>
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8f2:	7bfb      	ldrb	r3, [r7, #15]
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	f000 f8fd 	bl	800eaf4 <USBD_Get_USB_Status>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800e900:	4618      	mov	r0, r3
 800e902:	3710      	adds	r7, #16
 800e904:	46bd      	mov	sp, r7
 800e906:	bd80      	pop	{r7, pc}

0800e908 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b084      	sub	sp, #16
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
 800e910:	460b      	mov	r3, r1
 800e912:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e914:	2300      	movs	r3, #0
 800e916:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e918:	2300      	movs	r3, #0
 800e91a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e922:	78fa      	ldrb	r2, [r7, #3]
 800e924:	4611      	mov	r1, r2
 800e926:	4618      	mov	r0, r3
 800e928:	f7f9 f84f 	bl	80079ca <HAL_PCD_EP_SetStall>
 800e92c:	4603      	mov	r3, r0
 800e92e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e930:	7bfb      	ldrb	r3, [r7, #15]
 800e932:	4618      	mov	r0, r3
 800e934:	f000 f8de 	bl	800eaf4 <USBD_Get_USB_Status>
 800e938:	4603      	mov	r3, r0
 800e93a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e93c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3710      	adds	r7, #16
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}

0800e946 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e946:	b580      	push	{r7, lr}
 800e948:	b084      	sub	sp, #16
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	6078      	str	r0, [r7, #4]
 800e94e:	460b      	mov	r3, r1
 800e950:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e952:	2300      	movs	r3, #0
 800e954:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e956:	2300      	movs	r3, #0
 800e958:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e960:	78fa      	ldrb	r2, [r7, #3]
 800e962:	4611      	mov	r1, r2
 800e964:	4618      	mov	r0, r3
 800e966:	f7f9 f894 	bl	8007a92 <HAL_PCD_EP_ClrStall>
 800e96a:	4603      	mov	r3, r0
 800e96c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e96e:	7bfb      	ldrb	r3, [r7, #15]
 800e970:	4618      	mov	r0, r3
 800e972:	f000 f8bf 	bl	800eaf4 <USBD_Get_USB_Status>
 800e976:	4603      	mov	r3, r0
 800e978:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e97a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e97c:	4618      	mov	r0, r3
 800e97e:	3710      	adds	r7, #16
 800e980:	46bd      	mov	sp, r7
 800e982:	bd80      	pop	{r7, pc}

0800e984 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e984:	b480      	push	{r7}
 800e986:	b085      	sub	sp, #20
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
 800e98c:	460b      	mov	r3, r1
 800e98e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e996:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e998:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	da0b      	bge.n	800e9b8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e9a0:	78fb      	ldrb	r3, [r7, #3]
 800e9a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e9a6:	68f9      	ldr	r1, [r7, #12]
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	00db      	lsls	r3, r3, #3
 800e9ac:	4413      	add	r3, r2
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	440b      	add	r3, r1
 800e9b2:	333e      	adds	r3, #62	; 0x3e
 800e9b4:	781b      	ldrb	r3, [r3, #0]
 800e9b6:	e00b      	b.n	800e9d0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e9b8:	78fb      	ldrb	r3, [r7, #3]
 800e9ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e9be:	68f9      	ldr	r1, [r7, #12]
 800e9c0:	4613      	mov	r3, r2
 800e9c2:	00db      	lsls	r3, r3, #3
 800e9c4:	4413      	add	r3, r2
 800e9c6:	009b      	lsls	r3, r3, #2
 800e9c8:	440b      	add	r3, r1
 800e9ca:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e9ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	3714      	adds	r7, #20
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9da:	4770      	bx	lr

0800e9dc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b084      	sub	sp, #16
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
 800e9e4:	460b      	mov	r3, r1
 800e9e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e9f6:	78fa      	ldrb	r2, [r7, #3]
 800e9f8:	4611      	mov	r1, r2
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	f7f8 fe61 	bl	80076c2 <HAL_PCD_SetAddress>
 800ea00:	4603      	mov	r3, r0
 800ea02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea04:	7bfb      	ldrb	r3, [r7, #15]
 800ea06:	4618      	mov	r0, r3
 800ea08:	f000 f874 	bl	800eaf4 <USBD_Get_USB_Status>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea10:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3710      	adds	r7, #16
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}

0800ea1a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ea1a:	b580      	push	{r7, lr}
 800ea1c:	b086      	sub	sp, #24
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	60f8      	str	r0, [r7, #12]
 800ea22:	607a      	str	r2, [r7, #4]
 800ea24:	603b      	str	r3, [r7, #0]
 800ea26:	460b      	mov	r3, r1
 800ea28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea2e:	2300      	movs	r3, #0
 800ea30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ea38:	7af9      	ldrb	r1, [r7, #11]
 800ea3a:	683b      	ldr	r3, [r7, #0]
 800ea3c:	687a      	ldr	r2, [r7, #4]
 800ea3e:	f7f8 ff7a 	bl	8007936 <HAL_PCD_EP_Transmit>
 800ea42:	4603      	mov	r3, r0
 800ea44:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea46:	7dfb      	ldrb	r3, [r7, #23]
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f000 f853 	bl	800eaf4 <USBD_Get_USB_Status>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea52:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea54:	4618      	mov	r0, r3
 800ea56:	3718      	adds	r7, #24
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	bd80      	pop	{r7, pc}

0800ea5c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b086      	sub	sp, #24
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	60f8      	str	r0, [r7, #12]
 800ea64:	607a      	str	r2, [r7, #4]
 800ea66:	603b      	str	r3, [r7, #0]
 800ea68:	460b      	mov	r3, r1
 800ea6a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea70:	2300      	movs	r3, #0
 800ea72:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ea7a:	7af9      	ldrb	r1, [r7, #11]
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	687a      	ldr	r2, [r7, #4]
 800ea80:	f7f8 fef6 	bl	8007870 <HAL_PCD_EP_Receive>
 800ea84:	4603      	mov	r3, r0
 800ea86:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea88:	7dfb      	ldrb	r3, [r7, #23]
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f000 f832 	bl	800eaf4 <USBD_Get_USB_Status>
 800ea90:	4603      	mov	r3, r0
 800ea92:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea94:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea96:	4618      	mov	r0, r3
 800ea98:	3718      	adds	r7, #24
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}

0800ea9e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea9e:	b580      	push	{r7, lr}
 800eaa0:	b082      	sub	sp, #8
 800eaa2:	af00      	add	r7, sp, #0
 800eaa4:	6078      	str	r0, [r7, #4]
 800eaa6:	460b      	mov	r3, r1
 800eaa8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eab0:	78fa      	ldrb	r2, [r7, #3]
 800eab2:	4611      	mov	r1, r2
 800eab4:	4618      	mov	r0, r3
 800eab6:	f7f8 ff26 	bl	8007906 <HAL_PCD_EP_GetRxCount>
 800eaba:	4603      	mov	r3, r0
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	3708      	adds	r7, #8
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bd80      	pop	{r7, pc}

0800eac4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800eac4:	b480      	push	{r7}
 800eac6:	b083      	sub	sp, #12
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800eacc:	4b03      	ldr	r3, [pc, #12]	; (800eadc <USBD_static_malloc+0x18>)
}
 800eace:	4618      	mov	r0, r3
 800ead0:	370c      	adds	r7, #12
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	200121d8 	.word	0x200121d8

0800eae0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]

}
 800eae8:	bf00      	nop
 800eaea:	370c      	adds	r7, #12
 800eaec:	46bd      	mov	sp, r7
 800eaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf2:	4770      	bx	lr

0800eaf4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b085      	sub	sp, #20
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	4603      	mov	r3, r0
 800eafc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eafe:	2300      	movs	r3, #0
 800eb00:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800eb02:	79fb      	ldrb	r3, [r7, #7]
 800eb04:	2b03      	cmp	r3, #3
 800eb06:	d817      	bhi.n	800eb38 <USBD_Get_USB_Status+0x44>
 800eb08:	a201      	add	r2, pc, #4	; (adr r2, 800eb10 <USBD_Get_USB_Status+0x1c>)
 800eb0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb0e:	bf00      	nop
 800eb10:	0800eb21 	.word	0x0800eb21
 800eb14:	0800eb27 	.word	0x0800eb27
 800eb18:	0800eb2d 	.word	0x0800eb2d
 800eb1c:	0800eb33 	.word	0x0800eb33
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eb20:	2300      	movs	r3, #0
 800eb22:	73fb      	strb	r3, [r7, #15]
    break;
 800eb24:	e00b      	b.n	800eb3e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eb26:	2303      	movs	r3, #3
 800eb28:	73fb      	strb	r3, [r7, #15]
    break;
 800eb2a:	e008      	b.n	800eb3e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	73fb      	strb	r3, [r7, #15]
    break;
 800eb30:	e005      	b.n	800eb3e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eb32:	2303      	movs	r3, #3
 800eb34:	73fb      	strb	r3, [r7, #15]
    break;
 800eb36:	e002      	b.n	800eb3e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eb38:	2303      	movs	r3, #3
 800eb3a:	73fb      	strb	r3, [r7, #15]
    break;
 800eb3c:	bf00      	nop
  }
  return usb_status;
 800eb3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	3714      	adds	r7, #20
 800eb44:	46bd      	mov	sp, r7
 800eb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4a:	4770      	bx	lr

0800eb4c <arm_rfft_fast_init_f32>:
 800eb4c:	084b      	lsrs	r3, r1, #1
 800eb4e:	2b80      	cmp	r3, #128	; 0x80
 800eb50:	b410      	push	{r4}
 800eb52:	8201      	strh	r1, [r0, #16]
 800eb54:	8003      	strh	r3, [r0, #0]
 800eb56:	d046      	beq.n	800ebe6 <arm_rfft_fast_init_f32+0x9a>
 800eb58:	d916      	bls.n	800eb88 <arm_rfft_fast_init_f32+0x3c>
 800eb5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb5e:	d03c      	beq.n	800ebda <arm_rfft_fast_init_f32+0x8e>
 800eb60:	d928      	bls.n	800ebb4 <arm_rfft_fast_init_f32+0x68>
 800eb62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb66:	d01f      	beq.n	800eba8 <arm_rfft_fast_init_f32+0x5c>
 800eb68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eb6c:	d112      	bne.n	800eb94 <arm_rfft_fast_init_f32+0x48>
 800eb6e:	4920      	ldr	r1, [pc, #128]	; (800ebf0 <arm_rfft_fast_init_f32+0xa4>)
 800eb70:	4a20      	ldr	r2, [pc, #128]	; (800ebf4 <arm_rfft_fast_init_f32+0xa8>)
 800eb72:	4b21      	ldr	r3, [pc, #132]	; (800ebf8 <arm_rfft_fast_init_f32+0xac>)
 800eb74:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800eb78:	8184      	strh	r4, [r0, #12]
 800eb7a:	6081      	str	r1, [r0, #8]
 800eb7c:	6042      	str	r2, [r0, #4]
 800eb7e:	6143      	str	r3, [r0, #20]
 800eb80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb84:	2000      	movs	r0, #0
 800eb86:	4770      	bx	lr
 800eb88:	2b20      	cmp	r3, #32
 800eb8a:	d01c      	beq.n	800ebc6 <arm_rfft_fast_init_f32+0x7a>
 800eb8c:	2b40      	cmp	r3, #64	; 0x40
 800eb8e:	d006      	beq.n	800eb9e <arm_rfft_fast_init_f32+0x52>
 800eb90:	2b10      	cmp	r3, #16
 800eb92:	d01d      	beq.n	800ebd0 <arm_rfft_fast_init_f32+0x84>
 800eb94:	f04f 30ff 	mov.w	r0, #4294967295
 800eb98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb9c:	4770      	bx	lr
 800eb9e:	2438      	movs	r4, #56	; 0x38
 800eba0:	4916      	ldr	r1, [pc, #88]	; (800ebfc <arm_rfft_fast_init_f32+0xb0>)
 800eba2:	4a17      	ldr	r2, [pc, #92]	; (800ec00 <arm_rfft_fast_init_f32+0xb4>)
 800eba4:	4b17      	ldr	r3, [pc, #92]	; (800ec04 <arm_rfft_fast_init_f32+0xb8>)
 800eba6:	e7e7      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800eba8:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800ebac:	4916      	ldr	r1, [pc, #88]	; (800ec08 <arm_rfft_fast_init_f32+0xbc>)
 800ebae:	4a17      	ldr	r2, [pc, #92]	; (800ec0c <arm_rfft_fast_init_f32+0xc0>)
 800ebb0:	4b17      	ldr	r3, [pc, #92]	; (800ec10 <arm_rfft_fast_init_f32+0xc4>)
 800ebb2:	e7e1      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800ebb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ebb8:	d1ec      	bne.n	800eb94 <arm_rfft_fast_init_f32+0x48>
 800ebba:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800ebbe:	4915      	ldr	r1, [pc, #84]	; (800ec14 <arm_rfft_fast_init_f32+0xc8>)
 800ebc0:	4a15      	ldr	r2, [pc, #84]	; (800ec18 <arm_rfft_fast_init_f32+0xcc>)
 800ebc2:	4b16      	ldr	r3, [pc, #88]	; (800ec1c <arm_rfft_fast_init_f32+0xd0>)
 800ebc4:	e7d8      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800ebc6:	2430      	movs	r4, #48	; 0x30
 800ebc8:	4915      	ldr	r1, [pc, #84]	; (800ec20 <arm_rfft_fast_init_f32+0xd4>)
 800ebca:	4a16      	ldr	r2, [pc, #88]	; (800ec24 <arm_rfft_fast_init_f32+0xd8>)
 800ebcc:	4b16      	ldr	r3, [pc, #88]	; (800ec28 <arm_rfft_fast_init_f32+0xdc>)
 800ebce:	e7d3      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800ebd0:	2414      	movs	r4, #20
 800ebd2:	4916      	ldr	r1, [pc, #88]	; (800ec2c <arm_rfft_fast_init_f32+0xe0>)
 800ebd4:	4a16      	ldr	r2, [pc, #88]	; (800ec30 <arm_rfft_fast_init_f32+0xe4>)
 800ebd6:	4b17      	ldr	r3, [pc, #92]	; (800ec34 <arm_rfft_fast_init_f32+0xe8>)
 800ebd8:	e7ce      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800ebda:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800ebde:	4916      	ldr	r1, [pc, #88]	; (800ec38 <arm_rfft_fast_init_f32+0xec>)
 800ebe0:	4a16      	ldr	r2, [pc, #88]	; (800ec3c <arm_rfft_fast_init_f32+0xf0>)
 800ebe2:	4b17      	ldr	r3, [pc, #92]	; (800ec40 <arm_rfft_fast_init_f32+0xf4>)
 800ebe4:	e7c8      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800ebe6:	24d0      	movs	r4, #208	; 0xd0
 800ebe8:	4916      	ldr	r1, [pc, #88]	; (800ec44 <arm_rfft_fast_init_f32+0xf8>)
 800ebea:	4a17      	ldr	r2, [pc, #92]	; (800ec48 <arm_rfft_fast_init_f32+0xfc>)
 800ebec:	4b17      	ldr	r3, [pc, #92]	; (800ec4c <arm_rfft_fast_init_f32+0x100>)
 800ebee:	e7c3      	b.n	800eb78 <arm_rfft_fast_init_f32+0x2c>
 800ebf0:	080219b8 	.word	0x080219b8
 800ebf4:	08012bb0 	.word	0x08012bb0
 800ebf8:	08018d20 	.word	0x08018d20
 800ebfc:	08016cb0 	.word	0x08016cb0
 800ec00:	08023778 	.word	0x08023778
 800ec04:	08025c68 	.word	0x08025c68
 800ec08:	0801f6a0 	.word	0x0801f6a0
 800ec0c:	0801d5a0 	.word	0x0801d5a0
 800ec10:	08016d20 	.word	0x08016d20
 800ec14:	080258f8 	.word	0x080258f8
 800ec18:	0801cd20 	.word	0x0801cd20
 800ec1c:	08023978 	.word	0x08023978
 800ec20:	08020558 	.word	0x08020558
 800ec24:	0801f5a0 	.word	0x0801f5a0
 800ec28:	08016bb0 	.word	0x08016bb0
 800ec2c:	080204b0 	.word	0x080204b0
 800ec30:	0801d520 	.word	0x0801d520
 800ec34:	080204d8 	.word	0x080204d8
 800ec38:	08024178 	.word	0x08024178
 800ec3c:	080209b8 	.word	0x080209b8
 800ec40:	080244f8 	.word	0x080244f8
 800ec44:	08025e68 	.word	0x08025e68
 800ec48:	080205b8 	.word	0x080205b8
 800ec4c:	080254f8 	.word	0x080254f8

0800ec50 <arm_rfft_fast_f32>:
 800ec50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec54:	8a06      	ldrh	r6, [r0, #16]
 800ec56:	0876      	lsrs	r6, r6, #1
 800ec58:	4607      	mov	r7, r0
 800ec5a:	4615      	mov	r5, r2
 800ec5c:	8006      	strh	r6, [r0, #0]
 800ec5e:	460c      	mov	r4, r1
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d15c      	bne.n	800ed1e <arm_rfft_fast_f32+0xce>
 800ec64:	461a      	mov	r2, r3
 800ec66:	2301      	movs	r3, #1
 800ec68:	f000 fbe4 	bl	800f434 <arm_cfft_f32>
 800ec6c:	edd4 7a00 	vldr	s15, [r4]
 800ec70:	ed94 7a01 	vldr	s14, [r4, #4]
 800ec74:	883e      	ldrh	r6, [r7, #0]
 800ec76:	6978      	ldr	r0, [r7, #20]
 800ec78:	ee37 7a07 	vadd.f32	s14, s14, s14
 800ec7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ec80:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 800ec84:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ec88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec8c:	3e01      	subs	r6, #1
 800ec8e:	ee26 7a83 	vmul.f32	s14, s13, s6
 800ec92:	ee67 7a83 	vmul.f32	s15, s15, s6
 800ec96:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800ec9a:	ed85 7a00 	vstr	s14, [r5]
 800ec9e:	edc5 7a01 	vstr	s15, [r5, #4]
 800eca2:	3010      	adds	r0, #16
 800eca4:	f105 0210 	add.w	r2, r5, #16
 800eca8:	3b08      	subs	r3, #8
 800ecaa:	f104 0110 	add.w	r1, r4, #16
 800ecae:	ed93 7a02 	vldr	s14, [r3, #8]
 800ecb2:	ed51 6a02 	vldr	s13, [r1, #-8]
 800ecb6:	ed10 6a02 	vldr	s12, [r0, #-8]
 800ecba:	edd3 3a03 	vldr	s7, [r3, #12]
 800ecbe:	ed11 5a01 	vldr	s10, [r1, #-4]
 800ecc2:	ed50 5a01 	vldr	s11, [r0, #-4]
 800ecc6:	ee77 7a66 	vsub.f32	s15, s14, s13
 800ecca:	ee77 4a26 	vadd.f32	s9, s14, s13
 800ecce:	ee33 4a85 	vadd.f32	s8, s7, s10
 800ecd2:	ee66 6a27 	vmul.f32	s13, s12, s15
 800ecd6:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ecda:	ee35 5a63 	vsub.f32	s10, s10, s7
 800ecde:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800ece2:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ece6:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ecea:	ee65 5a84 	vmul.f32	s11, s11, s8
 800ecee:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ecf2:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800ecf6:	ee67 7a83 	vmul.f32	s15, s15, s6
 800ecfa:	ee27 7a03 	vmul.f32	s14, s14, s6
 800ecfe:	3e01      	subs	r6, #1
 800ed00:	ed02 7a02 	vstr	s14, [r2, #-8]
 800ed04:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ed08:	f1a3 0308 	sub.w	r3, r3, #8
 800ed0c:	f101 0108 	add.w	r1, r1, #8
 800ed10:	f100 0008 	add.w	r0, r0, #8
 800ed14:	f102 0208 	add.w	r2, r2, #8
 800ed18:	d1c9      	bne.n	800ecae <arm_rfft_fast_f32+0x5e>
 800ed1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed1e:	edd1 7a00 	vldr	s15, [r1]
 800ed22:	edd1 6a01 	vldr	s13, [r1, #4]
 800ed26:	6941      	ldr	r1, [r0, #20]
 800ed28:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ed2c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ed30:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800ed34:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ed38:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ed3c:	3e01      	subs	r6, #1
 800ed3e:	ed82 7a00 	vstr	s14, [r2]
 800ed42:	edc2 7a01 	vstr	s15, [r2, #4]
 800ed46:	00f0      	lsls	r0, r6, #3
 800ed48:	b3ee      	cbz	r6, 800edc6 <arm_rfft_fast_f32+0x176>
 800ed4a:	3808      	subs	r0, #8
 800ed4c:	f101 0e10 	add.w	lr, r1, #16
 800ed50:	4420      	add	r0, r4
 800ed52:	f104 0110 	add.w	r1, r4, #16
 800ed56:	f102 0c10 	add.w	ip, r2, #16
 800ed5a:	ed90 7a02 	vldr	s14, [r0, #8]
 800ed5e:	ed51 6a02 	vldr	s13, [r1, #-8]
 800ed62:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800ed66:	ed90 4a03 	vldr	s8, [r0, #12]
 800ed6a:	ed11 5a01 	vldr	s10, [r1, #-4]
 800ed6e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800ed72:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800ed76:	ee74 4a05 	vadd.f32	s9, s8, s10
 800ed7a:	ee26 3a27 	vmul.f32	s6, s12, s15
 800ed7e:	ee77 6a26 	vadd.f32	s13, s14, s13
 800ed82:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ed86:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ed8a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ed8e:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ed92:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ed96:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ed9a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ed9e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800eda2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800eda6:	ee27 7a23 	vmul.f32	s14, s14, s7
 800edaa:	3e01      	subs	r6, #1
 800edac:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800edb0:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800edb4:	f1a0 0008 	sub.w	r0, r0, #8
 800edb8:	f101 0108 	add.w	r1, r1, #8
 800edbc:	f10e 0e08 	add.w	lr, lr, #8
 800edc0:	f10c 0c08 	add.w	ip, ip, #8
 800edc4:	d1c9      	bne.n	800ed5a <arm_rfft_fast_f32+0x10a>
 800edc6:	461a      	mov	r2, r3
 800edc8:	4629      	mov	r1, r5
 800edca:	4638      	mov	r0, r7
 800edcc:	2301      	movs	r3, #1
 800edce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800edd2:	f000 bb2f 	b.w	800f434 <arm_cfft_f32>
 800edd6:	bf00      	nop

0800edd8 <arm_cfft_radix8by2_f32>:
 800edd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eddc:	ed2d 8b08 	vpush	{d8-d11}
 800ede0:	4607      	mov	r7, r0
 800ede2:	4608      	mov	r0, r1
 800ede4:	f8b7 e000 	ldrh.w	lr, [r7]
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800edee:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800edf2:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800edf6:	f000 80b0 	beq.w	800ef5a <arm_cfft_radix8by2_f32+0x182>
 800edfa:	008b      	lsls	r3, r1, #2
 800edfc:	3310      	adds	r3, #16
 800edfe:	18c6      	adds	r6, r0, r3
 800ee00:	3210      	adds	r2, #16
 800ee02:	4443      	add	r3, r8
 800ee04:	f100 0510 	add.w	r5, r0, #16
 800ee08:	f108 0410 	add.w	r4, r8, #16
 800ee0c:	ed54 1a04 	vldr	s3, [r4, #-16]
 800ee10:	ed54 6a03 	vldr	s13, [r4, #-12]
 800ee14:	ed13 4a04 	vldr	s8, [r3, #-16]
 800ee18:	ed53 3a03 	vldr	s7, [r3, #-12]
 800ee1c:	ed53 5a02 	vldr	s11, [r3, #-8]
 800ee20:	ed13 5a01 	vldr	s10, [r3, #-4]
 800ee24:	ed14 0a02 	vldr	s0, [r4, #-8]
 800ee28:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ee2c:	ed16 2a04 	vldr	s4, [r6, #-16]
 800ee30:	ed56 2a03 	vldr	s5, [r6, #-12]
 800ee34:	ed15 6a03 	vldr	s12, [r5, #-12]
 800ee38:	ed15 7a01 	vldr	s14, [r5, #-4]
 800ee3c:	ed15 3a04 	vldr	s6, [r5, #-16]
 800ee40:	ed56 0a02 	vldr	s1, [r6, #-8]
 800ee44:	ed16 1a01 	vldr	s2, [r6, #-4]
 800ee48:	ed55 4a02 	vldr	s9, [r5, #-8]
 800ee4c:	ee73 ba21 	vadd.f32	s23, s6, s3
 800ee50:	ee36 ba26 	vadd.f32	s22, s12, s13
 800ee54:	ee37 aa27 	vadd.f32	s20, s14, s15
 800ee58:	ee72 9a04 	vadd.f32	s19, s4, s8
 800ee5c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800ee60:	ee31 8a05 	vadd.f32	s16, s2, s10
 800ee64:	ee74 aa80 	vadd.f32	s21, s9, s0
 800ee68:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800ee6c:	ed45 ba04 	vstr	s23, [r5, #-16]
 800ee70:	ed05 ba03 	vstr	s22, [r5, #-12]
 800ee74:	ed45 aa02 	vstr	s21, [r5, #-8]
 800ee78:	ed05 aa01 	vstr	s20, [r5, #-4]
 800ee7c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800ee80:	ed46 9a04 	vstr	s19, [r6, #-16]
 800ee84:	ed06 9a03 	vstr	s18, [r6, #-12]
 800ee88:	ed46 8a02 	vstr	s17, [r6, #-8]
 800ee8c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800ee90:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800ee94:	ed12 6a03 	vldr	s12, [r2, #-12]
 800ee98:	ed52 2a04 	vldr	s5, [r2, #-16]
 800ee9c:	ee33 3a61 	vsub.f32	s6, s6, s3
 800eea0:	ee34 4a42 	vsub.f32	s8, s8, s4
 800eea4:	ee26 8a86 	vmul.f32	s16, s13, s12
 800eea8:	ee24 2a06 	vmul.f32	s4, s8, s12
 800eeac:	ee63 1a22 	vmul.f32	s3, s6, s5
 800eeb0:	ee24 4a22 	vmul.f32	s8, s8, s5
 800eeb4:	ee23 3a06 	vmul.f32	s6, s6, s12
 800eeb8:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800eebc:	ee23 6a86 	vmul.f32	s12, s7, s12
 800eec0:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800eec4:	ee36 6a04 	vadd.f32	s12, s12, s8
 800eec8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800eecc:	ee72 3a63 	vsub.f32	s7, s4, s7
 800eed0:	ee71 2a88 	vadd.f32	s5, s3, s16
 800eed4:	ed44 6a03 	vstr	s13, [r4, #-12]
 800eed8:	ed44 2a04 	vstr	s5, [r4, #-16]
 800eedc:	ed43 3a04 	vstr	s7, [r3, #-16]
 800eee0:	ed03 6a03 	vstr	s12, [r3, #-12]
 800eee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eee8:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800eeec:	ed12 7a01 	vldr	s14, [r2, #-4]
 800eef0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800eef4:	ee35 6a41 	vsub.f32	s12, s10, s2
 800eef8:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800eefc:	ee67 3a87 	vmul.f32	s7, s15, s14
 800ef00:	ee26 5a87 	vmul.f32	s10, s13, s14
 800ef04:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800ef08:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ef0c:	ee64 4a87 	vmul.f32	s9, s9, s14
 800ef10:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ef14:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ef18:	ee26 6a25 	vmul.f32	s12, s12, s11
 800ef1c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800ef20:	ee74 5a23 	vadd.f32	s11, s8, s7
 800ef24:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ef28:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ef2c:	f1be 0e01 	subs.w	lr, lr, #1
 800ef30:	ed44 5a02 	vstr	s11, [r4, #-8]
 800ef34:	f105 0510 	add.w	r5, r5, #16
 800ef38:	ed44 7a01 	vstr	s15, [r4, #-4]
 800ef3c:	f106 0610 	add.w	r6, r6, #16
 800ef40:	ed03 6a02 	vstr	s12, [r3, #-8]
 800ef44:	ed03 7a01 	vstr	s14, [r3, #-4]
 800ef48:	f102 0210 	add.w	r2, r2, #16
 800ef4c:	f104 0410 	add.w	r4, r4, #16
 800ef50:	f103 0310 	add.w	r3, r3, #16
 800ef54:	f47f af5a 	bne.w	800ee0c <arm_cfft_radix8by2_f32+0x34>
 800ef58:	687a      	ldr	r2, [r7, #4]
 800ef5a:	b28c      	uxth	r4, r1
 800ef5c:	4621      	mov	r1, r4
 800ef5e:	2302      	movs	r3, #2
 800ef60:	f000 fae2 	bl	800f528 <arm_radix8_butterfly_f32>
 800ef64:	ecbd 8b08 	vpop	{d8-d11}
 800ef68:	4621      	mov	r1, r4
 800ef6a:	687a      	ldr	r2, [r7, #4]
 800ef6c:	4640      	mov	r0, r8
 800ef6e:	2302      	movs	r3, #2
 800ef70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef74:	f000 bad8 	b.w	800f528 <arm_radix8_butterfly_f32>

0800ef78 <arm_cfft_radix8by4_f32>:
 800ef78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef7c:	ed2d 8b0a 	vpush	{d8-d12}
 800ef80:	8802      	ldrh	r2, [r0, #0]
 800ef82:	ed91 6a00 	vldr	s12, [r1]
 800ef86:	b08f      	sub	sp, #60	; 0x3c
 800ef88:	460f      	mov	r7, r1
 800ef8a:	0852      	lsrs	r2, r2, #1
 800ef8c:	6841      	ldr	r1, [r0, #4]
 800ef8e:	900c      	str	r0, [sp, #48]	; 0x30
 800ef90:	0093      	lsls	r3, r2, #2
 800ef92:	4638      	mov	r0, r7
 800ef94:	4418      	add	r0, r3
 800ef96:	4606      	mov	r6, r0
 800ef98:	9009      	str	r0, [sp, #36]	; 0x24
 800ef9a:	4418      	add	r0, r3
 800ef9c:	edd0 6a00 	vldr	s13, [r0]
 800efa0:	ed96 4a00 	vldr	s8, [r6]
 800efa4:	edd6 2a01 	vldr	s5, [r6, #4]
 800efa8:	edd0 7a01 	vldr	s15, [r0, #4]
 800efac:	900a      	str	r0, [sp, #40]	; 0x28
 800efae:	ee76 5a26 	vadd.f32	s11, s12, s13
 800efb2:	4604      	mov	r4, r0
 800efb4:	4625      	mov	r5, r4
 800efb6:	441c      	add	r4, r3
 800efb8:	edd4 4a00 	vldr	s9, [r4]
 800efbc:	ed97 7a01 	vldr	s14, [r7, #4]
 800efc0:	ed94 3a01 	vldr	s6, [r4, #4]
 800efc4:	9401      	str	r4, [sp, #4]
 800efc6:	ee35 5a84 	vadd.f32	s10, s11, s8
 800efca:	4630      	mov	r0, r6
 800efcc:	ee35 5a24 	vadd.f32	s10, s10, s9
 800efd0:	463e      	mov	r6, r7
 800efd2:	ee15 ea10 	vmov	lr, s10
 800efd6:	ee76 6a66 	vsub.f32	s13, s12, s13
 800efda:	f846 eb08 	str.w	lr, [r6], #8
 800efde:	ee37 6a27 	vadd.f32	s12, s14, s15
 800efe2:	ed90 5a01 	vldr	s10, [r0, #4]
 800efe6:	9605      	str	r6, [sp, #20]
 800efe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800efec:	9e01      	ldr	r6, [sp, #4]
 800efee:	9707      	str	r7, [sp, #28]
 800eff0:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800eff4:	ed96 2a01 	vldr	s4, [r6, #4]
 800eff8:	ee36 7a05 	vadd.f32	s14, s12, s10
 800effc:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800f000:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800f004:	ee77 7a84 	vadd.f32	s15, s15, s8
 800f008:	ee33 4ac3 	vsub.f32	s8, s7, s6
 800f00c:	4604      	mov	r4, r0
 800f00e:	46a3      	mov	fp, r4
 800f010:	ee37 7a02 	vadd.f32	s14, s14, s4
 800f014:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f018:	ee14 8a10 	vmov	r8, s8
 800f01c:	46a4      	mov	ip, r4
 800f01e:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800f022:	ed87 7a01 	vstr	s14, [r7, #4]
 800f026:	f84b 8b08 	str.w	r8, [fp], #8
 800f02a:	f1ac 0704 	sub.w	r7, ip, #4
 800f02e:	ed8c 5a01 	vstr	s10, [ip, #4]
 800f032:	f101 0c08 	add.w	ip, r1, #8
 800f036:	462c      	mov	r4, r5
 800f038:	f8cd c010 	str.w	ip, [sp, #16]
 800f03c:	ee15 ca90 	vmov	ip, s11
 800f040:	ee36 6a62 	vsub.f32	s12, s12, s5
 800f044:	f844 cb08 	str.w	ip, [r4], #8
 800f048:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800f04c:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f050:	9406      	str	r4, [sp, #24]
 800f052:	ee76 6a83 	vadd.f32	s13, s13, s6
 800f056:	f101 0410 	add.w	r4, r1, #16
 800f05a:	0852      	lsrs	r2, r2, #1
 800f05c:	9402      	str	r4, [sp, #8]
 800f05e:	ed85 6a01 	vstr	s12, [r5, #4]
 800f062:	462c      	mov	r4, r5
 800f064:	f101 0518 	add.w	r5, r1, #24
 800f068:	920b      	str	r2, [sp, #44]	; 0x2c
 800f06a:	46b2      	mov	sl, r6
 800f06c:	9503      	str	r5, [sp, #12]
 800f06e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f072:	3a02      	subs	r2, #2
 800f074:	ee16 5a90 	vmov	r5, s13
 800f078:	46b6      	mov	lr, r6
 800f07a:	4630      	mov	r0, r6
 800f07c:	0852      	lsrs	r2, r2, #1
 800f07e:	f84a 5b08 	str.w	r5, [sl], #8
 800f082:	f1a0 0604 	sub.w	r6, r0, #4
 800f086:	edce 7a01 	vstr	s15, [lr, #4]
 800f08a:	9208      	str	r2, [sp, #32]
 800f08c:	f000 8130 	beq.w	800f2f0 <arm_cfft_radix8by4_f32+0x378>
 800f090:	4691      	mov	r9, r2
 800f092:	9a07      	ldr	r2, [sp, #28]
 800f094:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f098:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f09c:	3b08      	subs	r3, #8
 800f09e:	f102 0510 	add.w	r5, r2, #16
 800f0a2:	f101 0c20 	add.w	ip, r1, #32
 800f0a6:	f1a4 020c 	sub.w	r2, r4, #12
 800f0aa:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800f0ae:	4433      	add	r3, r6
 800f0b0:	3410      	adds	r4, #16
 800f0b2:	4650      	mov	r0, sl
 800f0b4:	4659      	mov	r1, fp
 800f0b6:	ed55 3a02 	vldr	s7, [r5, #-8]
 800f0ba:	ed14 5a02 	vldr	s10, [r4, #-8]
 800f0be:	ed91 7a00 	vldr	s14, [r1]
 800f0c2:	edd0 7a00 	vldr	s15, [r0]
 800f0c6:	ed54 5a01 	vldr	s11, [r4, #-4]
 800f0ca:	ed15 4a01 	vldr	s8, [r5, #-4]
 800f0ce:	edd0 6a01 	vldr	s13, [r0, #4]
 800f0d2:	ed91 6a01 	vldr	s12, [r1, #4]
 800f0d6:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f0da:	ee34 0a25 	vadd.f32	s0, s8, s11
 800f0de:	ee78 4a07 	vadd.f32	s9, s16, s14
 800f0e2:	ee74 5a65 	vsub.f32	s11, s8, s11
 800f0e6:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800f0ea:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800f0ee:	ed45 4a02 	vstr	s9, [r5, #-8]
 800f0f2:	edd1 4a01 	vldr	s9, [r1, #4]
 800f0f6:	ed90 4a01 	vldr	s8, [r0, #4]
 800f0fa:	ee70 4a24 	vadd.f32	s9, s0, s9
 800f0fe:	ee75 aa06 	vadd.f32	s21, s10, s12
 800f102:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f106:	ee35 aac7 	vsub.f32	s20, s11, s14
 800f10a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800f10e:	edd6 1a00 	vldr	s3, [r6]
 800f112:	edd7 0a00 	vldr	s1, [r7]
 800f116:	ed92 4a02 	vldr	s8, [r2, #8]
 800f11a:	edd3 3a02 	vldr	s7, [r3, #8]
 800f11e:	ed93 2a01 	vldr	s4, [r3, #4]
 800f122:	ed16 1a01 	vldr	s2, [r6, #-4]
 800f126:	edd2 2a01 	vldr	s5, [r2, #4]
 800f12a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800f12e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800f132:	ee39 3a81 	vadd.f32	s6, s19, s2
 800f136:	ee74 8a84 	vadd.f32	s17, s9, s8
 800f13a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800f13e:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800f142:	ee7a aae6 	vsub.f32	s21, s21, s13
 800f146:	ee18 aa90 	vmov	sl, s17
 800f14a:	f847 a908 	str.w	sl, [r7], #-8
 800f14e:	edd2 8a01 	vldr	s17, [r2, #4]
 800f152:	ed93 9a01 	vldr	s18, [r3, #4]
 800f156:	ee73 8a28 	vadd.f32	s17, s6, s17
 800f15a:	ee3a aa27 	vadd.f32	s20, s20, s15
 800f15e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800f162:	ee74 0a63 	vsub.f32	s1, s8, s7
 800f166:	edc7 8a01 	vstr	s17, [r7, #4]
 800f16a:	ed18 ba02 	vldr	s22, [r8, #-8]
 800f16e:	ed58 8a01 	vldr	s17, [r8, #-4]
 800f172:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800f176:	ee6a ba28 	vmul.f32	s23, s20, s17
 800f17a:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800f17e:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800f182:	ee31 9a20 	vadd.f32	s18, s2, s1
 800f186:	ee79 9a82 	vadd.f32	s19, s19, s4
 800f18a:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800f18e:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800f192:	ee69 baa8 	vmul.f32	s23, s19, s17
 800f196:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800f19a:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800f19e:	ee69 8a28 	vmul.f32	s17, s18, s17
 800f1a2:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800f1a6:	ee1c aa10 	vmov	sl, s24
 800f1aa:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800f1ae:	f841 ab08 	str.w	sl, [r1], #8
 800f1b2:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800f1b6:	ee3b bacb 	vsub.f32	s22, s23, s22
 800f1ba:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800f1be:	ee33 3a62 	vsub.f32	s6, s6, s5
 800f1c2:	ed01 aa01 	vstr	s20, [r1, #-4]
 800f1c6:	edc2 8a01 	vstr	s17, [r2, #4]
 800f1ca:	ed82 ba02 	vstr	s22, [r2, #8]
 800f1ce:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800f1d2:	ee74 3a63 	vsub.f32	s7, s8, s7
 800f1d6:	ee38 8a47 	vsub.f32	s16, s16, s14
 800f1da:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800f1de:	ee30 0a46 	vsub.f32	s0, s0, s12
 800f1e2:	ee33 3a42 	vsub.f32	s6, s6, s4
 800f1e6:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f1ea:	ee30 0a66 	vsub.f32	s0, s0, s13
 800f1ee:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800f1f2:	ee63 8a04 	vmul.f32	s17, s6, s8
 800f1f6:	ee28 aa24 	vmul.f32	s20, s16, s9
 800f1fa:	ee60 9a04 	vmul.f32	s19, s0, s8
 800f1fe:	ee28 8a04 	vmul.f32	s16, s16, s8
 800f202:	ee20 0a24 	vmul.f32	s0, s0, s9
 800f206:	ee63 3a84 	vmul.f32	s7, s7, s8
 800f20a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800f20e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800f212:	ee14 aa10 	vmov	sl, s8
 800f216:	ee30 0a48 	vsub.f32	s0, s0, s16
 800f21a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800f21e:	ed44 9a02 	vstr	s19, [r4, #-8]
 800f222:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800f226:	ed04 0a01 	vstr	s0, [r4, #-4]
 800f22a:	f846 a908 	str.w	sl, [r6], #-8
 800f22e:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f232:	ee35 7a87 	vadd.f32	s14, s11, s14
 800f236:	edc6 3a01 	vstr	s7, [r6, #4]
 800f23a:	ee76 6a26 	vadd.f32	s13, s12, s13
 800f23e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f242:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800f246:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800f24a:	ee67 5a86 	vmul.f32	s11, s15, s12
 800f24e:	ee26 5a87 	vmul.f32	s10, s13, s14
 800f252:	ee72 2a62 	vsub.f32	s5, s4, s5
 800f256:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800f25a:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800f25e:	ee75 5a25 	vadd.f32	s11, s10, s11
 800f262:	ee62 0a86 	vmul.f32	s1, s5, s12
 800f266:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f26a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f26e:	ee21 6a06 	vmul.f32	s12, s2, s12
 800f272:	ee62 2a87 	vmul.f32	s5, s5, s14
 800f276:	ee21 1a07 	vmul.f32	s2, s2, s14
 800f27a:	ee15 aa90 	vmov	sl, s11
 800f27e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f282:	f840 ab08 	str.w	sl, [r0], #8
 800f286:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800f28a:	ee76 2a22 	vadd.f32	s5, s12, s5
 800f28e:	f1b9 0901 	subs.w	r9, r9, #1
 800f292:	ed40 7a01 	vstr	s15, [r0, #-4]
 800f296:	f105 0508 	add.w	r5, r5, #8
 800f29a:	ed83 1a02 	vstr	s2, [r3, #8]
 800f29e:	edc3 2a01 	vstr	s5, [r3, #4]
 800f2a2:	f108 0808 	add.w	r8, r8, #8
 800f2a6:	f1a2 0208 	sub.w	r2, r2, #8
 800f2aa:	f10c 0c10 	add.w	ip, ip, #16
 800f2ae:	f104 0408 	add.w	r4, r4, #8
 800f2b2:	f10e 0e18 	add.w	lr, lr, #24
 800f2b6:	f1a3 0308 	sub.w	r3, r3, #8
 800f2ba:	f47f aefc 	bne.w	800f0b6 <arm_cfft_radix8by4_f32+0x13e>
 800f2be:	9908      	ldr	r1, [sp, #32]
 800f2c0:	9802      	ldr	r0, [sp, #8]
 800f2c2:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800f2c6:	00cb      	lsls	r3, r1, #3
 800f2c8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800f2cc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800f2d0:	9102      	str	r1, [sp, #8]
 800f2d2:	9905      	ldr	r1, [sp, #20]
 800f2d4:	4419      	add	r1, r3
 800f2d6:	9105      	str	r1, [sp, #20]
 800f2d8:	9904      	ldr	r1, [sp, #16]
 800f2da:	4419      	add	r1, r3
 800f2dc:	9104      	str	r1, [sp, #16]
 800f2de:	9906      	ldr	r1, [sp, #24]
 800f2e0:	449b      	add	fp, r3
 800f2e2:	4419      	add	r1, r3
 800f2e4:	449a      	add	sl, r3
 800f2e6:	9b03      	ldr	r3, [sp, #12]
 800f2e8:	9106      	str	r1, [sp, #24]
 800f2ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2ee:	9303      	str	r3, [sp, #12]
 800f2f0:	9a05      	ldr	r2, [sp, #20]
 800f2f2:	9806      	ldr	r0, [sp, #24]
 800f2f4:	ed92 4a00 	vldr	s8, [r2]
 800f2f8:	ed90 7a00 	vldr	s14, [r0]
 800f2fc:	ed9b 3a00 	vldr	s6, [fp]
 800f300:	edda 3a00 	vldr	s7, [sl]
 800f304:	edd2 4a01 	vldr	s9, [r2, #4]
 800f308:	edd0 6a01 	vldr	s13, [r0, #4]
 800f30c:	ed9a 2a01 	vldr	s4, [sl, #4]
 800f310:	eddb 7a01 	vldr	s15, [fp, #4]
 800f314:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800f318:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f31a:	ee34 6a07 	vadd.f32	s12, s8, s14
 800f31e:	ee74 5aa6 	vadd.f32	s11, s9, s13
 800f322:	ee36 5a03 	vadd.f32	s10, s12, s6
 800f326:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800f32a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800f32e:	ee34 7a47 	vsub.f32	s14, s8, s14
 800f332:	ed82 5a00 	vstr	s10, [r2]
 800f336:	ed9b 5a01 	vldr	s10, [fp, #4]
 800f33a:	edda 4a01 	vldr	s9, [sl, #4]
 800f33e:	ee35 5a85 	vadd.f32	s10, s11, s10
 800f342:	ee37 4a27 	vadd.f32	s8, s14, s15
 800f346:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f34a:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800f34e:	ed82 5a01 	vstr	s10, [r2, #4]
 800f352:	9a04      	ldr	r2, [sp, #16]
 800f354:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800f358:	edd2 1a00 	vldr	s3, [r2]
 800f35c:	edd2 2a01 	vldr	s5, [r2, #4]
 800f360:	9a02      	ldr	r2, [sp, #8]
 800f362:	ee34 4a42 	vsub.f32	s8, s8, s4
 800f366:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f36a:	ee64 4a21 	vmul.f32	s9, s8, s3
 800f36e:	ee24 4a22 	vmul.f32	s8, s8, s5
 800f372:	ee65 2a22 	vmul.f32	s5, s10, s5
 800f376:	ee25 5a21 	vmul.f32	s10, s10, s3
 800f37a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800f37e:	ee35 5a44 	vsub.f32	s10, s10, s8
 800f382:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800f386:	edcb 2a00 	vstr	s5, [fp]
 800f38a:	ed8b 5a01 	vstr	s10, [fp, #4]
 800f38e:	ed92 4a01 	vldr	s8, [r2, #4]
 800f392:	ed92 5a00 	vldr	s10, [r2]
 800f396:	9a03      	ldr	r2, [sp, #12]
 800f398:	ee36 6a63 	vsub.f32	s12, s12, s7
 800f39c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800f3a0:	ee66 4a05 	vmul.f32	s9, s12, s10
 800f3a4:	ee25 5a85 	vmul.f32	s10, s11, s10
 800f3a8:	ee26 6a04 	vmul.f32	s12, s12, s8
 800f3ac:	ee65 5a84 	vmul.f32	s11, s11, s8
 800f3b0:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f3b4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800f3b8:	ee76 6a83 	vadd.f32	s13, s13, s6
 800f3bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f3c0:	ed80 6a01 	vstr	s12, [r0, #4]
 800f3c4:	edc0 5a00 	vstr	s11, [r0]
 800f3c8:	edd2 5a01 	vldr	s11, [r2, #4]
 800f3cc:	9807      	ldr	r0, [sp, #28]
 800f3ce:	ee77 7a02 	vadd.f32	s15, s14, s4
 800f3d2:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800f3d6:	edd2 6a00 	vldr	s13, [r2]
 800f3da:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800f3de:	ee67 6a26 	vmul.f32	s13, s14, s13
 800f3e2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f3e6:	ee27 7a25 	vmul.f32	s14, s14, s11
 800f3ea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f3ee:	ee36 7a07 	vadd.f32	s14, s12, s14
 800f3f2:	edca 7a01 	vstr	s15, [sl, #4]
 800f3f6:	ed8a 7a00 	vstr	s14, [sl]
 800f3fa:	6872      	ldr	r2, [r6, #4]
 800f3fc:	4621      	mov	r1, r4
 800f3fe:	2304      	movs	r3, #4
 800f400:	f000 f892 	bl	800f528 <arm_radix8_butterfly_f32>
 800f404:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f406:	6872      	ldr	r2, [r6, #4]
 800f408:	4621      	mov	r1, r4
 800f40a:	2304      	movs	r3, #4
 800f40c:	f000 f88c 	bl	800f528 <arm_radix8_butterfly_f32>
 800f410:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f412:	6872      	ldr	r2, [r6, #4]
 800f414:	4621      	mov	r1, r4
 800f416:	2304      	movs	r3, #4
 800f418:	f000 f886 	bl	800f528 <arm_radix8_butterfly_f32>
 800f41c:	6872      	ldr	r2, [r6, #4]
 800f41e:	9801      	ldr	r0, [sp, #4]
 800f420:	4621      	mov	r1, r4
 800f422:	2304      	movs	r3, #4
 800f424:	b00f      	add	sp, #60	; 0x3c
 800f426:	ecbd 8b0a 	vpop	{d8-d12}
 800f42a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f42e:	f000 b87b 	b.w	800f528 <arm_radix8_butterfly_f32>
 800f432:	bf00      	nop

0800f434 <arm_cfft_f32>:
 800f434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f438:	2a01      	cmp	r2, #1
 800f43a:	4606      	mov	r6, r0
 800f43c:	4617      	mov	r7, r2
 800f43e:	460c      	mov	r4, r1
 800f440:	4698      	mov	r8, r3
 800f442:	8805      	ldrh	r5, [r0, #0]
 800f444:	d054      	beq.n	800f4f0 <arm_cfft_f32+0xbc>
 800f446:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f44a:	d04c      	beq.n	800f4e6 <arm_cfft_f32+0xb2>
 800f44c:	d916      	bls.n	800f47c <arm_cfft_f32+0x48>
 800f44e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800f452:	d01a      	beq.n	800f48a <arm_cfft_f32+0x56>
 800f454:	d95c      	bls.n	800f510 <arm_cfft_f32+0xdc>
 800f456:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800f45a:	d044      	beq.n	800f4e6 <arm_cfft_f32+0xb2>
 800f45c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800f460:	d105      	bne.n	800f46e <arm_cfft_f32+0x3a>
 800f462:	2301      	movs	r3, #1
 800f464:	6872      	ldr	r2, [r6, #4]
 800f466:	4629      	mov	r1, r5
 800f468:	4620      	mov	r0, r4
 800f46a:	f000 f85d 	bl	800f528 <arm_radix8_butterfly_f32>
 800f46e:	f1b8 0f00 	cmp.w	r8, #0
 800f472:	d111      	bne.n	800f498 <arm_cfft_f32+0x64>
 800f474:	2f01      	cmp	r7, #1
 800f476:	d016      	beq.n	800f4a6 <arm_cfft_f32+0x72>
 800f478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f47c:	2d20      	cmp	r5, #32
 800f47e:	d032      	beq.n	800f4e6 <arm_cfft_f32+0xb2>
 800f480:	d94a      	bls.n	800f518 <arm_cfft_f32+0xe4>
 800f482:	2d40      	cmp	r5, #64	; 0x40
 800f484:	d0ed      	beq.n	800f462 <arm_cfft_f32+0x2e>
 800f486:	2d80      	cmp	r5, #128	; 0x80
 800f488:	d1f1      	bne.n	800f46e <arm_cfft_f32+0x3a>
 800f48a:	4621      	mov	r1, r4
 800f48c:	4630      	mov	r0, r6
 800f48e:	f7ff fca3 	bl	800edd8 <arm_cfft_radix8by2_f32>
 800f492:	f1b8 0f00 	cmp.w	r8, #0
 800f496:	d0ed      	beq.n	800f474 <arm_cfft_f32+0x40>
 800f498:	68b2      	ldr	r2, [r6, #8]
 800f49a:	89b1      	ldrh	r1, [r6, #12]
 800f49c:	4620      	mov	r0, r4
 800f49e:	f7f0 fe9f 	bl	80001e0 <arm_bitreversal_32>
 800f4a2:	2f01      	cmp	r7, #1
 800f4a4:	d1e8      	bne.n	800f478 <arm_cfft_f32+0x44>
 800f4a6:	ee07 5a90 	vmov	s15, r5
 800f4aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f4b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4b6:	2d00      	cmp	r5, #0
 800f4b8:	d0de      	beq.n	800f478 <arm_cfft_f32+0x44>
 800f4ba:	f104 0108 	add.w	r1, r4, #8
 800f4be:	2300      	movs	r3, #0
 800f4c0:	3301      	adds	r3, #1
 800f4c2:	429d      	cmp	r5, r3
 800f4c4:	f101 0108 	add.w	r1, r1, #8
 800f4c8:	ed11 7a04 	vldr	s14, [r1, #-16]
 800f4cc:	ed51 7a03 	vldr	s15, [r1, #-12]
 800f4d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f4d4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800f4d8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800f4dc:	ed41 7a03 	vstr	s15, [r1, #-12]
 800f4e0:	d1ee      	bne.n	800f4c0 <arm_cfft_f32+0x8c>
 800f4e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4e6:	4621      	mov	r1, r4
 800f4e8:	4630      	mov	r0, r6
 800f4ea:	f7ff fd45 	bl	800ef78 <arm_cfft_radix8by4_f32>
 800f4ee:	e7be      	b.n	800f46e <arm_cfft_f32+0x3a>
 800f4f0:	b1ad      	cbz	r5, 800f51e <arm_cfft_f32+0xea>
 800f4f2:	f101 030c 	add.w	r3, r1, #12
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	ed53 7a02 	vldr	s15, [r3, #-8]
 800f4fc:	3201      	adds	r2, #1
 800f4fe:	eef1 7a67 	vneg.f32	s15, s15
 800f502:	4295      	cmp	r5, r2
 800f504:	ed43 7a02 	vstr	s15, [r3, #-8]
 800f508:	f103 0308 	add.w	r3, r3, #8
 800f50c:	d1f4      	bne.n	800f4f8 <arm_cfft_f32+0xc4>
 800f50e:	e79a      	b.n	800f446 <arm_cfft_f32+0x12>
 800f510:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800f514:	d0a5      	beq.n	800f462 <arm_cfft_f32+0x2e>
 800f516:	e7aa      	b.n	800f46e <arm_cfft_f32+0x3a>
 800f518:	2d10      	cmp	r5, #16
 800f51a:	d0b6      	beq.n	800f48a <arm_cfft_f32+0x56>
 800f51c:	e7a7      	b.n	800f46e <arm_cfft_f32+0x3a>
 800f51e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f522:	d894      	bhi.n	800f44e <arm_cfft_f32+0x1a>
 800f524:	e7aa      	b.n	800f47c <arm_cfft_f32+0x48>
 800f526:	bf00      	nop

0800f528 <arm_radix8_butterfly_f32>:
 800f528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f52c:	ed2d 8b10 	vpush	{d8-d15}
 800f530:	461c      	mov	r4, r3
 800f532:	b09d      	sub	sp, #116	; 0x74
 800f534:	4603      	mov	r3, r0
 800f536:	3304      	adds	r3, #4
 800f538:	ed9f bac4 	vldr	s22, [pc, #784]	; 800f84c <arm_radix8_butterfly_f32+0x324>
 800f53c:	9019      	str	r0, [sp, #100]	; 0x64
 800f53e:	921a      	str	r2, [sp, #104]	; 0x68
 800f540:	468b      	mov	fp, r1
 800f542:	931b      	str	r3, [sp, #108]	; 0x6c
 800f544:	468a      	mov	sl, r1
 800f546:	46a1      	mov	r9, r4
 800f548:	4607      	mov	r7, r0
 800f54a:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800f54e:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800f552:	eb03 0508 	add.w	r5, r3, r8
 800f556:	195c      	adds	r4, r3, r5
 800f558:	00de      	lsls	r6, r3, #3
 800f55a:	191a      	adds	r2, r3, r4
 800f55c:	9600      	str	r6, [sp, #0]
 800f55e:	1898      	adds	r0, r3, r2
 800f560:	4619      	mov	r1, r3
 800f562:	9e00      	ldr	r6, [sp, #0]
 800f564:	9311      	str	r3, [sp, #68]	; 0x44
 800f566:	4401      	add	r1, r0
 800f568:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800f56c:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800f570:	19be      	adds	r6, r7, r6
 800f572:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800f576:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800f57a:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800f57e:	9f00      	ldr	r7, [sp, #0]
 800f580:	011b      	lsls	r3, r3, #4
 800f582:	eb06 0e07 	add.w	lr, r6, r7
 800f586:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800f588:	9302      	str	r3, [sp, #8]
 800f58a:	3204      	adds	r2, #4
 800f58c:	3104      	adds	r1, #4
 800f58e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f592:	f04f 0c00 	mov.w	ip, #0
 800f596:	edde 7a00 	vldr	s15, [lr]
 800f59a:	edd6 6a00 	vldr	s13, [r6]
 800f59e:	ed95 2a00 	vldr	s4, [r5]
 800f5a2:	ed17 aa01 	vldr	s20, [r7, #-4]
 800f5a6:	edd4 4a00 	vldr	s9, [r4]
 800f5aa:	ed90 5a00 	vldr	s10, [r0]
 800f5ae:	ed12 7a01 	vldr	s14, [r2, #-4]
 800f5b2:	ed51 0a01 	vldr	s1, [r1, #-4]
 800f5b6:	ee77 8a85 	vadd.f32	s17, s15, s10
 800f5ba:	ee76 3a87 	vadd.f32	s7, s13, s14
 800f5be:	ee32 4a20 	vadd.f32	s8, s4, s1
 800f5c2:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800f5c6:	ee33 6a84 	vadd.f32	s12, s7, s8
 800f5ca:	ee73 5a28 	vadd.f32	s11, s6, s17
 800f5ce:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f5d2:	ee75 6a86 	vadd.f32	s13, s11, s12
 800f5d6:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800f5da:	ed47 6a01 	vstr	s13, [r7, #-4]
 800f5de:	edc4 5a00 	vstr	s11, [r4]
 800f5e2:	ed92 9a00 	vldr	s18, [r2]
 800f5e6:	ed95 1a01 	vldr	s2, [r5, #4]
 800f5ea:	edd6 5a01 	vldr	s11, [r6, #4]
 800f5ee:	ed91 6a00 	vldr	s12, [r1]
 800f5f2:	edd7 2a00 	vldr	s5, [r7]
 800f5f6:	edd4 1a01 	vldr	s3, [r4, #4]
 800f5fa:	edde 6a01 	vldr	s13, [lr, #4]
 800f5fe:	edd0 9a01 	vldr	s19, [r0, #4]
 800f602:	ee72 0a60 	vsub.f32	s1, s4, s1
 800f606:	ee71 aa46 	vsub.f32	s21, s2, s12
 800f60a:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800f60e:	ee37 0a60 	vsub.f32	s0, s14, s1
 800f612:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800f616:	ee37 7a20 	vadd.f32	s14, s14, s1
 800f61a:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800f61e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800f622:	ee75 5a89 	vadd.f32	s11, s11, s18
 800f626:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800f62a:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800f62e:	ee31 6a06 	vadd.f32	s12, s2, s12
 800f632:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800f636:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800f63a:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800f63e:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800f642:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800f646:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800f64a:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800f64e:	ee33 3a68 	vsub.f32	s6, s6, s17
 800f652:	ee36 0a88 	vadd.f32	s0, s13, s16
 800f656:	ee75 8a86 	vadd.f32	s17, s11, s12
 800f65a:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800f65e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800f662:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800f666:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800f66a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800f66e:	ee75 4a27 	vadd.f32	s9, s10, s15
 800f672:	ee71 5a49 	vsub.f32	s11, s2, s18
 800f676:	ee31 2a09 	vadd.f32	s4, s2, s18
 800f67a:	ee75 7a67 	vsub.f32	s15, s10, s15
 800f67e:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800f682:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800f686:	ee73 0a06 	vadd.f32	s1, s6, s12
 800f68a:	ee75 1ac4 	vsub.f32	s3, s11, s8
 800f68e:	ee36 5a87 	vadd.f32	s10, s13, s14
 800f692:	ee32 8a28 	vadd.f32	s16, s4, s17
 800f696:	ee33 6a46 	vsub.f32	s12, s6, s12
 800f69a:	ee34 4a25 	vadd.f32	s8, s8, s11
 800f69e:	ee33 3a80 	vadd.f32	s6, s7, s0
 800f6a2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f6a6:	ee71 5a64 	vsub.f32	s11, s2, s9
 800f6aa:	ee72 6ae7 	vsub.f32	s13, s5, s15
 800f6ae:	ee32 2a68 	vsub.f32	s4, s4, s17
 800f6b2:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800f6b6:	ee74 4a81 	vadd.f32	s9, s9, s2
 800f6ba:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800f6be:	44dc      	add	ip, fp
 800f6c0:	45e2      	cmp	sl, ip
 800f6c2:	ed87 8a00 	vstr	s16, [r7]
 800f6c6:	ed84 2a01 	vstr	s4, [r4, #4]
 800f6ca:	441f      	add	r7, r3
 800f6cc:	edce 0a00 	vstr	s1, [lr]
 800f6d0:	441c      	add	r4, r3
 800f6d2:	ed80 6a00 	vstr	s12, [r0]
 800f6d6:	edce 1a01 	vstr	s3, [lr, #4]
 800f6da:	ed80 4a01 	vstr	s8, [r0, #4]
 800f6de:	449e      	add	lr, r3
 800f6e0:	ed86 3a00 	vstr	s6, [r6]
 800f6e4:	4418      	add	r0, r3
 800f6e6:	ed41 3a01 	vstr	s7, [r1, #-4]
 800f6ea:	ed02 5a01 	vstr	s10, [r2, #-4]
 800f6ee:	ed85 7a00 	vstr	s14, [r5]
 800f6f2:	edc6 5a01 	vstr	s11, [r6, #4]
 800f6f6:	edc1 4a00 	vstr	s9, [r1]
 800f6fa:	441e      	add	r6, r3
 800f6fc:	edc2 6a00 	vstr	s13, [r2]
 800f700:	4419      	add	r1, r3
 800f702:	edc5 7a01 	vstr	s15, [r5, #4]
 800f706:	441a      	add	r2, r3
 800f708:	441d      	add	r5, r3
 800f70a:	f63f af44 	bhi.w	800f596 <arm_radix8_butterfly_f32+0x6e>
 800f70e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f710:	2a07      	cmp	r2, #7
 800f712:	f240 81f5 	bls.w	800fb00 <arm_radix8_butterfly_f32+0x5d8>
 800f716:	f108 0101 	add.w	r1, r8, #1
 800f71a:	188f      	adds	r7, r1, r2
 800f71c:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800f720:	19d6      	adds	r6, r2, r7
 800f722:	eb08 0c09 	add.w	ip, r8, r9
 800f726:	1994      	adds	r4, r2, r6
 800f728:	eb0c 0e09 	add.w	lr, ip, r9
 800f72c:	4610      	mov	r0, r2
 800f72e:	9701      	str	r7, [sp, #4]
 800f730:	4420      	add	r0, r4
 800f732:	eb0e 0709 	add.w	r7, lr, r9
 800f736:	1815      	adds	r5, r2, r0
 800f738:	eb07 0209 	add.w	r2, r7, r9
 800f73c:	9203      	str	r2, [sp, #12]
 800f73e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f740:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f744:	9117      	str	r1, [sp, #92]	; 0x5c
 800f746:	440a      	add	r2, r1
 800f748:	9900      	ldr	r1, [sp, #0]
 800f74a:	3108      	adds	r1, #8
 800f74c:	9100      	str	r1, [sp, #0]
 800f74e:	9902      	ldr	r1, [sp, #8]
 800f750:	3108      	adds	r1, #8
 800f752:	9102      	str	r1, [sp, #8]
 800f754:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f756:	00ff      	lsls	r7, r7, #3
 800f758:	9715      	str	r7, [sp, #84]	; 0x54
 800f75a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800f75e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800f762:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800f766:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800f768:	9903      	ldr	r1, [sp, #12]
 800f76a:	19d7      	adds	r7, r2, r7
 800f76c:	00c9      	lsls	r1, r1, #3
 800f76e:	9114      	str	r1, [sp, #80]	; 0x50
 800f770:	9710      	str	r7, [sp, #64]	; 0x40
 800f772:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f774:	9f00      	ldr	r7, [sp, #0]
 800f776:	19cf      	adds	r7, r1, r7
 800f778:	970d      	str	r7, [sp, #52]	; 0x34
 800f77a:	9f02      	ldr	r7, [sp, #8]
 800f77c:	19cf      	adds	r7, r1, r7
 800f77e:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800f782:	970c      	str	r7, [sp, #48]	; 0x30
 800f784:	9f01      	ldr	r7, [sp, #4]
 800f786:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800f78a:	3504      	adds	r5, #4
 800f78c:	3004      	adds	r0, #4
 800f78e:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800f792:	9508      	str	r5, [sp, #32]
 800f794:	9009      	str	r0, [sp, #36]	; 0x24
 800f796:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800f798:	981a      	ldr	r0, [sp, #104]	; 0x68
 800f79a:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 800f79e:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800f7a2:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800f7a6:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800f7a8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800f7ac:	1945      	adds	r5, r0, r5
 800f7ae:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800f7b2:	460f      	mov	r7, r1
 800f7b4:	3404      	adds	r4, #4
 800f7b6:	4641      	mov	r1, r8
 800f7b8:	1841      	adds	r1, r0, r1
 800f7ba:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800f7be:	940a      	str	r4, [sp, #40]	; 0x28
 800f7c0:	eb00 0c06 	add.w	ip, r0, r6
 800f7c4:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800f7c8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800f7ca:	9506      	str	r5, [sp, #24]
 800f7cc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800f7ce:	9105      	str	r1, [sp, #20]
 800f7d0:	4639      	mov	r1, r7
 800f7d2:	1905      	adds	r5, r0, r4
 800f7d4:	3108      	adds	r1, #8
 800f7d6:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800f7d8:	9507      	str	r5, [sp, #28]
 800f7da:	910f      	str	r1, [sp, #60]	; 0x3c
 800f7dc:	ea4f 1509 	mov.w	r5, r9, lsl #4
 800f7e0:	2101      	movs	r1, #1
 800f7e2:	eb00 0e06 	add.w	lr, r0, r6
 800f7e6:	9518      	str	r5, [sp, #96]	; 0x60
 800f7e8:	9404      	str	r4, [sp, #16]
 800f7ea:	9103      	str	r1, [sp, #12]
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	4689      	mov	r9, r1
 800f7f0:	9e06      	ldr	r6, [sp, #24]
 800f7f2:	ed90 fa00 	vldr	s30, [r0]
 800f7f6:	edd6 7a01 	vldr	s15, [r6, #4]
 800f7fa:	edd0 ba01 	vldr	s23, [r0, #4]
 800f7fe:	edcd 7a00 	vstr	s15, [sp]
 800f802:	a80d      	add	r0, sp, #52	; 0x34
 800f804:	edde 7a01 	vldr	s15, [lr, #4]
 800f808:	9c05      	ldr	r4, [sp, #20]
 800f80a:	9d07      	ldr	r5, [sp, #28]
 800f80c:	edd2 fa00 	vldr	s31, [r2]
 800f810:	ed92 ca01 	vldr	s24, [r2, #4]
 800f814:	edcd 7a01 	vstr	s15, [sp, #4]
 800f818:	c807      	ldmia	r0, {r0, r1, r2}
 800f81a:	eddc 7a01 	vldr	s15, [ip, #4]
 800f81e:	edd4 ea00 	vldr	s29, [r4]
 800f822:	ed95 ea00 	vldr	s28, [r5]
 800f826:	edd6 da00 	vldr	s27, [r6]
 800f82a:	edd4 aa01 	vldr	s21, [r4, #4]
 800f82e:	ed95 aa01 	vldr	s20, [r5, #4]
 800f832:	ed9e da00 	vldr	s26, [lr]
 800f836:	eddc ca00 	vldr	s25, [ip]
 800f83a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f83e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f840:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f842:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800f844:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800f846:	edcd 7a02 	vstr	s15, [sp, #8]
 800f84a:	e001      	b.n	800f850 <arm_radix8_butterfly_f32+0x328>
 800f84c:	3f3504f3 	.word	0x3f3504f3
 800f850:	ed16 6a01 	vldr	s12, [r6, #-4]
 800f854:	ed91 5a00 	vldr	s10, [r1]
 800f858:	ed57 9a01 	vldr	s19, [r7, #-4]
 800f85c:	edd5 7a00 	vldr	s15, [r5]
 800f860:	ed18 7a01 	vldr	s14, [r8, #-4]
 800f864:	edd2 3a00 	vldr	s7, [r2]
 800f868:	ed94 3a00 	vldr	s6, [r4]
 800f86c:	ed90 2a00 	vldr	s4, [r0]
 800f870:	ed92 0a01 	vldr	s0, [r2, #4]
 800f874:	ee33 8a85 	vadd.f32	s16, s7, s10
 800f878:	ee32 1a06 	vadd.f32	s2, s4, s12
 800f87c:	ee33 4a29 	vadd.f32	s8, s6, s19
 800f880:	ee77 4a87 	vadd.f32	s9, s15, s14
 800f884:	ee78 1a04 	vadd.f32	s3, s16, s8
 800f888:	ee71 6a24 	vadd.f32	s13, s2, s9
 800f88c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800f890:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800f894:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f898:	ed82 6a00 	vstr	s12, [r2]
 800f89c:	edd5 8a01 	vldr	s17, [r5, #4]
 800f8a0:	ed90 9a01 	vldr	s18, [r0, #4]
 800f8a4:	edd6 2a00 	vldr	s5, [r6]
 800f8a8:	ed98 7a00 	vldr	s14, [r8]
 800f8ac:	edd4 0a01 	vldr	s1, [r4, #4]
 800f8b0:	ed91 6a01 	vldr	s12, [r1, #4]
 800f8b4:	edd7 5a00 	vldr	s11, [r7]
 800f8b8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800f8bc:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f8c0:	ee39 5a62 	vsub.f32	s10, s18, s5
 800f8c4:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800f8c8:	ee38 4a44 	vsub.f32	s8, s16, s8
 800f8cc:	ee38 7a87 	vadd.f32	s14, s17, s14
 800f8d0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800f8d4:	ee79 2a22 	vadd.f32	s5, s18, s5
 800f8d8:	ee75 8a69 	vsub.f32	s17, s10, s19
 800f8dc:	ee32 9a27 	vadd.f32	s18, s4, s15
 800f8e0:	ee35 5a29 	vadd.f32	s10, s10, s19
 800f8e4:	ee72 7a67 	vsub.f32	s15, s4, s15
 800f8e8:	ee30 2a06 	vadd.f32	s4, s0, s12
 800f8ec:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800f8f0:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800f8f4:	ee32 9a08 	vadd.f32	s18, s4, s16
 800f8f8:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800f8fc:	ee32 2a48 	vsub.f32	s4, s4, s16
 800f900:	ee71 4a64 	vsub.f32	s9, s2, s9
 800f904:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800f908:	ee32 1a87 	vadd.f32	s2, s5, s14
 800f90c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800f910:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800f914:	ee30 6a46 	vsub.f32	s12, s0, s12
 800f918:	ee73 0a29 	vadd.f32	s1, s6, s19
 800f91c:	ee36 0a28 	vadd.f32	s0, s12, s17
 800f920:	ee33 3a69 	vsub.f32	s6, s6, s19
 800f924:	ee32 7a64 	vsub.f32	s14, s4, s9
 800f928:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800f92c:	ee36 6a68 	vsub.f32	s12, s12, s17
 800f930:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800f934:	ee75 8a85 	vadd.f32	s17, s11, s10
 800f938:	ee74 3a22 	vadd.f32	s7, s8, s5
 800f93c:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800f940:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800f944:	ee79 1a41 	vsub.f32	s3, s18, s2
 800f948:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800f94c:	ee76 5a43 	vsub.f32	s11, s12, s6
 800f950:	ee74 2a62 	vsub.f32	s5, s8, s5
 800f954:	ee74 4a82 	vadd.f32	s9, s9, s4
 800f958:	ee30 4a60 	vsub.f32	s8, s0, s1
 800f95c:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800f960:	ee30 0a80 	vadd.f32	s0, s1, s0
 800f964:	ee77 9a85 	vadd.f32	s19, s15, s10
 800f968:	ee33 6a06 	vadd.f32	s12, s6, s12
 800f96c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800f970:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800f974:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800f978:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800f97c:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800f980:	ee39 1a01 	vadd.f32	s2, s18, s2
 800f984:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800f988:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800f98c:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800f990:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800f994:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800f998:	ee35 3a03 	vadd.f32	s6, s10, s6
 800f99c:	ee72 6a66 	vsub.f32	s13, s4, s13
 800f9a0:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800f9a4:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800f9a8:	ed9d 4a02 	vldr	s8, [sp, #8]
 800f9ac:	ed82 1a01 	vstr	s2, [r2, #4]
 800f9b0:	ee77 3a63 	vsub.f32	s7, s14, s7
 800f9b4:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800f9b8:	ed9d 7a01 	vldr	s14, [sp, #4]
 800f9bc:	ed81 3a00 	vstr	s6, [r1]
 800f9c0:	ee30 9a89 	vadd.f32	s18, s1, s18
 800f9c4:	ee32 2a05 	vadd.f32	s4, s4, s10
 800f9c8:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800f9cc:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800f9d0:	ee67 2a22 	vmul.f32	s5, s14, s5
 800f9d4:	ee64 1a00 	vmul.f32	s3, s8, s0
 800f9d8:	ee27 7a24 	vmul.f32	s14, s14, s9
 800f9dc:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800f9e0:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800f9e4:	ee64 8a28 	vmul.f32	s17, s8, s17
 800f9e8:	ed9d 4a00 	vldr	s8, [sp]
 800f9ec:	edc1 6a01 	vstr	s13, [r1, #4]
 800f9f0:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800f9f4:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800f9f8:	ee64 9a29 	vmul.f32	s19, s8, s19
 800f9fc:	ee24 4a25 	vmul.f32	s8, s8, s11
 800fa00:	ee30 7a87 	vadd.f32	s14, s1, s14
 800fa04:	ee74 4a84 	vadd.f32	s9, s9, s8
 800fa08:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800fa0c:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800fa10:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800fa14:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800fa18:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800fa1c:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800fa20:	ee75 1a21 	vadd.f32	s3, s10, s3
 800fa24:	ee30 0a68 	vsub.f32	s0, s0, s17
 800fa28:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800fa2c:	ee70 0a84 	vadd.f32	s1, s1, s8
 800fa30:	ee36 6a67 	vsub.f32	s12, s12, s15
 800fa34:	44d9      	add	r9, fp
 800fa36:	45ca      	cmp	sl, r9
 800fa38:	ed84 9a00 	vstr	s18, [r4]
 800fa3c:	edc4 3a01 	vstr	s7, [r4, #4]
 800fa40:	441a      	add	r2, r3
 800fa42:	ed07 7a01 	vstr	s14, [r7, #-4]
 800fa46:	edc7 2a00 	vstr	s5, [r7]
 800fa4a:	4419      	add	r1, r3
 800fa4c:	ed80 2a00 	vstr	s4, [r0]
 800fa50:	ed80 8a01 	vstr	s16, [r0, #4]
 800fa54:	441c      	add	r4, r3
 800fa56:	ed48 1a01 	vstr	s3, [r8, #-4]
 800fa5a:	ed88 0a00 	vstr	s0, [r8]
 800fa5e:	441f      	add	r7, r3
 800fa60:	ed46 4a01 	vstr	s9, [r6, #-4]
 800fa64:	4418      	add	r0, r3
 800fa66:	edc6 9a00 	vstr	s19, [r6]
 800fa6a:	4498      	add	r8, r3
 800fa6c:	edc5 0a00 	vstr	s1, [r5]
 800fa70:	ed85 6a01 	vstr	s12, [r5, #4]
 800fa74:	441e      	add	r6, r3
 800fa76:	441d      	add	r5, r3
 800fa78:	f63f aeea 	bhi.w	800f850 <arm_radix8_butterfly_f32+0x328>
 800fa7c:	9a03      	ldr	r2, [sp, #12]
 800fa7e:	9818      	ldr	r0, [sp, #96]	; 0x60
 800fa80:	3201      	adds	r2, #1
 800fa82:	4611      	mov	r1, r2
 800fa84:	9203      	str	r2, [sp, #12]
 800fa86:	9a04      	ldr	r2, [sp, #16]
 800fa88:	4402      	add	r2, r0
 800fa8a:	9204      	str	r2, [sp, #16]
 800fa8c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800fa8e:	9a05      	ldr	r2, [sp, #20]
 800fa90:	4402      	add	r2, r0
 800fa92:	9205      	str	r2, [sp, #20]
 800fa94:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fa96:	9a07      	ldr	r2, [sp, #28]
 800fa98:	4402      	add	r2, r0
 800fa9a:	9207      	str	r2, [sp, #28]
 800fa9c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800fa9e:	9a06      	ldr	r2, [sp, #24]
 800faa0:	4402      	add	r2, r0
 800faa2:	9206      	str	r2, [sp, #24]
 800faa4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800faa6:	4496      	add	lr, r2
 800faa8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800faaa:	4494      	add	ip, r2
 800faac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800faae:	3208      	adds	r2, #8
 800fab0:	920f      	str	r2, [sp, #60]	; 0x3c
 800fab2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fab4:	3208      	adds	r2, #8
 800fab6:	920e      	str	r2, [sp, #56]	; 0x38
 800fab8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800faba:	3208      	adds	r2, #8
 800fabc:	920d      	str	r2, [sp, #52]	; 0x34
 800fabe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fac0:	3208      	adds	r2, #8
 800fac2:	920c      	str	r2, [sp, #48]	; 0x30
 800fac4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fac6:	3208      	adds	r2, #8
 800fac8:	920b      	str	r2, [sp, #44]	; 0x2c
 800faca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800facc:	3208      	adds	r2, #8
 800face:	920a      	str	r2, [sp, #40]	; 0x28
 800fad0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fad2:	3208      	adds	r2, #8
 800fad4:	9209      	str	r2, [sp, #36]	; 0x24
 800fad6:	9a08      	ldr	r2, [sp, #32]
 800fad8:	3208      	adds	r2, #8
 800fada:	9208      	str	r2, [sp, #32]
 800fadc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800fade:	9811      	ldr	r0, [sp, #68]	; 0x44
 800fae0:	4288      	cmp	r0, r1
 800fae2:	4622      	mov	r2, r4
 800fae4:	d007      	beq.n	800faf6 <arm_radix8_butterfly_f32+0x5ce>
 800fae6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fae8:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800faec:	4621      	mov	r1, r4
 800faee:	4401      	add	r1, r0
 800faf0:	9110      	str	r1, [sp, #64]	; 0x40
 800faf2:	9804      	ldr	r0, [sp, #16]
 800faf4:	e67c      	b.n	800f7f0 <arm_radix8_butterfly_f32+0x2c8>
 800faf6:	4683      	mov	fp, r0
 800faf8:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 800fafc:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800fafe:	e524      	b.n	800f54a <arm_radix8_butterfly_f32+0x22>
 800fb00:	b01d      	add	sp, #116	; 0x74
 800fb02:	ecbd 8b10 	vpop	{d8-d15}
 800fb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb0a:	bf00      	nop

0800fb0c <__errno>:
 800fb0c:	4b01      	ldr	r3, [pc, #4]	; (800fb14 <__errno+0x8>)
 800fb0e:	6818      	ldr	r0, [r3, #0]
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop
 800fb14:	20000104 	.word	0x20000104

0800fb18 <__libc_init_array>:
 800fb18:	b570      	push	{r4, r5, r6, lr}
 800fb1a:	4d0d      	ldr	r5, [pc, #52]	; (800fb50 <__libc_init_array+0x38>)
 800fb1c:	4c0d      	ldr	r4, [pc, #52]	; (800fb54 <__libc_init_array+0x3c>)
 800fb1e:	1b64      	subs	r4, r4, r5
 800fb20:	10a4      	asrs	r4, r4, #2
 800fb22:	2600      	movs	r6, #0
 800fb24:	42a6      	cmp	r6, r4
 800fb26:	d109      	bne.n	800fb3c <__libc_init_array+0x24>
 800fb28:	4d0b      	ldr	r5, [pc, #44]	; (800fb58 <__libc_init_array+0x40>)
 800fb2a:	4c0c      	ldr	r4, [pc, #48]	; (800fb5c <__libc_init_array+0x44>)
 800fb2c:	f002 ff04 	bl	8012938 <_init>
 800fb30:	1b64      	subs	r4, r4, r5
 800fb32:	10a4      	asrs	r4, r4, #2
 800fb34:	2600      	movs	r6, #0
 800fb36:	42a6      	cmp	r6, r4
 800fb38:	d105      	bne.n	800fb46 <__libc_init_array+0x2e>
 800fb3a:	bd70      	pop	{r4, r5, r6, pc}
 800fb3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb40:	4798      	blx	r3
 800fb42:	3601      	adds	r6, #1
 800fb44:	e7ee      	b.n	800fb24 <__libc_init_array+0xc>
 800fb46:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb4a:	4798      	blx	r3
 800fb4c:	3601      	adds	r6, #1
 800fb4e:	e7f2      	b.n	800fb36 <__libc_init_array+0x1e>
 800fb50:	080263ec 	.word	0x080263ec
 800fb54:	080263ec 	.word	0x080263ec
 800fb58:	080263ec 	.word	0x080263ec
 800fb5c:	080263f0 	.word	0x080263f0

0800fb60 <memset>:
 800fb60:	4402      	add	r2, r0
 800fb62:	4603      	mov	r3, r0
 800fb64:	4293      	cmp	r3, r2
 800fb66:	d100      	bne.n	800fb6a <memset+0xa>
 800fb68:	4770      	bx	lr
 800fb6a:	f803 1b01 	strb.w	r1, [r3], #1
 800fb6e:	e7f9      	b.n	800fb64 <memset+0x4>

0800fb70 <__cvt>:
 800fb70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fb74:	ec55 4b10 	vmov	r4, r5, d0
 800fb78:	2d00      	cmp	r5, #0
 800fb7a:	460e      	mov	r6, r1
 800fb7c:	4619      	mov	r1, r3
 800fb7e:	462b      	mov	r3, r5
 800fb80:	bfbb      	ittet	lt
 800fb82:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fb86:	461d      	movlt	r5, r3
 800fb88:	2300      	movge	r3, #0
 800fb8a:	232d      	movlt	r3, #45	; 0x2d
 800fb8c:	700b      	strb	r3, [r1, #0]
 800fb8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb90:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fb94:	4691      	mov	r9, r2
 800fb96:	f023 0820 	bic.w	r8, r3, #32
 800fb9a:	bfbc      	itt	lt
 800fb9c:	4622      	movlt	r2, r4
 800fb9e:	4614      	movlt	r4, r2
 800fba0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fba4:	d005      	beq.n	800fbb2 <__cvt+0x42>
 800fba6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fbaa:	d100      	bne.n	800fbae <__cvt+0x3e>
 800fbac:	3601      	adds	r6, #1
 800fbae:	2102      	movs	r1, #2
 800fbb0:	e000      	b.n	800fbb4 <__cvt+0x44>
 800fbb2:	2103      	movs	r1, #3
 800fbb4:	ab03      	add	r3, sp, #12
 800fbb6:	9301      	str	r3, [sp, #4]
 800fbb8:	ab02      	add	r3, sp, #8
 800fbba:	9300      	str	r3, [sp, #0]
 800fbbc:	ec45 4b10 	vmov	d0, r4, r5
 800fbc0:	4653      	mov	r3, sl
 800fbc2:	4632      	mov	r2, r6
 800fbc4:	f000 fcec 	bl	80105a0 <_dtoa_r>
 800fbc8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fbcc:	4607      	mov	r7, r0
 800fbce:	d102      	bne.n	800fbd6 <__cvt+0x66>
 800fbd0:	f019 0f01 	tst.w	r9, #1
 800fbd4:	d022      	beq.n	800fc1c <__cvt+0xac>
 800fbd6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fbda:	eb07 0906 	add.w	r9, r7, r6
 800fbde:	d110      	bne.n	800fc02 <__cvt+0x92>
 800fbe0:	783b      	ldrb	r3, [r7, #0]
 800fbe2:	2b30      	cmp	r3, #48	; 0x30
 800fbe4:	d10a      	bne.n	800fbfc <__cvt+0x8c>
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	2300      	movs	r3, #0
 800fbea:	4620      	mov	r0, r4
 800fbec:	4629      	mov	r1, r5
 800fbee:	f7f0 ffd3 	bl	8000b98 <__aeabi_dcmpeq>
 800fbf2:	b918      	cbnz	r0, 800fbfc <__cvt+0x8c>
 800fbf4:	f1c6 0601 	rsb	r6, r6, #1
 800fbf8:	f8ca 6000 	str.w	r6, [sl]
 800fbfc:	f8da 3000 	ldr.w	r3, [sl]
 800fc00:	4499      	add	r9, r3
 800fc02:	2200      	movs	r2, #0
 800fc04:	2300      	movs	r3, #0
 800fc06:	4620      	mov	r0, r4
 800fc08:	4629      	mov	r1, r5
 800fc0a:	f7f0 ffc5 	bl	8000b98 <__aeabi_dcmpeq>
 800fc0e:	b108      	cbz	r0, 800fc14 <__cvt+0xa4>
 800fc10:	f8cd 900c 	str.w	r9, [sp, #12]
 800fc14:	2230      	movs	r2, #48	; 0x30
 800fc16:	9b03      	ldr	r3, [sp, #12]
 800fc18:	454b      	cmp	r3, r9
 800fc1a:	d307      	bcc.n	800fc2c <__cvt+0xbc>
 800fc1c:	9b03      	ldr	r3, [sp, #12]
 800fc1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc20:	1bdb      	subs	r3, r3, r7
 800fc22:	4638      	mov	r0, r7
 800fc24:	6013      	str	r3, [r2, #0]
 800fc26:	b004      	add	sp, #16
 800fc28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc2c:	1c59      	adds	r1, r3, #1
 800fc2e:	9103      	str	r1, [sp, #12]
 800fc30:	701a      	strb	r2, [r3, #0]
 800fc32:	e7f0      	b.n	800fc16 <__cvt+0xa6>

0800fc34 <__exponent>:
 800fc34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc36:	4603      	mov	r3, r0
 800fc38:	2900      	cmp	r1, #0
 800fc3a:	bfb8      	it	lt
 800fc3c:	4249      	neglt	r1, r1
 800fc3e:	f803 2b02 	strb.w	r2, [r3], #2
 800fc42:	bfb4      	ite	lt
 800fc44:	222d      	movlt	r2, #45	; 0x2d
 800fc46:	222b      	movge	r2, #43	; 0x2b
 800fc48:	2909      	cmp	r1, #9
 800fc4a:	7042      	strb	r2, [r0, #1]
 800fc4c:	dd2a      	ble.n	800fca4 <__exponent+0x70>
 800fc4e:	f10d 0407 	add.w	r4, sp, #7
 800fc52:	46a4      	mov	ip, r4
 800fc54:	270a      	movs	r7, #10
 800fc56:	46a6      	mov	lr, r4
 800fc58:	460a      	mov	r2, r1
 800fc5a:	fb91 f6f7 	sdiv	r6, r1, r7
 800fc5e:	fb07 1516 	mls	r5, r7, r6, r1
 800fc62:	3530      	adds	r5, #48	; 0x30
 800fc64:	2a63      	cmp	r2, #99	; 0x63
 800fc66:	f104 34ff 	add.w	r4, r4, #4294967295
 800fc6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fc6e:	4631      	mov	r1, r6
 800fc70:	dcf1      	bgt.n	800fc56 <__exponent+0x22>
 800fc72:	3130      	adds	r1, #48	; 0x30
 800fc74:	f1ae 0502 	sub.w	r5, lr, #2
 800fc78:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fc7c:	1c44      	adds	r4, r0, #1
 800fc7e:	4629      	mov	r1, r5
 800fc80:	4561      	cmp	r1, ip
 800fc82:	d30a      	bcc.n	800fc9a <__exponent+0x66>
 800fc84:	f10d 0209 	add.w	r2, sp, #9
 800fc88:	eba2 020e 	sub.w	r2, r2, lr
 800fc8c:	4565      	cmp	r5, ip
 800fc8e:	bf88      	it	hi
 800fc90:	2200      	movhi	r2, #0
 800fc92:	4413      	add	r3, r2
 800fc94:	1a18      	subs	r0, r3, r0
 800fc96:	b003      	add	sp, #12
 800fc98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fc9e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fca2:	e7ed      	b.n	800fc80 <__exponent+0x4c>
 800fca4:	2330      	movs	r3, #48	; 0x30
 800fca6:	3130      	adds	r1, #48	; 0x30
 800fca8:	7083      	strb	r3, [r0, #2]
 800fcaa:	70c1      	strb	r1, [r0, #3]
 800fcac:	1d03      	adds	r3, r0, #4
 800fcae:	e7f1      	b.n	800fc94 <__exponent+0x60>

0800fcb0 <_printf_float>:
 800fcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcb4:	ed2d 8b02 	vpush	{d8}
 800fcb8:	b08d      	sub	sp, #52	; 0x34
 800fcba:	460c      	mov	r4, r1
 800fcbc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fcc0:	4616      	mov	r6, r2
 800fcc2:	461f      	mov	r7, r3
 800fcc4:	4605      	mov	r5, r0
 800fcc6:	f001 fa59 	bl	801117c <_localeconv_r>
 800fcca:	f8d0 a000 	ldr.w	sl, [r0]
 800fcce:	4650      	mov	r0, sl
 800fcd0:	f7f0 fae6 	bl	80002a0 <strlen>
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	930a      	str	r3, [sp, #40]	; 0x28
 800fcd8:	6823      	ldr	r3, [r4, #0]
 800fcda:	9305      	str	r3, [sp, #20]
 800fcdc:	f8d8 3000 	ldr.w	r3, [r8]
 800fce0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800fce4:	3307      	adds	r3, #7
 800fce6:	f023 0307 	bic.w	r3, r3, #7
 800fcea:	f103 0208 	add.w	r2, r3, #8
 800fcee:	f8c8 2000 	str.w	r2, [r8]
 800fcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcf6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fcfa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fcfe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fd02:	9307      	str	r3, [sp, #28]
 800fd04:	f8cd 8018 	str.w	r8, [sp, #24]
 800fd08:	ee08 0a10 	vmov	s16, r0
 800fd0c:	4b9f      	ldr	r3, [pc, #636]	; (800ff8c <_printf_float+0x2dc>)
 800fd0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd12:	f04f 32ff 	mov.w	r2, #4294967295
 800fd16:	f7f0 ff71 	bl	8000bfc <__aeabi_dcmpun>
 800fd1a:	bb88      	cbnz	r0, 800fd80 <_printf_float+0xd0>
 800fd1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd20:	4b9a      	ldr	r3, [pc, #616]	; (800ff8c <_printf_float+0x2dc>)
 800fd22:	f04f 32ff 	mov.w	r2, #4294967295
 800fd26:	f7f0 ff4b 	bl	8000bc0 <__aeabi_dcmple>
 800fd2a:	bb48      	cbnz	r0, 800fd80 <_printf_float+0xd0>
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	2300      	movs	r3, #0
 800fd30:	4640      	mov	r0, r8
 800fd32:	4649      	mov	r1, r9
 800fd34:	f7f0 ff3a 	bl	8000bac <__aeabi_dcmplt>
 800fd38:	b110      	cbz	r0, 800fd40 <_printf_float+0x90>
 800fd3a:	232d      	movs	r3, #45	; 0x2d
 800fd3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd40:	4b93      	ldr	r3, [pc, #588]	; (800ff90 <_printf_float+0x2e0>)
 800fd42:	4894      	ldr	r0, [pc, #592]	; (800ff94 <_printf_float+0x2e4>)
 800fd44:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800fd48:	bf94      	ite	ls
 800fd4a:	4698      	movls	r8, r3
 800fd4c:	4680      	movhi	r8, r0
 800fd4e:	2303      	movs	r3, #3
 800fd50:	6123      	str	r3, [r4, #16]
 800fd52:	9b05      	ldr	r3, [sp, #20]
 800fd54:	f023 0204 	bic.w	r2, r3, #4
 800fd58:	6022      	str	r2, [r4, #0]
 800fd5a:	f04f 0900 	mov.w	r9, #0
 800fd5e:	9700      	str	r7, [sp, #0]
 800fd60:	4633      	mov	r3, r6
 800fd62:	aa0b      	add	r2, sp, #44	; 0x2c
 800fd64:	4621      	mov	r1, r4
 800fd66:	4628      	mov	r0, r5
 800fd68:	f000 f9d8 	bl	801011c <_printf_common>
 800fd6c:	3001      	adds	r0, #1
 800fd6e:	f040 8090 	bne.w	800fe92 <_printf_float+0x1e2>
 800fd72:	f04f 30ff 	mov.w	r0, #4294967295
 800fd76:	b00d      	add	sp, #52	; 0x34
 800fd78:	ecbd 8b02 	vpop	{d8}
 800fd7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd80:	4642      	mov	r2, r8
 800fd82:	464b      	mov	r3, r9
 800fd84:	4640      	mov	r0, r8
 800fd86:	4649      	mov	r1, r9
 800fd88:	f7f0 ff38 	bl	8000bfc <__aeabi_dcmpun>
 800fd8c:	b140      	cbz	r0, 800fda0 <_printf_float+0xf0>
 800fd8e:	464b      	mov	r3, r9
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	bfbc      	itt	lt
 800fd94:	232d      	movlt	r3, #45	; 0x2d
 800fd96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800fd9a:	487f      	ldr	r0, [pc, #508]	; (800ff98 <_printf_float+0x2e8>)
 800fd9c:	4b7f      	ldr	r3, [pc, #508]	; (800ff9c <_printf_float+0x2ec>)
 800fd9e:	e7d1      	b.n	800fd44 <_printf_float+0x94>
 800fda0:	6863      	ldr	r3, [r4, #4]
 800fda2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800fda6:	9206      	str	r2, [sp, #24]
 800fda8:	1c5a      	adds	r2, r3, #1
 800fdaa:	d13f      	bne.n	800fe2c <_printf_float+0x17c>
 800fdac:	2306      	movs	r3, #6
 800fdae:	6063      	str	r3, [r4, #4]
 800fdb0:	9b05      	ldr	r3, [sp, #20]
 800fdb2:	6861      	ldr	r1, [r4, #4]
 800fdb4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800fdb8:	2300      	movs	r3, #0
 800fdba:	9303      	str	r3, [sp, #12]
 800fdbc:	ab0a      	add	r3, sp, #40	; 0x28
 800fdbe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800fdc2:	ab09      	add	r3, sp, #36	; 0x24
 800fdc4:	ec49 8b10 	vmov	d0, r8, r9
 800fdc8:	9300      	str	r3, [sp, #0]
 800fdca:	6022      	str	r2, [r4, #0]
 800fdcc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fdd0:	4628      	mov	r0, r5
 800fdd2:	f7ff fecd 	bl	800fb70 <__cvt>
 800fdd6:	9b06      	ldr	r3, [sp, #24]
 800fdd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fdda:	2b47      	cmp	r3, #71	; 0x47
 800fddc:	4680      	mov	r8, r0
 800fdde:	d108      	bne.n	800fdf2 <_printf_float+0x142>
 800fde0:	1cc8      	adds	r0, r1, #3
 800fde2:	db02      	blt.n	800fdea <_printf_float+0x13a>
 800fde4:	6863      	ldr	r3, [r4, #4]
 800fde6:	4299      	cmp	r1, r3
 800fde8:	dd41      	ble.n	800fe6e <_printf_float+0x1be>
 800fdea:	f1ab 0b02 	sub.w	fp, fp, #2
 800fdee:	fa5f fb8b 	uxtb.w	fp, fp
 800fdf2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800fdf6:	d820      	bhi.n	800fe3a <_printf_float+0x18a>
 800fdf8:	3901      	subs	r1, #1
 800fdfa:	465a      	mov	r2, fp
 800fdfc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fe00:	9109      	str	r1, [sp, #36]	; 0x24
 800fe02:	f7ff ff17 	bl	800fc34 <__exponent>
 800fe06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe08:	1813      	adds	r3, r2, r0
 800fe0a:	2a01      	cmp	r2, #1
 800fe0c:	4681      	mov	r9, r0
 800fe0e:	6123      	str	r3, [r4, #16]
 800fe10:	dc02      	bgt.n	800fe18 <_printf_float+0x168>
 800fe12:	6822      	ldr	r2, [r4, #0]
 800fe14:	07d2      	lsls	r2, r2, #31
 800fe16:	d501      	bpl.n	800fe1c <_printf_float+0x16c>
 800fe18:	3301      	adds	r3, #1
 800fe1a:	6123      	str	r3, [r4, #16]
 800fe1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d09c      	beq.n	800fd5e <_printf_float+0xae>
 800fe24:	232d      	movs	r3, #45	; 0x2d
 800fe26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fe2a:	e798      	b.n	800fd5e <_printf_float+0xae>
 800fe2c:	9a06      	ldr	r2, [sp, #24]
 800fe2e:	2a47      	cmp	r2, #71	; 0x47
 800fe30:	d1be      	bne.n	800fdb0 <_printf_float+0x100>
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d1bc      	bne.n	800fdb0 <_printf_float+0x100>
 800fe36:	2301      	movs	r3, #1
 800fe38:	e7b9      	b.n	800fdae <_printf_float+0xfe>
 800fe3a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800fe3e:	d118      	bne.n	800fe72 <_printf_float+0x1c2>
 800fe40:	2900      	cmp	r1, #0
 800fe42:	6863      	ldr	r3, [r4, #4]
 800fe44:	dd0b      	ble.n	800fe5e <_printf_float+0x1ae>
 800fe46:	6121      	str	r1, [r4, #16]
 800fe48:	b913      	cbnz	r3, 800fe50 <_printf_float+0x1a0>
 800fe4a:	6822      	ldr	r2, [r4, #0]
 800fe4c:	07d0      	lsls	r0, r2, #31
 800fe4e:	d502      	bpl.n	800fe56 <_printf_float+0x1a6>
 800fe50:	3301      	adds	r3, #1
 800fe52:	440b      	add	r3, r1
 800fe54:	6123      	str	r3, [r4, #16]
 800fe56:	65a1      	str	r1, [r4, #88]	; 0x58
 800fe58:	f04f 0900 	mov.w	r9, #0
 800fe5c:	e7de      	b.n	800fe1c <_printf_float+0x16c>
 800fe5e:	b913      	cbnz	r3, 800fe66 <_printf_float+0x1b6>
 800fe60:	6822      	ldr	r2, [r4, #0]
 800fe62:	07d2      	lsls	r2, r2, #31
 800fe64:	d501      	bpl.n	800fe6a <_printf_float+0x1ba>
 800fe66:	3302      	adds	r3, #2
 800fe68:	e7f4      	b.n	800fe54 <_printf_float+0x1a4>
 800fe6a:	2301      	movs	r3, #1
 800fe6c:	e7f2      	b.n	800fe54 <_printf_float+0x1a4>
 800fe6e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800fe72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe74:	4299      	cmp	r1, r3
 800fe76:	db05      	blt.n	800fe84 <_printf_float+0x1d4>
 800fe78:	6823      	ldr	r3, [r4, #0]
 800fe7a:	6121      	str	r1, [r4, #16]
 800fe7c:	07d8      	lsls	r0, r3, #31
 800fe7e:	d5ea      	bpl.n	800fe56 <_printf_float+0x1a6>
 800fe80:	1c4b      	adds	r3, r1, #1
 800fe82:	e7e7      	b.n	800fe54 <_printf_float+0x1a4>
 800fe84:	2900      	cmp	r1, #0
 800fe86:	bfd4      	ite	le
 800fe88:	f1c1 0202 	rsble	r2, r1, #2
 800fe8c:	2201      	movgt	r2, #1
 800fe8e:	4413      	add	r3, r2
 800fe90:	e7e0      	b.n	800fe54 <_printf_float+0x1a4>
 800fe92:	6823      	ldr	r3, [r4, #0]
 800fe94:	055a      	lsls	r2, r3, #21
 800fe96:	d407      	bmi.n	800fea8 <_printf_float+0x1f8>
 800fe98:	6923      	ldr	r3, [r4, #16]
 800fe9a:	4642      	mov	r2, r8
 800fe9c:	4631      	mov	r1, r6
 800fe9e:	4628      	mov	r0, r5
 800fea0:	47b8      	blx	r7
 800fea2:	3001      	adds	r0, #1
 800fea4:	d12c      	bne.n	800ff00 <_printf_float+0x250>
 800fea6:	e764      	b.n	800fd72 <_printf_float+0xc2>
 800fea8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800feac:	f240 80e0 	bls.w	8010070 <_printf_float+0x3c0>
 800feb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800feb4:	2200      	movs	r2, #0
 800feb6:	2300      	movs	r3, #0
 800feb8:	f7f0 fe6e 	bl	8000b98 <__aeabi_dcmpeq>
 800febc:	2800      	cmp	r0, #0
 800febe:	d034      	beq.n	800ff2a <_printf_float+0x27a>
 800fec0:	4a37      	ldr	r2, [pc, #220]	; (800ffa0 <_printf_float+0x2f0>)
 800fec2:	2301      	movs	r3, #1
 800fec4:	4631      	mov	r1, r6
 800fec6:	4628      	mov	r0, r5
 800fec8:	47b8      	blx	r7
 800feca:	3001      	adds	r0, #1
 800fecc:	f43f af51 	beq.w	800fd72 <_printf_float+0xc2>
 800fed0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fed4:	429a      	cmp	r2, r3
 800fed6:	db02      	blt.n	800fede <_printf_float+0x22e>
 800fed8:	6823      	ldr	r3, [r4, #0]
 800feda:	07d8      	lsls	r0, r3, #31
 800fedc:	d510      	bpl.n	800ff00 <_printf_float+0x250>
 800fede:	ee18 3a10 	vmov	r3, s16
 800fee2:	4652      	mov	r2, sl
 800fee4:	4631      	mov	r1, r6
 800fee6:	4628      	mov	r0, r5
 800fee8:	47b8      	blx	r7
 800feea:	3001      	adds	r0, #1
 800feec:	f43f af41 	beq.w	800fd72 <_printf_float+0xc2>
 800fef0:	f04f 0800 	mov.w	r8, #0
 800fef4:	f104 091a 	add.w	r9, r4, #26
 800fef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fefa:	3b01      	subs	r3, #1
 800fefc:	4543      	cmp	r3, r8
 800fefe:	dc09      	bgt.n	800ff14 <_printf_float+0x264>
 800ff00:	6823      	ldr	r3, [r4, #0]
 800ff02:	079b      	lsls	r3, r3, #30
 800ff04:	f100 8105 	bmi.w	8010112 <_printf_float+0x462>
 800ff08:	68e0      	ldr	r0, [r4, #12]
 800ff0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff0c:	4298      	cmp	r0, r3
 800ff0e:	bfb8      	it	lt
 800ff10:	4618      	movlt	r0, r3
 800ff12:	e730      	b.n	800fd76 <_printf_float+0xc6>
 800ff14:	2301      	movs	r3, #1
 800ff16:	464a      	mov	r2, r9
 800ff18:	4631      	mov	r1, r6
 800ff1a:	4628      	mov	r0, r5
 800ff1c:	47b8      	blx	r7
 800ff1e:	3001      	adds	r0, #1
 800ff20:	f43f af27 	beq.w	800fd72 <_printf_float+0xc2>
 800ff24:	f108 0801 	add.w	r8, r8, #1
 800ff28:	e7e6      	b.n	800fef8 <_printf_float+0x248>
 800ff2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	dc39      	bgt.n	800ffa4 <_printf_float+0x2f4>
 800ff30:	4a1b      	ldr	r2, [pc, #108]	; (800ffa0 <_printf_float+0x2f0>)
 800ff32:	2301      	movs	r3, #1
 800ff34:	4631      	mov	r1, r6
 800ff36:	4628      	mov	r0, r5
 800ff38:	47b8      	blx	r7
 800ff3a:	3001      	adds	r0, #1
 800ff3c:	f43f af19 	beq.w	800fd72 <_printf_float+0xc2>
 800ff40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ff44:	4313      	orrs	r3, r2
 800ff46:	d102      	bne.n	800ff4e <_printf_float+0x29e>
 800ff48:	6823      	ldr	r3, [r4, #0]
 800ff4a:	07d9      	lsls	r1, r3, #31
 800ff4c:	d5d8      	bpl.n	800ff00 <_printf_float+0x250>
 800ff4e:	ee18 3a10 	vmov	r3, s16
 800ff52:	4652      	mov	r2, sl
 800ff54:	4631      	mov	r1, r6
 800ff56:	4628      	mov	r0, r5
 800ff58:	47b8      	blx	r7
 800ff5a:	3001      	adds	r0, #1
 800ff5c:	f43f af09 	beq.w	800fd72 <_printf_float+0xc2>
 800ff60:	f04f 0900 	mov.w	r9, #0
 800ff64:	f104 0a1a 	add.w	sl, r4, #26
 800ff68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff6a:	425b      	negs	r3, r3
 800ff6c:	454b      	cmp	r3, r9
 800ff6e:	dc01      	bgt.n	800ff74 <_printf_float+0x2c4>
 800ff70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff72:	e792      	b.n	800fe9a <_printf_float+0x1ea>
 800ff74:	2301      	movs	r3, #1
 800ff76:	4652      	mov	r2, sl
 800ff78:	4631      	mov	r1, r6
 800ff7a:	4628      	mov	r0, r5
 800ff7c:	47b8      	blx	r7
 800ff7e:	3001      	adds	r0, #1
 800ff80:	f43f aef7 	beq.w	800fd72 <_printf_float+0xc2>
 800ff84:	f109 0901 	add.w	r9, r9, #1
 800ff88:	e7ee      	b.n	800ff68 <_printf_float+0x2b8>
 800ff8a:	bf00      	nop
 800ff8c:	7fefffff 	.word	0x7fefffff
 800ff90:	0802600c 	.word	0x0802600c
 800ff94:	08026010 	.word	0x08026010
 800ff98:	08026018 	.word	0x08026018
 800ff9c:	08026014 	.word	0x08026014
 800ffa0:	0802601c 	.word	0x0802601c
 800ffa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ffa6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ffa8:	429a      	cmp	r2, r3
 800ffaa:	bfa8      	it	ge
 800ffac:	461a      	movge	r2, r3
 800ffae:	2a00      	cmp	r2, #0
 800ffb0:	4691      	mov	r9, r2
 800ffb2:	dc37      	bgt.n	8010024 <_printf_float+0x374>
 800ffb4:	f04f 0b00 	mov.w	fp, #0
 800ffb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ffbc:	f104 021a 	add.w	r2, r4, #26
 800ffc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ffc2:	9305      	str	r3, [sp, #20]
 800ffc4:	eba3 0309 	sub.w	r3, r3, r9
 800ffc8:	455b      	cmp	r3, fp
 800ffca:	dc33      	bgt.n	8010034 <_printf_float+0x384>
 800ffcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ffd0:	429a      	cmp	r2, r3
 800ffd2:	db3b      	blt.n	801004c <_printf_float+0x39c>
 800ffd4:	6823      	ldr	r3, [r4, #0]
 800ffd6:	07da      	lsls	r2, r3, #31
 800ffd8:	d438      	bmi.n	801004c <_printf_float+0x39c>
 800ffda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffdc:	9a05      	ldr	r2, [sp, #20]
 800ffde:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ffe0:	1a9a      	subs	r2, r3, r2
 800ffe2:	eba3 0901 	sub.w	r9, r3, r1
 800ffe6:	4591      	cmp	r9, r2
 800ffe8:	bfa8      	it	ge
 800ffea:	4691      	movge	r9, r2
 800ffec:	f1b9 0f00 	cmp.w	r9, #0
 800fff0:	dc35      	bgt.n	801005e <_printf_float+0x3ae>
 800fff2:	f04f 0800 	mov.w	r8, #0
 800fff6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fffa:	f104 0a1a 	add.w	sl, r4, #26
 800fffe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010002:	1a9b      	subs	r3, r3, r2
 8010004:	eba3 0309 	sub.w	r3, r3, r9
 8010008:	4543      	cmp	r3, r8
 801000a:	f77f af79 	ble.w	800ff00 <_printf_float+0x250>
 801000e:	2301      	movs	r3, #1
 8010010:	4652      	mov	r2, sl
 8010012:	4631      	mov	r1, r6
 8010014:	4628      	mov	r0, r5
 8010016:	47b8      	blx	r7
 8010018:	3001      	adds	r0, #1
 801001a:	f43f aeaa 	beq.w	800fd72 <_printf_float+0xc2>
 801001e:	f108 0801 	add.w	r8, r8, #1
 8010022:	e7ec      	b.n	800fffe <_printf_float+0x34e>
 8010024:	4613      	mov	r3, r2
 8010026:	4631      	mov	r1, r6
 8010028:	4642      	mov	r2, r8
 801002a:	4628      	mov	r0, r5
 801002c:	47b8      	blx	r7
 801002e:	3001      	adds	r0, #1
 8010030:	d1c0      	bne.n	800ffb4 <_printf_float+0x304>
 8010032:	e69e      	b.n	800fd72 <_printf_float+0xc2>
 8010034:	2301      	movs	r3, #1
 8010036:	4631      	mov	r1, r6
 8010038:	4628      	mov	r0, r5
 801003a:	9205      	str	r2, [sp, #20]
 801003c:	47b8      	blx	r7
 801003e:	3001      	adds	r0, #1
 8010040:	f43f ae97 	beq.w	800fd72 <_printf_float+0xc2>
 8010044:	9a05      	ldr	r2, [sp, #20]
 8010046:	f10b 0b01 	add.w	fp, fp, #1
 801004a:	e7b9      	b.n	800ffc0 <_printf_float+0x310>
 801004c:	ee18 3a10 	vmov	r3, s16
 8010050:	4652      	mov	r2, sl
 8010052:	4631      	mov	r1, r6
 8010054:	4628      	mov	r0, r5
 8010056:	47b8      	blx	r7
 8010058:	3001      	adds	r0, #1
 801005a:	d1be      	bne.n	800ffda <_printf_float+0x32a>
 801005c:	e689      	b.n	800fd72 <_printf_float+0xc2>
 801005e:	9a05      	ldr	r2, [sp, #20]
 8010060:	464b      	mov	r3, r9
 8010062:	4442      	add	r2, r8
 8010064:	4631      	mov	r1, r6
 8010066:	4628      	mov	r0, r5
 8010068:	47b8      	blx	r7
 801006a:	3001      	adds	r0, #1
 801006c:	d1c1      	bne.n	800fff2 <_printf_float+0x342>
 801006e:	e680      	b.n	800fd72 <_printf_float+0xc2>
 8010070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010072:	2a01      	cmp	r2, #1
 8010074:	dc01      	bgt.n	801007a <_printf_float+0x3ca>
 8010076:	07db      	lsls	r3, r3, #31
 8010078:	d538      	bpl.n	80100ec <_printf_float+0x43c>
 801007a:	2301      	movs	r3, #1
 801007c:	4642      	mov	r2, r8
 801007e:	4631      	mov	r1, r6
 8010080:	4628      	mov	r0, r5
 8010082:	47b8      	blx	r7
 8010084:	3001      	adds	r0, #1
 8010086:	f43f ae74 	beq.w	800fd72 <_printf_float+0xc2>
 801008a:	ee18 3a10 	vmov	r3, s16
 801008e:	4652      	mov	r2, sl
 8010090:	4631      	mov	r1, r6
 8010092:	4628      	mov	r0, r5
 8010094:	47b8      	blx	r7
 8010096:	3001      	adds	r0, #1
 8010098:	f43f ae6b 	beq.w	800fd72 <_printf_float+0xc2>
 801009c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80100a0:	2200      	movs	r2, #0
 80100a2:	2300      	movs	r3, #0
 80100a4:	f7f0 fd78 	bl	8000b98 <__aeabi_dcmpeq>
 80100a8:	b9d8      	cbnz	r0, 80100e2 <_printf_float+0x432>
 80100aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100ac:	f108 0201 	add.w	r2, r8, #1
 80100b0:	3b01      	subs	r3, #1
 80100b2:	4631      	mov	r1, r6
 80100b4:	4628      	mov	r0, r5
 80100b6:	47b8      	blx	r7
 80100b8:	3001      	adds	r0, #1
 80100ba:	d10e      	bne.n	80100da <_printf_float+0x42a>
 80100bc:	e659      	b.n	800fd72 <_printf_float+0xc2>
 80100be:	2301      	movs	r3, #1
 80100c0:	4652      	mov	r2, sl
 80100c2:	4631      	mov	r1, r6
 80100c4:	4628      	mov	r0, r5
 80100c6:	47b8      	blx	r7
 80100c8:	3001      	adds	r0, #1
 80100ca:	f43f ae52 	beq.w	800fd72 <_printf_float+0xc2>
 80100ce:	f108 0801 	add.w	r8, r8, #1
 80100d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100d4:	3b01      	subs	r3, #1
 80100d6:	4543      	cmp	r3, r8
 80100d8:	dcf1      	bgt.n	80100be <_printf_float+0x40e>
 80100da:	464b      	mov	r3, r9
 80100dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80100e0:	e6dc      	b.n	800fe9c <_printf_float+0x1ec>
 80100e2:	f04f 0800 	mov.w	r8, #0
 80100e6:	f104 0a1a 	add.w	sl, r4, #26
 80100ea:	e7f2      	b.n	80100d2 <_printf_float+0x422>
 80100ec:	2301      	movs	r3, #1
 80100ee:	4642      	mov	r2, r8
 80100f0:	e7df      	b.n	80100b2 <_printf_float+0x402>
 80100f2:	2301      	movs	r3, #1
 80100f4:	464a      	mov	r2, r9
 80100f6:	4631      	mov	r1, r6
 80100f8:	4628      	mov	r0, r5
 80100fa:	47b8      	blx	r7
 80100fc:	3001      	adds	r0, #1
 80100fe:	f43f ae38 	beq.w	800fd72 <_printf_float+0xc2>
 8010102:	f108 0801 	add.w	r8, r8, #1
 8010106:	68e3      	ldr	r3, [r4, #12]
 8010108:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801010a:	1a5b      	subs	r3, r3, r1
 801010c:	4543      	cmp	r3, r8
 801010e:	dcf0      	bgt.n	80100f2 <_printf_float+0x442>
 8010110:	e6fa      	b.n	800ff08 <_printf_float+0x258>
 8010112:	f04f 0800 	mov.w	r8, #0
 8010116:	f104 0919 	add.w	r9, r4, #25
 801011a:	e7f4      	b.n	8010106 <_printf_float+0x456>

0801011c <_printf_common>:
 801011c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010120:	4616      	mov	r6, r2
 8010122:	4699      	mov	r9, r3
 8010124:	688a      	ldr	r2, [r1, #8]
 8010126:	690b      	ldr	r3, [r1, #16]
 8010128:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801012c:	4293      	cmp	r3, r2
 801012e:	bfb8      	it	lt
 8010130:	4613      	movlt	r3, r2
 8010132:	6033      	str	r3, [r6, #0]
 8010134:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010138:	4607      	mov	r7, r0
 801013a:	460c      	mov	r4, r1
 801013c:	b10a      	cbz	r2, 8010142 <_printf_common+0x26>
 801013e:	3301      	adds	r3, #1
 8010140:	6033      	str	r3, [r6, #0]
 8010142:	6823      	ldr	r3, [r4, #0]
 8010144:	0699      	lsls	r1, r3, #26
 8010146:	bf42      	ittt	mi
 8010148:	6833      	ldrmi	r3, [r6, #0]
 801014a:	3302      	addmi	r3, #2
 801014c:	6033      	strmi	r3, [r6, #0]
 801014e:	6825      	ldr	r5, [r4, #0]
 8010150:	f015 0506 	ands.w	r5, r5, #6
 8010154:	d106      	bne.n	8010164 <_printf_common+0x48>
 8010156:	f104 0a19 	add.w	sl, r4, #25
 801015a:	68e3      	ldr	r3, [r4, #12]
 801015c:	6832      	ldr	r2, [r6, #0]
 801015e:	1a9b      	subs	r3, r3, r2
 8010160:	42ab      	cmp	r3, r5
 8010162:	dc26      	bgt.n	80101b2 <_printf_common+0x96>
 8010164:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010168:	1e13      	subs	r3, r2, #0
 801016a:	6822      	ldr	r2, [r4, #0]
 801016c:	bf18      	it	ne
 801016e:	2301      	movne	r3, #1
 8010170:	0692      	lsls	r2, r2, #26
 8010172:	d42b      	bmi.n	80101cc <_printf_common+0xb0>
 8010174:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010178:	4649      	mov	r1, r9
 801017a:	4638      	mov	r0, r7
 801017c:	47c0      	blx	r8
 801017e:	3001      	adds	r0, #1
 8010180:	d01e      	beq.n	80101c0 <_printf_common+0xa4>
 8010182:	6823      	ldr	r3, [r4, #0]
 8010184:	68e5      	ldr	r5, [r4, #12]
 8010186:	6832      	ldr	r2, [r6, #0]
 8010188:	f003 0306 	and.w	r3, r3, #6
 801018c:	2b04      	cmp	r3, #4
 801018e:	bf08      	it	eq
 8010190:	1aad      	subeq	r5, r5, r2
 8010192:	68a3      	ldr	r3, [r4, #8]
 8010194:	6922      	ldr	r2, [r4, #16]
 8010196:	bf0c      	ite	eq
 8010198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801019c:	2500      	movne	r5, #0
 801019e:	4293      	cmp	r3, r2
 80101a0:	bfc4      	itt	gt
 80101a2:	1a9b      	subgt	r3, r3, r2
 80101a4:	18ed      	addgt	r5, r5, r3
 80101a6:	2600      	movs	r6, #0
 80101a8:	341a      	adds	r4, #26
 80101aa:	42b5      	cmp	r5, r6
 80101ac:	d11a      	bne.n	80101e4 <_printf_common+0xc8>
 80101ae:	2000      	movs	r0, #0
 80101b0:	e008      	b.n	80101c4 <_printf_common+0xa8>
 80101b2:	2301      	movs	r3, #1
 80101b4:	4652      	mov	r2, sl
 80101b6:	4649      	mov	r1, r9
 80101b8:	4638      	mov	r0, r7
 80101ba:	47c0      	blx	r8
 80101bc:	3001      	adds	r0, #1
 80101be:	d103      	bne.n	80101c8 <_printf_common+0xac>
 80101c0:	f04f 30ff 	mov.w	r0, #4294967295
 80101c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101c8:	3501      	adds	r5, #1
 80101ca:	e7c6      	b.n	801015a <_printf_common+0x3e>
 80101cc:	18e1      	adds	r1, r4, r3
 80101ce:	1c5a      	adds	r2, r3, #1
 80101d0:	2030      	movs	r0, #48	; 0x30
 80101d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80101d6:	4422      	add	r2, r4
 80101d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80101dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80101e0:	3302      	adds	r3, #2
 80101e2:	e7c7      	b.n	8010174 <_printf_common+0x58>
 80101e4:	2301      	movs	r3, #1
 80101e6:	4622      	mov	r2, r4
 80101e8:	4649      	mov	r1, r9
 80101ea:	4638      	mov	r0, r7
 80101ec:	47c0      	blx	r8
 80101ee:	3001      	adds	r0, #1
 80101f0:	d0e6      	beq.n	80101c0 <_printf_common+0xa4>
 80101f2:	3601      	adds	r6, #1
 80101f4:	e7d9      	b.n	80101aa <_printf_common+0x8e>
	...

080101f8 <_printf_i>:
 80101f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80101fc:	7e0f      	ldrb	r7, [r1, #24]
 80101fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010200:	2f78      	cmp	r7, #120	; 0x78
 8010202:	4691      	mov	r9, r2
 8010204:	4680      	mov	r8, r0
 8010206:	460c      	mov	r4, r1
 8010208:	469a      	mov	sl, r3
 801020a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801020e:	d807      	bhi.n	8010220 <_printf_i+0x28>
 8010210:	2f62      	cmp	r7, #98	; 0x62
 8010212:	d80a      	bhi.n	801022a <_printf_i+0x32>
 8010214:	2f00      	cmp	r7, #0
 8010216:	f000 80d8 	beq.w	80103ca <_printf_i+0x1d2>
 801021a:	2f58      	cmp	r7, #88	; 0x58
 801021c:	f000 80a3 	beq.w	8010366 <_printf_i+0x16e>
 8010220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010224:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010228:	e03a      	b.n	80102a0 <_printf_i+0xa8>
 801022a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801022e:	2b15      	cmp	r3, #21
 8010230:	d8f6      	bhi.n	8010220 <_printf_i+0x28>
 8010232:	a101      	add	r1, pc, #4	; (adr r1, 8010238 <_printf_i+0x40>)
 8010234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010238:	08010291 	.word	0x08010291
 801023c:	080102a5 	.word	0x080102a5
 8010240:	08010221 	.word	0x08010221
 8010244:	08010221 	.word	0x08010221
 8010248:	08010221 	.word	0x08010221
 801024c:	08010221 	.word	0x08010221
 8010250:	080102a5 	.word	0x080102a5
 8010254:	08010221 	.word	0x08010221
 8010258:	08010221 	.word	0x08010221
 801025c:	08010221 	.word	0x08010221
 8010260:	08010221 	.word	0x08010221
 8010264:	080103b1 	.word	0x080103b1
 8010268:	080102d5 	.word	0x080102d5
 801026c:	08010393 	.word	0x08010393
 8010270:	08010221 	.word	0x08010221
 8010274:	08010221 	.word	0x08010221
 8010278:	080103d3 	.word	0x080103d3
 801027c:	08010221 	.word	0x08010221
 8010280:	080102d5 	.word	0x080102d5
 8010284:	08010221 	.word	0x08010221
 8010288:	08010221 	.word	0x08010221
 801028c:	0801039b 	.word	0x0801039b
 8010290:	682b      	ldr	r3, [r5, #0]
 8010292:	1d1a      	adds	r2, r3, #4
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	602a      	str	r2, [r5, #0]
 8010298:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801029c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80102a0:	2301      	movs	r3, #1
 80102a2:	e0a3      	b.n	80103ec <_printf_i+0x1f4>
 80102a4:	6820      	ldr	r0, [r4, #0]
 80102a6:	6829      	ldr	r1, [r5, #0]
 80102a8:	0606      	lsls	r6, r0, #24
 80102aa:	f101 0304 	add.w	r3, r1, #4
 80102ae:	d50a      	bpl.n	80102c6 <_printf_i+0xce>
 80102b0:	680e      	ldr	r6, [r1, #0]
 80102b2:	602b      	str	r3, [r5, #0]
 80102b4:	2e00      	cmp	r6, #0
 80102b6:	da03      	bge.n	80102c0 <_printf_i+0xc8>
 80102b8:	232d      	movs	r3, #45	; 0x2d
 80102ba:	4276      	negs	r6, r6
 80102bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80102c0:	485e      	ldr	r0, [pc, #376]	; (801043c <_printf_i+0x244>)
 80102c2:	230a      	movs	r3, #10
 80102c4:	e019      	b.n	80102fa <_printf_i+0x102>
 80102c6:	680e      	ldr	r6, [r1, #0]
 80102c8:	602b      	str	r3, [r5, #0]
 80102ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80102ce:	bf18      	it	ne
 80102d0:	b236      	sxthne	r6, r6
 80102d2:	e7ef      	b.n	80102b4 <_printf_i+0xbc>
 80102d4:	682b      	ldr	r3, [r5, #0]
 80102d6:	6820      	ldr	r0, [r4, #0]
 80102d8:	1d19      	adds	r1, r3, #4
 80102da:	6029      	str	r1, [r5, #0]
 80102dc:	0601      	lsls	r1, r0, #24
 80102de:	d501      	bpl.n	80102e4 <_printf_i+0xec>
 80102e0:	681e      	ldr	r6, [r3, #0]
 80102e2:	e002      	b.n	80102ea <_printf_i+0xf2>
 80102e4:	0646      	lsls	r6, r0, #25
 80102e6:	d5fb      	bpl.n	80102e0 <_printf_i+0xe8>
 80102e8:	881e      	ldrh	r6, [r3, #0]
 80102ea:	4854      	ldr	r0, [pc, #336]	; (801043c <_printf_i+0x244>)
 80102ec:	2f6f      	cmp	r7, #111	; 0x6f
 80102ee:	bf0c      	ite	eq
 80102f0:	2308      	moveq	r3, #8
 80102f2:	230a      	movne	r3, #10
 80102f4:	2100      	movs	r1, #0
 80102f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80102fa:	6865      	ldr	r5, [r4, #4]
 80102fc:	60a5      	str	r5, [r4, #8]
 80102fe:	2d00      	cmp	r5, #0
 8010300:	bfa2      	ittt	ge
 8010302:	6821      	ldrge	r1, [r4, #0]
 8010304:	f021 0104 	bicge.w	r1, r1, #4
 8010308:	6021      	strge	r1, [r4, #0]
 801030a:	b90e      	cbnz	r6, 8010310 <_printf_i+0x118>
 801030c:	2d00      	cmp	r5, #0
 801030e:	d04d      	beq.n	80103ac <_printf_i+0x1b4>
 8010310:	4615      	mov	r5, r2
 8010312:	fbb6 f1f3 	udiv	r1, r6, r3
 8010316:	fb03 6711 	mls	r7, r3, r1, r6
 801031a:	5dc7      	ldrb	r7, [r0, r7]
 801031c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010320:	4637      	mov	r7, r6
 8010322:	42bb      	cmp	r3, r7
 8010324:	460e      	mov	r6, r1
 8010326:	d9f4      	bls.n	8010312 <_printf_i+0x11a>
 8010328:	2b08      	cmp	r3, #8
 801032a:	d10b      	bne.n	8010344 <_printf_i+0x14c>
 801032c:	6823      	ldr	r3, [r4, #0]
 801032e:	07de      	lsls	r6, r3, #31
 8010330:	d508      	bpl.n	8010344 <_printf_i+0x14c>
 8010332:	6923      	ldr	r3, [r4, #16]
 8010334:	6861      	ldr	r1, [r4, #4]
 8010336:	4299      	cmp	r1, r3
 8010338:	bfde      	ittt	le
 801033a:	2330      	movle	r3, #48	; 0x30
 801033c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010340:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010344:	1b52      	subs	r2, r2, r5
 8010346:	6122      	str	r2, [r4, #16]
 8010348:	f8cd a000 	str.w	sl, [sp]
 801034c:	464b      	mov	r3, r9
 801034e:	aa03      	add	r2, sp, #12
 8010350:	4621      	mov	r1, r4
 8010352:	4640      	mov	r0, r8
 8010354:	f7ff fee2 	bl	801011c <_printf_common>
 8010358:	3001      	adds	r0, #1
 801035a:	d14c      	bne.n	80103f6 <_printf_i+0x1fe>
 801035c:	f04f 30ff 	mov.w	r0, #4294967295
 8010360:	b004      	add	sp, #16
 8010362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010366:	4835      	ldr	r0, [pc, #212]	; (801043c <_printf_i+0x244>)
 8010368:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801036c:	6829      	ldr	r1, [r5, #0]
 801036e:	6823      	ldr	r3, [r4, #0]
 8010370:	f851 6b04 	ldr.w	r6, [r1], #4
 8010374:	6029      	str	r1, [r5, #0]
 8010376:	061d      	lsls	r5, r3, #24
 8010378:	d514      	bpl.n	80103a4 <_printf_i+0x1ac>
 801037a:	07df      	lsls	r7, r3, #31
 801037c:	bf44      	itt	mi
 801037e:	f043 0320 	orrmi.w	r3, r3, #32
 8010382:	6023      	strmi	r3, [r4, #0]
 8010384:	b91e      	cbnz	r6, 801038e <_printf_i+0x196>
 8010386:	6823      	ldr	r3, [r4, #0]
 8010388:	f023 0320 	bic.w	r3, r3, #32
 801038c:	6023      	str	r3, [r4, #0]
 801038e:	2310      	movs	r3, #16
 8010390:	e7b0      	b.n	80102f4 <_printf_i+0xfc>
 8010392:	6823      	ldr	r3, [r4, #0]
 8010394:	f043 0320 	orr.w	r3, r3, #32
 8010398:	6023      	str	r3, [r4, #0]
 801039a:	2378      	movs	r3, #120	; 0x78
 801039c:	4828      	ldr	r0, [pc, #160]	; (8010440 <_printf_i+0x248>)
 801039e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80103a2:	e7e3      	b.n	801036c <_printf_i+0x174>
 80103a4:	0659      	lsls	r1, r3, #25
 80103a6:	bf48      	it	mi
 80103a8:	b2b6      	uxthmi	r6, r6
 80103aa:	e7e6      	b.n	801037a <_printf_i+0x182>
 80103ac:	4615      	mov	r5, r2
 80103ae:	e7bb      	b.n	8010328 <_printf_i+0x130>
 80103b0:	682b      	ldr	r3, [r5, #0]
 80103b2:	6826      	ldr	r6, [r4, #0]
 80103b4:	6961      	ldr	r1, [r4, #20]
 80103b6:	1d18      	adds	r0, r3, #4
 80103b8:	6028      	str	r0, [r5, #0]
 80103ba:	0635      	lsls	r5, r6, #24
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	d501      	bpl.n	80103c4 <_printf_i+0x1cc>
 80103c0:	6019      	str	r1, [r3, #0]
 80103c2:	e002      	b.n	80103ca <_printf_i+0x1d2>
 80103c4:	0670      	lsls	r0, r6, #25
 80103c6:	d5fb      	bpl.n	80103c0 <_printf_i+0x1c8>
 80103c8:	8019      	strh	r1, [r3, #0]
 80103ca:	2300      	movs	r3, #0
 80103cc:	6123      	str	r3, [r4, #16]
 80103ce:	4615      	mov	r5, r2
 80103d0:	e7ba      	b.n	8010348 <_printf_i+0x150>
 80103d2:	682b      	ldr	r3, [r5, #0]
 80103d4:	1d1a      	adds	r2, r3, #4
 80103d6:	602a      	str	r2, [r5, #0]
 80103d8:	681d      	ldr	r5, [r3, #0]
 80103da:	6862      	ldr	r2, [r4, #4]
 80103dc:	2100      	movs	r1, #0
 80103de:	4628      	mov	r0, r5
 80103e0:	f7ef ff66 	bl	80002b0 <memchr>
 80103e4:	b108      	cbz	r0, 80103ea <_printf_i+0x1f2>
 80103e6:	1b40      	subs	r0, r0, r5
 80103e8:	6060      	str	r0, [r4, #4]
 80103ea:	6863      	ldr	r3, [r4, #4]
 80103ec:	6123      	str	r3, [r4, #16]
 80103ee:	2300      	movs	r3, #0
 80103f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80103f4:	e7a8      	b.n	8010348 <_printf_i+0x150>
 80103f6:	6923      	ldr	r3, [r4, #16]
 80103f8:	462a      	mov	r2, r5
 80103fa:	4649      	mov	r1, r9
 80103fc:	4640      	mov	r0, r8
 80103fe:	47d0      	blx	sl
 8010400:	3001      	adds	r0, #1
 8010402:	d0ab      	beq.n	801035c <_printf_i+0x164>
 8010404:	6823      	ldr	r3, [r4, #0]
 8010406:	079b      	lsls	r3, r3, #30
 8010408:	d413      	bmi.n	8010432 <_printf_i+0x23a>
 801040a:	68e0      	ldr	r0, [r4, #12]
 801040c:	9b03      	ldr	r3, [sp, #12]
 801040e:	4298      	cmp	r0, r3
 8010410:	bfb8      	it	lt
 8010412:	4618      	movlt	r0, r3
 8010414:	e7a4      	b.n	8010360 <_printf_i+0x168>
 8010416:	2301      	movs	r3, #1
 8010418:	4632      	mov	r2, r6
 801041a:	4649      	mov	r1, r9
 801041c:	4640      	mov	r0, r8
 801041e:	47d0      	blx	sl
 8010420:	3001      	adds	r0, #1
 8010422:	d09b      	beq.n	801035c <_printf_i+0x164>
 8010424:	3501      	adds	r5, #1
 8010426:	68e3      	ldr	r3, [r4, #12]
 8010428:	9903      	ldr	r1, [sp, #12]
 801042a:	1a5b      	subs	r3, r3, r1
 801042c:	42ab      	cmp	r3, r5
 801042e:	dcf2      	bgt.n	8010416 <_printf_i+0x21e>
 8010430:	e7eb      	b.n	801040a <_printf_i+0x212>
 8010432:	2500      	movs	r5, #0
 8010434:	f104 0619 	add.w	r6, r4, #25
 8010438:	e7f5      	b.n	8010426 <_printf_i+0x22e>
 801043a:	bf00      	nop
 801043c:	0802601e 	.word	0x0802601e
 8010440:	0802602f 	.word	0x0802602f

08010444 <siprintf>:
 8010444:	b40e      	push	{r1, r2, r3}
 8010446:	b500      	push	{lr}
 8010448:	b09c      	sub	sp, #112	; 0x70
 801044a:	ab1d      	add	r3, sp, #116	; 0x74
 801044c:	9002      	str	r0, [sp, #8]
 801044e:	9006      	str	r0, [sp, #24]
 8010450:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010454:	4809      	ldr	r0, [pc, #36]	; (801047c <siprintf+0x38>)
 8010456:	9107      	str	r1, [sp, #28]
 8010458:	9104      	str	r1, [sp, #16]
 801045a:	4909      	ldr	r1, [pc, #36]	; (8010480 <siprintf+0x3c>)
 801045c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010460:	9105      	str	r1, [sp, #20]
 8010462:	6800      	ldr	r0, [r0, #0]
 8010464:	9301      	str	r3, [sp, #4]
 8010466:	a902      	add	r1, sp, #8
 8010468:	f001 fb78 	bl	8011b5c <_svfiprintf_r>
 801046c:	9b02      	ldr	r3, [sp, #8]
 801046e:	2200      	movs	r2, #0
 8010470:	701a      	strb	r2, [r3, #0]
 8010472:	b01c      	add	sp, #112	; 0x70
 8010474:	f85d eb04 	ldr.w	lr, [sp], #4
 8010478:	b003      	add	sp, #12
 801047a:	4770      	bx	lr
 801047c:	20000104 	.word	0x20000104
 8010480:	ffff0208 	.word	0xffff0208

08010484 <quorem>:
 8010484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010488:	6903      	ldr	r3, [r0, #16]
 801048a:	690c      	ldr	r4, [r1, #16]
 801048c:	42a3      	cmp	r3, r4
 801048e:	4607      	mov	r7, r0
 8010490:	f2c0 8081 	blt.w	8010596 <quorem+0x112>
 8010494:	3c01      	subs	r4, #1
 8010496:	f101 0814 	add.w	r8, r1, #20
 801049a:	f100 0514 	add.w	r5, r0, #20
 801049e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80104a2:	9301      	str	r3, [sp, #4]
 80104a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80104a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80104ac:	3301      	adds	r3, #1
 80104ae:	429a      	cmp	r2, r3
 80104b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80104b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80104b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80104bc:	d331      	bcc.n	8010522 <quorem+0x9e>
 80104be:	f04f 0e00 	mov.w	lr, #0
 80104c2:	4640      	mov	r0, r8
 80104c4:	46ac      	mov	ip, r5
 80104c6:	46f2      	mov	sl, lr
 80104c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80104cc:	b293      	uxth	r3, r2
 80104ce:	fb06 e303 	mla	r3, r6, r3, lr
 80104d2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80104d6:	b29b      	uxth	r3, r3
 80104d8:	ebaa 0303 	sub.w	r3, sl, r3
 80104dc:	f8dc a000 	ldr.w	sl, [ip]
 80104e0:	0c12      	lsrs	r2, r2, #16
 80104e2:	fa13 f38a 	uxtah	r3, r3, sl
 80104e6:	fb06 e202 	mla	r2, r6, r2, lr
 80104ea:	9300      	str	r3, [sp, #0]
 80104ec:	9b00      	ldr	r3, [sp, #0]
 80104ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80104f2:	b292      	uxth	r2, r2
 80104f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80104f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80104fc:	f8bd 3000 	ldrh.w	r3, [sp]
 8010500:	4581      	cmp	r9, r0
 8010502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010506:	f84c 3b04 	str.w	r3, [ip], #4
 801050a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801050e:	d2db      	bcs.n	80104c8 <quorem+0x44>
 8010510:	f855 300b 	ldr.w	r3, [r5, fp]
 8010514:	b92b      	cbnz	r3, 8010522 <quorem+0x9e>
 8010516:	9b01      	ldr	r3, [sp, #4]
 8010518:	3b04      	subs	r3, #4
 801051a:	429d      	cmp	r5, r3
 801051c:	461a      	mov	r2, r3
 801051e:	d32e      	bcc.n	801057e <quorem+0xfa>
 8010520:	613c      	str	r4, [r7, #16]
 8010522:	4638      	mov	r0, r7
 8010524:	f001 f8c6 	bl	80116b4 <__mcmp>
 8010528:	2800      	cmp	r0, #0
 801052a:	db24      	blt.n	8010576 <quorem+0xf2>
 801052c:	3601      	adds	r6, #1
 801052e:	4628      	mov	r0, r5
 8010530:	f04f 0c00 	mov.w	ip, #0
 8010534:	f858 2b04 	ldr.w	r2, [r8], #4
 8010538:	f8d0 e000 	ldr.w	lr, [r0]
 801053c:	b293      	uxth	r3, r2
 801053e:	ebac 0303 	sub.w	r3, ip, r3
 8010542:	0c12      	lsrs	r2, r2, #16
 8010544:	fa13 f38e 	uxtah	r3, r3, lr
 8010548:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801054c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010550:	b29b      	uxth	r3, r3
 8010552:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010556:	45c1      	cmp	r9, r8
 8010558:	f840 3b04 	str.w	r3, [r0], #4
 801055c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010560:	d2e8      	bcs.n	8010534 <quorem+0xb0>
 8010562:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010566:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801056a:	b922      	cbnz	r2, 8010576 <quorem+0xf2>
 801056c:	3b04      	subs	r3, #4
 801056e:	429d      	cmp	r5, r3
 8010570:	461a      	mov	r2, r3
 8010572:	d30a      	bcc.n	801058a <quorem+0x106>
 8010574:	613c      	str	r4, [r7, #16]
 8010576:	4630      	mov	r0, r6
 8010578:	b003      	add	sp, #12
 801057a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801057e:	6812      	ldr	r2, [r2, #0]
 8010580:	3b04      	subs	r3, #4
 8010582:	2a00      	cmp	r2, #0
 8010584:	d1cc      	bne.n	8010520 <quorem+0x9c>
 8010586:	3c01      	subs	r4, #1
 8010588:	e7c7      	b.n	801051a <quorem+0x96>
 801058a:	6812      	ldr	r2, [r2, #0]
 801058c:	3b04      	subs	r3, #4
 801058e:	2a00      	cmp	r2, #0
 8010590:	d1f0      	bne.n	8010574 <quorem+0xf0>
 8010592:	3c01      	subs	r4, #1
 8010594:	e7eb      	b.n	801056e <quorem+0xea>
 8010596:	2000      	movs	r0, #0
 8010598:	e7ee      	b.n	8010578 <quorem+0xf4>
 801059a:	0000      	movs	r0, r0
 801059c:	0000      	movs	r0, r0
	...

080105a0 <_dtoa_r>:
 80105a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105a4:	ed2d 8b04 	vpush	{d8-d9}
 80105a8:	ec57 6b10 	vmov	r6, r7, d0
 80105ac:	b093      	sub	sp, #76	; 0x4c
 80105ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80105b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80105b4:	9106      	str	r1, [sp, #24]
 80105b6:	ee10 aa10 	vmov	sl, s0
 80105ba:	4604      	mov	r4, r0
 80105bc:	9209      	str	r2, [sp, #36]	; 0x24
 80105be:	930c      	str	r3, [sp, #48]	; 0x30
 80105c0:	46bb      	mov	fp, r7
 80105c2:	b975      	cbnz	r5, 80105e2 <_dtoa_r+0x42>
 80105c4:	2010      	movs	r0, #16
 80105c6:	f000 fddd 	bl	8011184 <malloc>
 80105ca:	4602      	mov	r2, r0
 80105cc:	6260      	str	r0, [r4, #36]	; 0x24
 80105ce:	b920      	cbnz	r0, 80105da <_dtoa_r+0x3a>
 80105d0:	4ba7      	ldr	r3, [pc, #668]	; (8010870 <_dtoa_r+0x2d0>)
 80105d2:	21ea      	movs	r1, #234	; 0xea
 80105d4:	48a7      	ldr	r0, [pc, #668]	; (8010874 <_dtoa_r+0x2d4>)
 80105d6:	f001 fbd1 	bl	8011d7c <__assert_func>
 80105da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80105de:	6005      	str	r5, [r0, #0]
 80105e0:	60c5      	str	r5, [r0, #12]
 80105e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80105e4:	6819      	ldr	r1, [r3, #0]
 80105e6:	b151      	cbz	r1, 80105fe <_dtoa_r+0x5e>
 80105e8:	685a      	ldr	r2, [r3, #4]
 80105ea:	604a      	str	r2, [r1, #4]
 80105ec:	2301      	movs	r3, #1
 80105ee:	4093      	lsls	r3, r2
 80105f0:	608b      	str	r3, [r1, #8]
 80105f2:	4620      	mov	r0, r4
 80105f4:	f000 fe1c 	bl	8011230 <_Bfree>
 80105f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80105fa:	2200      	movs	r2, #0
 80105fc:	601a      	str	r2, [r3, #0]
 80105fe:	1e3b      	subs	r3, r7, #0
 8010600:	bfaa      	itet	ge
 8010602:	2300      	movge	r3, #0
 8010604:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010608:	f8c8 3000 	strge.w	r3, [r8]
 801060c:	4b9a      	ldr	r3, [pc, #616]	; (8010878 <_dtoa_r+0x2d8>)
 801060e:	bfbc      	itt	lt
 8010610:	2201      	movlt	r2, #1
 8010612:	f8c8 2000 	strlt.w	r2, [r8]
 8010616:	ea33 030b 	bics.w	r3, r3, fp
 801061a:	d11b      	bne.n	8010654 <_dtoa_r+0xb4>
 801061c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801061e:	f242 730f 	movw	r3, #9999	; 0x270f
 8010622:	6013      	str	r3, [r2, #0]
 8010624:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010628:	4333      	orrs	r3, r6
 801062a:	f000 8592 	beq.w	8011152 <_dtoa_r+0xbb2>
 801062e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010630:	b963      	cbnz	r3, 801064c <_dtoa_r+0xac>
 8010632:	4b92      	ldr	r3, [pc, #584]	; (801087c <_dtoa_r+0x2dc>)
 8010634:	e022      	b.n	801067c <_dtoa_r+0xdc>
 8010636:	4b92      	ldr	r3, [pc, #584]	; (8010880 <_dtoa_r+0x2e0>)
 8010638:	9301      	str	r3, [sp, #4]
 801063a:	3308      	adds	r3, #8
 801063c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801063e:	6013      	str	r3, [r2, #0]
 8010640:	9801      	ldr	r0, [sp, #4]
 8010642:	b013      	add	sp, #76	; 0x4c
 8010644:	ecbd 8b04 	vpop	{d8-d9}
 8010648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801064c:	4b8b      	ldr	r3, [pc, #556]	; (801087c <_dtoa_r+0x2dc>)
 801064e:	9301      	str	r3, [sp, #4]
 8010650:	3303      	adds	r3, #3
 8010652:	e7f3      	b.n	801063c <_dtoa_r+0x9c>
 8010654:	2200      	movs	r2, #0
 8010656:	2300      	movs	r3, #0
 8010658:	4650      	mov	r0, sl
 801065a:	4659      	mov	r1, fp
 801065c:	f7f0 fa9c 	bl	8000b98 <__aeabi_dcmpeq>
 8010660:	ec4b ab19 	vmov	d9, sl, fp
 8010664:	4680      	mov	r8, r0
 8010666:	b158      	cbz	r0, 8010680 <_dtoa_r+0xe0>
 8010668:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801066a:	2301      	movs	r3, #1
 801066c:	6013      	str	r3, [r2, #0]
 801066e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010670:	2b00      	cmp	r3, #0
 8010672:	f000 856b 	beq.w	801114c <_dtoa_r+0xbac>
 8010676:	4883      	ldr	r0, [pc, #524]	; (8010884 <_dtoa_r+0x2e4>)
 8010678:	6018      	str	r0, [r3, #0]
 801067a:	1e43      	subs	r3, r0, #1
 801067c:	9301      	str	r3, [sp, #4]
 801067e:	e7df      	b.n	8010640 <_dtoa_r+0xa0>
 8010680:	ec4b ab10 	vmov	d0, sl, fp
 8010684:	aa10      	add	r2, sp, #64	; 0x40
 8010686:	a911      	add	r1, sp, #68	; 0x44
 8010688:	4620      	mov	r0, r4
 801068a:	f001 f8b9 	bl	8011800 <__d2b>
 801068e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010692:	ee08 0a10 	vmov	s16, r0
 8010696:	2d00      	cmp	r5, #0
 8010698:	f000 8084 	beq.w	80107a4 <_dtoa_r+0x204>
 801069c:	ee19 3a90 	vmov	r3, s19
 80106a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80106a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80106a8:	4656      	mov	r6, sl
 80106aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80106ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80106b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80106b6:	4b74      	ldr	r3, [pc, #464]	; (8010888 <_dtoa_r+0x2e8>)
 80106b8:	2200      	movs	r2, #0
 80106ba:	4630      	mov	r0, r6
 80106bc:	4639      	mov	r1, r7
 80106be:	f7ef fe4b 	bl	8000358 <__aeabi_dsub>
 80106c2:	a365      	add	r3, pc, #404	; (adr r3, 8010858 <_dtoa_r+0x2b8>)
 80106c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106c8:	f7ef fffe 	bl	80006c8 <__aeabi_dmul>
 80106cc:	a364      	add	r3, pc, #400	; (adr r3, 8010860 <_dtoa_r+0x2c0>)
 80106ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d2:	f7ef fe43 	bl	800035c <__adddf3>
 80106d6:	4606      	mov	r6, r0
 80106d8:	4628      	mov	r0, r5
 80106da:	460f      	mov	r7, r1
 80106dc:	f7ef ff8a 	bl	80005f4 <__aeabi_i2d>
 80106e0:	a361      	add	r3, pc, #388	; (adr r3, 8010868 <_dtoa_r+0x2c8>)
 80106e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e6:	f7ef ffef 	bl	80006c8 <__aeabi_dmul>
 80106ea:	4602      	mov	r2, r0
 80106ec:	460b      	mov	r3, r1
 80106ee:	4630      	mov	r0, r6
 80106f0:	4639      	mov	r1, r7
 80106f2:	f7ef fe33 	bl	800035c <__adddf3>
 80106f6:	4606      	mov	r6, r0
 80106f8:	460f      	mov	r7, r1
 80106fa:	f7f0 fa95 	bl	8000c28 <__aeabi_d2iz>
 80106fe:	2200      	movs	r2, #0
 8010700:	9000      	str	r0, [sp, #0]
 8010702:	2300      	movs	r3, #0
 8010704:	4630      	mov	r0, r6
 8010706:	4639      	mov	r1, r7
 8010708:	f7f0 fa50 	bl	8000bac <__aeabi_dcmplt>
 801070c:	b150      	cbz	r0, 8010724 <_dtoa_r+0x184>
 801070e:	9800      	ldr	r0, [sp, #0]
 8010710:	f7ef ff70 	bl	80005f4 <__aeabi_i2d>
 8010714:	4632      	mov	r2, r6
 8010716:	463b      	mov	r3, r7
 8010718:	f7f0 fa3e 	bl	8000b98 <__aeabi_dcmpeq>
 801071c:	b910      	cbnz	r0, 8010724 <_dtoa_r+0x184>
 801071e:	9b00      	ldr	r3, [sp, #0]
 8010720:	3b01      	subs	r3, #1
 8010722:	9300      	str	r3, [sp, #0]
 8010724:	9b00      	ldr	r3, [sp, #0]
 8010726:	2b16      	cmp	r3, #22
 8010728:	d85a      	bhi.n	80107e0 <_dtoa_r+0x240>
 801072a:	9a00      	ldr	r2, [sp, #0]
 801072c:	4b57      	ldr	r3, [pc, #348]	; (801088c <_dtoa_r+0x2ec>)
 801072e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010736:	ec51 0b19 	vmov	r0, r1, d9
 801073a:	f7f0 fa37 	bl	8000bac <__aeabi_dcmplt>
 801073e:	2800      	cmp	r0, #0
 8010740:	d050      	beq.n	80107e4 <_dtoa_r+0x244>
 8010742:	9b00      	ldr	r3, [sp, #0]
 8010744:	3b01      	subs	r3, #1
 8010746:	9300      	str	r3, [sp, #0]
 8010748:	2300      	movs	r3, #0
 801074a:	930b      	str	r3, [sp, #44]	; 0x2c
 801074c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801074e:	1b5d      	subs	r5, r3, r5
 8010750:	1e6b      	subs	r3, r5, #1
 8010752:	9305      	str	r3, [sp, #20]
 8010754:	bf45      	ittet	mi
 8010756:	f1c5 0301 	rsbmi	r3, r5, #1
 801075a:	9304      	strmi	r3, [sp, #16]
 801075c:	2300      	movpl	r3, #0
 801075e:	2300      	movmi	r3, #0
 8010760:	bf4c      	ite	mi
 8010762:	9305      	strmi	r3, [sp, #20]
 8010764:	9304      	strpl	r3, [sp, #16]
 8010766:	9b00      	ldr	r3, [sp, #0]
 8010768:	2b00      	cmp	r3, #0
 801076a:	db3d      	blt.n	80107e8 <_dtoa_r+0x248>
 801076c:	9b05      	ldr	r3, [sp, #20]
 801076e:	9a00      	ldr	r2, [sp, #0]
 8010770:	920a      	str	r2, [sp, #40]	; 0x28
 8010772:	4413      	add	r3, r2
 8010774:	9305      	str	r3, [sp, #20]
 8010776:	2300      	movs	r3, #0
 8010778:	9307      	str	r3, [sp, #28]
 801077a:	9b06      	ldr	r3, [sp, #24]
 801077c:	2b09      	cmp	r3, #9
 801077e:	f200 8089 	bhi.w	8010894 <_dtoa_r+0x2f4>
 8010782:	2b05      	cmp	r3, #5
 8010784:	bfc4      	itt	gt
 8010786:	3b04      	subgt	r3, #4
 8010788:	9306      	strgt	r3, [sp, #24]
 801078a:	9b06      	ldr	r3, [sp, #24]
 801078c:	f1a3 0302 	sub.w	r3, r3, #2
 8010790:	bfcc      	ite	gt
 8010792:	2500      	movgt	r5, #0
 8010794:	2501      	movle	r5, #1
 8010796:	2b03      	cmp	r3, #3
 8010798:	f200 8087 	bhi.w	80108aa <_dtoa_r+0x30a>
 801079c:	e8df f003 	tbb	[pc, r3]
 80107a0:	59383a2d 	.word	0x59383a2d
 80107a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80107a8:	441d      	add	r5, r3
 80107aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80107ae:	2b20      	cmp	r3, #32
 80107b0:	bfc1      	itttt	gt
 80107b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80107b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80107ba:	fa0b f303 	lslgt.w	r3, fp, r3
 80107be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80107c2:	bfda      	itte	le
 80107c4:	f1c3 0320 	rsble	r3, r3, #32
 80107c8:	fa06 f003 	lslle.w	r0, r6, r3
 80107cc:	4318      	orrgt	r0, r3
 80107ce:	f7ef ff01 	bl	80005d4 <__aeabi_ui2d>
 80107d2:	2301      	movs	r3, #1
 80107d4:	4606      	mov	r6, r0
 80107d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80107da:	3d01      	subs	r5, #1
 80107dc:	930e      	str	r3, [sp, #56]	; 0x38
 80107de:	e76a      	b.n	80106b6 <_dtoa_r+0x116>
 80107e0:	2301      	movs	r3, #1
 80107e2:	e7b2      	b.n	801074a <_dtoa_r+0x1aa>
 80107e4:	900b      	str	r0, [sp, #44]	; 0x2c
 80107e6:	e7b1      	b.n	801074c <_dtoa_r+0x1ac>
 80107e8:	9b04      	ldr	r3, [sp, #16]
 80107ea:	9a00      	ldr	r2, [sp, #0]
 80107ec:	1a9b      	subs	r3, r3, r2
 80107ee:	9304      	str	r3, [sp, #16]
 80107f0:	4253      	negs	r3, r2
 80107f2:	9307      	str	r3, [sp, #28]
 80107f4:	2300      	movs	r3, #0
 80107f6:	930a      	str	r3, [sp, #40]	; 0x28
 80107f8:	e7bf      	b.n	801077a <_dtoa_r+0x1da>
 80107fa:	2300      	movs	r3, #0
 80107fc:	9308      	str	r3, [sp, #32]
 80107fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010800:	2b00      	cmp	r3, #0
 8010802:	dc55      	bgt.n	80108b0 <_dtoa_r+0x310>
 8010804:	2301      	movs	r3, #1
 8010806:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801080a:	461a      	mov	r2, r3
 801080c:	9209      	str	r2, [sp, #36]	; 0x24
 801080e:	e00c      	b.n	801082a <_dtoa_r+0x28a>
 8010810:	2301      	movs	r3, #1
 8010812:	e7f3      	b.n	80107fc <_dtoa_r+0x25c>
 8010814:	2300      	movs	r3, #0
 8010816:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010818:	9308      	str	r3, [sp, #32]
 801081a:	9b00      	ldr	r3, [sp, #0]
 801081c:	4413      	add	r3, r2
 801081e:	9302      	str	r3, [sp, #8]
 8010820:	3301      	adds	r3, #1
 8010822:	2b01      	cmp	r3, #1
 8010824:	9303      	str	r3, [sp, #12]
 8010826:	bfb8      	it	lt
 8010828:	2301      	movlt	r3, #1
 801082a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801082c:	2200      	movs	r2, #0
 801082e:	6042      	str	r2, [r0, #4]
 8010830:	2204      	movs	r2, #4
 8010832:	f102 0614 	add.w	r6, r2, #20
 8010836:	429e      	cmp	r6, r3
 8010838:	6841      	ldr	r1, [r0, #4]
 801083a:	d93d      	bls.n	80108b8 <_dtoa_r+0x318>
 801083c:	4620      	mov	r0, r4
 801083e:	f000 fcb7 	bl	80111b0 <_Balloc>
 8010842:	9001      	str	r0, [sp, #4]
 8010844:	2800      	cmp	r0, #0
 8010846:	d13b      	bne.n	80108c0 <_dtoa_r+0x320>
 8010848:	4b11      	ldr	r3, [pc, #68]	; (8010890 <_dtoa_r+0x2f0>)
 801084a:	4602      	mov	r2, r0
 801084c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010850:	e6c0      	b.n	80105d4 <_dtoa_r+0x34>
 8010852:	2301      	movs	r3, #1
 8010854:	e7df      	b.n	8010816 <_dtoa_r+0x276>
 8010856:	bf00      	nop
 8010858:	636f4361 	.word	0x636f4361
 801085c:	3fd287a7 	.word	0x3fd287a7
 8010860:	8b60c8b3 	.word	0x8b60c8b3
 8010864:	3fc68a28 	.word	0x3fc68a28
 8010868:	509f79fb 	.word	0x509f79fb
 801086c:	3fd34413 	.word	0x3fd34413
 8010870:	0802604d 	.word	0x0802604d
 8010874:	08026064 	.word	0x08026064
 8010878:	7ff00000 	.word	0x7ff00000
 801087c:	08026049 	.word	0x08026049
 8010880:	08026040 	.word	0x08026040
 8010884:	0802601d 	.word	0x0802601d
 8010888:	3ff80000 	.word	0x3ff80000
 801088c:	08026158 	.word	0x08026158
 8010890:	080260bf 	.word	0x080260bf
 8010894:	2501      	movs	r5, #1
 8010896:	2300      	movs	r3, #0
 8010898:	9306      	str	r3, [sp, #24]
 801089a:	9508      	str	r5, [sp, #32]
 801089c:	f04f 33ff 	mov.w	r3, #4294967295
 80108a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80108a4:	2200      	movs	r2, #0
 80108a6:	2312      	movs	r3, #18
 80108a8:	e7b0      	b.n	801080c <_dtoa_r+0x26c>
 80108aa:	2301      	movs	r3, #1
 80108ac:	9308      	str	r3, [sp, #32]
 80108ae:	e7f5      	b.n	801089c <_dtoa_r+0x2fc>
 80108b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80108b6:	e7b8      	b.n	801082a <_dtoa_r+0x28a>
 80108b8:	3101      	adds	r1, #1
 80108ba:	6041      	str	r1, [r0, #4]
 80108bc:	0052      	lsls	r2, r2, #1
 80108be:	e7b8      	b.n	8010832 <_dtoa_r+0x292>
 80108c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108c2:	9a01      	ldr	r2, [sp, #4]
 80108c4:	601a      	str	r2, [r3, #0]
 80108c6:	9b03      	ldr	r3, [sp, #12]
 80108c8:	2b0e      	cmp	r3, #14
 80108ca:	f200 809d 	bhi.w	8010a08 <_dtoa_r+0x468>
 80108ce:	2d00      	cmp	r5, #0
 80108d0:	f000 809a 	beq.w	8010a08 <_dtoa_r+0x468>
 80108d4:	9b00      	ldr	r3, [sp, #0]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	dd32      	ble.n	8010940 <_dtoa_r+0x3a0>
 80108da:	4ab7      	ldr	r2, [pc, #732]	; (8010bb8 <_dtoa_r+0x618>)
 80108dc:	f003 030f 	and.w	r3, r3, #15
 80108e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80108e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80108e8:	9b00      	ldr	r3, [sp, #0]
 80108ea:	05d8      	lsls	r0, r3, #23
 80108ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80108f0:	d516      	bpl.n	8010920 <_dtoa_r+0x380>
 80108f2:	4bb2      	ldr	r3, [pc, #712]	; (8010bbc <_dtoa_r+0x61c>)
 80108f4:	ec51 0b19 	vmov	r0, r1, d9
 80108f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80108fc:	f7f0 f80e 	bl	800091c <__aeabi_ddiv>
 8010900:	f007 070f 	and.w	r7, r7, #15
 8010904:	4682      	mov	sl, r0
 8010906:	468b      	mov	fp, r1
 8010908:	2503      	movs	r5, #3
 801090a:	4eac      	ldr	r6, [pc, #688]	; (8010bbc <_dtoa_r+0x61c>)
 801090c:	b957      	cbnz	r7, 8010924 <_dtoa_r+0x384>
 801090e:	4642      	mov	r2, r8
 8010910:	464b      	mov	r3, r9
 8010912:	4650      	mov	r0, sl
 8010914:	4659      	mov	r1, fp
 8010916:	f7f0 f801 	bl	800091c <__aeabi_ddiv>
 801091a:	4682      	mov	sl, r0
 801091c:	468b      	mov	fp, r1
 801091e:	e028      	b.n	8010972 <_dtoa_r+0x3d2>
 8010920:	2502      	movs	r5, #2
 8010922:	e7f2      	b.n	801090a <_dtoa_r+0x36a>
 8010924:	07f9      	lsls	r1, r7, #31
 8010926:	d508      	bpl.n	801093a <_dtoa_r+0x39a>
 8010928:	4640      	mov	r0, r8
 801092a:	4649      	mov	r1, r9
 801092c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010930:	f7ef feca 	bl	80006c8 <__aeabi_dmul>
 8010934:	3501      	adds	r5, #1
 8010936:	4680      	mov	r8, r0
 8010938:	4689      	mov	r9, r1
 801093a:	107f      	asrs	r7, r7, #1
 801093c:	3608      	adds	r6, #8
 801093e:	e7e5      	b.n	801090c <_dtoa_r+0x36c>
 8010940:	f000 809b 	beq.w	8010a7a <_dtoa_r+0x4da>
 8010944:	9b00      	ldr	r3, [sp, #0]
 8010946:	4f9d      	ldr	r7, [pc, #628]	; (8010bbc <_dtoa_r+0x61c>)
 8010948:	425e      	negs	r6, r3
 801094a:	4b9b      	ldr	r3, [pc, #620]	; (8010bb8 <_dtoa_r+0x618>)
 801094c:	f006 020f 	and.w	r2, r6, #15
 8010950:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010958:	ec51 0b19 	vmov	r0, r1, d9
 801095c:	f7ef feb4 	bl	80006c8 <__aeabi_dmul>
 8010960:	1136      	asrs	r6, r6, #4
 8010962:	4682      	mov	sl, r0
 8010964:	468b      	mov	fp, r1
 8010966:	2300      	movs	r3, #0
 8010968:	2502      	movs	r5, #2
 801096a:	2e00      	cmp	r6, #0
 801096c:	d17a      	bne.n	8010a64 <_dtoa_r+0x4c4>
 801096e:	2b00      	cmp	r3, #0
 8010970:	d1d3      	bne.n	801091a <_dtoa_r+0x37a>
 8010972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010974:	2b00      	cmp	r3, #0
 8010976:	f000 8082 	beq.w	8010a7e <_dtoa_r+0x4de>
 801097a:	4b91      	ldr	r3, [pc, #580]	; (8010bc0 <_dtoa_r+0x620>)
 801097c:	2200      	movs	r2, #0
 801097e:	4650      	mov	r0, sl
 8010980:	4659      	mov	r1, fp
 8010982:	f7f0 f913 	bl	8000bac <__aeabi_dcmplt>
 8010986:	2800      	cmp	r0, #0
 8010988:	d079      	beq.n	8010a7e <_dtoa_r+0x4de>
 801098a:	9b03      	ldr	r3, [sp, #12]
 801098c:	2b00      	cmp	r3, #0
 801098e:	d076      	beq.n	8010a7e <_dtoa_r+0x4de>
 8010990:	9b02      	ldr	r3, [sp, #8]
 8010992:	2b00      	cmp	r3, #0
 8010994:	dd36      	ble.n	8010a04 <_dtoa_r+0x464>
 8010996:	9b00      	ldr	r3, [sp, #0]
 8010998:	4650      	mov	r0, sl
 801099a:	4659      	mov	r1, fp
 801099c:	1e5f      	subs	r7, r3, #1
 801099e:	2200      	movs	r2, #0
 80109a0:	4b88      	ldr	r3, [pc, #544]	; (8010bc4 <_dtoa_r+0x624>)
 80109a2:	f7ef fe91 	bl	80006c8 <__aeabi_dmul>
 80109a6:	9e02      	ldr	r6, [sp, #8]
 80109a8:	4682      	mov	sl, r0
 80109aa:	468b      	mov	fp, r1
 80109ac:	3501      	adds	r5, #1
 80109ae:	4628      	mov	r0, r5
 80109b0:	f7ef fe20 	bl	80005f4 <__aeabi_i2d>
 80109b4:	4652      	mov	r2, sl
 80109b6:	465b      	mov	r3, fp
 80109b8:	f7ef fe86 	bl	80006c8 <__aeabi_dmul>
 80109bc:	4b82      	ldr	r3, [pc, #520]	; (8010bc8 <_dtoa_r+0x628>)
 80109be:	2200      	movs	r2, #0
 80109c0:	f7ef fccc 	bl	800035c <__adddf3>
 80109c4:	46d0      	mov	r8, sl
 80109c6:	46d9      	mov	r9, fp
 80109c8:	4682      	mov	sl, r0
 80109ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80109ce:	2e00      	cmp	r6, #0
 80109d0:	d158      	bne.n	8010a84 <_dtoa_r+0x4e4>
 80109d2:	4b7e      	ldr	r3, [pc, #504]	; (8010bcc <_dtoa_r+0x62c>)
 80109d4:	2200      	movs	r2, #0
 80109d6:	4640      	mov	r0, r8
 80109d8:	4649      	mov	r1, r9
 80109da:	f7ef fcbd 	bl	8000358 <__aeabi_dsub>
 80109de:	4652      	mov	r2, sl
 80109e0:	465b      	mov	r3, fp
 80109e2:	4680      	mov	r8, r0
 80109e4:	4689      	mov	r9, r1
 80109e6:	f7f0 f8ff 	bl	8000be8 <__aeabi_dcmpgt>
 80109ea:	2800      	cmp	r0, #0
 80109ec:	f040 8295 	bne.w	8010f1a <_dtoa_r+0x97a>
 80109f0:	4652      	mov	r2, sl
 80109f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80109f6:	4640      	mov	r0, r8
 80109f8:	4649      	mov	r1, r9
 80109fa:	f7f0 f8d7 	bl	8000bac <__aeabi_dcmplt>
 80109fe:	2800      	cmp	r0, #0
 8010a00:	f040 8289 	bne.w	8010f16 <_dtoa_r+0x976>
 8010a04:	ec5b ab19 	vmov	sl, fp, d9
 8010a08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	f2c0 8148 	blt.w	8010ca0 <_dtoa_r+0x700>
 8010a10:	9a00      	ldr	r2, [sp, #0]
 8010a12:	2a0e      	cmp	r2, #14
 8010a14:	f300 8144 	bgt.w	8010ca0 <_dtoa_r+0x700>
 8010a18:	4b67      	ldr	r3, [pc, #412]	; (8010bb8 <_dtoa_r+0x618>)
 8010a1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	f280 80d5 	bge.w	8010bd4 <_dtoa_r+0x634>
 8010a2a:	9b03      	ldr	r3, [sp, #12]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	f300 80d1 	bgt.w	8010bd4 <_dtoa_r+0x634>
 8010a32:	f040 826f 	bne.w	8010f14 <_dtoa_r+0x974>
 8010a36:	4b65      	ldr	r3, [pc, #404]	; (8010bcc <_dtoa_r+0x62c>)
 8010a38:	2200      	movs	r2, #0
 8010a3a:	4640      	mov	r0, r8
 8010a3c:	4649      	mov	r1, r9
 8010a3e:	f7ef fe43 	bl	80006c8 <__aeabi_dmul>
 8010a42:	4652      	mov	r2, sl
 8010a44:	465b      	mov	r3, fp
 8010a46:	f7f0 f8c5 	bl	8000bd4 <__aeabi_dcmpge>
 8010a4a:	9e03      	ldr	r6, [sp, #12]
 8010a4c:	4637      	mov	r7, r6
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	f040 8245 	bne.w	8010ede <_dtoa_r+0x93e>
 8010a54:	9d01      	ldr	r5, [sp, #4]
 8010a56:	2331      	movs	r3, #49	; 0x31
 8010a58:	f805 3b01 	strb.w	r3, [r5], #1
 8010a5c:	9b00      	ldr	r3, [sp, #0]
 8010a5e:	3301      	adds	r3, #1
 8010a60:	9300      	str	r3, [sp, #0]
 8010a62:	e240      	b.n	8010ee6 <_dtoa_r+0x946>
 8010a64:	07f2      	lsls	r2, r6, #31
 8010a66:	d505      	bpl.n	8010a74 <_dtoa_r+0x4d4>
 8010a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a6c:	f7ef fe2c 	bl	80006c8 <__aeabi_dmul>
 8010a70:	3501      	adds	r5, #1
 8010a72:	2301      	movs	r3, #1
 8010a74:	1076      	asrs	r6, r6, #1
 8010a76:	3708      	adds	r7, #8
 8010a78:	e777      	b.n	801096a <_dtoa_r+0x3ca>
 8010a7a:	2502      	movs	r5, #2
 8010a7c:	e779      	b.n	8010972 <_dtoa_r+0x3d2>
 8010a7e:	9f00      	ldr	r7, [sp, #0]
 8010a80:	9e03      	ldr	r6, [sp, #12]
 8010a82:	e794      	b.n	80109ae <_dtoa_r+0x40e>
 8010a84:	9901      	ldr	r1, [sp, #4]
 8010a86:	4b4c      	ldr	r3, [pc, #304]	; (8010bb8 <_dtoa_r+0x618>)
 8010a88:	4431      	add	r1, r6
 8010a8a:	910d      	str	r1, [sp, #52]	; 0x34
 8010a8c:	9908      	ldr	r1, [sp, #32]
 8010a8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010a92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010a96:	2900      	cmp	r1, #0
 8010a98:	d043      	beq.n	8010b22 <_dtoa_r+0x582>
 8010a9a:	494d      	ldr	r1, [pc, #308]	; (8010bd0 <_dtoa_r+0x630>)
 8010a9c:	2000      	movs	r0, #0
 8010a9e:	f7ef ff3d 	bl	800091c <__aeabi_ddiv>
 8010aa2:	4652      	mov	r2, sl
 8010aa4:	465b      	mov	r3, fp
 8010aa6:	f7ef fc57 	bl	8000358 <__aeabi_dsub>
 8010aaa:	9d01      	ldr	r5, [sp, #4]
 8010aac:	4682      	mov	sl, r0
 8010aae:	468b      	mov	fp, r1
 8010ab0:	4649      	mov	r1, r9
 8010ab2:	4640      	mov	r0, r8
 8010ab4:	f7f0 f8b8 	bl	8000c28 <__aeabi_d2iz>
 8010ab8:	4606      	mov	r6, r0
 8010aba:	f7ef fd9b 	bl	80005f4 <__aeabi_i2d>
 8010abe:	4602      	mov	r2, r0
 8010ac0:	460b      	mov	r3, r1
 8010ac2:	4640      	mov	r0, r8
 8010ac4:	4649      	mov	r1, r9
 8010ac6:	f7ef fc47 	bl	8000358 <__aeabi_dsub>
 8010aca:	3630      	adds	r6, #48	; 0x30
 8010acc:	f805 6b01 	strb.w	r6, [r5], #1
 8010ad0:	4652      	mov	r2, sl
 8010ad2:	465b      	mov	r3, fp
 8010ad4:	4680      	mov	r8, r0
 8010ad6:	4689      	mov	r9, r1
 8010ad8:	f7f0 f868 	bl	8000bac <__aeabi_dcmplt>
 8010adc:	2800      	cmp	r0, #0
 8010ade:	d163      	bne.n	8010ba8 <_dtoa_r+0x608>
 8010ae0:	4642      	mov	r2, r8
 8010ae2:	464b      	mov	r3, r9
 8010ae4:	4936      	ldr	r1, [pc, #216]	; (8010bc0 <_dtoa_r+0x620>)
 8010ae6:	2000      	movs	r0, #0
 8010ae8:	f7ef fc36 	bl	8000358 <__aeabi_dsub>
 8010aec:	4652      	mov	r2, sl
 8010aee:	465b      	mov	r3, fp
 8010af0:	f7f0 f85c 	bl	8000bac <__aeabi_dcmplt>
 8010af4:	2800      	cmp	r0, #0
 8010af6:	f040 80b5 	bne.w	8010c64 <_dtoa_r+0x6c4>
 8010afa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010afc:	429d      	cmp	r5, r3
 8010afe:	d081      	beq.n	8010a04 <_dtoa_r+0x464>
 8010b00:	4b30      	ldr	r3, [pc, #192]	; (8010bc4 <_dtoa_r+0x624>)
 8010b02:	2200      	movs	r2, #0
 8010b04:	4650      	mov	r0, sl
 8010b06:	4659      	mov	r1, fp
 8010b08:	f7ef fdde 	bl	80006c8 <__aeabi_dmul>
 8010b0c:	4b2d      	ldr	r3, [pc, #180]	; (8010bc4 <_dtoa_r+0x624>)
 8010b0e:	4682      	mov	sl, r0
 8010b10:	468b      	mov	fp, r1
 8010b12:	4640      	mov	r0, r8
 8010b14:	4649      	mov	r1, r9
 8010b16:	2200      	movs	r2, #0
 8010b18:	f7ef fdd6 	bl	80006c8 <__aeabi_dmul>
 8010b1c:	4680      	mov	r8, r0
 8010b1e:	4689      	mov	r9, r1
 8010b20:	e7c6      	b.n	8010ab0 <_dtoa_r+0x510>
 8010b22:	4650      	mov	r0, sl
 8010b24:	4659      	mov	r1, fp
 8010b26:	f7ef fdcf 	bl	80006c8 <__aeabi_dmul>
 8010b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010b2c:	9d01      	ldr	r5, [sp, #4]
 8010b2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010b30:	4682      	mov	sl, r0
 8010b32:	468b      	mov	fp, r1
 8010b34:	4649      	mov	r1, r9
 8010b36:	4640      	mov	r0, r8
 8010b38:	f7f0 f876 	bl	8000c28 <__aeabi_d2iz>
 8010b3c:	4606      	mov	r6, r0
 8010b3e:	f7ef fd59 	bl	80005f4 <__aeabi_i2d>
 8010b42:	3630      	adds	r6, #48	; 0x30
 8010b44:	4602      	mov	r2, r0
 8010b46:	460b      	mov	r3, r1
 8010b48:	4640      	mov	r0, r8
 8010b4a:	4649      	mov	r1, r9
 8010b4c:	f7ef fc04 	bl	8000358 <__aeabi_dsub>
 8010b50:	f805 6b01 	strb.w	r6, [r5], #1
 8010b54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010b56:	429d      	cmp	r5, r3
 8010b58:	4680      	mov	r8, r0
 8010b5a:	4689      	mov	r9, r1
 8010b5c:	f04f 0200 	mov.w	r2, #0
 8010b60:	d124      	bne.n	8010bac <_dtoa_r+0x60c>
 8010b62:	4b1b      	ldr	r3, [pc, #108]	; (8010bd0 <_dtoa_r+0x630>)
 8010b64:	4650      	mov	r0, sl
 8010b66:	4659      	mov	r1, fp
 8010b68:	f7ef fbf8 	bl	800035c <__adddf3>
 8010b6c:	4602      	mov	r2, r0
 8010b6e:	460b      	mov	r3, r1
 8010b70:	4640      	mov	r0, r8
 8010b72:	4649      	mov	r1, r9
 8010b74:	f7f0 f838 	bl	8000be8 <__aeabi_dcmpgt>
 8010b78:	2800      	cmp	r0, #0
 8010b7a:	d173      	bne.n	8010c64 <_dtoa_r+0x6c4>
 8010b7c:	4652      	mov	r2, sl
 8010b7e:	465b      	mov	r3, fp
 8010b80:	4913      	ldr	r1, [pc, #76]	; (8010bd0 <_dtoa_r+0x630>)
 8010b82:	2000      	movs	r0, #0
 8010b84:	f7ef fbe8 	bl	8000358 <__aeabi_dsub>
 8010b88:	4602      	mov	r2, r0
 8010b8a:	460b      	mov	r3, r1
 8010b8c:	4640      	mov	r0, r8
 8010b8e:	4649      	mov	r1, r9
 8010b90:	f7f0 f80c 	bl	8000bac <__aeabi_dcmplt>
 8010b94:	2800      	cmp	r0, #0
 8010b96:	f43f af35 	beq.w	8010a04 <_dtoa_r+0x464>
 8010b9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010b9c:	1e6b      	subs	r3, r5, #1
 8010b9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010ba0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010ba4:	2b30      	cmp	r3, #48	; 0x30
 8010ba6:	d0f8      	beq.n	8010b9a <_dtoa_r+0x5fa>
 8010ba8:	9700      	str	r7, [sp, #0]
 8010baa:	e049      	b.n	8010c40 <_dtoa_r+0x6a0>
 8010bac:	4b05      	ldr	r3, [pc, #20]	; (8010bc4 <_dtoa_r+0x624>)
 8010bae:	f7ef fd8b 	bl	80006c8 <__aeabi_dmul>
 8010bb2:	4680      	mov	r8, r0
 8010bb4:	4689      	mov	r9, r1
 8010bb6:	e7bd      	b.n	8010b34 <_dtoa_r+0x594>
 8010bb8:	08026158 	.word	0x08026158
 8010bbc:	08026130 	.word	0x08026130
 8010bc0:	3ff00000 	.word	0x3ff00000
 8010bc4:	40240000 	.word	0x40240000
 8010bc8:	401c0000 	.word	0x401c0000
 8010bcc:	40140000 	.word	0x40140000
 8010bd0:	3fe00000 	.word	0x3fe00000
 8010bd4:	9d01      	ldr	r5, [sp, #4]
 8010bd6:	4656      	mov	r6, sl
 8010bd8:	465f      	mov	r7, fp
 8010bda:	4642      	mov	r2, r8
 8010bdc:	464b      	mov	r3, r9
 8010bde:	4630      	mov	r0, r6
 8010be0:	4639      	mov	r1, r7
 8010be2:	f7ef fe9b 	bl	800091c <__aeabi_ddiv>
 8010be6:	f7f0 f81f 	bl	8000c28 <__aeabi_d2iz>
 8010bea:	4682      	mov	sl, r0
 8010bec:	f7ef fd02 	bl	80005f4 <__aeabi_i2d>
 8010bf0:	4642      	mov	r2, r8
 8010bf2:	464b      	mov	r3, r9
 8010bf4:	f7ef fd68 	bl	80006c8 <__aeabi_dmul>
 8010bf8:	4602      	mov	r2, r0
 8010bfa:	460b      	mov	r3, r1
 8010bfc:	4630      	mov	r0, r6
 8010bfe:	4639      	mov	r1, r7
 8010c00:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010c04:	f7ef fba8 	bl	8000358 <__aeabi_dsub>
 8010c08:	f805 6b01 	strb.w	r6, [r5], #1
 8010c0c:	9e01      	ldr	r6, [sp, #4]
 8010c0e:	9f03      	ldr	r7, [sp, #12]
 8010c10:	1bae      	subs	r6, r5, r6
 8010c12:	42b7      	cmp	r7, r6
 8010c14:	4602      	mov	r2, r0
 8010c16:	460b      	mov	r3, r1
 8010c18:	d135      	bne.n	8010c86 <_dtoa_r+0x6e6>
 8010c1a:	f7ef fb9f 	bl	800035c <__adddf3>
 8010c1e:	4642      	mov	r2, r8
 8010c20:	464b      	mov	r3, r9
 8010c22:	4606      	mov	r6, r0
 8010c24:	460f      	mov	r7, r1
 8010c26:	f7ef ffdf 	bl	8000be8 <__aeabi_dcmpgt>
 8010c2a:	b9d0      	cbnz	r0, 8010c62 <_dtoa_r+0x6c2>
 8010c2c:	4642      	mov	r2, r8
 8010c2e:	464b      	mov	r3, r9
 8010c30:	4630      	mov	r0, r6
 8010c32:	4639      	mov	r1, r7
 8010c34:	f7ef ffb0 	bl	8000b98 <__aeabi_dcmpeq>
 8010c38:	b110      	cbz	r0, 8010c40 <_dtoa_r+0x6a0>
 8010c3a:	f01a 0f01 	tst.w	sl, #1
 8010c3e:	d110      	bne.n	8010c62 <_dtoa_r+0x6c2>
 8010c40:	4620      	mov	r0, r4
 8010c42:	ee18 1a10 	vmov	r1, s16
 8010c46:	f000 faf3 	bl	8011230 <_Bfree>
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	9800      	ldr	r0, [sp, #0]
 8010c4e:	702b      	strb	r3, [r5, #0]
 8010c50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c52:	3001      	adds	r0, #1
 8010c54:	6018      	str	r0, [r3, #0]
 8010c56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	f43f acf1 	beq.w	8010640 <_dtoa_r+0xa0>
 8010c5e:	601d      	str	r5, [r3, #0]
 8010c60:	e4ee      	b.n	8010640 <_dtoa_r+0xa0>
 8010c62:	9f00      	ldr	r7, [sp, #0]
 8010c64:	462b      	mov	r3, r5
 8010c66:	461d      	mov	r5, r3
 8010c68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c6c:	2a39      	cmp	r2, #57	; 0x39
 8010c6e:	d106      	bne.n	8010c7e <_dtoa_r+0x6de>
 8010c70:	9a01      	ldr	r2, [sp, #4]
 8010c72:	429a      	cmp	r2, r3
 8010c74:	d1f7      	bne.n	8010c66 <_dtoa_r+0x6c6>
 8010c76:	9901      	ldr	r1, [sp, #4]
 8010c78:	2230      	movs	r2, #48	; 0x30
 8010c7a:	3701      	adds	r7, #1
 8010c7c:	700a      	strb	r2, [r1, #0]
 8010c7e:	781a      	ldrb	r2, [r3, #0]
 8010c80:	3201      	adds	r2, #1
 8010c82:	701a      	strb	r2, [r3, #0]
 8010c84:	e790      	b.n	8010ba8 <_dtoa_r+0x608>
 8010c86:	4ba6      	ldr	r3, [pc, #664]	; (8010f20 <_dtoa_r+0x980>)
 8010c88:	2200      	movs	r2, #0
 8010c8a:	f7ef fd1d 	bl	80006c8 <__aeabi_dmul>
 8010c8e:	2200      	movs	r2, #0
 8010c90:	2300      	movs	r3, #0
 8010c92:	4606      	mov	r6, r0
 8010c94:	460f      	mov	r7, r1
 8010c96:	f7ef ff7f 	bl	8000b98 <__aeabi_dcmpeq>
 8010c9a:	2800      	cmp	r0, #0
 8010c9c:	d09d      	beq.n	8010bda <_dtoa_r+0x63a>
 8010c9e:	e7cf      	b.n	8010c40 <_dtoa_r+0x6a0>
 8010ca0:	9a08      	ldr	r2, [sp, #32]
 8010ca2:	2a00      	cmp	r2, #0
 8010ca4:	f000 80d7 	beq.w	8010e56 <_dtoa_r+0x8b6>
 8010ca8:	9a06      	ldr	r2, [sp, #24]
 8010caa:	2a01      	cmp	r2, #1
 8010cac:	f300 80ba 	bgt.w	8010e24 <_dtoa_r+0x884>
 8010cb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010cb2:	2a00      	cmp	r2, #0
 8010cb4:	f000 80b2 	beq.w	8010e1c <_dtoa_r+0x87c>
 8010cb8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010cbc:	9e07      	ldr	r6, [sp, #28]
 8010cbe:	9d04      	ldr	r5, [sp, #16]
 8010cc0:	9a04      	ldr	r2, [sp, #16]
 8010cc2:	441a      	add	r2, r3
 8010cc4:	9204      	str	r2, [sp, #16]
 8010cc6:	9a05      	ldr	r2, [sp, #20]
 8010cc8:	2101      	movs	r1, #1
 8010cca:	441a      	add	r2, r3
 8010ccc:	4620      	mov	r0, r4
 8010cce:	9205      	str	r2, [sp, #20]
 8010cd0:	f000 fb66 	bl	80113a0 <__i2b>
 8010cd4:	4607      	mov	r7, r0
 8010cd6:	2d00      	cmp	r5, #0
 8010cd8:	dd0c      	ble.n	8010cf4 <_dtoa_r+0x754>
 8010cda:	9b05      	ldr	r3, [sp, #20]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	dd09      	ble.n	8010cf4 <_dtoa_r+0x754>
 8010ce0:	42ab      	cmp	r3, r5
 8010ce2:	9a04      	ldr	r2, [sp, #16]
 8010ce4:	bfa8      	it	ge
 8010ce6:	462b      	movge	r3, r5
 8010ce8:	1ad2      	subs	r2, r2, r3
 8010cea:	9204      	str	r2, [sp, #16]
 8010cec:	9a05      	ldr	r2, [sp, #20]
 8010cee:	1aed      	subs	r5, r5, r3
 8010cf0:	1ad3      	subs	r3, r2, r3
 8010cf2:	9305      	str	r3, [sp, #20]
 8010cf4:	9b07      	ldr	r3, [sp, #28]
 8010cf6:	b31b      	cbz	r3, 8010d40 <_dtoa_r+0x7a0>
 8010cf8:	9b08      	ldr	r3, [sp, #32]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	f000 80af 	beq.w	8010e5e <_dtoa_r+0x8be>
 8010d00:	2e00      	cmp	r6, #0
 8010d02:	dd13      	ble.n	8010d2c <_dtoa_r+0x78c>
 8010d04:	4639      	mov	r1, r7
 8010d06:	4632      	mov	r2, r6
 8010d08:	4620      	mov	r0, r4
 8010d0a:	f000 fc09 	bl	8011520 <__pow5mult>
 8010d0e:	ee18 2a10 	vmov	r2, s16
 8010d12:	4601      	mov	r1, r0
 8010d14:	4607      	mov	r7, r0
 8010d16:	4620      	mov	r0, r4
 8010d18:	f000 fb58 	bl	80113cc <__multiply>
 8010d1c:	ee18 1a10 	vmov	r1, s16
 8010d20:	4680      	mov	r8, r0
 8010d22:	4620      	mov	r0, r4
 8010d24:	f000 fa84 	bl	8011230 <_Bfree>
 8010d28:	ee08 8a10 	vmov	s16, r8
 8010d2c:	9b07      	ldr	r3, [sp, #28]
 8010d2e:	1b9a      	subs	r2, r3, r6
 8010d30:	d006      	beq.n	8010d40 <_dtoa_r+0x7a0>
 8010d32:	ee18 1a10 	vmov	r1, s16
 8010d36:	4620      	mov	r0, r4
 8010d38:	f000 fbf2 	bl	8011520 <__pow5mult>
 8010d3c:	ee08 0a10 	vmov	s16, r0
 8010d40:	2101      	movs	r1, #1
 8010d42:	4620      	mov	r0, r4
 8010d44:	f000 fb2c 	bl	80113a0 <__i2b>
 8010d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	4606      	mov	r6, r0
 8010d4e:	f340 8088 	ble.w	8010e62 <_dtoa_r+0x8c2>
 8010d52:	461a      	mov	r2, r3
 8010d54:	4601      	mov	r1, r0
 8010d56:	4620      	mov	r0, r4
 8010d58:	f000 fbe2 	bl	8011520 <__pow5mult>
 8010d5c:	9b06      	ldr	r3, [sp, #24]
 8010d5e:	2b01      	cmp	r3, #1
 8010d60:	4606      	mov	r6, r0
 8010d62:	f340 8081 	ble.w	8010e68 <_dtoa_r+0x8c8>
 8010d66:	f04f 0800 	mov.w	r8, #0
 8010d6a:	6933      	ldr	r3, [r6, #16]
 8010d6c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010d70:	6918      	ldr	r0, [r3, #16]
 8010d72:	f000 fac5 	bl	8011300 <__hi0bits>
 8010d76:	f1c0 0020 	rsb	r0, r0, #32
 8010d7a:	9b05      	ldr	r3, [sp, #20]
 8010d7c:	4418      	add	r0, r3
 8010d7e:	f010 001f 	ands.w	r0, r0, #31
 8010d82:	f000 8092 	beq.w	8010eaa <_dtoa_r+0x90a>
 8010d86:	f1c0 0320 	rsb	r3, r0, #32
 8010d8a:	2b04      	cmp	r3, #4
 8010d8c:	f340 808a 	ble.w	8010ea4 <_dtoa_r+0x904>
 8010d90:	f1c0 001c 	rsb	r0, r0, #28
 8010d94:	9b04      	ldr	r3, [sp, #16]
 8010d96:	4403      	add	r3, r0
 8010d98:	9304      	str	r3, [sp, #16]
 8010d9a:	9b05      	ldr	r3, [sp, #20]
 8010d9c:	4403      	add	r3, r0
 8010d9e:	4405      	add	r5, r0
 8010da0:	9305      	str	r3, [sp, #20]
 8010da2:	9b04      	ldr	r3, [sp, #16]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	dd07      	ble.n	8010db8 <_dtoa_r+0x818>
 8010da8:	ee18 1a10 	vmov	r1, s16
 8010dac:	461a      	mov	r2, r3
 8010dae:	4620      	mov	r0, r4
 8010db0:	f000 fc10 	bl	80115d4 <__lshift>
 8010db4:	ee08 0a10 	vmov	s16, r0
 8010db8:	9b05      	ldr	r3, [sp, #20]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	dd05      	ble.n	8010dca <_dtoa_r+0x82a>
 8010dbe:	4631      	mov	r1, r6
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	4620      	mov	r0, r4
 8010dc4:	f000 fc06 	bl	80115d4 <__lshift>
 8010dc8:	4606      	mov	r6, r0
 8010dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d06e      	beq.n	8010eae <_dtoa_r+0x90e>
 8010dd0:	ee18 0a10 	vmov	r0, s16
 8010dd4:	4631      	mov	r1, r6
 8010dd6:	f000 fc6d 	bl	80116b4 <__mcmp>
 8010dda:	2800      	cmp	r0, #0
 8010ddc:	da67      	bge.n	8010eae <_dtoa_r+0x90e>
 8010dde:	9b00      	ldr	r3, [sp, #0]
 8010de0:	3b01      	subs	r3, #1
 8010de2:	ee18 1a10 	vmov	r1, s16
 8010de6:	9300      	str	r3, [sp, #0]
 8010de8:	220a      	movs	r2, #10
 8010dea:	2300      	movs	r3, #0
 8010dec:	4620      	mov	r0, r4
 8010dee:	f000 fa41 	bl	8011274 <__multadd>
 8010df2:	9b08      	ldr	r3, [sp, #32]
 8010df4:	ee08 0a10 	vmov	s16, r0
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	f000 81b1 	beq.w	8011160 <_dtoa_r+0xbc0>
 8010dfe:	2300      	movs	r3, #0
 8010e00:	4639      	mov	r1, r7
 8010e02:	220a      	movs	r2, #10
 8010e04:	4620      	mov	r0, r4
 8010e06:	f000 fa35 	bl	8011274 <__multadd>
 8010e0a:	9b02      	ldr	r3, [sp, #8]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	4607      	mov	r7, r0
 8010e10:	f300 808e 	bgt.w	8010f30 <_dtoa_r+0x990>
 8010e14:	9b06      	ldr	r3, [sp, #24]
 8010e16:	2b02      	cmp	r3, #2
 8010e18:	dc51      	bgt.n	8010ebe <_dtoa_r+0x91e>
 8010e1a:	e089      	b.n	8010f30 <_dtoa_r+0x990>
 8010e1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010e1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010e22:	e74b      	b.n	8010cbc <_dtoa_r+0x71c>
 8010e24:	9b03      	ldr	r3, [sp, #12]
 8010e26:	1e5e      	subs	r6, r3, #1
 8010e28:	9b07      	ldr	r3, [sp, #28]
 8010e2a:	42b3      	cmp	r3, r6
 8010e2c:	bfbf      	itttt	lt
 8010e2e:	9b07      	ldrlt	r3, [sp, #28]
 8010e30:	9607      	strlt	r6, [sp, #28]
 8010e32:	1af2      	sublt	r2, r6, r3
 8010e34:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010e36:	bfb6      	itet	lt
 8010e38:	189b      	addlt	r3, r3, r2
 8010e3a:	1b9e      	subge	r6, r3, r6
 8010e3c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010e3e:	9b03      	ldr	r3, [sp, #12]
 8010e40:	bfb8      	it	lt
 8010e42:	2600      	movlt	r6, #0
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	bfb7      	itett	lt
 8010e48:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010e4c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010e50:	1a9d      	sublt	r5, r3, r2
 8010e52:	2300      	movlt	r3, #0
 8010e54:	e734      	b.n	8010cc0 <_dtoa_r+0x720>
 8010e56:	9e07      	ldr	r6, [sp, #28]
 8010e58:	9d04      	ldr	r5, [sp, #16]
 8010e5a:	9f08      	ldr	r7, [sp, #32]
 8010e5c:	e73b      	b.n	8010cd6 <_dtoa_r+0x736>
 8010e5e:	9a07      	ldr	r2, [sp, #28]
 8010e60:	e767      	b.n	8010d32 <_dtoa_r+0x792>
 8010e62:	9b06      	ldr	r3, [sp, #24]
 8010e64:	2b01      	cmp	r3, #1
 8010e66:	dc18      	bgt.n	8010e9a <_dtoa_r+0x8fa>
 8010e68:	f1ba 0f00 	cmp.w	sl, #0
 8010e6c:	d115      	bne.n	8010e9a <_dtoa_r+0x8fa>
 8010e6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010e72:	b993      	cbnz	r3, 8010e9a <_dtoa_r+0x8fa>
 8010e74:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010e78:	0d1b      	lsrs	r3, r3, #20
 8010e7a:	051b      	lsls	r3, r3, #20
 8010e7c:	b183      	cbz	r3, 8010ea0 <_dtoa_r+0x900>
 8010e7e:	9b04      	ldr	r3, [sp, #16]
 8010e80:	3301      	adds	r3, #1
 8010e82:	9304      	str	r3, [sp, #16]
 8010e84:	9b05      	ldr	r3, [sp, #20]
 8010e86:	3301      	adds	r3, #1
 8010e88:	9305      	str	r3, [sp, #20]
 8010e8a:	f04f 0801 	mov.w	r8, #1
 8010e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	f47f af6a 	bne.w	8010d6a <_dtoa_r+0x7ca>
 8010e96:	2001      	movs	r0, #1
 8010e98:	e76f      	b.n	8010d7a <_dtoa_r+0x7da>
 8010e9a:	f04f 0800 	mov.w	r8, #0
 8010e9e:	e7f6      	b.n	8010e8e <_dtoa_r+0x8ee>
 8010ea0:	4698      	mov	r8, r3
 8010ea2:	e7f4      	b.n	8010e8e <_dtoa_r+0x8ee>
 8010ea4:	f43f af7d 	beq.w	8010da2 <_dtoa_r+0x802>
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	301c      	adds	r0, #28
 8010eac:	e772      	b.n	8010d94 <_dtoa_r+0x7f4>
 8010eae:	9b03      	ldr	r3, [sp, #12]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	dc37      	bgt.n	8010f24 <_dtoa_r+0x984>
 8010eb4:	9b06      	ldr	r3, [sp, #24]
 8010eb6:	2b02      	cmp	r3, #2
 8010eb8:	dd34      	ble.n	8010f24 <_dtoa_r+0x984>
 8010eba:	9b03      	ldr	r3, [sp, #12]
 8010ebc:	9302      	str	r3, [sp, #8]
 8010ebe:	9b02      	ldr	r3, [sp, #8]
 8010ec0:	b96b      	cbnz	r3, 8010ede <_dtoa_r+0x93e>
 8010ec2:	4631      	mov	r1, r6
 8010ec4:	2205      	movs	r2, #5
 8010ec6:	4620      	mov	r0, r4
 8010ec8:	f000 f9d4 	bl	8011274 <__multadd>
 8010ecc:	4601      	mov	r1, r0
 8010ece:	4606      	mov	r6, r0
 8010ed0:	ee18 0a10 	vmov	r0, s16
 8010ed4:	f000 fbee 	bl	80116b4 <__mcmp>
 8010ed8:	2800      	cmp	r0, #0
 8010eda:	f73f adbb 	bgt.w	8010a54 <_dtoa_r+0x4b4>
 8010ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ee0:	9d01      	ldr	r5, [sp, #4]
 8010ee2:	43db      	mvns	r3, r3
 8010ee4:	9300      	str	r3, [sp, #0]
 8010ee6:	f04f 0800 	mov.w	r8, #0
 8010eea:	4631      	mov	r1, r6
 8010eec:	4620      	mov	r0, r4
 8010eee:	f000 f99f 	bl	8011230 <_Bfree>
 8010ef2:	2f00      	cmp	r7, #0
 8010ef4:	f43f aea4 	beq.w	8010c40 <_dtoa_r+0x6a0>
 8010ef8:	f1b8 0f00 	cmp.w	r8, #0
 8010efc:	d005      	beq.n	8010f0a <_dtoa_r+0x96a>
 8010efe:	45b8      	cmp	r8, r7
 8010f00:	d003      	beq.n	8010f0a <_dtoa_r+0x96a>
 8010f02:	4641      	mov	r1, r8
 8010f04:	4620      	mov	r0, r4
 8010f06:	f000 f993 	bl	8011230 <_Bfree>
 8010f0a:	4639      	mov	r1, r7
 8010f0c:	4620      	mov	r0, r4
 8010f0e:	f000 f98f 	bl	8011230 <_Bfree>
 8010f12:	e695      	b.n	8010c40 <_dtoa_r+0x6a0>
 8010f14:	2600      	movs	r6, #0
 8010f16:	4637      	mov	r7, r6
 8010f18:	e7e1      	b.n	8010ede <_dtoa_r+0x93e>
 8010f1a:	9700      	str	r7, [sp, #0]
 8010f1c:	4637      	mov	r7, r6
 8010f1e:	e599      	b.n	8010a54 <_dtoa_r+0x4b4>
 8010f20:	40240000 	.word	0x40240000
 8010f24:	9b08      	ldr	r3, [sp, #32]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	f000 80ca 	beq.w	80110c0 <_dtoa_r+0xb20>
 8010f2c:	9b03      	ldr	r3, [sp, #12]
 8010f2e:	9302      	str	r3, [sp, #8]
 8010f30:	2d00      	cmp	r5, #0
 8010f32:	dd05      	ble.n	8010f40 <_dtoa_r+0x9a0>
 8010f34:	4639      	mov	r1, r7
 8010f36:	462a      	mov	r2, r5
 8010f38:	4620      	mov	r0, r4
 8010f3a:	f000 fb4b 	bl	80115d4 <__lshift>
 8010f3e:	4607      	mov	r7, r0
 8010f40:	f1b8 0f00 	cmp.w	r8, #0
 8010f44:	d05b      	beq.n	8010ffe <_dtoa_r+0xa5e>
 8010f46:	6879      	ldr	r1, [r7, #4]
 8010f48:	4620      	mov	r0, r4
 8010f4a:	f000 f931 	bl	80111b0 <_Balloc>
 8010f4e:	4605      	mov	r5, r0
 8010f50:	b928      	cbnz	r0, 8010f5e <_dtoa_r+0x9be>
 8010f52:	4b87      	ldr	r3, [pc, #540]	; (8011170 <_dtoa_r+0xbd0>)
 8010f54:	4602      	mov	r2, r0
 8010f56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010f5a:	f7ff bb3b 	b.w	80105d4 <_dtoa_r+0x34>
 8010f5e:	693a      	ldr	r2, [r7, #16]
 8010f60:	3202      	adds	r2, #2
 8010f62:	0092      	lsls	r2, r2, #2
 8010f64:	f107 010c 	add.w	r1, r7, #12
 8010f68:	300c      	adds	r0, #12
 8010f6a:	f000 f913 	bl	8011194 <memcpy>
 8010f6e:	2201      	movs	r2, #1
 8010f70:	4629      	mov	r1, r5
 8010f72:	4620      	mov	r0, r4
 8010f74:	f000 fb2e 	bl	80115d4 <__lshift>
 8010f78:	9b01      	ldr	r3, [sp, #4]
 8010f7a:	f103 0901 	add.w	r9, r3, #1
 8010f7e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010f82:	4413      	add	r3, r2
 8010f84:	9305      	str	r3, [sp, #20]
 8010f86:	f00a 0301 	and.w	r3, sl, #1
 8010f8a:	46b8      	mov	r8, r7
 8010f8c:	9304      	str	r3, [sp, #16]
 8010f8e:	4607      	mov	r7, r0
 8010f90:	4631      	mov	r1, r6
 8010f92:	ee18 0a10 	vmov	r0, s16
 8010f96:	f7ff fa75 	bl	8010484 <quorem>
 8010f9a:	4641      	mov	r1, r8
 8010f9c:	9002      	str	r0, [sp, #8]
 8010f9e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010fa2:	ee18 0a10 	vmov	r0, s16
 8010fa6:	f000 fb85 	bl	80116b4 <__mcmp>
 8010faa:	463a      	mov	r2, r7
 8010fac:	9003      	str	r0, [sp, #12]
 8010fae:	4631      	mov	r1, r6
 8010fb0:	4620      	mov	r0, r4
 8010fb2:	f000 fb9b 	bl	80116ec <__mdiff>
 8010fb6:	68c2      	ldr	r2, [r0, #12]
 8010fb8:	f109 3bff 	add.w	fp, r9, #4294967295
 8010fbc:	4605      	mov	r5, r0
 8010fbe:	bb02      	cbnz	r2, 8011002 <_dtoa_r+0xa62>
 8010fc0:	4601      	mov	r1, r0
 8010fc2:	ee18 0a10 	vmov	r0, s16
 8010fc6:	f000 fb75 	bl	80116b4 <__mcmp>
 8010fca:	4602      	mov	r2, r0
 8010fcc:	4629      	mov	r1, r5
 8010fce:	4620      	mov	r0, r4
 8010fd0:	9207      	str	r2, [sp, #28]
 8010fd2:	f000 f92d 	bl	8011230 <_Bfree>
 8010fd6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010fda:	ea43 0102 	orr.w	r1, r3, r2
 8010fde:	9b04      	ldr	r3, [sp, #16]
 8010fe0:	430b      	orrs	r3, r1
 8010fe2:	464d      	mov	r5, r9
 8010fe4:	d10f      	bne.n	8011006 <_dtoa_r+0xa66>
 8010fe6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010fea:	d02a      	beq.n	8011042 <_dtoa_r+0xaa2>
 8010fec:	9b03      	ldr	r3, [sp, #12]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	dd02      	ble.n	8010ff8 <_dtoa_r+0xa58>
 8010ff2:	9b02      	ldr	r3, [sp, #8]
 8010ff4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010ff8:	f88b a000 	strb.w	sl, [fp]
 8010ffc:	e775      	b.n	8010eea <_dtoa_r+0x94a>
 8010ffe:	4638      	mov	r0, r7
 8011000:	e7ba      	b.n	8010f78 <_dtoa_r+0x9d8>
 8011002:	2201      	movs	r2, #1
 8011004:	e7e2      	b.n	8010fcc <_dtoa_r+0xa2c>
 8011006:	9b03      	ldr	r3, [sp, #12]
 8011008:	2b00      	cmp	r3, #0
 801100a:	db04      	blt.n	8011016 <_dtoa_r+0xa76>
 801100c:	9906      	ldr	r1, [sp, #24]
 801100e:	430b      	orrs	r3, r1
 8011010:	9904      	ldr	r1, [sp, #16]
 8011012:	430b      	orrs	r3, r1
 8011014:	d122      	bne.n	801105c <_dtoa_r+0xabc>
 8011016:	2a00      	cmp	r2, #0
 8011018:	ddee      	ble.n	8010ff8 <_dtoa_r+0xa58>
 801101a:	ee18 1a10 	vmov	r1, s16
 801101e:	2201      	movs	r2, #1
 8011020:	4620      	mov	r0, r4
 8011022:	f000 fad7 	bl	80115d4 <__lshift>
 8011026:	4631      	mov	r1, r6
 8011028:	ee08 0a10 	vmov	s16, r0
 801102c:	f000 fb42 	bl	80116b4 <__mcmp>
 8011030:	2800      	cmp	r0, #0
 8011032:	dc03      	bgt.n	801103c <_dtoa_r+0xa9c>
 8011034:	d1e0      	bne.n	8010ff8 <_dtoa_r+0xa58>
 8011036:	f01a 0f01 	tst.w	sl, #1
 801103a:	d0dd      	beq.n	8010ff8 <_dtoa_r+0xa58>
 801103c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011040:	d1d7      	bne.n	8010ff2 <_dtoa_r+0xa52>
 8011042:	2339      	movs	r3, #57	; 0x39
 8011044:	f88b 3000 	strb.w	r3, [fp]
 8011048:	462b      	mov	r3, r5
 801104a:	461d      	mov	r5, r3
 801104c:	3b01      	subs	r3, #1
 801104e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011052:	2a39      	cmp	r2, #57	; 0x39
 8011054:	d071      	beq.n	801113a <_dtoa_r+0xb9a>
 8011056:	3201      	adds	r2, #1
 8011058:	701a      	strb	r2, [r3, #0]
 801105a:	e746      	b.n	8010eea <_dtoa_r+0x94a>
 801105c:	2a00      	cmp	r2, #0
 801105e:	dd07      	ble.n	8011070 <_dtoa_r+0xad0>
 8011060:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011064:	d0ed      	beq.n	8011042 <_dtoa_r+0xaa2>
 8011066:	f10a 0301 	add.w	r3, sl, #1
 801106a:	f88b 3000 	strb.w	r3, [fp]
 801106e:	e73c      	b.n	8010eea <_dtoa_r+0x94a>
 8011070:	9b05      	ldr	r3, [sp, #20]
 8011072:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011076:	4599      	cmp	r9, r3
 8011078:	d047      	beq.n	801110a <_dtoa_r+0xb6a>
 801107a:	ee18 1a10 	vmov	r1, s16
 801107e:	2300      	movs	r3, #0
 8011080:	220a      	movs	r2, #10
 8011082:	4620      	mov	r0, r4
 8011084:	f000 f8f6 	bl	8011274 <__multadd>
 8011088:	45b8      	cmp	r8, r7
 801108a:	ee08 0a10 	vmov	s16, r0
 801108e:	f04f 0300 	mov.w	r3, #0
 8011092:	f04f 020a 	mov.w	r2, #10
 8011096:	4641      	mov	r1, r8
 8011098:	4620      	mov	r0, r4
 801109a:	d106      	bne.n	80110aa <_dtoa_r+0xb0a>
 801109c:	f000 f8ea 	bl	8011274 <__multadd>
 80110a0:	4680      	mov	r8, r0
 80110a2:	4607      	mov	r7, r0
 80110a4:	f109 0901 	add.w	r9, r9, #1
 80110a8:	e772      	b.n	8010f90 <_dtoa_r+0x9f0>
 80110aa:	f000 f8e3 	bl	8011274 <__multadd>
 80110ae:	4639      	mov	r1, r7
 80110b0:	4680      	mov	r8, r0
 80110b2:	2300      	movs	r3, #0
 80110b4:	220a      	movs	r2, #10
 80110b6:	4620      	mov	r0, r4
 80110b8:	f000 f8dc 	bl	8011274 <__multadd>
 80110bc:	4607      	mov	r7, r0
 80110be:	e7f1      	b.n	80110a4 <_dtoa_r+0xb04>
 80110c0:	9b03      	ldr	r3, [sp, #12]
 80110c2:	9302      	str	r3, [sp, #8]
 80110c4:	9d01      	ldr	r5, [sp, #4]
 80110c6:	ee18 0a10 	vmov	r0, s16
 80110ca:	4631      	mov	r1, r6
 80110cc:	f7ff f9da 	bl	8010484 <quorem>
 80110d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80110d4:	9b01      	ldr	r3, [sp, #4]
 80110d6:	f805 ab01 	strb.w	sl, [r5], #1
 80110da:	1aea      	subs	r2, r5, r3
 80110dc:	9b02      	ldr	r3, [sp, #8]
 80110de:	4293      	cmp	r3, r2
 80110e0:	dd09      	ble.n	80110f6 <_dtoa_r+0xb56>
 80110e2:	ee18 1a10 	vmov	r1, s16
 80110e6:	2300      	movs	r3, #0
 80110e8:	220a      	movs	r2, #10
 80110ea:	4620      	mov	r0, r4
 80110ec:	f000 f8c2 	bl	8011274 <__multadd>
 80110f0:	ee08 0a10 	vmov	s16, r0
 80110f4:	e7e7      	b.n	80110c6 <_dtoa_r+0xb26>
 80110f6:	9b02      	ldr	r3, [sp, #8]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	bfc8      	it	gt
 80110fc:	461d      	movgt	r5, r3
 80110fe:	9b01      	ldr	r3, [sp, #4]
 8011100:	bfd8      	it	le
 8011102:	2501      	movle	r5, #1
 8011104:	441d      	add	r5, r3
 8011106:	f04f 0800 	mov.w	r8, #0
 801110a:	ee18 1a10 	vmov	r1, s16
 801110e:	2201      	movs	r2, #1
 8011110:	4620      	mov	r0, r4
 8011112:	f000 fa5f 	bl	80115d4 <__lshift>
 8011116:	4631      	mov	r1, r6
 8011118:	ee08 0a10 	vmov	s16, r0
 801111c:	f000 faca 	bl	80116b4 <__mcmp>
 8011120:	2800      	cmp	r0, #0
 8011122:	dc91      	bgt.n	8011048 <_dtoa_r+0xaa8>
 8011124:	d102      	bne.n	801112c <_dtoa_r+0xb8c>
 8011126:	f01a 0f01 	tst.w	sl, #1
 801112a:	d18d      	bne.n	8011048 <_dtoa_r+0xaa8>
 801112c:	462b      	mov	r3, r5
 801112e:	461d      	mov	r5, r3
 8011130:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011134:	2a30      	cmp	r2, #48	; 0x30
 8011136:	d0fa      	beq.n	801112e <_dtoa_r+0xb8e>
 8011138:	e6d7      	b.n	8010eea <_dtoa_r+0x94a>
 801113a:	9a01      	ldr	r2, [sp, #4]
 801113c:	429a      	cmp	r2, r3
 801113e:	d184      	bne.n	801104a <_dtoa_r+0xaaa>
 8011140:	9b00      	ldr	r3, [sp, #0]
 8011142:	3301      	adds	r3, #1
 8011144:	9300      	str	r3, [sp, #0]
 8011146:	2331      	movs	r3, #49	; 0x31
 8011148:	7013      	strb	r3, [r2, #0]
 801114a:	e6ce      	b.n	8010eea <_dtoa_r+0x94a>
 801114c:	4b09      	ldr	r3, [pc, #36]	; (8011174 <_dtoa_r+0xbd4>)
 801114e:	f7ff ba95 	b.w	801067c <_dtoa_r+0xdc>
 8011152:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011154:	2b00      	cmp	r3, #0
 8011156:	f47f aa6e 	bne.w	8010636 <_dtoa_r+0x96>
 801115a:	4b07      	ldr	r3, [pc, #28]	; (8011178 <_dtoa_r+0xbd8>)
 801115c:	f7ff ba8e 	b.w	801067c <_dtoa_r+0xdc>
 8011160:	9b02      	ldr	r3, [sp, #8]
 8011162:	2b00      	cmp	r3, #0
 8011164:	dcae      	bgt.n	80110c4 <_dtoa_r+0xb24>
 8011166:	9b06      	ldr	r3, [sp, #24]
 8011168:	2b02      	cmp	r3, #2
 801116a:	f73f aea8 	bgt.w	8010ebe <_dtoa_r+0x91e>
 801116e:	e7a9      	b.n	80110c4 <_dtoa_r+0xb24>
 8011170:	080260bf 	.word	0x080260bf
 8011174:	0802601c 	.word	0x0802601c
 8011178:	08026040 	.word	0x08026040

0801117c <_localeconv_r>:
 801117c:	4800      	ldr	r0, [pc, #0]	; (8011180 <_localeconv_r+0x4>)
 801117e:	4770      	bx	lr
 8011180:	20000258 	.word	0x20000258

08011184 <malloc>:
 8011184:	4b02      	ldr	r3, [pc, #8]	; (8011190 <malloc+0xc>)
 8011186:	4601      	mov	r1, r0
 8011188:	6818      	ldr	r0, [r3, #0]
 801118a:	f000 bc17 	b.w	80119bc <_malloc_r>
 801118e:	bf00      	nop
 8011190:	20000104 	.word	0x20000104

08011194 <memcpy>:
 8011194:	440a      	add	r2, r1
 8011196:	4291      	cmp	r1, r2
 8011198:	f100 33ff 	add.w	r3, r0, #4294967295
 801119c:	d100      	bne.n	80111a0 <memcpy+0xc>
 801119e:	4770      	bx	lr
 80111a0:	b510      	push	{r4, lr}
 80111a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80111a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80111aa:	4291      	cmp	r1, r2
 80111ac:	d1f9      	bne.n	80111a2 <memcpy+0xe>
 80111ae:	bd10      	pop	{r4, pc}

080111b0 <_Balloc>:
 80111b0:	b570      	push	{r4, r5, r6, lr}
 80111b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80111b4:	4604      	mov	r4, r0
 80111b6:	460d      	mov	r5, r1
 80111b8:	b976      	cbnz	r6, 80111d8 <_Balloc+0x28>
 80111ba:	2010      	movs	r0, #16
 80111bc:	f7ff ffe2 	bl	8011184 <malloc>
 80111c0:	4602      	mov	r2, r0
 80111c2:	6260      	str	r0, [r4, #36]	; 0x24
 80111c4:	b920      	cbnz	r0, 80111d0 <_Balloc+0x20>
 80111c6:	4b18      	ldr	r3, [pc, #96]	; (8011228 <_Balloc+0x78>)
 80111c8:	4818      	ldr	r0, [pc, #96]	; (801122c <_Balloc+0x7c>)
 80111ca:	2166      	movs	r1, #102	; 0x66
 80111cc:	f000 fdd6 	bl	8011d7c <__assert_func>
 80111d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80111d4:	6006      	str	r6, [r0, #0]
 80111d6:	60c6      	str	r6, [r0, #12]
 80111d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80111da:	68f3      	ldr	r3, [r6, #12]
 80111dc:	b183      	cbz	r3, 8011200 <_Balloc+0x50>
 80111de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111e0:	68db      	ldr	r3, [r3, #12]
 80111e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80111e6:	b9b8      	cbnz	r0, 8011218 <_Balloc+0x68>
 80111e8:	2101      	movs	r1, #1
 80111ea:	fa01 f605 	lsl.w	r6, r1, r5
 80111ee:	1d72      	adds	r2, r6, #5
 80111f0:	0092      	lsls	r2, r2, #2
 80111f2:	4620      	mov	r0, r4
 80111f4:	f000 fb60 	bl	80118b8 <_calloc_r>
 80111f8:	b160      	cbz	r0, 8011214 <_Balloc+0x64>
 80111fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80111fe:	e00e      	b.n	801121e <_Balloc+0x6e>
 8011200:	2221      	movs	r2, #33	; 0x21
 8011202:	2104      	movs	r1, #4
 8011204:	4620      	mov	r0, r4
 8011206:	f000 fb57 	bl	80118b8 <_calloc_r>
 801120a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801120c:	60f0      	str	r0, [r6, #12]
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d1e4      	bne.n	80111de <_Balloc+0x2e>
 8011214:	2000      	movs	r0, #0
 8011216:	bd70      	pop	{r4, r5, r6, pc}
 8011218:	6802      	ldr	r2, [r0, #0]
 801121a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801121e:	2300      	movs	r3, #0
 8011220:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011224:	e7f7      	b.n	8011216 <_Balloc+0x66>
 8011226:	bf00      	nop
 8011228:	0802604d 	.word	0x0802604d
 801122c:	080260d0 	.word	0x080260d0

08011230 <_Bfree>:
 8011230:	b570      	push	{r4, r5, r6, lr}
 8011232:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011234:	4605      	mov	r5, r0
 8011236:	460c      	mov	r4, r1
 8011238:	b976      	cbnz	r6, 8011258 <_Bfree+0x28>
 801123a:	2010      	movs	r0, #16
 801123c:	f7ff ffa2 	bl	8011184 <malloc>
 8011240:	4602      	mov	r2, r0
 8011242:	6268      	str	r0, [r5, #36]	; 0x24
 8011244:	b920      	cbnz	r0, 8011250 <_Bfree+0x20>
 8011246:	4b09      	ldr	r3, [pc, #36]	; (801126c <_Bfree+0x3c>)
 8011248:	4809      	ldr	r0, [pc, #36]	; (8011270 <_Bfree+0x40>)
 801124a:	218a      	movs	r1, #138	; 0x8a
 801124c:	f000 fd96 	bl	8011d7c <__assert_func>
 8011250:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011254:	6006      	str	r6, [r0, #0]
 8011256:	60c6      	str	r6, [r0, #12]
 8011258:	b13c      	cbz	r4, 801126a <_Bfree+0x3a>
 801125a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801125c:	6862      	ldr	r2, [r4, #4]
 801125e:	68db      	ldr	r3, [r3, #12]
 8011260:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011264:	6021      	str	r1, [r4, #0]
 8011266:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801126a:	bd70      	pop	{r4, r5, r6, pc}
 801126c:	0802604d 	.word	0x0802604d
 8011270:	080260d0 	.word	0x080260d0

08011274 <__multadd>:
 8011274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011278:	690d      	ldr	r5, [r1, #16]
 801127a:	4607      	mov	r7, r0
 801127c:	460c      	mov	r4, r1
 801127e:	461e      	mov	r6, r3
 8011280:	f101 0c14 	add.w	ip, r1, #20
 8011284:	2000      	movs	r0, #0
 8011286:	f8dc 3000 	ldr.w	r3, [ip]
 801128a:	b299      	uxth	r1, r3
 801128c:	fb02 6101 	mla	r1, r2, r1, r6
 8011290:	0c1e      	lsrs	r6, r3, #16
 8011292:	0c0b      	lsrs	r3, r1, #16
 8011294:	fb02 3306 	mla	r3, r2, r6, r3
 8011298:	b289      	uxth	r1, r1
 801129a:	3001      	adds	r0, #1
 801129c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80112a0:	4285      	cmp	r5, r0
 80112a2:	f84c 1b04 	str.w	r1, [ip], #4
 80112a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80112aa:	dcec      	bgt.n	8011286 <__multadd+0x12>
 80112ac:	b30e      	cbz	r6, 80112f2 <__multadd+0x7e>
 80112ae:	68a3      	ldr	r3, [r4, #8]
 80112b0:	42ab      	cmp	r3, r5
 80112b2:	dc19      	bgt.n	80112e8 <__multadd+0x74>
 80112b4:	6861      	ldr	r1, [r4, #4]
 80112b6:	4638      	mov	r0, r7
 80112b8:	3101      	adds	r1, #1
 80112ba:	f7ff ff79 	bl	80111b0 <_Balloc>
 80112be:	4680      	mov	r8, r0
 80112c0:	b928      	cbnz	r0, 80112ce <__multadd+0x5a>
 80112c2:	4602      	mov	r2, r0
 80112c4:	4b0c      	ldr	r3, [pc, #48]	; (80112f8 <__multadd+0x84>)
 80112c6:	480d      	ldr	r0, [pc, #52]	; (80112fc <__multadd+0x88>)
 80112c8:	21b5      	movs	r1, #181	; 0xb5
 80112ca:	f000 fd57 	bl	8011d7c <__assert_func>
 80112ce:	6922      	ldr	r2, [r4, #16]
 80112d0:	3202      	adds	r2, #2
 80112d2:	f104 010c 	add.w	r1, r4, #12
 80112d6:	0092      	lsls	r2, r2, #2
 80112d8:	300c      	adds	r0, #12
 80112da:	f7ff ff5b 	bl	8011194 <memcpy>
 80112de:	4621      	mov	r1, r4
 80112e0:	4638      	mov	r0, r7
 80112e2:	f7ff ffa5 	bl	8011230 <_Bfree>
 80112e6:	4644      	mov	r4, r8
 80112e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80112ec:	3501      	adds	r5, #1
 80112ee:	615e      	str	r6, [r3, #20]
 80112f0:	6125      	str	r5, [r4, #16]
 80112f2:	4620      	mov	r0, r4
 80112f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112f8:	080260bf 	.word	0x080260bf
 80112fc:	080260d0 	.word	0x080260d0

08011300 <__hi0bits>:
 8011300:	0c03      	lsrs	r3, r0, #16
 8011302:	041b      	lsls	r3, r3, #16
 8011304:	b9d3      	cbnz	r3, 801133c <__hi0bits+0x3c>
 8011306:	0400      	lsls	r0, r0, #16
 8011308:	2310      	movs	r3, #16
 801130a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801130e:	bf04      	itt	eq
 8011310:	0200      	lsleq	r0, r0, #8
 8011312:	3308      	addeq	r3, #8
 8011314:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011318:	bf04      	itt	eq
 801131a:	0100      	lsleq	r0, r0, #4
 801131c:	3304      	addeq	r3, #4
 801131e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011322:	bf04      	itt	eq
 8011324:	0080      	lsleq	r0, r0, #2
 8011326:	3302      	addeq	r3, #2
 8011328:	2800      	cmp	r0, #0
 801132a:	db05      	blt.n	8011338 <__hi0bits+0x38>
 801132c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011330:	f103 0301 	add.w	r3, r3, #1
 8011334:	bf08      	it	eq
 8011336:	2320      	moveq	r3, #32
 8011338:	4618      	mov	r0, r3
 801133a:	4770      	bx	lr
 801133c:	2300      	movs	r3, #0
 801133e:	e7e4      	b.n	801130a <__hi0bits+0xa>

08011340 <__lo0bits>:
 8011340:	6803      	ldr	r3, [r0, #0]
 8011342:	f013 0207 	ands.w	r2, r3, #7
 8011346:	4601      	mov	r1, r0
 8011348:	d00b      	beq.n	8011362 <__lo0bits+0x22>
 801134a:	07da      	lsls	r2, r3, #31
 801134c:	d423      	bmi.n	8011396 <__lo0bits+0x56>
 801134e:	0798      	lsls	r0, r3, #30
 8011350:	bf49      	itett	mi
 8011352:	085b      	lsrmi	r3, r3, #1
 8011354:	089b      	lsrpl	r3, r3, #2
 8011356:	2001      	movmi	r0, #1
 8011358:	600b      	strmi	r3, [r1, #0]
 801135a:	bf5c      	itt	pl
 801135c:	600b      	strpl	r3, [r1, #0]
 801135e:	2002      	movpl	r0, #2
 8011360:	4770      	bx	lr
 8011362:	b298      	uxth	r0, r3
 8011364:	b9a8      	cbnz	r0, 8011392 <__lo0bits+0x52>
 8011366:	0c1b      	lsrs	r3, r3, #16
 8011368:	2010      	movs	r0, #16
 801136a:	b2da      	uxtb	r2, r3
 801136c:	b90a      	cbnz	r2, 8011372 <__lo0bits+0x32>
 801136e:	3008      	adds	r0, #8
 8011370:	0a1b      	lsrs	r3, r3, #8
 8011372:	071a      	lsls	r2, r3, #28
 8011374:	bf04      	itt	eq
 8011376:	091b      	lsreq	r3, r3, #4
 8011378:	3004      	addeq	r0, #4
 801137a:	079a      	lsls	r2, r3, #30
 801137c:	bf04      	itt	eq
 801137e:	089b      	lsreq	r3, r3, #2
 8011380:	3002      	addeq	r0, #2
 8011382:	07da      	lsls	r2, r3, #31
 8011384:	d403      	bmi.n	801138e <__lo0bits+0x4e>
 8011386:	085b      	lsrs	r3, r3, #1
 8011388:	f100 0001 	add.w	r0, r0, #1
 801138c:	d005      	beq.n	801139a <__lo0bits+0x5a>
 801138e:	600b      	str	r3, [r1, #0]
 8011390:	4770      	bx	lr
 8011392:	4610      	mov	r0, r2
 8011394:	e7e9      	b.n	801136a <__lo0bits+0x2a>
 8011396:	2000      	movs	r0, #0
 8011398:	4770      	bx	lr
 801139a:	2020      	movs	r0, #32
 801139c:	4770      	bx	lr
	...

080113a0 <__i2b>:
 80113a0:	b510      	push	{r4, lr}
 80113a2:	460c      	mov	r4, r1
 80113a4:	2101      	movs	r1, #1
 80113a6:	f7ff ff03 	bl	80111b0 <_Balloc>
 80113aa:	4602      	mov	r2, r0
 80113ac:	b928      	cbnz	r0, 80113ba <__i2b+0x1a>
 80113ae:	4b05      	ldr	r3, [pc, #20]	; (80113c4 <__i2b+0x24>)
 80113b0:	4805      	ldr	r0, [pc, #20]	; (80113c8 <__i2b+0x28>)
 80113b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80113b6:	f000 fce1 	bl	8011d7c <__assert_func>
 80113ba:	2301      	movs	r3, #1
 80113bc:	6144      	str	r4, [r0, #20]
 80113be:	6103      	str	r3, [r0, #16]
 80113c0:	bd10      	pop	{r4, pc}
 80113c2:	bf00      	nop
 80113c4:	080260bf 	.word	0x080260bf
 80113c8:	080260d0 	.word	0x080260d0

080113cc <__multiply>:
 80113cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113d0:	4691      	mov	r9, r2
 80113d2:	690a      	ldr	r2, [r1, #16]
 80113d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80113d8:	429a      	cmp	r2, r3
 80113da:	bfb8      	it	lt
 80113dc:	460b      	movlt	r3, r1
 80113de:	460c      	mov	r4, r1
 80113e0:	bfbc      	itt	lt
 80113e2:	464c      	movlt	r4, r9
 80113e4:	4699      	movlt	r9, r3
 80113e6:	6927      	ldr	r7, [r4, #16]
 80113e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80113ec:	68a3      	ldr	r3, [r4, #8]
 80113ee:	6861      	ldr	r1, [r4, #4]
 80113f0:	eb07 060a 	add.w	r6, r7, sl
 80113f4:	42b3      	cmp	r3, r6
 80113f6:	b085      	sub	sp, #20
 80113f8:	bfb8      	it	lt
 80113fa:	3101      	addlt	r1, #1
 80113fc:	f7ff fed8 	bl	80111b0 <_Balloc>
 8011400:	b930      	cbnz	r0, 8011410 <__multiply+0x44>
 8011402:	4602      	mov	r2, r0
 8011404:	4b44      	ldr	r3, [pc, #272]	; (8011518 <__multiply+0x14c>)
 8011406:	4845      	ldr	r0, [pc, #276]	; (801151c <__multiply+0x150>)
 8011408:	f240 115d 	movw	r1, #349	; 0x15d
 801140c:	f000 fcb6 	bl	8011d7c <__assert_func>
 8011410:	f100 0514 	add.w	r5, r0, #20
 8011414:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011418:	462b      	mov	r3, r5
 801141a:	2200      	movs	r2, #0
 801141c:	4543      	cmp	r3, r8
 801141e:	d321      	bcc.n	8011464 <__multiply+0x98>
 8011420:	f104 0314 	add.w	r3, r4, #20
 8011424:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011428:	f109 0314 	add.w	r3, r9, #20
 801142c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011430:	9202      	str	r2, [sp, #8]
 8011432:	1b3a      	subs	r2, r7, r4
 8011434:	3a15      	subs	r2, #21
 8011436:	f022 0203 	bic.w	r2, r2, #3
 801143a:	3204      	adds	r2, #4
 801143c:	f104 0115 	add.w	r1, r4, #21
 8011440:	428f      	cmp	r7, r1
 8011442:	bf38      	it	cc
 8011444:	2204      	movcc	r2, #4
 8011446:	9201      	str	r2, [sp, #4]
 8011448:	9a02      	ldr	r2, [sp, #8]
 801144a:	9303      	str	r3, [sp, #12]
 801144c:	429a      	cmp	r2, r3
 801144e:	d80c      	bhi.n	801146a <__multiply+0x9e>
 8011450:	2e00      	cmp	r6, #0
 8011452:	dd03      	ble.n	801145c <__multiply+0x90>
 8011454:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011458:	2b00      	cmp	r3, #0
 801145a:	d05a      	beq.n	8011512 <__multiply+0x146>
 801145c:	6106      	str	r6, [r0, #16]
 801145e:	b005      	add	sp, #20
 8011460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011464:	f843 2b04 	str.w	r2, [r3], #4
 8011468:	e7d8      	b.n	801141c <__multiply+0x50>
 801146a:	f8b3 a000 	ldrh.w	sl, [r3]
 801146e:	f1ba 0f00 	cmp.w	sl, #0
 8011472:	d024      	beq.n	80114be <__multiply+0xf2>
 8011474:	f104 0e14 	add.w	lr, r4, #20
 8011478:	46a9      	mov	r9, r5
 801147a:	f04f 0c00 	mov.w	ip, #0
 801147e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011482:	f8d9 1000 	ldr.w	r1, [r9]
 8011486:	fa1f fb82 	uxth.w	fp, r2
 801148a:	b289      	uxth	r1, r1
 801148c:	fb0a 110b 	mla	r1, sl, fp, r1
 8011490:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011494:	f8d9 2000 	ldr.w	r2, [r9]
 8011498:	4461      	add	r1, ip
 801149a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801149e:	fb0a c20b 	mla	r2, sl, fp, ip
 80114a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80114a6:	b289      	uxth	r1, r1
 80114a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80114ac:	4577      	cmp	r7, lr
 80114ae:	f849 1b04 	str.w	r1, [r9], #4
 80114b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80114b6:	d8e2      	bhi.n	801147e <__multiply+0xb2>
 80114b8:	9a01      	ldr	r2, [sp, #4]
 80114ba:	f845 c002 	str.w	ip, [r5, r2]
 80114be:	9a03      	ldr	r2, [sp, #12]
 80114c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80114c4:	3304      	adds	r3, #4
 80114c6:	f1b9 0f00 	cmp.w	r9, #0
 80114ca:	d020      	beq.n	801150e <__multiply+0x142>
 80114cc:	6829      	ldr	r1, [r5, #0]
 80114ce:	f104 0c14 	add.w	ip, r4, #20
 80114d2:	46ae      	mov	lr, r5
 80114d4:	f04f 0a00 	mov.w	sl, #0
 80114d8:	f8bc b000 	ldrh.w	fp, [ip]
 80114dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80114e0:	fb09 220b 	mla	r2, r9, fp, r2
 80114e4:	4492      	add	sl, r2
 80114e6:	b289      	uxth	r1, r1
 80114e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80114ec:	f84e 1b04 	str.w	r1, [lr], #4
 80114f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80114f4:	f8be 1000 	ldrh.w	r1, [lr]
 80114f8:	0c12      	lsrs	r2, r2, #16
 80114fa:	fb09 1102 	mla	r1, r9, r2, r1
 80114fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011502:	4567      	cmp	r7, ip
 8011504:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011508:	d8e6      	bhi.n	80114d8 <__multiply+0x10c>
 801150a:	9a01      	ldr	r2, [sp, #4]
 801150c:	50a9      	str	r1, [r5, r2]
 801150e:	3504      	adds	r5, #4
 8011510:	e79a      	b.n	8011448 <__multiply+0x7c>
 8011512:	3e01      	subs	r6, #1
 8011514:	e79c      	b.n	8011450 <__multiply+0x84>
 8011516:	bf00      	nop
 8011518:	080260bf 	.word	0x080260bf
 801151c:	080260d0 	.word	0x080260d0

08011520 <__pow5mult>:
 8011520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011524:	4615      	mov	r5, r2
 8011526:	f012 0203 	ands.w	r2, r2, #3
 801152a:	4606      	mov	r6, r0
 801152c:	460f      	mov	r7, r1
 801152e:	d007      	beq.n	8011540 <__pow5mult+0x20>
 8011530:	4c25      	ldr	r4, [pc, #148]	; (80115c8 <__pow5mult+0xa8>)
 8011532:	3a01      	subs	r2, #1
 8011534:	2300      	movs	r3, #0
 8011536:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801153a:	f7ff fe9b 	bl	8011274 <__multadd>
 801153e:	4607      	mov	r7, r0
 8011540:	10ad      	asrs	r5, r5, #2
 8011542:	d03d      	beq.n	80115c0 <__pow5mult+0xa0>
 8011544:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011546:	b97c      	cbnz	r4, 8011568 <__pow5mult+0x48>
 8011548:	2010      	movs	r0, #16
 801154a:	f7ff fe1b 	bl	8011184 <malloc>
 801154e:	4602      	mov	r2, r0
 8011550:	6270      	str	r0, [r6, #36]	; 0x24
 8011552:	b928      	cbnz	r0, 8011560 <__pow5mult+0x40>
 8011554:	4b1d      	ldr	r3, [pc, #116]	; (80115cc <__pow5mult+0xac>)
 8011556:	481e      	ldr	r0, [pc, #120]	; (80115d0 <__pow5mult+0xb0>)
 8011558:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801155c:	f000 fc0e 	bl	8011d7c <__assert_func>
 8011560:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011564:	6004      	str	r4, [r0, #0]
 8011566:	60c4      	str	r4, [r0, #12]
 8011568:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801156c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011570:	b94c      	cbnz	r4, 8011586 <__pow5mult+0x66>
 8011572:	f240 2171 	movw	r1, #625	; 0x271
 8011576:	4630      	mov	r0, r6
 8011578:	f7ff ff12 	bl	80113a0 <__i2b>
 801157c:	2300      	movs	r3, #0
 801157e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011582:	4604      	mov	r4, r0
 8011584:	6003      	str	r3, [r0, #0]
 8011586:	f04f 0900 	mov.w	r9, #0
 801158a:	07eb      	lsls	r3, r5, #31
 801158c:	d50a      	bpl.n	80115a4 <__pow5mult+0x84>
 801158e:	4639      	mov	r1, r7
 8011590:	4622      	mov	r2, r4
 8011592:	4630      	mov	r0, r6
 8011594:	f7ff ff1a 	bl	80113cc <__multiply>
 8011598:	4639      	mov	r1, r7
 801159a:	4680      	mov	r8, r0
 801159c:	4630      	mov	r0, r6
 801159e:	f7ff fe47 	bl	8011230 <_Bfree>
 80115a2:	4647      	mov	r7, r8
 80115a4:	106d      	asrs	r5, r5, #1
 80115a6:	d00b      	beq.n	80115c0 <__pow5mult+0xa0>
 80115a8:	6820      	ldr	r0, [r4, #0]
 80115aa:	b938      	cbnz	r0, 80115bc <__pow5mult+0x9c>
 80115ac:	4622      	mov	r2, r4
 80115ae:	4621      	mov	r1, r4
 80115b0:	4630      	mov	r0, r6
 80115b2:	f7ff ff0b 	bl	80113cc <__multiply>
 80115b6:	6020      	str	r0, [r4, #0]
 80115b8:	f8c0 9000 	str.w	r9, [r0]
 80115bc:	4604      	mov	r4, r0
 80115be:	e7e4      	b.n	801158a <__pow5mult+0x6a>
 80115c0:	4638      	mov	r0, r7
 80115c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115c6:	bf00      	nop
 80115c8:	08026220 	.word	0x08026220
 80115cc:	0802604d 	.word	0x0802604d
 80115d0:	080260d0 	.word	0x080260d0

080115d4 <__lshift>:
 80115d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115d8:	460c      	mov	r4, r1
 80115da:	6849      	ldr	r1, [r1, #4]
 80115dc:	6923      	ldr	r3, [r4, #16]
 80115de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80115e2:	68a3      	ldr	r3, [r4, #8]
 80115e4:	4607      	mov	r7, r0
 80115e6:	4691      	mov	r9, r2
 80115e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80115ec:	f108 0601 	add.w	r6, r8, #1
 80115f0:	42b3      	cmp	r3, r6
 80115f2:	db0b      	blt.n	801160c <__lshift+0x38>
 80115f4:	4638      	mov	r0, r7
 80115f6:	f7ff fddb 	bl	80111b0 <_Balloc>
 80115fa:	4605      	mov	r5, r0
 80115fc:	b948      	cbnz	r0, 8011612 <__lshift+0x3e>
 80115fe:	4602      	mov	r2, r0
 8011600:	4b2a      	ldr	r3, [pc, #168]	; (80116ac <__lshift+0xd8>)
 8011602:	482b      	ldr	r0, [pc, #172]	; (80116b0 <__lshift+0xdc>)
 8011604:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011608:	f000 fbb8 	bl	8011d7c <__assert_func>
 801160c:	3101      	adds	r1, #1
 801160e:	005b      	lsls	r3, r3, #1
 8011610:	e7ee      	b.n	80115f0 <__lshift+0x1c>
 8011612:	2300      	movs	r3, #0
 8011614:	f100 0114 	add.w	r1, r0, #20
 8011618:	f100 0210 	add.w	r2, r0, #16
 801161c:	4618      	mov	r0, r3
 801161e:	4553      	cmp	r3, sl
 8011620:	db37      	blt.n	8011692 <__lshift+0xbe>
 8011622:	6920      	ldr	r0, [r4, #16]
 8011624:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011628:	f104 0314 	add.w	r3, r4, #20
 801162c:	f019 091f 	ands.w	r9, r9, #31
 8011630:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011634:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011638:	d02f      	beq.n	801169a <__lshift+0xc6>
 801163a:	f1c9 0e20 	rsb	lr, r9, #32
 801163e:	468a      	mov	sl, r1
 8011640:	f04f 0c00 	mov.w	ip, #0
 8011644:	681a      	ldr	r2, [r3, #0]
 8011646:	fa02 f209 	lsl.w	r2, r2, r9
 801164a:	ea42 020c 	orr.w	r2, r2, ip
 801164e:	f84a 2b04 	str.w	r2, [sl], #4
 8011652:	f853 2b04 	ldr.w	r2, [r3], #4
 8011656:	4298      	cmp	r0, r3
 8011658:	fa22 fc0e 	lsr.w	ip, r2, lr
 801165c:	d8f2      	bhi.n	8011644 <__lshift+0x70>
 801165e:	1b03      	subs	r3, r0, r4
 8011660:	3b15      	subs	r3, #21
 8011662:	f023 0303 	bic.w	r3, r3, #3
 8011666:	3304      	adds	r3, #4
 8011668:	f104 0215 	add.w	r2, r4, #21
 801166c:	4290      	cmp	r0, r2
 801166e:	bf38      	it	cc
 8011670:	2304      	movcc	r3, #4
 8011672:	f841 c003 	str.w	ip, [r1, r3]
 8011676:	f1bc 0f00 	cmp.w	ip, #0
 801167a:	d001      	beq.n	8011680 <__lshift+0xac>
 801167c:	f108 0602 	add.w	r6, r8, #2
 8011680:	3e01      	subs	r6, #1
 8011682:	4638      	mov	r0, r7
 8011684:	612e      	str	r6, [r5, #16]
 8011686:	4621      	mov	r1, r4
 8011688:	f7ff fdd2 	bl	8011230 <_Bfree>
 801168c:	4628      	mov	r0, r5
 801168e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011692:	f842 0f04 	str.w	r0, [r2, #4]!
 8011696:	3301      	adds	r3, #1
 8011698:	e7c1      	b.n	801161e <__lshift+0x4a>
 801169a:	3904      	subs	r1, #4
 801169c:	f853 2b04 	ldr.w	r2, [r3], #4
 80116a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80116a4:	4298      	cmp	r0, r3
 80116a6:	d8f9      	bhi.n	801169c <__lshift+0xc8>
 80116a8:	e7ea      	b.n	8011680 <__lshift+0xac>
 80116aa:	bf00      	nop
 80116ac:	080260bf 	.word	0x080260bf
 80116b0:	080260d0 	.word	0x080260d0

080116b4 <__mcmp>:
 80116b4:	b530      	push	{r4, r5, lr}
 80116b6:	6902      	ldr	r2, [r0, #16]
 80116b8:	690c      	ldr	r4, [r1, #16]
 80116ba:	1b12      	subs	r2, r2, r4
 80116bc:	d10e      	bne.n	80116dc <__mcmp+0x28>
 80116be:	f100 0314 	add.w	r3, r0, #20
 80116c2:	3114      	adds	r1, #20
 80116c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80116c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80116cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80116d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80116d4:	42a5      	cmp	r5, r4
 80116d6:	d003      	beq.n	80116e0 <__mcmp+0x2c>
 80116d8:	d305      	bcc.n	80116e6 <__mcmp+0x32>
 80116da:	2201      	movs	r2, #1
 80116dc:	4610      	mov	r0, r2
 80116de:	bd30      	pop	{r4, r5, pc}
 80116e0:	4283      	cmp	r3, r0
 80116e2:	d3f3      	bcc.n	80116cc <__mcmp+0x18>
 80116e4:	e7fa      	b.n	80116dc <__mcmp+0x28>
 80116e6:	f04f 32ff 	mov.w	r2, #4294967295
 80116ea:	e7f7      	b.n	80116dc <__mcmp+0x28>

080116ec <__mdiff>:
 80116ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116f0:	460c      	mov	r4, r1
 80116f2:	4606      	mov	r6, r0
 80116f4:	4611      	mov	r1, r2
 80116f6:	4620      	mov	r0, r4
 80116f8:	4690      	mov	r8, r2
 80116fa:	f7ff ffdb 	bl	80116b4 <__mcmp>
 80116fe:	1e05      	subs	r5, r0, #0
 8011700:	d110      	bne.n	8011724 <__mdiff+0x38>
 8011702:	4629      	mov	r1, r5
 8011704:	4630      	mov	r0, r6
 8011706:	f7ff fd53 	bl	80111b0 <_Balloc>
 801170a:	b930      	cbnz	r0, 801171a <__mdiff+0x2e>
 801170c:	4b3a      	ldr	r3, [pc, #232]	; (80117f8 <__mdiff+0x10c>)
 801170e:	4602      	mov	r2, r0
 8011710:	f240 2132 	movw	r1, #562	; 0x232
 8011714:	4839      	ldr	r0, [pc, #228]	; (80117fc <__mdiff+0x110>)
 8011716:	f000 fb31 	bl	8011d7c <__assert_func>
 801171a:	2301      	movs	r3, #1
 801171c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011720:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011724:	bfa4      	itt	ge
 8011726:	4643      	movge	r3, r8
 8011728:	46a0      	movge	r8, r4
 801172a:	4630      	mov	r0, r6
 801172c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011730:	bfa6      	itte	ge
 8011732:	461c      	movge	r4, r3
 8011734:	2500      	movge	r5, #0
 8011736:	2501      	movlt	r5, #1
 8011738:	f7ff fd3a 	bl	80111b0 <_Balloc>
 801173c:	b920      	cbnz	r0, 8011748 <__mdiff+0x5c>
 801173e:	4b2e      	ldr	r3, [pc, #184]	; (80117f8 <__mdiff+0x10c>)
 8011740:	4602      	mov	r2, r0
 8011742:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011746:	e7e5      	b.n	8011714 <__mdiff+0x28>
 8011748:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801174c:	6926      	ldr	r6, [r4, #16]
 801174e:	60c5      	str	r5, [r0, #12]
 8011750:	f104 0914 	add.w	r9, r4, #20
 8011754:	f108 0514 	add.w	r5, r8, #20
 8011758:	f100 0e14 	add.w	lr, r0, #20
 801175c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011760:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011764:	f108 0210 	add.w	r2, r8, #16
 8011768:	46f2      	mov	sl, lr
 801176a:	2100      	movs	r1, #0
 801176c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011770:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011774:	fa1f f883 	uxth.w	r8, r3
 8011778:	fa11 f18b 	uxtah	r1, r1, fp
 801177c:	0c1b      	lsrs	r3, r3, #16
 801177e:	eba1 0808 	sub.w	r8, r1, r8
 8011782:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011786:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801178a:	fa1f f888 	uxth.w	r8, r8
 801178e:	1419      	asrs	r1, r3, #16
 8011790:	454e      	cmp	r6, r9
 8011792:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011796:	f84a 3b04 	str.w	r3, [sl], #4
 801179a:	d8e7      	bhi.n	801176c <__mdiff+0x80>
 801179c:	1b33      	subs	r3, r6, r4
 801179e:	3b15      	subs	r3, #21
 80117a0:	f023 0303 	bic.w	r3, r3, #3
 80117a4:	3304      	adds	r3, #4
 80117a6:	3415      	adds	r4, #21
 80117a8:	42a6      	cmp	r6, r4
 80117aa:	bf38      	it	cc
 80117ac:	2304      	movcc	r3, #4
 80117ae:	441d      	add	r5, r3
 80117b0:	4473      	add	r3, lr
 80117b2:	469e      	mov	lr, r3
 80117b4:	462e      	mov	r6, r5
 80117b6:	4566      	cmp	r6, ip
 80117b8:	d30e      	bcc.n	80117d8 <__mdiff+0xec>
 80117ba:	f10c 0203 	add.w	r2, ip, #3
 80117be:	1b52      	subs	r2, r2, r5
 80117c0:	f022 0203 	bic.w	r2, r2, #3
 80117c4:	3d03      	subs	r5, #3
 80117c6:	45ac      	cmp	ip, r5
 80117c8:	bf38      	it	cc
 80117ca:	2200      	movcc	r2, #0
 80117cc:	441a      	add	r2, r3
 80117ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80117d2:	b17b      	cbz	r3, 80117f4 <__mdiff+0x108>
 80117d4:	6107      	str	r7, [r0, #16]
 80117d6:	e7a3      	b.n	8011720 <__mdiff+0x34>
 80117d8:	f856 8b04 	ldr.w	r8, [r6], #4
 80117dc:	fa11 f288 	uxtah	r2, r1, r8
 80117e0:	1414      	asrs	r4, r2, #16
 80117e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80117e6:	b292      	uxth	r2, r2
 80117e8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80117ec:	f84e 2b04 	str.w	r2, [lr], #4
 80117f0:	1421      	asrs	r1, r4, #16
 80117f2:	e7e0      	b.n	80117b6 <__mdiff+0xca>
 80117f4:	3f01      	subs	r7, #1
 80117f6:	e7ea      	b.n	80117ce <__mdiff+0xe2>
 80117f8:	080260bf 	.word	0x080260bf
 80117fc:	080260d0 	.word	0x080260d0

08011800 <__d2b>:
 8011800:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011804:	4689      	mov	r9, r1
 8011806:	2101      	movs	r1, #1
 8011808:	ec57 6b10 	vmov	r6, r7, d0
 801180c:	4690      	mov	r8, r2
 801180e:	f7ff fccf 	bl	80111b0 <_Balloc>
 8011812:	4604      	mov	r4, r0
 8011814:	b930      	cbnz	r0, 8011824 <__d2b+0x24>
 8011816:	4602      	mov	r2, r0
 8011818:	4b25      	ldr	r3, [pc, #148]	; (80118b0 <__d2b+0xb0>)
 801181a:	4826      	ldr	r0, [pc, #152]	; (80118b4 <__d2b+0xb4>)
 801181c:	f240 310a 	movw	r1, #778	; 0x30a
 8011820:	f000 faac 	bl	8011d7c <__assert_func>
 8011824:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011828:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801182c:	bb35      	cbnz	r5, 801187c <__d2b+0x7c>
 801182e:	2e00      	cmp	r6, #0
 8011830:	9301      	str	r3, [sp, #4]
 8011832:	d028      	beq.n	8011886 <__d2b+0x86>
 8011834:	4668      	mov	r0, sp
 8011836:	9600      	str	r6, [sp, #0]
 8011838:	f7ff fd82 	bl	8011340 <__lo0bits>
 801183c:	9900      	ldr	r1, [sp, #0]
 801183e:	b300      	cbz	r0, 8011882 <__d2b+0x82>
 8011840:	9a01      	ldr	r2, [sp, #4]
 8011842:	f1c0 0320 	rsb	r3, r0, #32
 8011846:	fa02 f303 	lsl.w	r3, r2, r3
 801184a:	430b      	orrs	r3, r1
 801184c:	40c2      	lsrs	r2, r0
 801184e:	6163      	str	r3, [r4, #20]
 8011850:	9201      	str	r2, [sp, #4]
 8011852:	9b01      	ldr	r3, [sp, #4]
 8011854:	61a3      	str	r3, [r4, #24]
 8011856:	2b00      	cmp	r3, #0
 8011858:	bf14      	ite	ne
 801185a:	2202      	movne	r2, #2
 801185c:	2201      	moveq	r2, #1
 801185e:	6122      	str	r2, [r4, #16]
 8011860:	b1d5      	cbz	r5, 8011898 <__d2b+0x98>
 8011862:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011866:	4405      	add	r5, r0
 8011868:	f8c9 5000 	str.w	r5, [r9]
 801186c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011870:	f8c8 0000 	str.w	r0, [r8]
 8011874:	4620      	mov	r0, r4
 8011876:	b003      	add	sp, #12
 8011878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801187c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011880:	e7d5      	b.n	801182e <__d2b+0x2e>
 8011882:	6161      	str	r1, [r4, #20]
 8011884:	e7e5      	b.n	8011852 <__d2b+0x52>
 8011886:	a801      	add	r0, sp, #4
 8011888:	f7ff fd5a 	bl	8011340 <__lo0bits>
 801188c:	9b01      	ldr	r3, [sp, #4]
 801188e:	6163      	str	r3, [r4, #20]
 8011890:	2201      	movs	r2, #1
 8011892:	6122      	str	r2, [r4, #16]
 8011894:	3020      	adds	r0, #32
 8011896:	e7e3      	b.n	8011860 <__d2b+0x60>
 8011898:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801189c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80118a0:	f8c9 0000 	str.w	r0, [r9]
 80118a4:	6918      	ldr	r0, [r3, #16]
 80118a6:	f7ff fd2b 	bl	8011300 <__hi0bits>
 80118aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80118ae:	e7df      	b.n	8011870 <__d2b+0x70>
 80118b0:	080260bf 	.word	0x080260bf
 80118b4:	080260d0 	.word	0x080260d0

080118b8 <_calloc_r>:
 80118b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80118ba:	fba1 2402 	umull	r2, r4, r1, r2
 80118be:	b94c      	cbnz	r4, 80118d4 <_calloc_r+0x1c>
 80118c0:	4611      	mov	r1, r2
 80118c2:	9201      	str	r2, [sp, #4]
 80118c4:	f000 f87a 	bl	80119bc <_malloc_r>
 80118c8:	9a01      	ldr	r2, [sp, #4]
 80118ca:	4605      	mov	r5, r0
 80118cc:	b930      	cbnz	r0, 80118dc <_calloc_r+0x24>
 80118ce:	4628      	mov	r0, r5
 80118d0:	b003      	add	sp, #12
 80118d2:	bd30      	pop	{r4, r5, pc}
 80118d4:	220c      	movs	r2, #12
 80118d6:	6002      	str	r2, [r0, #0]
 80118d8:	2500      	movs	r5, #0
 80118da:	e7f8      	b.n	80118ce <_calloc_r+0x16>
 80118dc:	4621      	mov	r1, r4
 80118de:	f7fe f93f 	bl	800fb60 <memset>
 80118e2:	e7f4      	b.n	80118ce <_calloc_r+0x16>

080118e4 <_free_r>:
 80118e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80118e6:	2900      	cmp	r1, #0
 80118e8:	d044      	beq.n	8011974 <_free_r+0x90>
 80118ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80118ee:	9001      	str	r0, [sp, #4]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	f1a1 0404 	sub.w	r4, r1, #4
 80118f6:	bfb8      	it	lt
 80118f8:	18e4      	addlt	r4, r4, r3
 80118fa:	f000 fa9b 	bl	8011e34 <__malloc_lock>
 80118fe:	4a1e      	ldr	r2, [pc, #120]	; (8011978 <_free_r+0x94>)
 8011900:	9801      	ldr	r0, [sp, #4]
 8011902:	6813      	ldr	r3, [r2, #0]
 8011904:	b933      	cbnz	r3, 8011914 <_free_r+0x30>
 8011906:	6063      	str	r3, [r4, #4]
 8011908:	6014      	str	r4, [r2, #0]
 801190a:	b003      	add	sp, #12
 801190c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011910:	f000 ba96 	b.w	8011e40 <__malloc_unlock>
 8011914:	42a3      	cmp	r3, r4
 8011916:	d908      	bls.n	801192a <_free_r+0x46>
 8011918:	6825      	ldr	r5, [r4, #0]
 801191a:	1961      	adds	r1, r4, r5
 801191c:	428b      	cmp	r3, r1
 801191e:	bf01      	itttt	eq
 8011920:	6819      	ldreq	r1, [r3, #0]
 8011922:	685b      	ldreq	r3, [r3, #4]
 8011924:	1949      	addeq	r1, r1, r5
 8011926:	6021      	streq	r1, [r4, #0]
 8011928:	e7ed      	b.n	8011906 <_free_r+0x22>
 801192a:	461a      	mov	r2, r3
 801192c:	685b      	ldr	r3, [r3, #4]
 801192e:	b10b      	cbz	r3, 8011934 <_free_r+0x50>
 8011930:	42a3      	cmp	r3, r4
 8011932:	d9fa      	bls.n	801192a <_free_r+0x46>
 8011934:	6811      	ldr	r1, [r2, #0]
 8011936:	1855      	adds	r5, r2, r1
 8011938:	42a5      	cmp	r5, r4
 801193a:	d10b      	bne.n	8011954 <_free_r+0x70>
 801193c:	6824      	ldr	r4, [r4, #0]
 801193e:	4421      	add	r1, r4
 8011940:	1854      	adds	r4, r2, r1
 8011942:	42a3      	cmp	r3, r4
 8011944:	6011      	str	r1, [r2, #0]
 8011946:	d1e0      	bne.n	801190a <_free_r+0x26>
 8011948:	681c      	ldr	r4, [r3, #0]
 801194a:	685b      	ldr	r3, [r3, #4]
 801194c:	6053      	str	r3, [r2, #4]
 801194e:	4421      	add	r1, r4
 8011950:	6011      	str	r1, [r2, #0]
 8011952:	e7da      	b.n	801190a <_free_r+0x26>
 8011954:	d902      	bls.n	801195c <_free_r+0x78>
 8011956:	230c      	movs	r3, #12
 8011958:	6003      	str	r3, [r0, #0]
 801195a:	e7d6      	b.n	801190a <_free_r+0x26>
 801195c:	6825      	ldr	r5, [r4, #0]
 801195e:	1961      	adds	r1, r4, r5
 8011960:	428b      	cmp	r3, r1
 8011962:	bf04      	itt	eq
 8011964:	6819      	ldreq	r1, [r3, #0]
 8011966:	685b      	ldreq	r3, [r3, #4]
 8011968:	6063      	str	r3, [r4, #4]
 801196a:	bf04      	itt	eq
 801196c:	1949      	addeq	r1, r1, r5
 801196e:	6021      	streq	r1, [r4, #0]
 8011970:	6054      	str	r4, [r2, #4]
 8011972:	e7ca      	b.n	801190a <_free_r+0x26>
 8011974:	b003      	add	sp, #12
 8011976:	bd30      	pop	{r4, r5, pc}
 8011978:	200123f8 	.word	0x200123f8

0801197c <sbrk_aligned>:
 801197c:	b570      	push	{r4, r5, r6, lr}
 801197e:	4e0e      	ldr	r6, [pc, #56]	; (80119b8 <sbrk_aligned+0x3c>)
 8011980:	460c      	mov	r4, r1
 8011982:	6831      	ldr	r1, [r6, #0]
 8011984:	4605      	mov	r5, r0
 8011986:	b911      	cbnz	r1, 801198e <sbrk_aligned+0x12>
 8011988:	f000 f9e8 	bl	8011d5c <_sbrk_r>
 801198c:	6030      	str	r0, [r6, #0]
 801198e:	4621      	mov	r1, r4
 8011990:	4628      	mov	r0, r5
 8011992:	f000 f9e3 	bl	8011d5c <_sbrk_r>
 8011996:	1c43      	adds	r3, r0, #1
 8011998:	d00a      	beq.n	80119b0 <sbrk_aligned+0x34>
 801199a:	1cc4      	adds	r4, r0, #3
 801199c:	f024 0403 	bic.w	r4, r4, #3
 80119a0:	42a0      	cmp	r0, r4
 80119a2:	d007      	beq.n	80119b4 <sbrk_aligned+0x38>
 80119a4:	1a21      	subs	r1, r4, r0
 80119a6:	4628      	mov	r0, r5
 80119a8:	f000 f9d8 	bl	8011d5c <_sbrk_r>
 80119ac:	3001      	adds	r0, #1
 80119ae:	d101      	bne.n	80119b4 <sbrk_aligned+0x38>
 80119b0:	f04f 34ff 	mov.w	r4, #4294967295
 80119b4:	4620      	mov	r0, r4
 80119b6:	bd70      	pop	{r4, r5, r6, pc}
 80119b8:	200123fc 	.word	0x200123fc

080119bc <_malloc_r>:
 80119bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119c0:	1ccd      	adds	r5, r1, #3
 80119c2:	f025 0503 	bic.w	r5, r5, #3
 80119c6:	3508      	adds	r5, #8
 80119c8:	2d0c      	cmp	r5, #12
 80119ca:	bf38      	it	cc
 80119cc:	250c      	movcc	r5, #12
 80119ce:	2d00      	cmp	r5, #0
 80119d0:	4607      	mov	r7, r0
 80119d2:	db01      	blt.n	80119d8 <_malloc_r+0x1c>
 80119d4:	42a9      	cmp	r1, r5
 80119d6:	d905      	bls.n	80119e4 <_malloc_r+0x28>
 80119d8:	230c      	movs	r3, #12
 80119da:	603b      	str	r3, [r7, #0]
 80119dc:	2600      	movs	r6, #0
 80119de:	4630      	mov	r0, r6
 80119e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119e4:	4e2e      	ldr	r6, [pc, #184]	; (8011aa0 <_malloc_r+0xe4>)
 80119e6:	f000 fa25 	bl	8011e34 <__malloc_lock>
 80119ea:	6833      	ldr	r3, [r6, #0]
 80119ec:	461c      	mov	r4, r3
 80119ee:	bb34      	cbnz	r4, 8011a3e <_malloc_r+0x82>
 80119f0:	4629      	mov	r1, r5
 80119f2:	4638      	mov	r0, r7
 80119f4:	f7ff ffc2 	bl	801197c <sbrk_aligned>
 80119f8:	1c43      	adds	r3, r0, #1
 80119fa:	4604      	mov	r4, r0
 80119fc:	d14d      	bne.n	8011a9a <_malloc_r+0xde>
 80119fe:	6834      	ldr	r4, [r6, #0]
 8011a00:	4626      	mov	r6, r4
 8011a02:	2e00      	cmp	r6, #0
 8011a04:	d140      	bne.n	8011a88 <_malloc_r+0xcc>
 8011a06:	6823      	ldr	r3, [r4, #0]
 8011a08:	4631      	mov	r1, r6
 8011a0a:	4638      	mov	r0, r7
 8011a0c:	eb04 0803 	add.w	r8, r4, r3
 8011a10:	f000 f9a4 	bl	8011d5c <_sbrk_r>
 8011a14:	4580      	cmp	r8, r0
 8011a16:	d13a      	bne.n	8011a8e <_malloc_r+0xd2>
 8011a18:	6821      	ldr	r1, [r4, #0]
 8011a1a:	3503      	adds	r5, #3
 8011a1c:	1a6d      	subs	r5, r5, r1
 8011a1e:	f025 0503 	bic.w	r5, r5, #3
 8011a22:	3508      	adds	r5, #8
 8011a24:	2d0c      	cmp	r5, #12
 8011a26:	bf38      	it	cc
 8011a28:	250c      	movcc	r5, #12
 8011a2a:	4629      	mov	r1, r5
 8011a2c:	4638      	mov	r0, r7
 8011a2e:	f7ff ffa5 	bl	801197c <sbrk_aligned>
 8011a32:	3001      	adds	r0, #1
 8011a34:	d02b      	beq.n	8011a8e <_malloc_r+0xd2>
 8011a36:	6823      	ldr	r3, [r4, #0]
 8011a38:	442b      	add	r3, r5
 8011a3a:	6023      	str	r3, [r4, #0]
 8011a3c:	e00e      	b.n	8011a5c <_malloc_r+0xa0>
 8011a3e:	6822      	ldr	r2, [r4, #0]
 8011a40:	1b52      	subs	r2, r2, r5
 8011a42:	d41e      	bmi.n	8011a82 <_malloc_r+0xc6>
 8011a44:	2a0b      	cmp	r2, #11
 8011a46:	d916      	bls.n	8011a76 <_malloc_r+0xba>
 8011a48:	1961      	adds	r1, r4, r5
 8011a4a:	42a3      	cmp	r3, r4
 8011a4c:	6025      	str	r5, [r4, #0]
 8011a4e:	bf18      	it	ne
 8011a50:	6059      	strne	r1, [r3, #4]
 8011a52:	6863      	ldr	r3, [r4, #4]
 8011a54:	bf08      	it	eq
 8011a56:	6031      	streq	r1, [r6, #0]
 8011a58:	5162      	str	r2, [r4, r5]
 8011a5a:	604b      	str	r3, [r1, #4]
 8011a5c:	4638      	mov	r0, r7
 8011a5e:	f104 060b 	add.w	r6, r4, #11
 8011a62:	f000 f9ed 	bl	8011e40 <__malloc_unlock>
 8011a66:	f026 0607 	bic.w	r6, r6, #7
 8011a6a:	1d23      	adds	r3, r4, #4
 8011a6c:	1af2      	subs	r2, r6, r3
 8011a6e:	d0b6      	beq.n	80119de <_malloc_r+0x22>
 8011a70:	1b9b      	subs	r3, r3, r6
 8011a72:	50a3      	str	r3, [r4, r2]
 8011a74:	e7b3      	b.n	80119de <_malloc_r+0x22>
 8011a76:	6862      	ldr	r2, [r4, #4]
 8011a78:	42a3      	cmp	r3, r4
 8011a7a:	bf0c      	ite	eq
 8011a7c:	6032      	streq	r2, [r6, #0]
 8011a7e:	605a      	strne	r2, [r3, #4]
 8011a80:	e7ec      	b.n	8011a5c <_malloc_r+0xa0>
 8011a82:	4623      	mov	r3, r4
 8011a84:	6864      	ldr	r4, [r4, #4]
 8011a86:	e7b2      	b.n	80119ee <_malloc_r+0x32>
 8011a88:	4634      	mov	r4, r6
 8011a8a:	6876      	ldr	r6, [r6, #4]
 8011a8c:	e7b9      	b.n	8011a02 <_malloc_r+0x46>
 8011a8e:	230c      	movs	r3, #12
 8011a90:	603b      	str	r3, [r7, #0]
 8011a92:	4638      	mov	r0, r7
 8011a94:	f000 f9d4 	bl	8011e40 <__malloc_unlock>
 8011a98:	e7a1      	b.n	80119de <_malloc_r+0x22>
 8011a9a:	6025      	str	r5, [r4, #0]
 8011a9c:	e7de      	b.n	8011a5c <_malloc_r+0xa0>
 8011a9e:	bf00      	nop
 8011aa0:	200123f8 	.word	0x200123f8

08011aa4 <__ssputs_r>:
 8011aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011aa8:	688e      	ldr	r6, [r1, #8]
 8011aaa:	429e      	cmp	r6, r3
 8011aac:	4682      	mov	sl, r0
 8011aae:	460c      	mov	r4, r1
 8011ab0:	4690      	mov	r8, r2
 8011ab2:	461f      	mov	r7, r3
 8011ab4:	d838      	bhi.n	8011b28 <__ssputs_r+0x84>
 8011ab6:	898a      	ldrh	r2, [r1, #12]
 8011ab8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011abc:	d032      	beq.n	8011b24 <__ssputs_r+0x80>
 8011abe:	6825      	ldr	r5, [r4, #0]
 8011ac0:	6909      	ldr	r1, [r1, #16]
 8011ac2:	eba5 0901 	sub.w	r9, r5, r1
 8011ac6:	6965      	ldr	r5, [r4, #20]
 8011ac8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011acc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011ad0:	3301      	adds	r3, #1
 8011ad2:	444b      	add	r3, r9
 8011ad4:	106d      	asrs	r5, r5, #1
 8011ad6:	429d      	cmp	r5, r3
 8011ad8:	bf38      	it	cc
 8011ada:	461d      	movcc	r5, r3
 8011adc:	0553      	lsls	r3, r2, #21
 8011ade:	d531      	bpl.n	8011b44 <__ssputs_r+0xa0>
 8011ae0:	4629      	mov	r1, r5
 8011ae2:	f7ff ff6b 	bl	80119bc <_malloc_r>
 8011ae6:	4606      	mov	r6, r0
 8011ae8:	b950      	cbnz	r0, 8011b00 <__ssputs_r+0x5c>
 8011aea:	230c      	movs	r3, #12
 8011aec:	f8ca 3000 	str.w	r3, [sl]
 8011af0:	89a3      	ldrh	r3, [r4, #12]
 8011af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011af6:	81a3      	strh	r3, [r4, #12]
 8011af8:	f04f 30ff 	mov.w	r0, #4294967295
 8011afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b00:	6921      	ldr	r1, [r4, #16]
 8011b02:	464a      	mov	r2, r9
 8011b04:	f7ff fb46 	bl	8011194 <memcpy>
 8011b08:	89a3      	ldrh	r3, [r4, #12]
 8011b0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011b0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b12:	81a3      	strh	r3, [r4, #12]
 8011b14:	6126      	str	r6, [r4, #16]
 8011b16:	6165      	str	r5, [r4, #20]
 8011b18:	444e      	add	r6, r9
 8011b1a:	eba5 0509 	sub.w	r5, r5, r9
 8011b1e:	6026      	str	r6, [r4, #0]
 8011b20:	60a5      	str	r5, [r4, #8]
 8011b22:	463e      	mov	r6, r7
 8011b24:	42be      	cmp	r6, r7
 8011b26:	d900      	bls.n	8011b2a <__ssputs_r+0x86>
 8011b28:	463e      	mov	r6, r7
 8011b2a:	6820      	ldr	r0, [r4, #0]
 8011b2c:	4632      	mov	r2, r6
 8011b2e:	4641      	mov	r1, r8
 8011b30:	f000 f966 	bl	8011e00 <memmove>
 8011b34:	68a3      	ldr	r3, [r4, #8]
 8011b36:	1b9b      	subs	r3, r3, r6
 8011b38:	60a3      	str	r3, [r4, #8]
 8011b3a:	6823      	ldr	r3, [r4, #0]
 8011b3c:	4433      	add	r3, r6
 8011b3e:	6023      	str	r3, [r4, #0]
 8011b40:	2000      	movs	r0, #0
 8011b42:	e7db      	b.n	8011afc <__ssputs_r+0x58>
 8011b44:	462a      	mov	r2, r5
 8011b46:	f000 f981 	bl	8011e4c <_realloc_r>
 8011b4a:	4606      	mov	r6, r0
 8011b4c:	2800      	cmp	r0, #0
 8011b4e:	d1e1      	bne.n	8011b14 <__ssputs_r+0x70>
 8011b50:	6921      	ldr	r1, [r4, #16]
 8011b52:	4650      	mov	r0, sl
 8011b54:	f7ff fec6 	bl	80118e4 <_free_r>
 8011b58:	e7c7      	b.n	8011aea <__ssputs_r+0x46>
	...

08011b5c <_svfiprintf_r>:
 8011b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b60:	4698      	mov	r8, r3
 8011b62:	898b      	ldrh	r3, [r1, #12]
 8011b64:	061b      	lsls	r3, r3, #24
 8011b66:	b09d      	sub	sp, #116	; 0x74
 8011b68:	4607      	mov	r7, r0
 8011b6a:	460d      	mov	r5, r1
 8011b6c:	4614      	mov	r4, r2
 8011b6e:	d50e      	bpl.n	8011b8e <_svfiprintf_r+0x32>
 8011b70:	690b      	ldr	r3, [r1, #16]
 8011b72:	b963      	cbnz	r3, 8011b8e <_svfiprintf_r+0x32>
 8011b74:	2140      	movs	r1, #64	; 0x40
 8011b76:	f7ff ff21 	bl	80119bc <_malloc_r>
 8011b7a:	6028      	str	r0, [r5, #0]
 8011b7c:	6128      	str	r0, [r5, #16]
 8011b7e:	b920      	cbnz	r0, 8011b8a <_svfiprintf_r+0x2e>
 8011b80:	230c      	movs	r3, #12
 8011b82:	603b      	str	r3, [r7, #0]
 8011b84:	f04f 30ff 	mov.w	r0, #4294967295
 8011b88:	e0d1      	b.n	8011d2e <_svfiprintf_r+0x1d2>
 8011b8a:	2340      	movs	r3, #64	; 0x40
 8011b8c:	616b      	str	r3, [r5, #20]
 8011b8e:	2300      	movs	r3, #0
 8011b90:	9309      	str	r3, [sp, #36]	; 0x24
 8011b92:	2320      	movs	r3, #32
 8011b94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b98:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b9c:	2330      	movs	r3, #48	; 0x30
 8011b9e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011d48 <_svfiprintf_r+0x1ec>
 8011ba2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011ba6:	f04f 0901 	mov.w	r9, #1
 8011baa:	4623      	mov	r3, r4
 8011bac:	469a      	mov	sl, r3
 8011bae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bb2:	b10a      	cbz	r2, 8011bb8 <_svfiprintf_r+0x5c>
 8011bb4:	2a25      	cmp	r2, #37	; 0x25
 8011bb6:	d1f9      	bne.n	8011bac <_svfiprintf_r+0x50>
 8011bb8:	ebba 0b04 	subs.w	fp, sl, r4
 8011bbc:	d00b      	beq.n	8011bd6 <_svfiprintf_r+0x7a>
 8011bbe:	465b      	mov	r3, fp
 8011bc0:	4622      	mov	r2, r4
 8011bc2:	4629      	mov	r1, r5
 8011bc4:	4638      	mov	r0, r7
 8011bc6:	f7ff ff6d 	bl	8011aa4 <__ssputs_r>
 8011bca:	3001      	adds	r0, #1
 8011bcc:	f000 80aa 	beq.w	8011d24 <_svfiprintf_r+0x1c8>
 8011bd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bd2:	445a      	add	r2, fp
 8011bd4:	9209      	str	r2, [sp, #36]	; 0x24
 8011bd6:	f89a 3000 	ldrb.w	r3, [sl]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	f000 80a2 	beq.w	8011d24 <_svfiprintf_r+0x1c8>
 8011be0:	2300      	movs	r3, #0
 8011be2:	f04f 32ff 	mov.w	r2, #4294967295
 8011be6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011bea:	f10a 0a01 	add.w	sl, sl, #1
 8011bee:	9304      	str	r3, [sp, #16]
 8011bf0:	9307      	str	r3, [sp, #28]
 8011bf2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bf6:	931a      	str	r3, [sp, #104]	; 0x68
 8011bf8:	4654      	mov	r4, sl
 8011bfa:	2205      	movs	r2, #5
 8011bfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c00:	4851      	ldr	r0, [pc, #324]	; (8011d48 <_svfiprintf_r+0x1ec>)
 8011c02:	f7ee fb55 	bl	80002b0 <memchr>
 8011c06:	9a04      	ldr	r2, [sp, #16]
 8011c08:	b9d8      	cbnz	r0, 8011c42 <_svfiprintf_r+0xe6>
 8011c0a:	06d0      	lsls	r0, r2, #27
 8011c0c:	bf44      	itt	mi
 8011c0e:	2320      	movmi	r3, #32
 8011c10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c14:	0711      	lsls	r1, r2, #28
 8011c16:	bf44      	itt	mi
 8011c18:	232b      	movmi	r3, #43	; 0x2b
 8011c1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c1e:	f89a 3000 	ldrb.w	r3, [sl]
 8011c22:	2b2a      	cmp	r3, #42	; 0x2a
 8011c24:	d015      	beq.n	8011c52 <_svfiprintf_r+0xf6>
 8011c26:	9a07      	ldr	r2, [sp, #28]
 8011c28:	4654      	mov	r4, sl
 8011c2a:	2000      	movs	r0, #0
 8011c2c:	f04f 0c0a 	mov.w	ip, #10
 8011c30:	4621      	mov	r1, r4
 8011c32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c36:	3b30      	subs	r3, #48	; 0x30
 8011c38:	2b09      	cmp	r3, #9
 8011c3a:	d94e      	bls.n	8011cda <_svfiprintf_r+0x17e>
 8011c3c:	b1b0      	cbz	r0, 8011c6c <_svfiprintf_r+0x110>
 8011c3e:	9207      	str	r2, [sp, #28]
 8011c40:	e014      	b.n	8011c6c <_svfiprintf_r+0x110>
 8011c42:	eba0 0308 	sub.w	r3, r0, r8
 8011c46:	fa09 f303 	lsl.w	r3, r9, r3
 8011c4a:	4313      	orrs	r3, r2
 8011c4c:	9304      	str	r3, [sp, #16]
 8011c4e:	46a2      	mov	sl, r4
 8011c50:	e7d2      	b.n	8011bf8 <_svfiprintf_r+0x9c>
 8011c52:	9b03      	ldr	r3, [sp, #12]
 8011c54:	1d19      	adds	r1, r3, #4
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	9103      	str	r1, [sp, #12]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	bfbb      	ittet	lt
 8011c5e:	425b      	neglt	r3, r3
 8011c60:	f042 0202 	orrlt.w	r2, r2, #2
 8011c64:	9307      	strge	r3, [sp, #28]
 8011c66:	9307      	strlt	r3, [sp, #28]
 8011c68:	bfb8      	it	lt
 8011c6a:	9204      	strlt	r2, [sp, #16]
 8011c6c:	7823      	ldrb	r3, [r4, #0]
 8011c6e:	2b2e      	cmp	r3, #46	; 0x2e
 8011c70:	d10c      	bne.n	8011c8c <_svfiprintf_r+0x130>
 8011c72:	7863      	ldrb	r3, [r4, #1]
 8011c74:	2b2a      	cmp	r3, #42	; 0x2a
 8011c76:	d135      	bne.n	8011ce4 <_svfiprintf_r+0x188>
 8011c78:	9b03      	ldr	r3, [sp, #12]
 8011c7a:	1d1a      	adds	r2, r3, #4
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	9203      	str	r2, [sp, #12]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	bfb8      	it	lt
 8011c84:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c88:	3402      	adds	r4, #2
 8011c8a:	9305      	str	r3, [sp, #20]
 8011c8c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011d58 <_svfiprintf_r+0x1fc>
 8011c90:	7821      	ldrb	r1, [r4, #0]
 8011c92:	2203      	movs	r2, #3
 8011c94:	4650      	mov	r0, sl
 8011c96:	f7ee fb0b 	bl	80002b0 <memchr>
 8011c9a:	b140      	cbz	r0, 8011cae <_svfiprintf_r+0x152>
 8011c9c:	2340      	movs	r3, #64	; 0x40
 8011c9e:	eba0 000a 	sub.w	r0, r0, sl
 8011ca2:	fa03 f000 	lsl.w	r0, r3, r0
 8011ca6:	9b04      	ldr	r3, [sp, #16]
 8011ca8:	4303      	orrs	r3, r0
 8011caa:	3401      	adds	r4, #1
 8011cac:	9304      	str	r3, [sp, #16]
 8011cae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cb2:	4826      	ldr	r0, [pc, #152]	; (8011d4c <_svfiprintf_r+0x1f0>)
 8011cb4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011cb8:	2206      	movs	r2, #6
 8011cba:	f7ee faf9 	bl	80002b0 <memchr>
 8011cbe:	2800      	cmp	r0, #0
 8011cc0:	d038      	beq.n	8011d34 <_svfiprintf_r+0x1d8>
 8011cc2:	4b23      	ldr	r3, [pc, #140]	; (8011d50 <_svfiprintf_r+0x1f4>)
 8011cc4:	bb1b      	cbnz	r3, 8011d0e <_svfiprintf_r+0x1b2>
 8011cc6:	9b03      	ldr	r3, [sp, #12]
 8011cc8:	3307      	adds	r3, #7
 8011cca:	f023 0307 	bic.w	r3, r3, #7
 8011cce:	3308      	adds	r3, #8
 8011cd0:	9303      	str	r3, [sp, #12]
 8011cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cd4:	4433      	add	r3, r6
 8011cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8011cd8:	e767      	b.n	8011baa <_svfiprintf_r+0x4e>
 8011cda:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cde:	460c      	mov	r4, r1
 8011ce0:	2001      	movs	r0, #1
 8011ce2:	e7a5      	b.n	8011c30 <_svfiprintf_r+0xd4>
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	3401      	adds	r4, #1
 8011ce8:	9305      	str	r3, [sp, #20]
 8011cea:	4619      	mov	r1, r3
 8011cec:	f04f 0c0a 	mov.w	ip, #10
 8011cf0:	4620      	mov	r0, r4
 8011cf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cf6:	3a30      	subs	r2, #48	; 0x30
 8011cf8:	2a09      	cmp	r2, #9
 8011cfa:	d903      	bls.n	8011d04 <_svfiprintf_r+0x1a8>
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d0c5      	beq.n	8011c8c <_svfiprintf_r+0x130>
 8011d00:	9105      	str	r1, [sp, #20]
 8011d02:	e7c3      	b.n	8011c8c <_svfiprintf_r+0x130>
 8011d04:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d08:	4604      	mov	r4, r0
 8011d0a:	2301      	movs	r3, #1
 8011d0c:	e7f0      	b.n	8011cf0 <_svfiprintf_r+0x194>
 8011d0e:	ab03      	add	r3, sp, #12
 8011d10:	9300      	str	r3, [sp, #0]
 8011d12:	462a      	mov	r2, r5
 8011d14:	4b0f      	ldr	r3, [pc, #60]	; (8011d54 <_svfiprintf_r+0x1f8>)
 8011d16:	a904      	add	r1, sp, #16
 8011d18:	4638      	mov	r0, r7
 8011d1a:	f7fd ffc9 	bl	800fcb0 <_printf_float>
 8011d1e:	1c42      	adds	r2, r0, #1
 8011d20:	4606      	mov	r6, r0
 8011d22:	d1d6      	bne.n	8011cd2 <_svfiprintf_r+0x176>
 8011d24:	89ab      	ldrh	r3, [r5, #12]
 8011d26:	065b      	lsls	r3, r3, #25
 8011d28:	f53f af2c 	bmi.w	8011b84 <_svfiprintf_r+0x28>
 8011d2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d2e:	b01d      	add	sp, #116	; 0x74
 8011d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d34:	ab03      	add	r3, sp, #12
 8011d36:	9300      	str	r3, [sp, #0]
 8011d38:	462a      	mov	r2, r5
 8011d3a:	4b06      	ldr	r3, [pc, #24]	; (8011d54 <_svfiprintf_r+0x1f8>)
 8011d3c:	a904      	add	r1, sp, #16
 8011d3e:	4638      	mov	r0, r7
 8011d40:	f7fe fa5a 	bl	80101f8 <_printf_i>
 8011d44:	e7eb      	b.n	8011d1e <_svfiprintf_r+0x1c2>
 8011d46:	bf00      	nop
 8011d48:	0802622c 	.word	0x0802622c
 8011d4c:	08026236 	.word	0x08026236
 8011d50:	0800fcb1 	.word	0x0800fcb1
 8011d54:	08011aa5 	.word	0x08011aa5
 8011d58:	08026232 	.word	0x08026232

08011d5c <_sbrk_r>:
 8011d5c:	b538      	push	{r3, r4, r5, lr}
 8011d5e:	4d06      	ldr	r5, [pc, #24]	; (8011d78 <_sbrk_r+0x1c>)
 8011d60:	2300      	movs	r3, #0
 8011d62:	4604      	mov	r4, r0
 8011d64:	4608      	mov	r0, r1
 8011d66:	602b      	str	r3, [r5, #0]
 8011d68:	f7f0 fc86 	bl	8002678 <_sbrk>
 8011d6c:	1c43      	adds	r3, r0, #1
 8011d6e:	d102      	bne.n	8011d76 <_sbrk_r+0x1a>
 8011d70:	682b      	ldr	r3, [r5, #0]
 8011d72:	b103      	cbz	r3, 8011d76 <_sbrk_r+0x1a>
 8011d74:	6023      	str	r3, [r4, #0]
 8011d76:	bd38      	pop	{r3, r4, r5, pc}
 8011d78:	20012400 	.word	0x20012400

08011d7c <__assert_func>:
 8011d7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011d7e:	4614      	mov	r4, r2
 8011d80:	461a      	mov	r2, r3
 8011d82:	4b09      	ldr	r3, [pc, #36]	; (8011da8 <__assert_func+0x2c>)
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	4605      	mov	r5, r0
 8011d88:	68d8      	ldr	r0, [r3, #12]
 8011d8a:	b14c      	cbz	r4, 8011da0 <__assert_func+0x24>
 8011d8c:	4b07      	ldr	r3, [pc, #28]	; (8011dac <__assert_func+0x30>)
 8011d8e:	9100      	str	r1, [sp, #0]
 8011d90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d94:	4906      	ldr	r1, [pc, #24]	; (8011db0 <__assert_func+0x34>)
 8011d96:	462b      	mov	r3, r5
 8011d98:	f000 f80e 	bl	8011db8 <fiprintf>
 8011d9c:	f000 faac 	bl	80122f8 <abort>
 8011da0:	4b04      	ldr	r3, [pc, #16]	; (8011db4 <__assert_func+0x38>)
 8011da2:	461c      	mov	r4, r3
 8011da4:	e7f3      	b.n	8011d8e <__assert_func+0x12>
 8011da6:	bf00      	nop
 8011da8:	20000104 	.word	0x20000104
 8011dac:	0802623d 	.word	0x0802623d
 8011db0:	0802624a 	.word	0x0802624a
 8011db4:	08026278 	.word	0x08026278

08011db8 <fiprintf>:
 8011db8:	b40e      	push	{r1, r2, r3}
 8011dba:	b503      	push	{r0, r1, lr}
 8011dbc:	4601      	mov	r1, r0
 8011dbe:	ab03      	add	r3, sp, #12
 8011dc0:	4805      	ldr	r0, [pc, #20]	; (8011dd8 <fiprintf+0x20>)
 8011dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011dc6:	6800      	ldr	r0, [r0, #0]
 8011dc8:	9301      	str	r3, [sp, #4]
 8011dca:	f000 f897 	bl	8011efc <_vfiprintf_r>
 8011dce:	b002      	add	sp, #8
 8011dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011dd4:	b003      	add	sp, #12
 8011dd6:	4770      	bx	lr
 8011dd8:	20000104 	.word	0x20000104

08011ddc <__ascii_mbtowc>:
 8011ddc:	b082      	sub	sp, #8
 8011dde:	b901      	cbnz	r1, 8011de2 <__ascii_mbtowc+0x6>
 8011de0:	a901      	add	r1, sp, #4
 8011de2:	b142      	cbz	r2, 8011df6 <__ascii_mbtowc+0x1a>
 8011de4:	b14b      	cbz	r3, 8011dfa <__ascii_mbtowc+0x1e>
 8011de6:	7813      	ldrb	r3, [r2, #0]
 8011de8:	600b      	str	r3, [r1, #0]
 8011dea:	7812      	ldrb	r2, [r2, #0]
 8011dec:	1e10      	subs	r0, r2, #0
 8011dee:	bf18      	it	ne
 8011df0:	2001      	movne	r0, #1
 8011df2:	b002      	add	sp, #8
 8011df4:	4770      	bx	lr
 8011df6:	4610      	mov	r0, r2
 8011df8:	e7fb      	b.n	8011df2 <__ascii_mbtowc+0x16>
 8011dfa:	f06f 0001 	mvn.w	r0, #1
 8011dfe:	e7f8      	b.n	8011df2 <__ascii_mbtowc+0x16>

08011e00 <memmove>:
 8011e00:	4288      	cmp	r0, r1
 8011e02:	b510      	push	{r4, lr}
 8011e04:	eb01 0402 	add.w	r4, r1, r2
 8011e08:	d902      	bls.n	8011e10 <memmove+0x10>
 8011e0a:	4284      	cmp	r4, r0
 8011e0c:	4623      	mov	r3, r4
 8011e0e:	d807      	bhi.n	8011e20 <memmove+0x20>
 8011e10:	1e43      	subs	r3, r0, #1
 8011e12:	42a1      	cmp	r1, r4
 8011e14:	d008      	beq.n	8011e28 <memmove+0x28>
 8011e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011e1e:	e7f8      	b.n	8011e12 <memmove+0x12>
 8011e20:	4402      	add	r2, r0
 8011e22:	4601      	mov	r1, r0
 8011e24:	428a      	cmp	r2, r1
 8011e26:	d100      	bne.n	8011e2a <memmove+0x2a>
 8011e28:	bd10      	pop	{r4, pc}
 8011e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011e32:	e7f7      	b.n	8011e24 <memmove+0x24>

08011e34 <__malloc_lock>:
 8011e34:	4801      	ldr	r0, [pc, #4]	; (8011e3c <__malloc_lock+0x8>)
 8011e36:	f000 bc1f 	b.w	8012678 <__retarget_lock_acquire_recursive>
 8011e3a:	bf00      	nop
 8011e3c:	20012404 	.word	0x20012404

08011e40 <__malloc_unlock>:
 8011e40:	4801      	ldr	r0, [pc, #4]	; (8011e48 <__malloc_unlock+0x8>)
 8011e42:	f000 bc1a 	b.w	801267a <__retarget_lock_release_recursive>
 8011e46:	bf00      	nop
 8011e48:	20012404 	.word	0x20012404

08011e4c <_realloc_r>:
 8011e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e50:	4680      	mov	r8, r0
 8011e52:	4614      	mov	r4, r2
 8011e54:	460e      	mov	r6, r1
 8011e56:	b921      	cbnz	r1, 8011e62 <_realloc_r+0x16>
 8011e58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e5c:	4611      	mov	r1, r2
 8011e5e:	f7ff bdad 	b.w	80119bc <_malloc_r>
 8011e62:	b92a      	cbnz	r2, 8011e70 <_realloc_r+0x24>
 8011e64:	f7ff fd3e 	bl	80118e4 <_free_r>
 8011e68:	4625      	mov	r5, r4
 8011e6a:	4628      	mov	r0, r5
 8011e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e70:	f000 fc6a 	bl	8012748 <_malloc_usable_size_r>
 8011e74:	4284      	cmp	r4, r0
 8011e76:	4607      	mov	r7, r0
 8011e78:	d802      	bhi.n	8011e80 <_realloc_r+0x34>
 8011e7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011e7e:	d812      	bhi.n	8011ea6 <_realloc_r+0x5a>
 8011e80:	4621      	mov	r1, r4
 8011e82:	4640      	mov	r0, r8
 8011e84:	f7ff fd9a 	bl	80119bc <_malloc_r>
 8011e88:	4605      	mov	r5, r0
 8011e8a:	2800      	cmp	r0, #0
 8011e8c:	d0ed      	beq.n	8011e6a <_realloc_r+0x1e>
 8011e8e:	42bc      	cmp	r4, r7
 8011e90:	4622      	mov	r2, r4
 8011e92:	4631      	mov	r1, r6
 8011e94:	bf28      	it	cs
 8011e96:	463a      	movcs	r2, r7
 8011e98:	f7ff f97c 	bl	8011194 <memcpy>
 8011e9c:	4631      	mov	r1, r6
 8011e9e:	4640      	mov	r0, r8
 8011ea0:	f7ff fd20 	bl	80118e4 <_free_r>
 8011ea4:	e7e1      	b.n	8011e6a <_realloc_r+0x1e>
 8011ea6:	4635      	mov	r5, r6
 8011ea8:	e7df      	b.n	8011e6a <_realloc_r+0x1e>

08011eaa <__sfputc_r>:
 8011eaa:	6893      	ldr	r3, [r2, #8]
 8011eac:	3b01      	subs	r3, #1
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	b410      	push	{r4}
 8011eb2:	6093      	str	r3, [r2, #8]
 8011eb4:	da08      	bge.n	8011ec8 <__sfputc_r+0x1e>
 8011eb6:	6994      	ldr	r4, [r2, #24]
 8011eb8:	42a3      	cmp	r3, r4
 8011eba:	db01      	blt.n	8011ec0 <__sfputc_r+0x16>
 8011ebc:	290a      	cmp	r1, #10
 8011ebe:	d103      	bne.n	8011ec8 <__sfputc_r+0x1e>
 8011ec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ec4:	f000 b94a 	b.w	801215c <__swbuf_r>
 8011ec8:	6813      	ldr	r3, [r2, #0]
 8011eca:	1c58      	adds	r0, r3, #1
 8011ecc:	6010      	str	r0, [r2, #0]
 8011ece:	7019      	strb	r1, [r3, #0]
 8011ed0:	4608      	mov	r0, r1
 8011ed2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ed6:	4770      	bx	lr

08011ed8 <__sfputs_r>:
 8011ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011eda:	4606      	mov	r6, r0
 8011edc:	460f      	mov	r7, r1
 8011ede:	4614      	mov	r4, r2
 8011ee0:	18d5      	adds	r5, r2, r3
 8011ee2:	42ac      	cmp	r4, r5
 8011ee4:	d101      	bne.n	8011eea <__sfputs_r+0x12>
 8011ee6:	2000      	movs	r0, #0
 8011ee8:	e007      	b.n	8011efa <__sfputs_r+0x22>
 8011eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011eee:	463a      	mov	r2, r7
 8011ef0:	4630      	mov	r0, r6
 8011ef2:	f7ff ffda 	bl	8011eaa <__sfputc_r>
 8011ef6:	1c43      	adds	r3, r0, #1
 8011ef8:	d1f3      	bne.n	8011ee2 <__sfputs_r+0xa>
 8011efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011efc <_vfiprintf_r>:
 8011efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f00:	460d      	mov	r5, r1
 8011f02:	b09d      	sub	sp, #116	; 0x74
 8011f04:	4614      	mov	r4, r2
 8011f06:	4698      	mov	r8, r3
 8011f08:	4606      	mov	r6, r0
 8011f0a:	b118      	cbz	r0, 8011f14 <_vfiprintf_r+0x18>
 8011f0c:	6983      	ldr	r3, [r0, #24]
 8011f0e:	b90b      	cbnz	r3, 8011f14 <_vfiprintf_r+0x18>
 8011f10:	f000 fb14 	bl	801253c <__sinit>
 8011f14:	4b89      	ldr	r3, [pc, #548]	; (801213c <_vfiprintf_r+0x240>)
 8011f16:	429d      	cmp	r5, r3
 8011f18:	d11b      	bne.n	8011f52 <_vfiprintf_r+0x56>
 8011f1a:	6875      	ldr	r5, [r6, #4]
 8011f1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f1e:	07d9      	lsls	r1, r3, #31
 8011f20:	d405      	bmi.n	8011f2e <_vfiprintf_r+0x32>
 8011f22:	89ab      	ldrh	r3, [r5, #12]
 8011f24:	059a      	lsls	r2, r3, #22
 8011f26:	d402      	bmi.n	8011f2e <_vfiprintf_r+0x32>
 8011f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f2a:	f000 fba5 	bl	8012678 <__retarget_lock_acquire_recursive>
 8011f2e:	89ab      	ldrh	r3, [r5, #12]
 8011f30:	071b      	lsls	r3, r3, #28
 8011f32:	d501      	bpl.n	8011f38 <_vfiprintf_r+0x3c>
 8011f34:	692b      	ldr	r3, [r5, #16]
 8011f36:	b9eb      	cbnz	r3, 8011f74 <_vfiprintf_r+0x78>
 8011f38:	4629      	mov	r1, r5
 8011f3a:	4630      	mov	r0, r6
 8011f3c:	f000 f96e 	bl	801221c <__swsetup_r>
 8011f40:	b1c0      	cbz	r0, 8011f74 <_vfiprintf_r+0x78>
 8011f42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f44:	07dc      	lsls	r4, r3, #31
 8011f46:	d50e      	bpl.n	8011f66 <_vfiprintf_r+0x6a>
 8011f48:	f04f 30ff 	mov.w	r0, #4294967295
 8011f4c:	b01d      	add	sp, #116	; 0x74
 8011f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f52:	4b7b      	ldr	r3, [pc, #492]	; (8012140 <_vfiprintf_r+0x244>)
 8011f54:	429d      	cmp	r5, r3
 8011f56:	d101      	bne.n	8011f5c <_vfiprintf_r+0x60>
 8011f58:	68b5      	ldr	r5, [r6, #8]
 8011f5a:	e7df      	b.n	8011f1c <_vfiprintf_r+0x20>
 8011f5c:	4b79      	ldr	r3, [pc, #484]	; (8012144 <_vfiprintf_r+0x248>)
 8011f5e:	429d      	cmp	r5, r3
 8011f60:	bf08      	it	eq
 8011f62:	68f5      	ldreq	r5, [r6, #12]
 8011f64:	e7da      	b.n	8011f1c <_vfiprintf_r+0x20>
 8011f66:	89ab      	ldrh	r3, [r5, #12]
 8011f68:	0598      	lsls	r0, r3, #22
 8011f6a:	d4ed      	bmi.n	8011f48 <_vfiprintf_r+0x4c>
 8011f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f6e:	f000 fb84 	bl	801267a <__retarget_lock_release_recursive>
 8011f72:	e7e9      	b.n	8011f48 <_vfiprintf_r+0x4c>
 8011f74:	2300      	movs	r3, #0
 8011f76:	9309      	str	r3, [sp, #36]	; 0x24
 8011f78:	2320      	movs	r3, #32
 8011f7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f82:	2330      	movs	r3, #48	; 0x30
 8011f84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012148 <_vfiprintf_r+0x24c>
 8011f88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f8c:	f04f 0901 	mov.w	r9, #1
 8011f90:	4623      	mov	r3, r4
 8011f92:	469a      	mov	sl, r3
 8011f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f98:	b10a      	cbz	r2, 8011f9e <_vfiprintf_r+0xa2>
 8011f9a:	2a25      	cmp	r2, #37	; 0x25
 8011f9c:	d1f9      	bne.n	8011f92 <_vfiprintf_r+0x96>
 8011f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8011fa2:	d00b      	beq.n	8011fbc <_vfiprintf_r+0xc0>
 8011fa4:	465b      	mov	r3, fp
 8011fa6:	4622      	mov	r2, r4
 8011fa8:	4629      	mov	r1, r5
 8011faa:	4630      	mov	r0, r6
 8011fac:	f7ff ff94 	bl	8011ed8 <__sfputs_r>
 8011fb0:	3001      	adds	r0, #1
 8011fb2:	f000 80aa 	beq.w	801210a <_vfiprintf_r+0x20e>
 8011fb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011fb8:	445a      	add	r2, fp
 8011fba:	9209      	str	r2, [sp, #36]	; 0x24
 8011fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	f000 80a2 	beq.w	801210a <_vfiprintf_r+0x20e>
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8011fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011fd0:	f10a 0a01 	add.w	sl, sl, #1
 8011fd4:	9304      	str	r3, [sp, #16]
 8011fd6:	9307      	str	r3, [sp, #28]
 8011fd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011fdc:	931a      	str	r3, [sp, #104]	; 0x68
 8011fde:	4654      	mov	r4, sl
 8011fe0:	2205      	movs	r2, #5
 8011fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fe6:	4858      	ldr	r0, [pc, #352]	; (8012148 <_vfiprintf_r+0x24c>)
 8011fe8:	f7ee f962 	bl	80002b0 <memchr>
 8011fec:	9a04      	ldr	r2, [sp, #16]
 8011fee:	b9d8      	cbnz	r0, 8012028 <_vfiprintf_r+0x12c>
 8011ff0:	06d1      	lsls	r1, r2, #27
 8011ff2:	bf44      	itt	mi
 8011ff4:	2320      	movmi	r3, #32
 8011ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011ffa:	0713      	lsls	r3, r2, #28
 8011ffc:	bf44      	itt	mi
 8011ffe:	232b      	movmi	r3, #43	; 0x2b
 8012000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012004:	f89a 3000 	ldrb.w	r3, [sl]
 8012008:	2b2a      	cmp	r3, #42	; 0x2a
 801200a:	d015      	beq.n	8012038 <_vfiprintf_r+0x13c>
 801200c:	9a07      	ldr	r2, [sp, #28]
 801200e:	4654      	mov	r4, sl
 8012010:	2000      	movs	r0, #0
 8012012:	f04f 0c0a 	mov.w	ip, #10
 8012016:	4621      	mov	r1, r4
 8012018:	f811 3b01 	ldrb.w	r3, [r1], #1
 801201c:	3b30      	subs	r3, #48	; 0x30
 801201e:	2b09      	cmp	r3, #9
 8012020:	d94e      	bls.n	80120c0 <_vfiprintf_r+0x1c4>
 8012022:	b1b0      	cbz	r0, 8012052 <_vfiprintf_r+0x156>
 8012024:	9207      	str	r2, [sp, #28]
 8012026:	e014      	b.n	8012052 <_vfiprintf_r+0x156>
 8012028:	eba0 0308 	sub.w	r3, r0, r8
 801202c:	fa09 f303 	lsl.w	r3, r9, r3
 8012030:	4313      	orrs	r3, r2
 8012032:	9304      	str	r3, [sp, #16]
 8012034:	46a2      	mov	sl, r4
 8012036:	e7d2      	b.n	8011fde <_vfiprintf_r+0xe2>
 8012038:	9b03      	ldr	r3, [sp, #12]
 801203a:	1d19      	adds	r1, r3, #4
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	9103      	str	r1, [sp, #12]
 8012040:	2b00      	cmp	r3, #0
 8012042:	bfbb      	ittet	lt
 8012044:	425b      	neglt	r3, r3
 8012046:	f042 0202 	orrlt.w	r2, r2, #2
 801204a:	9307      	strge	r3, [sp, #28]
 801204c:	9307      	strlt	r3, [sp, #28]
 801204e:	bfb8      	it	lt
 8012050:	9204      	strlt	r2, [sp, #16]
 8012052:	7823      	ldrb	r3, [r4, #0]
 8012054:	2b2e      	cmp	r3, #46	; 0x2e
 8012056:	d10c      	bne.n	8012072 <_vfiprintf_r+0x176>
 8012058:	7863      	ldrb	r3, [r4, #1]
 801205a:	2b2a      	cmp	r3, #42	; 0x2a
 801205c:	d135      	bne.n	80120ca <_vfiprintf_r+0x1ce>
 801205e:	9b03      	ldr	r3, [sp, #12]
 8012060:	1d1a      	adds	r2, r3, #4
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	9203      	str	r2, [sp, #12]
 8012066:	2b00      	cmp	r3, #0
 8012068:	bfb8      	it	lt
 801206a:	f04f 33ff 	movlt.w	r3, #4294967295
 801206e:	3402      	adds	r4, #2
 8012070:	9305      	str	r3, [sp, #20]
 8012072:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012158 <_vfiprintf_r+0x25c>
 8012076:	7821      	ldrb	r1, [r4, #0]
 8012078:	2203      	movs	r2, #3
 801207a:	4650      	mov	r0, sl
 801207c:	f7ee f918 	bl	80002b0 <memchr>
 8012080:	b140      	cbz	r0, 8012094 <_vfiprintf_r+0x198>
 8012082:	2340      	movs	r3, #64	; 0x40
 8012084:	eba0 000a 	sub.w	r0, r0, sl
 8012088:	fa03 f000 	lsl.w	r0, r3, r0
 801208c:	9b04      	ldr	r3, [sp, #16]
 801208e:	4303      	orrs	r3, r0
 8012090:	3401      	adds	r4, #1
 8012092:	9304      	str	r3, [sp, #16]
 8012094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012098:	482c      	ldr	r0, [pc, #176]	; (801214c <_vfiprintf_r+0x250>)
 801209a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801209e:	2206      	movs	r2, #6
 80120a0:	f7ee f906 	bl	80002b0 <memchr>
 80120a4:	2800      	cmp	r0, #0
 80120a6:	d03f      	beq.n	8012128 <_vfiprintf_r+0x22c>
 80120a8:	4b29      	ldr	r3, [pc, #164]	; (8012150 <_vfiprintf_r+0x254>)
 80120aa:	bb1b      	cbnz	r3, 80120f4 <_vfiprintf_r+0x1f8>
 80120ac:	9b03      	ldr	r3, [sp, #12]
 80120ae:	3307      	adds	r3, #7
 80120b0:	f023 0307 	bic.w	r3, r3, #7
 80120b4:	3308      	adds	r3, #8
 80120b6:	9303      	str	r3, [sp, #12]
 80120b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120ba:	443b      	add	r3, r7
 80120bc:	9309      	str	r3, [sp, #36]	; 0x24
 80120be:	e767      	b.n	8011f90 <_vfiprintf_r+0x94>
 80120c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80120c4:	460c      	mov	r4, r1
 80120c6:	2001      	movs	r0, #1
 80120c8:	e7a5      	b.n	8012016 <_vfiprintf_r+0x11a>
 80120ca:	2300      	movs	r3, #0
 80120cc:	3401      	adds	r4, #1
 80120ce:	9305      	str	r3, [sp, #20]
 80120d0:	4619      	mov	r1, r3
 80120d2:	f04f 0c0a 	mov.w	ip, #10
 80120d6:	4620      	mov	r0, r4
 80120d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80120dc:	3a30      	subs	r2, #48	; 0x30
 80120de:	2a09      	cmp	r2, #9
 80120e0:	d903      	bls.n	80120ea <_vfiprintf_r+0x1ee>
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d0c5      	beq.n	8012072 <_vfiprintf_r+0x176>
 80120e6:	9105      	str	r1, [sp, #20]
 80120e8:	e7c3      	b.n	8012072 <_vfiprintf_r+0x176>
 80120ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80120ee:	4604      	mov	r4, r0
 80120f0:	2301      	movs	r3, #1
 80120f2:	e7f0      	b.n	80120d6 <_vfiprintf_r+0x1da>
 80120f4:	ab03      	add	r3, sp, #12
 80120f6:	9300      	str	r3, [sp, #0]
 80120f8:	462a      	mov	r2, r5
 80120fa:	4b16      	ldr	r3, [pc, #88]	; (8012154 <_vfiprintf_r+0x258>)
 80120fc:	a904      	add	r1, sp, #16
 80120fe:	4630      	mov	r0, r6
 8012100:	f7fd fdd6 	bl	800fcb0 <_printf_float>
 8012104:	4607      	mov	r7, r0
 8012106:	1c78      	adds	r0, r7, #1
 8012108:	d1d6      	bne.n	80120b8 <_vfiprintf_r+0x1bc>
 801210a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801210c:	07d9      	lsls	r1, r3, #31
 801210e:	d405      	bmi.n	801211c <_vfiprintf_r+0x220>
 8012110:	89ab      	ldrh	r3, [r5, #12]
 8012112:	059a      	lsls	r2, r3, #22
 8012114:	d402      	bmi.n	801211c <_vfiprintf_r+0x220>
 8012116:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012118:	f000 faaf 	bl	801267a <__retarget_lock_release_recursive>
 801211c:	89ab      	ldrh	r3, [r5, #12]
 801211e:	065b      	lsls	r3, r3, #25
 8012120:	f53f af12 	bmi.w	8011f48 <_vfiprintf_r+0x4c>
 8012124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012126:	e711      	b.n	8011f4c <_vfiprintf_r+0x50>
 8012128:	ab03      	add	r3, sp, #12
 801212a:	9300      	str	r3, [sp, #0]
 801212c:	462a      	mov	r2, r5
 801212e:	4b09      	ldr	r3, [pc, #36]	; (8012154 <_vfiprintf_r+0x258>)
 8012130:	a904      	add	r1, sp, #16
 8012132:	4630      	mov	r0, r6
 8012134:	f7fe f860 	bl	80101f8 <_printf_i>
 8012138:	e7e4      	b.n	8012104 <_vfiprintf_r+0x208>
 801213a:	bf00      	nop
 801213c:	080263a4 	.word	0x080263a4
 8012140:	080263c4 	.word	0x080263c4
 8012144:	08026384 	.word	0x08026384
 8012148:	0802622c 	.word	0x0802622c
 801214c:	08026236 	.word	0x08026236
 8012150:	0800fcb1 	.word	0x0800fcb1
 8012154:	08011ed9 	.word	0x08011ed9
 8012158:	08026232 	.word	0x08026232

0801215c <__swbuf_r>:
 801215c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801215e:	460e      	mov	r6, r1
 8012160:	4614      	mov	r4, r2
 8012162:	4605      	mov	r5, r0
 8012164:	b118      	cbz	r0, 801216e <__swbuf_r+0x12>
 8012166:	6983      	ldr	r3, [r0, #24]
 8012168:	b90b      	cbnz	r3, 801216e <__swbuf_r+0x12>
 801216a:	f000 f9e7 	bl	801253c <__sinit>
 801216e:	4b21      	ldr	r3, [pc, #132]	; (80121f4 <__swbuf_r+0x98>)
 8012170:	429c      	cmp	r4, r3
 8012172:	d12b      	bne.n	80121cc <__swbuf_r+0x70>
 8012174:	686c      	ldr	r4, [r5, #4]
 8012176:	69a3      	ldr	r3, [r4, #24]
 8012178:	60a3      	str	r3, [r4, #8]
 801217a:	89a3      	ldrh	r3, [r4, #12]
 801217c:	071a      	lsls	r2, r3, #28
 801217e:	d52f      	bpl.n	80121e0 <__swbuf_r+0x84>
 8012180:	6923      	ldr	r3, [r4, #16]
 8012182:	b36b      	cbz	r3, 80121e0 <__swbuf_r+0x84>
 8012184:	6923      	ldr	r3, [r4, #16]
 8012186:	6820      	ldr	r0, [r4, #0]
 8012188:	1ac0      	subs	r0, r0, r3
 801218a:	6963      	ldr	r3, [r4, #20]
 801218c:	b2f6      	uxtb	r6, r6
 801218e:	4283      	cmp	r3, r0
 8012190:	4637      	mov	r7, r6
 8012192:	dc04      	bgt.n	801219e <__swbuf_r+0x42>
 8012194:	4621      	mov	r1, r4
 8012196:	4628      	mov	r0, r5
 8012198:	f000 f93c 	bl	8012414 <_fflush_r>
 801219c:	bb30      	cbnz	r0, 80121ec <__swbuf_r+0x90>
 801219e:	68a3      	ldr	r3, [r4, #8]
 80121a0:	3b01      	subs	r3, #1
 80121a2:	60a3      	str	r3, [r4, #8]
 80121a4:	6823      	ldr	r3, [r4, #0]
 80121a6:	1c5a      	adds	r2, r3, #1
 80121a8:	6022      	str	r2, [r4, #0]
 80121aa:	701e      	strb	r6, [r3, #0]
 80121ac:	6963      	ldr	r3, [r4, #20]
 80121ae:	3001      	adds	r0, #1
 80121b0:	4283      	cmp	r3, r0
 80121b2:	d004      	beq.n	80121be <__swbuf_r+0x62>
 80121b4:	89a3      	ldrh	r3, [r4, #12]
 80121b6:	07db      	lsls	r3, r3, #31
 80121b8:	d506      	bpl.n	80121c8 <__swbuf_r+0x6c>
 80121ba:	2e0a      	cmp	r6, #10
 80121bc:	d104      	bne.n	80121c8 <__swbuf_r+0x6c>
 80121be:	4621      	mov	r1, r4
 80121c0:	4628      	mov	r0, r5
 80121c2:	f000 f927 	bl	8012414 <_fflush_r>
 80121c6:	b988      	cbnz	r0, 80121ec <__swbuf_r+0x90>
 80121c8:	4638      	mov	r0, r7
 80121ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121cc:	4b0a      	ldr	r3, [pc, #40]	; (80121f8 <__swbuf_r+0x9c>)
 80121ce:	429c      	cmp	r4, r3
 80121d0:	d101      	bne.n	80121d6 <__swbuf_r+0x7a>
 80121d2:	68ac      	ldr	r4, [r5, #8]
 80121d4:	e7cf      	b.n	8012176 <__swbuf_r+0x1a>
 80121d6:	4b09      	ldr	r3, [pc, #36]	; (80121fc <__swbuf_r+0xa0>)
 80121d8:	429c      	cmp	r4, r3
 80121da:	bf08      	it	eq
 80121dc:	68ec      	ldreq	r4, [r5, #12]
 80121de:	e7ca      	b.n	8012176 <__swbuf_r+0x1a>
 80121e0:	4621      	mov	r1, r4
 80121e2:	4628      	mov	r0, r5
 80121e4:	f000 f81a 	bl	801221c <__swsetup_r>
 80121e8:	2800      	cmp	r0, #0
 80121ea:	d0cb      	beq.n	8012184 <__swbuf_r+0x28>
 80121ec:	f04f 37ff 	mov.w	r7, #4294967295
 80121f0:	e7ea      	b.n	80121c8 <__swbuf_r+0x6c>
 80121f2:	bf00      	nop
 80121f4:	080263a4 	.word	0x080263a4
 80121f8:	080263c4 	.word	0x080263c4
 80121fc:	08026384 	.word	0x08026384

08012200 <__ascii_wctomb>:
 8012200:	b149      	cbz	r1, 8012216 <__ascii_wctomb+0x16>
 8012202:	2aff      	cmp	r2, #255	; 0xff
 8012204:	bf85      	ittet	hi
 8012206:	238a      	movhi	r3, #138	; 0x8a
 8012208:	6003      	strhi	r3, [r0, #0]
 801220a:	700a      	strbls	r2, [r1, #0]
 801220c:	f04f 30ff 	movhi.w	r0, #4294967295
 8012210:	bf98      	it	ls
 8012212:	2001      	movls	r0, #1
 8012214:	4770      	bx	lr
 8012216:	4608      	mov	r0, r1
 8012218:	4770      	bx	lr
	...

0801221c <__swsetup_r>:
 801221c:	4b32      	ldr	r3, [pc, #200]	; (80122e8 <__swsetup_r+0xcc>)
 801221e:	b570      	push	{r4, r5, r6, lr}
 8012220:	681d      	ldr	r5, [r3, #0]
 8012222:	4606      	mov	r6, r0
 8012224:	460c      	mov	r4, r1
 8012226:	b125      	cbz	r5, 8012232 <__swsetup_r+0x16>
 8012228:	69ab      	ldr	r3, [r5, #24]
 801222a:	b913      	cbnz	r3, 8012232 <__swsetup_r+0x16>
 801222c:	4628      	mov	r0, r5
 801222e:	f000 f985 	bl	801253c <__sinit>
 8012232:	4b2e      	ldr	r3, [pc, #184]	; (80122ec <__swsetup_r+0xd0>)
 8012234:	429c      	cmp	r4, r3
 8012236:	d10f      	bne.n	8012258 <__swsetup_r+0x3c>
 8012238:	686c      	ldr	r4, [r5, #4]
 801223a:	89a3      	ldrh	r3, [r4, #12]
 801223c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012240:	0719      	lsls	r1, r3, #28
 8012242:	d42c      	bmi.n	801229e <__swsetup_r+0x82>
 8012244:	06dd      	lsls	r5, r3, #27
 8012246:	d411      	bmi.n	801226c <__swsetup_r+0x50>
 8012248:	2309      	movs	r3, #9
 801224a:	6033      	str	r3, [r6, #0]
 801224c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012250:	81a3      	strh	r3, [r4, #12]
 8012252:	f04f 30ff 	mov.w	r0, #4294967295
 8012256:	e03e      	b.n	80122d6 <__swsetup_r+0xba>
 8012258:	4b25      	ldr	r3, [pc, #148]	; (80122f0 <__swsetup_r+0xd4>)
 801225a:	429c      	cmp	r4, r3
 801225c:	d101      	bne.n	8012262 <__swsetup_r+0x46>
 801225e:	68ac      	ldr	r4, [r5, #8]
 8012260:	e7eb      	b.n	801223a <__swsetup_r+0x1e>
 8012262:	4b24      	ldr	r3, [pc, #144]	; (80122f4 <__swsetup_r+0xd8>)
 8012264:	429c      	cmp	r4, r3
 8012266:	bf08      	it	eq
 8012268:	68ec      	ldreq	r4, [r5, #12]
 801226a:	e7e6      	b.n	801223a <__swsetup_r+0x1e>
 801226c:	0758      	lsls	r0, r3, #29
 801226e:	d512      	bpl.n	8012296 <__swsetup_r+0x7a>
 8012270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012272:	b141      	cbz	r1, 8012286 <__swsetup_r+0x6a>
 8012274:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012278:	4299      	cmp	r1, r3
 801227a:	d002      	beq.n	8012282 <__swsetup_r+0x66>
 801227c:	4630      	mov	r0, r6
 801227e:	f7ff fb31 	bl	80118e4 <_free_r>
 8012282:	2300      	movs	r3, #0
 8012284:	6363      	str	r3, [r4, #52]	; 0x34
 8012286:	89a3      	ldrh	r3, [r4, #12]
 8012288:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801228c:	81a3      	strh	r3, [r4, #12]
 801228e:	2300      	movs	r3, #0
 8012290:	6063      	str	r3, [r4, #4]
 8012292:	6923      	ldr	r3, [r4, #16]
 8012294:	6023      	str	r3, [r4, #0]
 8012296:	89a3      	ldrh	r3, [r4, #12]
 8012298:	f043 0308 	orr.w	r3, r3, #8
 801229c:	81a3      	strh	r3, [r4, #12]
 801229e:	6923      	ldr	r3, [r4, #16]
 80122a0:	b94b      	cbnz	r3, 80122b6 <__swsetup_r+0x9a>
 80122a2:	89a3      	ldrh	r3, [r4, #12]
 80122a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80122a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80122ac:	d003      	beq.n	80122b6 <__swsetup_r+0x9a>
 80122ae:	4621      	mov	r1, r4
 80122b0:	4630      	mov	r0, r6
 80122b2:	f000 fa09 	bl	80126c8 <__smakebuf_r>
 80122b6:	89a0      	ldrh	r0, [r4, #12]
 80122b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80122bc:	f010 0301 	ands.w	r3, r0, #1
 80122c0:	d00a      	beq.n	80122d8 <__swsetup_r+0xbc>
 80122c2:	2300      	movs	r3, #0
 80122c4:	60a3      	str	r3, [r4, #8]
 80122c6:	6963      	ldr	r3, [r4, #20]
 80122c8:	425b      	negs	r3, r3
 80122ca:	61a3      	str	r3, [r4, #24]
 80122cc:	6923      	ldr	r3, [r4, #16]
 80122ce:	b943      	cbnz	r3, 80122e2 <__swsetup_r+0xc6>
 80122d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80122d4:	d1ba      	bne.n	801224c <__swsetup_r+0x30>
 80122d6:	bd70      	pop	{r4, r5, r6, pc}
 80122d8:	0781      	lsls	r1, r0, #30
 80122da:	bf58      	it	pl
 80122dc:	6963      	ldrpl	r3, [r4, #20]
 80122de:	60a3      	str	r3, [r4, #8]
 80122e0:	e7f4      	b.n	80122cc <__swsetup_r+0xb0>
 80122e2:	2000      	movs	r0, #0
 80122e4:	e7f7      	b.n	80122d6 <__swsetup_r+0xba>
 80122e6:	bf00      	nop
 80122e8:	20000104 	.word	0x20000104
 80122ec:	080263a4 	.word	0x080263a4
 80122f0:	080263c4 	.word	0x080263c4
 80122f4:	08026384 	.word	0x08026384

080122f8 <abort>:
 80122f8:	b508      	push	{r3, lr}
 80122fa:	2006      	movs	r0, #6
 80122fc:	f000 fa54 	bl	80127a8 <raise>
 8012300:	2001      	movs	r0, #1
 8012302:	f7f0 f941 	bl	8002588 <_exit>
	...

08012308 <__sflush_r>:
 8012308:	898a      	ldrh	r2, [r1, #12]
 801230a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801230e:	4605      	mov	r5, r0
 8012310:	0710      	lsls	r0, r2, #28
 8012312:	460c      	mov	r4, r1
 8012314:	d458      	bmi.n	80123c8 <__sflush_r+0xc0>
 8012316:	684b      	ldr	r3, [r1, #4]
 8012318:	2b00      	cmp	r3, #0
 801231a:	dc05      	bgt.n	8012328 <__sflush_r+0x20>
 801231c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801231e:	2b00      	cmp	r3, #0
 8012320:	dc02      	bgt.n	8012328 <__sflush_r+0x20>
 8012322:	2000      	movs	r0, #0
 8012324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012328:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801232a:	2e00      	cmp	r6, #0
 801232c:	d0f9      	beq.n	8012322 <__sflush_r+0x1a>
 801232e:	2300      	movs	r3, #0
 8012330:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012334:	682f      	ldr	r7, [r5, #0]
 8012336:	602b      	str	r3, [r5, #0]
 8012338:	d032      	beq.n	80123a0 <__sflush_r+0x98>
 801233a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801233c:	89a3      	ldrh	r3, [r4, #12]
 801233e:	075a      	lsls	r2, r3, #29
 8012340:	d505      	bpl.n	801234e <__sflush_r+0x46>
 8012342:	6863      	ldr	r3, [r4, #4]
 8012344:	1ac0      	subs	r0, r0, r3
 8012346:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012348:	b10b      	cbz	r3, 801234e <__sflush_r+0x46>
 801234a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801234c:	1ac0      	subs	r0, r0, r3
 801234e:	2300      	movs	r3, #0
 8012350:	4602      	mov	r2, r0
 8012352:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012354:	6a21      	ldr	r1, [r4, #32]
 8012356:	4628      	mov	r0, r5
 8012358:	47b0      	blx	r6
 801235a:	1c43      	adds	r3, r0, #1
 801235c:	89a3      	ldrh	r3, [r4, #12]
 801235e:	d106      	bne.n	801236e <__sflush_r+0x66>
 8012360:	6829      	ldr	r1, [r5, #0]
 8012362:	291d      	cmp	r1, #29
 8012364:	d82c      	bhi.n	80123c0 <__sflush_r+0xb8>
 8012366:	4a2a      	ldr	r2, [pc, #168]	; (8012410 <__sflush_r+0x108>)
 8012368:	40ca      	lsrs	r2, r1
 801236a:	07d6      	lsls	r6, r2, #31
 801236c:	d528      	bpl.n	80123c0 <__sflush_r+0xb8>
 801236e:	2200      	movs	r2, #0
 8012370:	6062      	str	r2, [r4, #4]
 8012372:	04d9      	lsls	r1, r3, #19
 8012374:	6922      	ldr	r2, [r4, #16]
 8012376:	6022      	str	r2, [r4, #0]
 8012378:	d504      	bpl.n	8012384 <__sflush_r+0x7c>
 801237a:	1c42      	adds	r2, r0, #1
 801237c:	d101      	bne.n	8012382 <__sflush_r+0x7a>
 801237e:	682b      	ldr	r3, [r5, #0]
 8012380:	b903      	cbnz	r3, 8012384 <__sflush_r+0x7c>
 8012382:	6560      	str	r0, [r4, #84]	; 0x54
 8012384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012386:	602f      	str	r7, [r5, #0]
 8012388:	2900      	cmp	r1, #0
 801238a:	d0ca      	beq.n	8012322 <__sflush_r+0x1a>
 801238c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012390:	4299      	cmp	r1, r3
 8012392:	d002      	beq.n	801239a <__sflush_r+0x92>
 8012394:	4628      	mov	r0, r5
 8012396:	f7ff faa5 	bl	80118e4 <_free_r>
 801239a:	2000      	movs	r0, #0
 801239c:	6360      	str	r0, [r4, #52]	; 0x34
 801239e:	e7c1      	b.n	8012324 <__sflush_r+0x1c>
 80123a0:	6a21      	ldr	r1, [r4, #32]
 80123a2:	2301      	movs	r3, #1
 80123a4:	4628      	mov	r0, r5
 80123a6:	47b0      	blx	r6
 80123a8:	1c41      	adds	r1, r0, #1
 80123aa:	d1c7      	bne.n	801233c <__sflush_r+0x34>
 80123ac:	682b      	ldr	r3, [r5, #0]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d0c4      	beq.n	801233c <__sflush_r+0x34>
 80123b2:	2b1d      	cmp	r3, #29
 80123b4:	d001      	beq.n	80123ba <__sflush_r+0xb2>
 80123b6:	2b16      	cmp	r3, #22
 80123b8:	d101      	bne.n	80123be <__sflush_r+0xb6>
 80123ba:	602f      	str	r7, [r5, #0]
 80123bc:	e7b1      	b.n	8012322 <__sflush_r+0x1a>
 80123be:	89a3      	ldrh	r3, [r4, #12]
 80123c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80123c4:	81a3      	strh	r3, [r4, #12]
 80123c6:	e7ad      	b.n	8012324 <__sflush_r+0x1c>
 80123c8:	690f      	ldr	r7, [r1, #16]
 80123ca:	2f00      	cmp	r7, #0
 80123cc:	d0a9      	beq.n	8012322 <__sflush_r+0x1a>
 80123ce:	0793      	lsls	r3, r2, #30
 80123d0:	680e      	ldr	r6, [r1, #0]
 80123d2:	bf08      	it	eq
 80123d4:	694b      	ldreq	r3, [r1, #20]
 80123d6:	600f      	str	r7, [r1, #0]
 80123d8:	bf18      	it	ne
 80123da:	2300      	movne	r3, #0
 80123dc:	eba6 0807 	sub.w	r8, r6, r7
 80123e0:	608b      	str	r3, [r1, #8]
 80123e2:	f1b8 0f00 	cmp.w	r8, #0
 80123e6:	dd9c      	ble.n	8012322 <__sflush_r+0x1a>
 80123e8:	6a21      	ldr	r1, [r4, #32]
 80123ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80123ec:	4643      	mov	r3, r8
 80123ee:	463a      	mov	r2, r7
 80123f0:	4628      	mov	r0, r5
 80123f2:	47b0      	blx	r6
 80123f4:	2800      	cmp	r0, #0
 80123f6:	dc06      	bgt.n	8012406 <__sflush_r+0xfe>
 80123f8:	89a3      	ldrh	r3, [r4, #12]
 80123fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80123fe:	81a3      	strh	r3, [r4, #12]
 8012400:	f04f 30ff 	mov.w	r0, #4294967295
 8012404:	e78e      	b.n	8012324 <__sflush_r+0x1c>
 8012406:	4407      	add	r7, r0
 8012408:	eba8 0800 	sub.w	r8, r8, r0
 801240c:	e7e9      	b.n	80123e2 <__sflush_r+0xda>
 801240e:	bf00      	nop
 8012410:	20400001 	.word	0x20400001

08012414 <_fflush_r>:
 8012414:	b538      	push	{r3, r4, r5, lr}
 8012416:	690b      	ldr	r3, [r1, #16]
 8012418:	4605      	mov	r5, r0
 801241a:	460c      	mov	r4, r1
 801241c:	b913      	cbnz	r3, 8012424 <_fflush_r+0x10>
 801241e:	2500      	movs	r5, #0
 8012420:	4628      	mov	r0, r5
 8012422:	bd38      	pop	{r3, r4, r5, pc}
 8012424:	b118      	cbz	r0, 801242e <_fflush_r+0x1a>
 8012426:	6983      	ldr	r3, [r0, #24]
 8012428:	b90b      	cbnz	r3, 801242e <_fflush_r+0x1a>
 801242a:	f000 f887 	bl	801253c <__sinit>
 801242e:	4b14      	ldr	r3, [pc, #80]	; (8012480 <_fflush_r+0x6c>)
 8012430:	429c      	cmp	r4, r3
 8012432:	d11b      	bne.n	801246c <_fflush_r+0x58>
 8012434:	686c      	ldr	r4, [r5, #4]
 8012436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801243a:	2b00      	cmp	r3, #0
 801243c:	d0ef      	beq.n	801241e <_fflush_r+0xa>
 801243e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012440:	07d0      	lsls	r0, r2, #31
 8012442:	d404      	bmi.n	801244e <_fflush_r+0x3a>
 8012444:	0599      	lsls	r1, r3, #22
 8012446:	d402      	bmi.n	801244e <_fflush_r+0x3a>
 8012448:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801244a:	f000 f915 	bl	8012678 <__retarget_lock_acquire_recursive>
 801244e:	4628      	mov	r0, r5
 8012450:	4621      	mov	r1, r4
 8012452:	f7ff ff59 	bl	8012308 <__sflush_r>
 8012456:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012458:	07da      	lsls	r2, r3, #31
 801245a:	4605      	mov	r5, r0
 801245c:	d4e0      	bmi.n	8012420 <_fflush_r+0xc>
 801245e:	89a3      	ldrh	r3, [r4, #12]
 8012460:	059b      	lsls	r3, r3, #22
 8012462:	d4dd      	bmi.n	8012420 <_fflush_r+0xc>
 8012464:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012466:	f000 f908 	bl	801267a <__retarget_lock_release_recursive>
 801246a:	e7d9      	b.n	8012420 <_fflush_r+0xc>
 801246c:	4b05      	ldr	r3, [pc, #20]	; (8012484 <_fflush_r+0x70>)
 801246e:	429c      	cmp	r4, r3
 8012470:	d101      	bne.n	8012476 <_fflush_r+0x62>
 8012472:	68ac      	ldr	r4, [r5, #8]
 8012474:	e7df      	b.n	8012436 <_fflush_r+0x22>
 8012476:	4b04      	ldr	r3, [pc, #16]	; (8012488 <_fflush_r+0x74>)
 8012478:	429c      	cmp	r4, r3
 801247a:	bf08      	it	eq
 801247c:	68ec      	ldreq	r4, [r5, #12]
 801247e:	e7da      	b.n	8012436 <_fflush_r+0x22>
 8012480:	080263a4 	.word	0x080263a4
 8012484:	080263c4 	.word	0x080263c4
 8012488:	08026384 	.word	0x08026384

0801248c <std>:
 801248c:	2300      	movs	r3, #0
 801248e:	b510      	push	{r4, lr}
 8012490:	4604      	mov	r4, r0
 8012492:	e9c0 3300 	strd	r3, r3, [r0]
 8012496:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801249a:	6083      	str	r3, [r0, #8]
 801249c:	8181      	strh	r1, [r0, #12]
 801249e:	6643      	str	r3, [r0, #100]	; 0x64
 80124a0:	81c2      	strh	r2, [r0, #14]
 80124a2:	6183      	str	r3, [r0, #24]
 80124a4:	4619      	mov	r1, r3
 80124a6:	2208      	movs	r2, #8
 80124a8:	305c      	adds	r0, #92	; 0x5c
 80124aa:	f7fd fb59 	bl	800fb60 <memset>
 80124ae:	4b05      	ldr	r3, [pc, #20]	; (80124c4 <std+0x38>)
 80124b0:	6263      	str	r3, [r4, #36]	; 0x24
 80124b2:	4b05      	ldr	r3, [pc, #20]	; (80124c8 <std+0x3c>)
 80124b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80124b6:	4b05      	ldr	r3, [pc, #20]	; (80124cc <std+0x40>)
 80124b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80124ba:	4b05      	ldr	r3, [pc, #20]	; (80124d0 <std+0x44>)
 80124bc:	6224      	str	r4, [r4, #32]
 80124be:	6323      	str	r3, [r4, #48]	; 0x30
 80124c0:	bd10      	pop	{r4, pc}
 80124c2:	bf00      	nop
 80124c4:	080127e1 	.word	0x080127e1
 80124c8:	08012803 	.word	0x08012803
 80124cc:	0801283b 	.word	0x0801283b
 80124d0:	0801285f 	.word	0x0801285f

080124d4 <_cleanup_r>:
 80124d4:	4901      	ldr	r1, [pc, #4]	; (80124dc <_cleanup_r+0x8>)
 80124d6:	f000 b8af 	b.w	8012638 <_fwalk_reent>
 80124da:	bf00      	nop
 80124dc:	08012415 	.word	0x08012415

080124e0 <__sfmoreglue>:
 80124e0:	b570      	push	{r4, r5, r6, lr}
 80124e2:	2268      	movs	r2, #104	; 0x68
 80124e4:	1e4d      	subs	r5, r1, #1
 80124e6:	4355      	muls	r5, r2
 80124e8:	460e      	mov	r6, r1
 80124ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80124ee:	f7ff fa65 	bl	80119bc <_malloc_r>
 80124f2:	4604      	mov	r4, r0
 80124f4:	b140      	cbz	r0, 8012508 <__sfmoreglue+0x28>
 80124f6:	2100      	movs	r1, #0
 80124f8:	e9c0 1600 	strd	r1, r6, [r0]
 80124fc:	300c      	adds	r0, #12
 80124fe:	60a0      	str	r0, [r4, #8]
 8012500:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012504:	f7fd fb2c 	bl	800fb60 <memset>
 8012508:	4620      	mov	r0, r4
 801250a:	bd70      	pop	{r4, r5, r6, pc}

0801250c <__sfp_lock_acquire>:
 801250c:	4801      	ldr	r0, [pc, #4]	; (8012514 <__sfp_lock_acquire+0x8>)
 801250e:	f000 b8b3 	b.w	8012678 <__retarget_lock_acquire_recursive>
 8012512:	bf00      	nop
 8012514:	20012405 	.word	0x20012405

08012518 <__sfp_lock_release>:
 8012518:	4801      	ldr	r0, [pc, #4]	; (8012520 <__sfp_lock_release+0x8>)
 801251a:	f000 b8ae 	b.w	801267a <__retarget_lock_release_recursive>
 801251e:	bf00      	nop
 8012520:	20012405 	.word	0x20012405

08012524 <__sinit_lock_acquire>:
 8012524:	4801      	ldr	r0, [pc, #4]	; (801252c <__sinit_lock_acquire+0x8>)
 8012526:	f000 b8a7 	b.w	8012678 <__retarget_lock_acquire_recursive>
 801252a:	bf00      	nop
 801252c:	20012406 	.word	0x20012406

08012530 <__sinit_lock_release>:
 8012530:	4801      	ldr	r0, [pc, #4]	; (8012538 <__sinit_lock_release+0x8>)
 8012532:	f000 b8a2 	b.w	801267a <__retarget_lock_release_recursive>
 8012536:	bf00      	nop
 8012538:	20012406 	.word	0x20012406

0801253c <__sinit>:
 801253c:	b510      	push	{r4, lr}
 801253e:	4604      	mov	r4, r0
 8012540:	f7ff fff0 	bl	8012524 <__sinit_lock_acquire>
 8012544:	69a3      	ldr	r3, [r4, #24]
 8012546:	b11b      	cbz	r3, 8012550 <__sinit+0x14>
 8012548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801254c:	f7ff bff0 	b.w	8012530 <__sinit_lock_release>
 8012550:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012554:	6523      	str	r3, [r4, #80]	; 0x50
 8012556:	4b13      	ldr	r3, [pc, #76]	; (80125a4 <__sinit+0x68>)
 8012558:	4a13      	ldr	r2, [pc, #76]	; (80125a8 <__sinit+0x6c>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	62a2      	str	r2, [r4, #40]	; 0x28
 801255e:	42a3      	cmp	r3, r4
 8012560:	bf04      	itt	eq
 8012562:	2301      	moveq	r3, #1
 8012564:	61a3      	streq	r3, [r4, #24]
 8012566:	4620      	mov	r0, r4
 8012568:	f000 f820 	bl	80125ac <__sfp>
 801256c:	6060      	str	r0, [r4, #4]
 801256e:	4620      	mov	r0, r4
 8012570:	f000 f81c 	bl	80125ac <__sfp>
 8012574:	60a0      	str	r0, [r4, #8]
 8012576:	4620      	mov	r0, r4
 8012578:	f000 f818 	bl	80125ac <__sfp>
 801257c:	2200      	movs	r2, #0
 801257e:	60e0      	str	r0, [r4, #12]
 8012580:	2104      	movs	r1, #4
 8012582:	6860      	ldr	r0, [r4, #4]
 8012584:	f7ff ff82 	bl	801248c <std>
 8012588:	68a0      	ldr	r0, [r4, #8]
 801258a:	2201      	movs	r2, #1
 801258c:	2109      	movs	r1, #9
 801258e:	f7ff ff7d 	bl	801248c <std>
 8012592:	68e0      	ldr	r0, [r4, #12]
 8012594:	2202      	movs	r2, #2
 8012596:	2112      	movs	r1, #18
 8012598:	f7ff ff78 	bl	801248c <std>
 801259c:	2301      	movs	r3, #1
 801259e:	61a3      	str	r3, [r4, #24]
 80125a0:	e7d2      	b.n	8012548 <__sinit+0xc>
 80125a2:	bf00      	nop
 80125a4:	08026008 	.word	0x08026008
 80125a8:	080124d5 	.word	0x080124d5

080125ac <__sfp>:
 80125ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125ae:	4607      	mov	r7, r0
 80125b0:	f7ff ffac 	bl	801250c <__sfp_lock_acquire>
 80125b4:	4b1e      	ldr	r3, [pc, #120]	; (8012630 <__sfp+0x84>)
 80125b6:	681e      	ldr	r6, [r3, #0]
 80125b8:	69b3      	ldr	r3, [r6, #24]
 80125ba:	b913      	cbnz	r3, 80125c2 <__sfp+0x16>
 80125bc:	4630      	mov	r0, r6
 80125be:	f7ff ffbd 	bl	801253c <__sinit>
 80125c2:	3648      	adds	r6, #72	; 0x48
 80125c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80125c8:	3b01      	subs	r3, #1
 80125ca:	d503      	bpl.n	80125d4 <__sfp+0x28>
 80125cc:	6833      	ldr	r3, [r6, #0]
 80125ce:	b30b      	cbz	r3, 8012614 <__sfp+0x68>
 80125d0:	6836      	ldr	r6, [r6, #0]
 80125d2:	e7f7      	b.n	80125c4 <__sfp+0x18>
 80125d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80125d8:	b9d5      	cbnz	r5, 8012610 <__sfp+0x64>
 80125da:	4b16      	ldr	r3, [pc, #88]	; (8012634 <__sfp+0x88>)
 80125dc:	60e3      	str	r3, [r4, #12]
 80125de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80125e2:	6665      	str	r5, [r4, #100]	; 0x64
 80125e4:	f000 f847 	bl	8012676 <__retarget_lock_init_recursive>
 80125e8:	f7ff ff96 	bl	8012518 <__sfp_lock_release>
 80125ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80125f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80125f4:	6025      	str	r5, [r4, #0]
 80125f6:	61a5      	str	r5, [r4, #24]
 80125f8:	2208      	movs	r2, #8
 80125fa:	4629      	mov	r1, r5
 80125fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012600:	f7fd faae 	bl	800fb60 <memset>
 8012604:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012608:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801260c:	4620      	mov	r0, r4
 801260e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012610:	3468      	adds	r4, #104	; 0x68
 8012612:	e7d9      	b.n	80125c8 <__sfp+0x1c>
 8012614:	2104      	movs	r1, #4
 8012616:	4638      	mov	r0, r7
 8012618:	f7ff ff62 	bl	80124e0 <__sfmoreglue>
 801261c:	4604      	mov	r4, r0
 801261e:	6030      	str	r0, [r6, #0]
 8012620:	2800      	cmp	r0, #0
 8012622:	d1d5      	bne.n	80125d0 <__sfp+0x24>
 8012624:	f7ff ff78 	bl	8012518 <__sfp_lock_release>
 8012628:	230c      	movs	r3, #12
 801262a:	603b      	str	r3, [r7, #0]
 801262c:	e7ee      	b.n	801260c <__sfp+0x60>
 801262e:	bf00      	nop
 8012630:	08026008 	.word	0x08026008
 8012634:	ffff0001 	.word	0xffff0001

08012638 <_fwalk_reent>:
 8012638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801263c:	4606      	mov	r6, r0
 801263e:	4688      	mov	r8, r1
 8012640:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012644:	2700      	movs	r7, #0
 8012646:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801264a:	f1b9 0901 	subs.w	r9, r9, #1
 801264e:	d505      	bpl.n	801265c <_fwalk_reent+0x24>
 8012650:	6824      	ldr	r4, [r4, #0]
 8012652:	2c00      	cmp	r4, #0
 8012654:	d1f7      	bne.n	8012646 <_fwalk_reent+0xe>
 8012656:	4638      	mov	r0, r7
 8012658:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801265c:	89ab      	ldrh	r3, [r5, #12]
 801265e:	2b01      	cmp	r3, #1
 8012660:	d907      	bls.n	8012672 <_fwalk_reent+0x3a>
 8012662:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012666:	3301      	adds	r3, #1
 8012668:	d003      	beq.n	8012672 <_fwalk_reent+0x3a>
 801266a:	4629      	mov	r1, r5
 801266c:	4630      	mov	r0, r6
 801266e:	47c0      	blx	r8
 8012670:	4307      	orrs	r7, r0
 8012672:	3568      	adds	r5, #104	; 0x68
 8012674:	e7e9      	b.n	801264a <_fwalk_reent+0x12>

08012676 <__retarget_lock_init_recursive>:
 8012676:	4770      	bx	lr

08012678 <__retarget_lock_acquire_recursive>:
 8012678:	4770      	bx	lr

0801267a <__retarget_lock_release_recursive>:
 801267a:	4770      	bx	lr

0801267c <__swhatbuf_r>:
 801267c:	b570      	push	{r4, r5, r6, lr}
 801267e:	460e      	mov	r6, r1
 8012680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012684:	2900      	cmp	r1, #0
 8012686:	b096      	sub	sp, #88	; 0x58
 8012688:	4614      	mov	r4, r2
 801268a:	461d      	mov	r5, r3
 801268c:	da08      	bge.n	80126a0 <__swhatbuf_r+0x24>
 801268e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012692:	2200      	movs	r2, #0
 8012694:	602a      	str	r2, [r5, #0]
 8012696:	061a      	lsls	r2, r3, #24
 8012698:	d410      	bmi.n	80126bc <__swhatbuf_r+0x40>
 801269a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801269e:	e00e      	b.n	80126be <__swhatbuf_r+0x42>
 80126a0:	466a      	mov	r2, sp
 80126a2:	f000 f903 	bl	80128ac <_fstat_r>
 80126a6:	2800      	cmp	r0, #0
 80126a8:	dbf1      	blt.n	801268e <__swhatbuf_r+0x12>
 80126aa:	9a01      	ldr	r2, [sp, #4]
 80126ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80126b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80126b4:	425a      	negs	r2, r3
 80126b6:	415a      	adcs	r2, r3
 80126b8:	602a      	str	r2, [r5, #0]
 80126ba:	e7ee      	b.n	801269a <__swhatbuf_r+0x1e>
 80126bc:	2340      	movs	r3, #64	; 0x40
 80126be:	2000      	movs	r0, #0
 80126c0:	6023      	str	r3, [r4, #0]
 80126c2:	b016      	add	sp, #88	; 0x58
 80126c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080126c8 <__smakebuf_r>:
 80126c8:	898b      	ldrh	r3, [r1, #12]
 80126ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80126cc:	079d      	lsls	r5, r3, #30
 80126ce:	4606      	mov	r6, r0
 80126d0:	460c      	mov	r4, r1
 80126d2:	d507      	bpl.n	80126e4 <__smakebuf_r+0x1c>
 80126d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80126d8:	6023      	str	r3, [r4, #0]
 80126da:	6123      	str	r3, [r4, #16]
 80126dc:	2301      	movs	r3, #1
 80126de:	6163      	str	r3, [r4, #20]
 80126e0:	b002      	add	sp, #8
 80126e2:	bd70      	pop	{r4, r5, r6, pc}
 80126e4:	ab01      	add	r3, sp, #4
 80126e6:	466a      	mov	r2, sp
 80126e8:	f7ff ffc8 	bl	801267c <__swhatbuf_r>
 80126ec:	9900      	ldr	r1, [sp, #0]
 80126ee:	4605      	mov	r5, r0
 80126f0:	4630      	mov	r0, r6
 80126f2:	f7ff f963 	bl	80119bc <_malloc_r>
 80126f6:	b948      	cbnz	r0, 801270c <__smakebuf_r+0x44>
 80126f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126fc:	059a      	lsls	r2, r3, #22
 80126fe:	d4ef      	bmi.n	80126e0 <__smakebuf_r+0x18>
 8012700:	f023 0303 	bic.w	r3, r3, #3
 8012704:	f043 0302 	orr.w	r3, r3, #2
 8012708:	81a3      	strh	r3, [r4, #12]
 801270a:	e7e3      	b.n	80126d4 <__smakebuf_r+0xc>
 801270c:	4b0d      	ldr	r3, [pc, #52]	; (8012744 <__smakebuf_r+0x7c>)
 801270e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012710:	89a3      	ldrh	r3, [r4, #12]
 8012712:	6020      	str	r0, [r4, #0]
 8012714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012718:	81a3      	strh	r3, [r4, #12]
 801271a:	9b00      	ldr	r3, [sp, #0]
 801271c:	6163      	str	r3, [r4, #20]
 801271e:	9b01      	ldr	r3, [sp, #4]
 8012720:	6120      	str	r0, [r4, #16]
 8012722:	b15b      	cbz	r3, 801273c <__smakebuf_r+0x74>
 8012724:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012728:	4630      	mov	r0, r6
 801272a:	f000 f8d1 	bl	80128d0 <_isatty_r>
 801272e:	b128      	cbz	r0, 801273c <__smakebuf_r+0x74>
 8012730:	89a3      	ldrh	r3, [r4, #12]
 8012732:	f023 0303 	bic.w	r3, r3, #3
 8012736:	f043 0301 	orr.w	r3, r3, #1
 801273a:	81a3      	strh	r3, [r4, #12]
 801273c:	89a0      	ldrh	r0, [r4, #12]
 801273e:	4305      	orrs	r5, r0
 8012740:	81a5      	strh	r5, [r4, #12]
 8012742:	e7cd      	b.n	80126e0 <__smakebuf_r+0x18>
 8012744:	080124d5 	.word	0x080124d5

08012748 <_malloc_usable_size_r>:
 8012748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801274c:	1f18      	subs	r0, r3, #4
 801274e:	2b00      	cmp	r3, #0
 8012750:	bfbc      	itt	lt
 8012752:	580b      	ldrlt	r3, [r1, r0]
 8012754:	18c0      	addlt	r0, r0, r3
 8012756:	4770      	bx	lr

08012758 <_raise_r>:
 8012758:	291f      	cmp	r1, #31
 801275a:	b538      	push	{r3, r4, r5, lr}
 801275c:	4604      	mov	r4, r0
 801275e:	460d      	mov	r5, r1
 8012760:	d904      	bls.n	801276c <_raise_r+0x14>
 8012762:	2316      	movs	r3, #22
 8012764:	6003      	str	r3, [r0, #0]
 8012766:	f04f 30ff 	mov.w	r0, #4294967295
 801276a:	bd38      	pop	{r3, r4, r5, pc}
 801276c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801276e:	b112      	cbz	r2, 8012776 <_raise_r+0x1e>
 8012770:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012774:	b94b      	cbnz	r3, 801278a <_raise_r+0x32>
 8012776:	4620      	mov	r0, r4
 8012778:	f000 f830 	bl	80127dc <_getpid_r>
 801277c:	462a      	mov	r2, r5
 801277e:	4601      	mov	r1, r0
 8012780:	4620      	mov	r0, r4
 8012782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012786:	f000 b817 	b.w	80127b8 <_kill_r>
 801278a:	2b01      	cmp	r3, #1
 801278c:	d00a      	beq.n	80127a4 <_raise_r+0x4c>
 801278e:	1c59      	adds	r1, r3, #1
 8012790:	d103      	bne.n	801279a <_raise_r+0x42>
 8012792:	2316      	movs	r3, #22
 8012794:	6003      	str	r3, [r0, #0]
 8012796:	2001      	movs	r0, #1
 8012798:	e7e7      	b.n	801276a <_raise_r+0x12>
 801279a:	2400      	movs	r4, #0
 801279c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80127a0:	4628      	mov	r0, r5
 80127a2:	4798      	blx	r3
 80127a4:	2000      	movs	r0, #0
 80127a6:	e7e0      	b.n	801276a <_raise_r+0x12>

080127a8 <raise>:
 80127a8:	4b02      	ldr	r3, [pc, #8]	; (80127b4 <raise+0xc>)
 80127aa:	4601      	mov	r1, r0
 80127ac:	6818      	ldr	r0, [r3, #0]
 80127ae:	f7ff bfd3 	b.w	8012758 <_raise_r>
 80127b2:	bf00      	nop
 80127b4:	20000104 	.word	0x20000104

080127b8 <_kill_r>:
 80127b8:	b538      	push	{r3, r4, r5, lr}
 80127ba:	4d07      	ldr	r5, [pc, #28]	; (80127d8 <_kill_r+0x20>)
 80127bc:	2300      	movs	r3, #0
 80127be:	4604      	mov	r4, r0
 80127c0:	4608      	mov	r0, r1
 80127c2:	4611      	mov	r1, r2
 80127c4:	602b      	str	r3, [r5, #0]
 80127c6:	f7ef fecf 	bl	8002568 <_kill>
 80127ca:	1c43      	adds	r3, r0, #1
 80127cc:	d102      	bne.n	80127d4 <_kill_r+0x1c>
 80127ce:	682b      	ldr	r3, [r5, #0]
 80127d0:	b103      	cbz	r3, 80127d4 <_kill_r+0x1c>
 80127d2:	6023      	str	r3, [r4, #0]
 80127d4:	bd38      	pop	{r3, r4, r5, pc}
 80127d6:	bf00      	nop
 80127d8:	20012400 	.word	0x20012400

080127dc <_getpid_r>:
 80127dc:	f7ef bebc 	b.w	8002558 <_getpid>

080127e0 <__sread>:
 80127e0:	b510      	push	{r4, lr}
 80127e2:	460c      	mov	r4, r1
 80127e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127e8:	f000 f894 	bl	8012914 <_read_r>
 80127ec:	2800      	cmp	r0, #0
 80127ee:	bfab      	itete	ge
 80127f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80127f2:	89a3      	ldrhlt	r3, [r4, #12]
 80127f4:	181b      	addge	r3, r3, r0
 80127f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80127fa:	bfac      	ite	ge
 80127fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80127fe:	81a3      	strhlt	r3, [r4, #12]
 8012800:	bd10      	pop	{r4, pc}

08012802 <__swrite>:
 8012802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012806:	461f      	mov	r7, r3
 8012808:	898b      	ldrh	r3, [r1, #12]
 801280a:	05db      	lsls	r3, r3, #23
 801280c:	4605      	mov	r5, r0
 801280e:	460c      	mov	r4, r1
 8012810:	4616      	mov	r6, r2
 8012812:	d505      	bpl.n	8012820 <__swrite+0x1e>
 8012814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012818:	2302      	movs	r3, #2
 801281a:	2200      	movs	r2, #0
 801281c:	f000 f868 	bl	80128f0 <_lseek_r>
 8012820:	89a3      	ldrh	r3, [r4, #12]
 8012822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012826:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801282a:	81a3      	strh	r3, [r4, #12]
 801282c:	4632      	mov	r2, r6
 801282e:	463b      	mov	r3, r7
 8012830:	4628      	mov	r0, r5
 8012832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012836:	f000 b817 	b.w	8012868 <_write_r>

0801283a <__sseek>:
 801283a:	b510      	push	{r4, lr}
 801283c:	460c      	mov	r4, r1
 801283e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012842:	f000 f855 	bl	80128f0 <_lseek_r>
 8012846:	1c43      	adds	r3, r0, #1
 8012848:	89a3      	ldrh	r3, [r4, #12]
 801284a:	bf15      	itete	ne
 801284c:	6560      	strne	r0, [r4, #84]	; 0x54
 801284e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012852:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012856:	81a3      	strheq	r3, [r4, #12]
 8012858:	bf18      	it	ne
 801285a:	81a3      	strhne	r3, [r4, #12]
 801285c:	bd10      	pop	{r4, pc}

0801285e <__sclose>:
 801285e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012862:	f000 b813 	b.w	801288c <_close_r>
	...

08012868 <_write_r>:
 8012868:	b538      	push	{r3, r4, r5, lr}
 801286a:	4d07      	ldr	r5, [pc, #28]	; (8012888 <_write_r+0x20>)
 801286c:	4604      	mov	r4, r0
 801286e:	4608      	mov	r0, r1
 8012870:	4611      	mov	r1, r2
 8012872:	2200      	movs	r2, #0
 8012874:	602a      	str	r2, [r5, #0]
 8012876:	461a      	mov	r2, r3
 8012878:	f7ef fead 	bl	80025d6 <_write>
 801287c:	1c43      	adds	r3, r0, #1
 801287e:	d102      	bne.n	8012886 <_write_r+0x1e>
 8012880:	682b      	ldr	r3, [r5, #0]
 8012882:	b103      	cbz	r3, 8012886 <_write_r+0x1e>
 8012884:	6023      	str	r3, [r4, #0]
 8012886:	bd38      	pop	{r3, r4, r5, pc}
 8012888:	20012400 	.word	0x20012400

0801288c <_close_r>:
 801288c:	b538      	push	{r3, r4, r5, lr}
 801288e:	4d06      	ldr	r5, [pc, #24]	; (80128a8 <_close_r+0x1c>)
 8012890:	2300      	movs	r3, #0
 8012892:	4604      	mov	r4, r0
 8012894:	4608      	mov	r0, r1
 8012896:	602b      	str	r3, [r5, #0]
 8012898:	f7ef feb9 	bl	800260e <_close>
 801289c:	1c43      	adds	r3, r0, #1
 801289e:	d102      	bne.n	80128a6 <_close_r+0x1a>
 80128a0:	682b      	ldr	r3, [r5, #0]
 80128a2:	b103      	cbz	r3, 80128a6 <_close_r+0x1a>
 80128a4:	6023      	str	r3, [r4, #0]
 80128a6:	bd38      	pop	{r3, r4, r5, pc}
 80128a8:	20012400 	.word	0x20012400

080128ac <_fstat_r>:
 80128ac:	b538      	push	{r3, r4, r5, lr}
 80128ae:	4d07      	ldr	r5, [pc, #28]	; (80128cc <_fstat_r+0x20>)
 80128b0:	2300      	movs	r3, #0
 80128b2:	4604      	mov	r4, r0
 80128b4:	4608      	mov	r0, r1
 80128b6:	4611      	mov	r1, r2
 80128b8:	602b      	str	r3, [r5, #0]
 80128ba:	f7ef feb4 	bl	8002626 <_fstat>
 80128be:	1c43      	adds	r3, r0, #1
 80128c0:	d102      	bne.n	80128c8 <_fstat_r+0x1c>
 80128c2:	682b      	ldr	r3, [r5, #0]
 80128c4:	b103      	cbz	r3, 80128c8 <_fstat_r+0x1c>
 80128c6:	6023      	str	r3, [r4, #0]
 80128c8:	bd38      	pop	{r3, r4, r5, pc}
 80128ca:	bf00      	nop
 80128cc:	20012400 	.word	0x20012400

080128d0 <_isatty_r>:
 80128d0:	b538      	push	{r3, r4, r5, lr}
 80128d2:	4d06      	ldr	r5, [pc, #24]	; (80128ec <_isatty_r+0x1c>)
 80128d4:	2300      	movs	r3, #0
 80128d6:	4604      	mov	r4, r0
 80128d8:	4608      	mov	r0, r1
 80128da:	602b      	str	r3, [r5, #0]
 80128dc:	f7ef feb3 	bl	8002646 <_isatty>
 80128e0:	1c43      	adds	r3, r0, #1
 80128e2:	d102      	bne.n	80128ea <_isatty_r+0x1a>
 80128e4:	682b      	ldr	r3, [r5, #0]
 80128e6:	b103      	cbz	r3, 80128ea <_isatty_r+0x1a>
 80128e8:	6023      	str	r3, [r4, #0]
 80128ea:	bd38      	pop	{r3, r4, r5, pc}
 80128ec:	20012400 	.word	0x20012400

080128f0 <_lseek_r>:
 80128f0:	b538      	push	{r3, r4, r5, lr}
 80128f2:	4d07      	ldr	r5, [pc, #28]	; (8012910 <_lseek_r+0x20>)
 80128f4:	4604      	mov	r4, r0
 80128f6:	4608      	mov	r0, r1
 80128f8:	4611      	mov	r1, r2
 80128fa:	2200      	movs	r2, #0
 80128fc:	602a      	str	r2, [r5, #0]
 80128fe:	461a      	mov	r2, r3
 8012900:	f7ef feac 	bl	800265c <_lseek>
 8012904:	1c43      	adds	r3, r0, #1
 8012906:	d102      	bne.n	801290e <_lseek_r+0x1e>
 8012908:	682b      	ldr	r3, [r5, #0]
 801290a:	b103      	cbz	r3, 801290e <_lseek_r+0x1e>
 801290c:	6023      	str	r3, [r4, #0]
 801290e:	bd38      	pop	{r3, r4, r5, pc}
 8012910:	20012400 	.word	0x20012400

08012914 <_read_r>:
 8012914:	b538      	push	{r3, r4, r5, lr}
 8012916:	4d07      	ldr	r5, [pc, #28]	; (8012934 <_read_r+0x20>)
 8012918:	4604      	mov	r4, r0
 801291a:	4608      	mov	r0, r1
 801291c:	4611      	mov	r1, r2
 801291e:	2200      	movs	r2, #0
 8012920:	602a      	str	r2, [r5, #0]
 8012922:	461a      	mov	r2, r3
 8012924:	f7ef fe3a 	bl	800259c <_read>
 8012928:	1c43      	adds	r3, r0, #1
 801292a:	d102      	bne.n	8012932 <_read_r+0x1e>
 801292c:	682b      	ldr	r3, [r5, #0]
 801292e:	b103      	cbz	r3, 8012932 <_read_r+0x1e>
 8012930:	6023      	str	r3, [r4, #0]
 8012932:	bd38      	pop	{r3, r4, r5, pc}
 8012934:	20012400 	.word	0x20012400

08012938 <_init>:
 8012938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801293a:	bf00      	nop
 801293c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801293e:	bc08      	pop	{r3}
 8012940:	469e      	mov	lr, r3
 8012942:	4770      	bx	lr

08012944 <_fini>:
 8012944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012946:	bf00      	nop
 8012948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801294a:	bc08      	pop	{r3}
 801294c:	469e      	mov	lr, r3
 801294e:	4770      	bx	lr
