// FILE:			library\hardware\mpeg2dec\specific\i7000r.h
// AUTHOR:		Viona
// COPYRIGHT:	(c) 1998 VIONA Development GmbH.  All Rights Reserved.
// CREATED:		20.03.98
//
// PURPOSE:	   Sti7000 MPEG-2 decoder register settings
//
// HISTORY:

#ifndef I7000R_H
#define I7000R_H

#include "library\common\prelude.h"



#define I7000REG_MCF				0x00
#define I7000IDX_LAUNCH_SET	5
#define I7000MCF_LAUNCH_SET	I7000REG_MCF, I7000IDX_LAUNCH_SET
#define I7000IDX_PROGRESSIVE	4
#define I7000MCF_PROGRESSIVE	I7000REG_MCF, I7000IDX_PROGRESSIVE
#define I7000IDX_DISPLAY_MODE	2, 2
#define I7000MCF_DISPLAY_MODE	I7000REG_MCF, I7000IDX_DISPLAY_MODE
#define I7000IDX_DECODE_MODE	0, 2
#define I7000MCF_DECODE_MODE	I7000REG_MCF, I7000IDX_DECODE_MODE
// mode values:
#define I7000_NO_COMP	0x0
#define I7000_2M3			0x1
#define I7000_H2M2		0x3

#define I7000REG_CCF				0x01
#define I7000IDX_MRQ				5	// since version CA
#define I7000CCF_MRQ				I7000REG_CCF, I7000IDX_MRQ
#define I7000IDX_D1M				4	// since version CA
#define I7000CCF_D1M				I7000REG_CCF, I7000IDX_D1M
#define I7000IDX_SSC				3
#define I7000CCF_SSC				I7000REG_CCF, I7000IDX_SSC
#define I7000IDX_PBO				2
#define I7000CCF_PBO				I7000REG_CCF, I7000IDX_PBO
#define I7000IDX_EDI				1
#define I7000CCF_EDI				I7000REG_CCF, I7000IDX_EDI
#define I7000IDX_EVI				0
#define I7000CCF_EVI				I7000REG_CCF, I7000IDX_EVI

#define I7000REG_CTL				0x02
#define I7000IDX_SPI				5
#define I7000CTL_SPI				I7000REG_CTL, I7000IDX_SPI
#define I7000IDX_MVC				4
#define I7000CTL_MVC				I7000REG_CTL, I7000IDX_MVC
#define I7000IDX_CFB				3
#define I7000CTL_CFB				I7000REG_CTL, I7000IDX_CFB
#define I7000IDX_ERU				2
#define I7000CTL_ERU				I7000REG_CTL, I7000IDX_ERU
#define I7000IDX_ERO				1
#define I7000CTL_ERO				I7000REG_CTL, I7000IDX_ERO
#define I7000IDX_EDC				0
#define I7000CTL_EDC				I7000REG_CTL, I7000IDX_EDC

#define I7000REG_TIS				0x03
#define I7000IDX_PI				7
#define I7000TIS_PI				I7000REG_TIS, I7000IDX_PI
#define I7000IDX_MP2				6
#define I7000TIS_MP2				I7000REG_TIS, I7000IDX_MP2
#define I7000IDX_SKP				4, 2
#define I7000TIS_SKP				I7000REG_TIS, I7000IDX_SKP
#define I7000IDX_OVW				3
#define I7000TIS_OVW				I7000REG_TIS, I7000IDX_OVW
#define I7000IDX_FIS				2
#define I7000TIS_FIS				I7000REG_TIS, I7000IDX_FIS
#define I7000IDX_RPT				1
#define I7000TIS_RPT				I7000REG_TIS, I7000IDX_RPT
#define I7000IDX_EXE				0
#define I7000TIS_EXE				I7000REG_TIS, I7000IDX_EXE

#define I7000REG_PFH				0x04
#define I7000IDX_BFH				4, 4
#define I7000PFH_BFH				I7000REG_PFH, I7000IDX_BFH
#define I7000IDX_FFH				0, 4
#define I7000PFH_FFH				I7000REG_PFH, I7000IDX_FFH

#define I7000REG_PFV				0x05
#define I7000IDX_BFV				4, 4
#define I7000PFV_BFV				I7000REG_PFV, I7000IDX_BFV
#define I7000IDX_FFV				0, 4
#define I7000PFV_FFV				I7000REG_PFV, I7000IDX_FFV

#define I7000REG_PPR1			0x06
#define I7000IDX_PCT				4, 2
#define I7000PPR1_PCT			I7000REG_PPR1, I7000IDX_PCT
#define I7000IDX_DCP				2, 2
#define I7000PPR1_DCP			I7000REG_PPR1, I7000IDX_DCP
#define I7000IDX_PST				0, 2
#define I7000PPR1_PST			I7000REG_PPR1, I7000IDX_PST

#define I7000REG_PPR2			0x07
#define I7000IDX_TFF				5
#define I7000PPR2_TFF			I7000REG_PPR2, I7000IDX_TFF
#define I7000IDX_FRM				4
#define I7000PPR2_FRM			I7000REG_PPR2, I7000IDX_FRM
#define I7000IDX_CMV				3
#define I7000PPR2_CMV			I7000REG_PPR2, I7000IDX_CMV
#define I7000IDX_QST				2
#define I7000PPR2_QST			I7000REG_PPR2, I7000IDX_QST
#define I7000IDX_IVF				1
#define I7000PPR2_IVF			I7000REG_PPR2, I7000IDX_IVF
#define I7000IDX_AZZ				0
#define I7000PPR2_AZZ			I7000REG_PPR2, I7000IDX_AZZ

#define I7000REG_HRC				0x08
#define I7000IDX_SIMPLE_READ	7
#define I7000HRC_SIMPLE_READ	I7000REG_HRC, I7000IDX_SIMPLE_READ
#define I7000IDX_SIMPLE_WRITE	6
#define I7000HRC_SIMPLE_WRITE	I7000REG_HRC, I7000IDX_SIMPLE_WRITE
#define I7000IDX_READ_INC		5
#define I7000HRC_READ_INC		I7000REG_HRC, I7000IDX_READ_INC
#define I7000IDX_WRITE_INC		4
#define I7000HRC_WRITE_INC		I7000REG_HRC, I7000IDX_WRITE_INC
#define I7000IDX_READ_DEC		3
#define I7000HRC_READ_DEC		I7000REG_HRC, I7000IDX_READ_DEC
#define I7000IDX_WRITE_DEC		2
#define I7000HRC_WRITE_DEC		I7000REG_HRC, I7000IDX_WRITE_DEC
#define I7000IDX_AUTO_READ		1
#define I7000HRC_AUTO_READ		I7000REG_HRC, I7000IDX_AUTO_READ
#define I7000IDX_AUTO_WRITE	0
#define I7000HRC_AUTO_WRITE	I7000REG_HRC, I7000IDX_AUTO_WRITE

#define I7000REG_QMW				0x09

#define I7000REG_MST				0x0A
#define I7000IDX_USE_SGRAM		7	// since version CA
#define I7000MST_USE_SGRAM		I7000REG_MST, I7000IDX_USE_SGRAM
#define I7000IDX_RFI				0, 6
#define I7000MST_RFI				I7000REG_MST, I7000IDX_RFI

#define I7000REG_DFH				0x0B

#define I7000REG_DFP				0x0C
#define I7000REG_DFP8			0x0C
#define I7000REG_DFP0			0x0D

#define I7000REG_RFP				0x0E
#define I7000REG_RFP8			0x0E
#define I7000REG_RFP0			0x0F

#define I7000REG_FFP				0x10
#define I7000REG_FFP8			0x10
#define I7000REG_FFP0			0x11

#define I7000REG_BFP				0x12
#define I7000REG_BFP8			0x12
#define I7000REG_BFP0			0x13

#define I7000REG_BBG1			0x14
#define I7000REG_BBG18			0x14
#define I7000REG_BBG10			0x15

#define I7000REG_BBG2			0x16
#define I7000REG_BBG28			0x16
#define I7000REG_BBG20			0x17

#define I7000REG_BBL				0x18
#define I7000REG_BBL8			0x18
#define I7000REG_BBL0			0x19

#define I7000REG_BBS1			0x1A
#define I7000REG_BBS18			0x1A
#define I7000REG_BBS10			0x1B

#define I7000REG_BBS2			0x1C
#define I7000REG_BBS28			0x1C
#define I7000REG_BBS20			0x1D

#define I7000REG_BBT				0x1E
#define I7000REG_BBT8			0x1E
#define I7000REG_BBT0			0x1F

#define I7000REG_DFS				0x20
#define I7000REG_DFS8			0x20
#define I7000REG_DFS0			0x21

#define I7000REG_DCHP			0x22
#define I7000REG_DCHP8			0x22
#define I7000REG_DCHP0			0x23

#define I7000REG_RCHP			0x24
#define I7000REG_RCHP8			0x24
#define I7000REG_RCHP0			0x25

#define I7000REG_DFW				0x26

#define I7000REG_XFW				0x27

#define I7000REG_XFS				0x28
#define I7000REG_XFS8			0x28
#define I7000REG_XFS0			0x29

#define I7000REG_FCHP			0x2A
#define I7000REG_FCHP8			0x2A
#define I7000REG_FCHP0			0x2B

#define I7000REG_BCHP			0x2C
#define I7000REG_BCHP8			0x2C
#define I7000REG_BCHP0			0x2D

#define I7000REG_LMP				0x2E
#define I7000REG_LMP8			0x2E
#define I7000REG_LMP0			0x2F

#define I7000REG_PLL_DIV0		0x50
#define I7000REG_PLL_DIV024	0x50
#define I7000REG_PLL_DIV016	0x51
#define I7000REG_PLL_DIV08		0x52
#define I7000REG_PLL_DIV00		0x53

#define I7000REG_PLL_DIV1		0x54
#define I7000REG_PLL_DIV124	0x54
#define I7000REG_PLL_DIV116	0x55
#define I7000REG_PLL_DIV18		0x56
#define I7000REG_PLL_DIV10		0x57

#define I7000REG_PLL_DIV3		0x30
#define I7000REG_PLL_DIV324	0x30
#define I7000REG_PLL_DIV316	0x31
#define I7000REG_PLL_DIV38		0x32
#define I7000REG_PLL_DIV30		0x33

#define I7000REG_PLL_DIV4		0x34
#define I7000REG_PLL_DIV424	0x34
#define I7000REG_PLL_DIV416	0x35
#define I7000REG_PLL_DIV48		0x36
#define I7000REG_PLL_DIV40		0x37
// bits:
#define I7000IDX_UNRESET_DIVIDER	29
#define I7000IDX_DIV2_FLAG			28

#define I7000REG_PLL2_SEL		0x39
// values:
#define I7000_SRC_CLKLN		0x0
#define I7000_SRC_CLK0		0x1
#define I7000_SRC_CLK1		0x2
#define I7000_SRC_CLK2		0x3
#define I7000_SRC_CLK3		0x4

#define I7000REG_PLL_DIVFIX	0x3A
#define I7000REG_PLL2_CF		0x3B
#define I7000REG_PLL0_CF		0x3C
#define I7000REG_PLL1_CF		0x3D

#define I7000REG_PLL1_SEL		0x3E
// refer to I7000REG_PLL2_SEL (0x39) for values

#define I7000REG_TST				0x3F

#define I7000REG_BFBP			0x40
#define I7000REG_BFBP8			0x40
#define I7000REG_BFBP0			0x41

#define I7000REG_BMES			0x42

#define I7000REG_PORD			0x43

#define I7000REG_PES_SC124		0x44
#define I7000REG_PES_SC216		0x45
#define I7000REG_PES_SC38		0x46
#define I7000REG_PES_SC40		0x47

#define I7000REG_PES_CFG		0x48
#define I7000IDX_SDT				6
#define I7000PES_CFG_SDT		I7000REG_PES_CFG, I7000IDX_SDT
#define I7000IDX_SS				5
#define I7000PES_CFG_SS			I7000REG_PES_CFG, I7000IDX_SS
#define I7000IDX_IVI				4
#define I7000PES_CFG_IVI		I7000REG_PES_CFG, I7000IDX_IVI
#define I7000IDX_VID_ID			0, 4
#define I7000PES_CFG_VID_ID	I7000REG_PES_CFG, I7000IDX_VID_ID

#define I7000REG_VID_DSM		0x4A

#define I7000REG_PES_EXT		0x4B	// before VID_TS0
#define I7000IDX_SC32			3
#define I7000PES_EXT_SC32		I7000REG_PES_EXT, I7000IDX_SC32
#define I7000IDX_DSA				2     
#define I7000PES_EXT_DSA		I7000REG_PES_EXT, I7000IDX_DSA
#define I7000IDX_TSA				1
#define I7000PES_EXT_TSA		I7000REG_PES_EXT, I7000IDX_TSA
#define I7000IDX_TS32			0
#define I7000PES_EXT_TS32		I7000REG_PES_EXT, I7000IDX_TS32

#define I7000REG_VID_TS124		0x4C
#define I7000REG_VID_TS216		0x4D
#define I7000REG_VID_TS38		0x4E
#define I7000REG_VID_TS40		0x4F

#define I7000REG_CLK_SEL0		0x5C
#define I7000REG_CLK_SEL1		0x5D
#define I7000REG_CLK_SEL2		0x5E
#define I7000REG_CLK_SEL3		0x5F
#define I7000IDX_IDX_SELN		4, 4
#define I7000IDX_IDX_SEL		0, 4
// select values:
#define I7000_CLK_OP0_DIV0		0x1
#define I7000_CLK_OP0_DIV1		0x2
#define I7000_CLK_OP0_4			0x3
#define I7000_CLK_OP1_DIV3		0x4
#define I7000_CLK_OP1_DIV4		0x5
#define I7000_CLK_OP1_3			0x6
#define I7000_CLK_OP2_3			0x7
#define I7000_CLK_POWERDOWN	0x8
#define I7000_CLK_INPUT			0x8

#define I7000REG_HDF				0x60

#define I7000REG_CMD				0x61
#define I7000IDX_QMI				3
#define I7000CMD_QMI				I7000REG_CMD, I7000IDX_QMI
#define I7000IDX_PRS				2
#define I7000CMD_PRS				I7000REG_CMD, I7000IDX_PRS
#define I7000IDX_SRS				1
#define I7000CMD_SRS				I7000REG_CMD, I7000IDX_SRS
#define I7000IDX_HDS				0
#define I7000CMD_HDS				I7000REG_CMD, I7000IDX_HDS
// values:
#define I7000_QMI_INTRA			1
#define I7000_QMI_NON_INTRA	0

#define I7000REG_CDCNT			0x68
#define I7000REG_CDCNT24		0x68
#define I7000REG_CDCNT16		0x69
#define I7000REG_CDCNT8			0x6A
#define I7000REG_CDCNT0			0x6B

#define I7000REG_SCDCNT			0x6C
#define I7000REG_SCDCNT24		0x6C
#define I7000REG_SCDCNT16		0x6D
#define I7000REG_SCDCNT8		0x6E
#define I7000REG_SCDCNT0		0x6F

#define I7000REG_ITS				0x70
#define I7000REG_ITS24			0x70
#define I7000REG_ITS16			0x71
#define I7000REG_ITS8			0x72
#define I7000REG_ITS0			0x73
// interrupt bits:
#define I7000IDX_DVT				21
#define I7000IDX_DVB				20
#define I7000IDX_OFU				19	// till version BA
#define I7000IDX_BNT				19	// since version CA
#define I7000IDX_BFF				18
#define I7000IDX_NDP				17
#define I7000IDX_IEP				16
#define I7000IDX_SCR				15
#define I7000IDX_DOE				14
#define I7000IDX_DUE				13
#define I7000IDX_DSE				12	// low active
#define I7000IDX_WNR				11
#define I7000IDX_RNR				10
#define I7000IDX_BCI				9
#define I7000IDX_HFE				8
#define I7000IDX_HFF				7
#define I7000IDX_PID				6
#define I7000IDX_PSD				5
#define I7000IDX_VST				4
#define I7000IDX_VSB				3
#define I7000IDX_BBE				2
#define I7000IDX_BBF				1
#define I7000IDX_SCH				0

#define I7000MSK_DVT				MKFLAG(21)
#define I7000MSK_DVB				MKFLAG(20)
#define I7000MSK_OFU				MKFLAG(19)	// till version BA
#define I7000MSK_BNT				MKFLAG(19)	// since version CA
#define I7000MSK_BFF				MKFLAG(18)
#define I7000MSK_NDP				MKFLAG(17)
#define I7000MSK_IEP				MKFLAG(16)
#define I7000MSK_SCR				MKFLAG(15)
#define I7000MSK_DOE				MKFLAG(14)
#define I7000MSK_DUE				MKFLAG(13)
#define I7000MSK_DSE				MKFLAG(12)
#define I7000MSK_WNR				MKFLAG(11)
#define I7000MSK_RNR				MKFLAG(10)
#define I7000MSK_BCI				MKFLAG(9)
#define I7000MSK_HFE				MKFLAG(8)
#define I7000MSK_HFF				MKFLAG(7)
#define I7000MSK_PID				MKFLAG(6)
#define I7000MSK_PSD				MKFLAG(5)
#define I7000MSK_VST				MKFLAG(4)
#define I7000MSK_VSB				MKFLAG(3)
#define I7000MSK_BBE				MKFLAG(2)
#define I7000MSK_BBF				MKFLAG(1)
#define I7000MSK_SCH				MKFLAG(0)

#define I7000REG_STA				0x74
#define I7000REG_STA24			0x74
#define I7000REG_STA16			0x75
#define I7000REG_STA8			0x76
#define I7000REG_STA0			0x77
// refer to I7000REG_ITS (0x70) for bits

#define I7000REG_ITM				0x78
#define I7000REG_ITM24			0x78
#define I7000REG_ITM16			0x79
#define I7000REG_ITM8			0x7A
#define I7000REG_ITM0			0x7B
// refer to I7000REG_ITS (0x70) for bits

#define I7000REG_EPS				0x7C
#define I7000REG_EPS8			0x7C
#define I7000REG_EPS0			0x7D

#define I7000REG_REV				0x7F

#define I7000REG_HRP				0x80
#define I7000REG_HRP24			0x80
#define I7000REG_HRP16			0x81
#define I7000REG_HRP8			0x82
#define I7000REG_HRP0			0x83

#define I7000REG_HWP				0x84
#define I7000REG_HWP24			0x84
#define I7000REG_HWP16			0x85
#define I7000REG_HWP8			0x86
#define I7000REG_HWP0			0x87

#define I7000REG_BCBR			0x88
#define I7000REG_BCBR24			0x88
#define I7000REG_BCBR16			0x89
#define I7000REG_BCBR8			0x8A
#define I7000REG_BCBR0			0x8B
#define I7000IDX_NLOOPS			4, 20
#define I7000BCBR_NLOOPS		I7000REG_BCBR, I7000IDX_NLOOPS
#define I7000IDX_WORDCOPY		1
#define I7000BCBR_WORDCOPY		I7000REG_BCBR, I7000IDX_WORDCOPY
#define I7000IDX_INCREMENT		0
#define I7000BCBR_INCREMENT	I7000REG_BCBR, I7000IDX_INCREMENT

#define I7000REG_BCWC			0x8C
#define I7000REG_BCWC24			0x8C
#define I7000REG_BCWC16			0x8D
#define I7000REG_BCWC8			0x8E
#define I7000REG_BCWC0			0x8F

#define I7000REG_OHP				0x90
#define I7000REG_OHP24			0x90
#define I7000REG_OHP16			0x91
#define I7000REG_OHP8			0x92
#define I7000REG_OHP0			0x93

#define I7000REG_BSDA			0x94
#define I7000REG_BSDA24			0x94
#define I7000REG_BSDA16			0x95
#define I7000REG_BSDA8			0x96
#define I7000REG_BSDA0			0x97
#define I7000IDX_BSDA			4, 20
#define I7000BSDA_BSDA			I7000REG_BSDA, I7000IDX_BSDA

#define I7000REG_D1CTRL			0xA0

#define I7000REG_D1LNCNT		0xA1

#define I7000REG_D1L1			0xA2
#define I7000REG_D1L18			0xA2
#define I7000REG_D1L10			0xA3

#define I7000REG_D1L2			0xA4
#define I7000REG_D1L28			0xA4
#define I7000REG_D1L20			0xA5

#define I7000REG_MAF				0xB0
#define I7000REG_MAF120			0xB0
#define I7000REG_MAF112			0xB1
#define I7000REG_MAF104			0xB2
#define I7000REG_MAF96			0xB3
#define I7000REG_MAF88			0xB4
#define I7000REG_MAF80			0xB5
#define I7000REG_MAF72			0xB6
#define I7000REG_MAF64			0xB7
#define I7000REG_MAF56			0xB8
#define I7000REG_MAF48			0xB9
#define I7000REG_MAF40			0xBA
#define I7000REG_MAF32			0xBB
#define I7000REG_MAF24			0xBC
#define I7000REG_MAF16			0xBD
#define I7000REG_MAF8			0xBE
#define I7000REG_MAF0			0xBF

#define I7000REG_HDO				0xC0
#define I7000REG_HDO8			0xC0
#define I7000REG_HDO0			0xC1

#define I7000REG_HDS				0xC2  
#define I7000REG_HDS8			0xC2
#define I7000REG_HDS0			0xC3

#define I7000REG_XDO				0xC4
#define I7000REG_XDO8			0xC4
#define I7000REG_XDO0			0xC5

#define I7000REG_XDS				0xC6
#define I7000REG_XDS8			0xC6
#define I7000REG_XDS0			0xC7

#define I7000REG_VDO				0xC8
#define I7000REG_VDO8			0xC8
#define I7000REG_VDO0			0xC9

#define I7000REG_VDS				0xCA
#define I7000REG_VDS8			0xCA
#define I7000REG_VDS0			0xCB

#define I7000REG_YDO				0xCC
#define I7000REG_YDO8			0xCC
#define I7000REG_YDO0			0xCD

#define I7000REG_YDS				0xCE
#define I7000REG_YDS8			0xCE
#define I7000REG_YDS0			0xCF

#define I7000REG_PAN				0xD0
#define I7000REG_PAN8			0xD0
#define I7000REG_PAN0			0xD1

#define I7000REG_SCANR			0xD2
#define I7000REG_SCANR8			0xD2
#define I7000REG_SCANR0			0xD3

#define I7000REG_CLKLN			0xD4
#define I7000REG_CLKLN8			0xD4
#define I7000REG_CLKLN0			0xD5

#define I7000REG_LSOCSO				0xD6
#define I7000IDX_LUMA_PAN			4, 4
#define I7000LSOCSO_LUMA_PAN		I7000REG_LSOCSO, I7000IDX_LUMA_PAN
#define I7000IDX_CHROMA_PAN		0, 4
#define I7000LSOCSO_CHROMA_PAN	I7000REG_LSOCSO, I7000IDX_CHROMA_PAN

#define I7000REG_HLFLN			0xD8
#define I7000REG_HLFLN8			0xD8
#define I7000REG_HLFLN0			0xD9

#define I7000REG_BPPLN			0xDA

#define I7000REG_WRLN0			0xDB

#define I7000REG_ORLN0			0xDC
#define I7000REG_ORLN08			0xDC
#define I7000REG_ORLN00			0xDD

#define I7000REG_VFCCNT			0xE1

#define I7000REG_LSR				0xE2
#define I7000REG_LSR8			0xE2
#define I7000REG_LSR0			0xE3

#define I7000REG_LMULN0			0xE4

#define I7000REG_DRINT			0xE5

#define I7000REG_VFCRAM			0xE6
#define I7000IDX_FORCE_BANK		6
#define I7000VFCRAM_FORCE_BANK	I7000REG_VFCRAM, I7000IDX_FORCE_BANK
#define I7000IDX_WRITE_BANK		5
#define I7000VFCRAM_WRITE_BANK	I7000REG_VFCRAM, I7000IDX_WRITE_BANK
#define I7000IDX_READ_BANK			4
#define I7000VFCRAM_READ_BANK		I7000REG_VFCRAM, I7000IDX_READ_BANK
#define I7000IDX_LOOP_ADDR			0, 4
#define I7000VFCRAM_LOOP_ADDR		I7000REG_VFCRAM, I7000IDX_LOOP_ADDR

#define I7000REG_VFCCTL			0xE7

#define I7000REG_HDN				0xE8
#define I7000IDX_H2E					0

#define I7000REG_HCTRL			0xE9
//#define I7000IDX_YPEAK_ENABLE		1	not used any more - must be 0 !
//#define I7000HCTRL_YPEAK_ENABLE	I7000REG_HCTRL, I7000IDX_YPEAK_ENABLE
#define I7000IDX_HSRC_BYPASS		0
#define I7000HCTRL_HSRC_BYPASS	I7000REG_HCTRL, I7000IDX_HSRC_BYPASS

#define I7000REG_DRST			0xEA

#define I7000REG_OCF				0xEB
#define I7000IDX_LUMA_DELAY		3, 4
#define I7000OCF_LUMA_DELAY		I7000REG_OCF, I7000IDX_LUMA_DELAY
#define I7000IDX_OVERRIDE_ON		2
#define I7000OCF_OVERRIDE_ON		I7000REG_OCF, I7000IDX_OVERRIDE_ON
#define I7000IDX_24_BITS			1
#define I7000OCF_24_BITS			I7000REG_OCF, I7000IDX_24_BITS
#define I7000IDX_OSD_ENABLE		0
#define I7000OCF_OSD_ENABLE		I7000REG_OCF, I7000IDX_OSD_ENABLE

#define I7000REG_YOVR			0xEC

#define I7000REG_CBOVR			0xED

#define I7000REG_CROVR			0xEE

#define I7000REG_YBLACK			0xEF

#define I7000REG_ACCFRDIF		0xF0

#define I7000REG_FMCTRL			0xF1
// values:
#define I7000_DEINTERLACE		0x0
#define I7000_LINES_FROM_NEXT	0x1
#define I7000_LINES_FROM_PREV	0x2
#define I7000_BLANK_LINES		0x3

#define I7000REG_LMUCTRL		0xF2
#define I7000IDX_LMU_DEI		3
#define I7000LMUCTRL_LMU_DEI	I7000REG_LMUCTRL, I7000IDX_LMU_DEI
#define I7000IDX_LINES			0, 3
#define I7000LMUCTRL_LINES		I7000REG_LMUCTRL, I7000IDX_LMU_LINES

#define I7000REG_FMLPF			0xF3

#define I7000REG_HVMODE			0xF4
#define I7000IDX_DFC					3, 2
#define I7000HVMODE_DFC				I7000REG_HVMODE, I7000IDX_DFC
#define I7000IDX_SLAVESYNC			2
#define I7000HVMODE_SLAVESYNC		I7000REG_HVMODE, I7000IDX_SLAVESYNC
#define I7000IDX_SLAVERESET		1
#define I7000HVMODE_SLAVERESET	I7000REG_HVMODE, I7000IDX_SLAVERESET
#define I7000IDX_SLAVEINPUT		0
#define I7000HVMODE_SLAVEINPUT	I7000REG_HVMODE, I7000IDX_SLAVEINPUT

#define I7000REG_VFCOFS			0xF5



#endif
