

================================================================
== Vivado HLS Report for 'convolution_hw'
================================================================
* Date:           Wed Jan 20 14:16:50 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.400 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      178|   295188| 1.780 us | 2.952 ms |  178|  295188|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv_write_fu_297          |conv_write          |     9217|     9217| 92.170 us | 92.170 us |  9217|  9217|   none  |
        |grp_conv_read_fu_343           |conv_read           |        1|       67| 10.000 ns |  0.670 us |     1|    67|   none  |
        |grp_write_row_ifm_fu_358       |write_row_ifm       |        1|       36| 10.000 ns |  0.360 us |     1|    36|   none  |
        |grp_load_cifm_data_fu_370      |load_cifm_data      |      108|      108|  1.080 us |  1.080 us |   108|   108|   none  |
        |grp_load_filter_buffer_fu_385  |load_filter_buffer  |       20|       20|  0.200 us |  0.200 us |    20|    20|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|   295008| 2 ~ 9219 |          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    164|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     10|    3051|   2907|    -|
|Memory           |       36|      -|    1728|     81|    0|
|Multiplexer      |        -|      -|       -|   3803|    -|
|Register         |        -|      -|     174|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       36|     10|    4953|   6955|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       12|      4|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+-------+------+------+-----+
    |grp_conv_read_fu_343           |conv_read           |        0|      0|   628|   171|    0|
    |grp_conv_write_fu_297          |conv_write          |        0|     10|  2280|  2322|    0|
    |grp_load_cifm_data_fu_370      |load_cifm_data      |        0|      0|    25|   161|    0|
    |grp_load_filter_buffer_fu_385  |load_filter_buffer  |        0|      0|    13|   120|    0|
    |grp_write_row_ifm_fu_358       |write_row_ifm       |        0|      0|   105|   133|    0|
    +-------------------------------+--------------------+---------+-------+------+------+-----+
    |Total                          |                    |        0|     10|  3051|  2907|    0|
    +-------------------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |filter_buff_0_0_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_0_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_0_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_1_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_1_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_1_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_2_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_2_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_0_2_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_0_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_0_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_0_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_1_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_1_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_1_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_2_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_2_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_1_2_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_0_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_0_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_0_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_1_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_1_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_1_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_2_0_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_2_1_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |filter_buff_2_2_2_U  |convolution_hw_fiqcK  |        0|  64|   3|    0|     6|   32|     1|          192|
    |ifm_buff0_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff0_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff0_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff1_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff1_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff1_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff2_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff2_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff2_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff3_0_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff3_1_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ifm_buff3_2_U        |convolution_hw_ifeOg  |        2|   0|   0|    0|    34|   32|     1|         1088|
    |ofm_buff0_0_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_1_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_2_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_3_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_4_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff0_5_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_0_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_1_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_2_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_3_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_4_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    |ofm_buff1_5_U        |convolution_hw_ofRg6  |        1|   0|   0|    0|    32|   32|     1|         1024|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |       36|1728|  81|    0|   954| 1632|    51|        30528|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |rotate_counter_fu_506_p2            |     +    |      0|  0|  23|          16|           1|
    |row_fu_462_p2                       |     +    |      0|  0|  15|           6|           1|
    |ap_predicate_op113_call_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op119_call_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op125_call_state5      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln308_fu_456_p2                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln312_fu_468_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln316_fu_499_p2                |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln322_fu_474_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln331_fu_480_p2                |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln340_fu_486_p2                |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln342_fu_492_p2                |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln351_fu_512_p2                |   icmp   |      0|  0|  13|          16|           3|
    |ap_block_state3_on_subcall_done     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done     |    or    |      0|  0|   2|           1|           1|
    |grp_conv_read_fu_343_cofm_o_TREADY  |    or    |      0|  0|   2|           1|           1|
    |select_ln351_fu_518_p3              |  select  |      0|  0|  16|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 164|         127|          31|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  41|          8|    1|          8|
    |cifm_TREADY_int                       |  15|          3|    1|          3|
    |cifm_counter_4_fu_62                  |   9|          2|   32|         64|
    |cofm_counter_4_fu_66                  |   9|          2|   32|         64|
    |cofm_i_TREADY_int                     |   9|          2|    1|          2|
    |cofm_o_TVALID_int                     |   9|          2|    1|          2|
    |filter_buff_0_0_0_address0            |  15|          3|    3|          9|
    |filter_buff_0_0_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_0_0_we0                 |   9|          2|    1|          2|
    |filter_buff_0_0_1_address0            |  15|          3|    3|          9|
    |filter_buff_0_0_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_0_1_we0                 |   9|          2|    1|          2|
    |filter_buff_0_0_2_address0            |  15|          3|    3|          9|
    |filter_buff_0_0_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_0_2_we0                 |   9|          2|    1|          2|
    |filter_buff_0_1_0_address0            |  15|          3|    3|          9|
    |filter_buff_0_1_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_1_0_we0                 |   9|          2|    1|          2|
    |filter_buff_0_1_1_address0            |  15|          3|    3|          9|
    |filter_buff_0_1_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_1_1_we0                 |   9|          2|    1|          2|
    |filter_buff_0_1_2_address0            |  15|          3|    3|          9|
    |filter_buff_0_1_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_1_2_we0                 |   9|          2|    1|          2|
    |filter_buff_0_2_0_address0            |  15|          3|    3|          9|
    |filter_buff_0_2_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_2_0_we0                 |   9|          2|    1|          2|
    |filter_buff_0_2_1_address0            |  15|          3|    3|          9|
    |filter_buff_0_2_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_2_1_we0                 |   9|          2|    1|          2|
    |filter_buff_0_2_2_address0            |  15|          3|    3|          9|
    |filter_buff_0_2_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_0_2_2_we0                 |   9|          2|    1|          2|
    |filter_buff_1_0_0_address0            |  15|          3|    3|          9|
    |filter_buff_1_0_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_0_0_we0                 |   9|          2|    1|          2|
    |filter_buff_1_0_1_address0            |  15|          3|    3|          9|
    |filter_buff_1_0_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_0_1_we0                 |   9|          2|    1|          2|
    |filter_buff_1_0_2_address0            |  15|          3|    3|          9|
    |filter_buff_1_0_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_0_2_we0                 |   9|          2|    1|          2|
    |filter_buff_1_1_0_address0            |  15|          3|    3|          9|
    |filter_buff_1_1_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_1_0_we0                 |   9|          2|    1|          2|
    |filter_buff_1_1_1_address0            |  15|          3|    3|          9|
    |filter_buff_1_1_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_1_1_we0                 |   9|          2|    1|          2|
    |filter_buff_1_1_2_address0            |  15|          3|    3|          9|
    |filter_buff_1_1_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_1_2_we0                 |   9|          2|    1|          2|
    |filter_buff_1_2_0_address0            |  15|          3|    3|          9|
    |filter_buff_1_2_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_2_0_we0                 |   9|          2|    1|          2|
    |filter_buff_1_2_1_address0            |  15|          3|    3|          9|
    |filter_buff_1_2_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_2_1_we0                 |   9|          2|    1|          2|
    |filter_buff_1_2_2_address0            |  15|          3|    3|          9|
    |filter_buff_1_2_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_1_2_2_we0                 |   9|          2|    1|          2|
    |filter_buff_2_0_0_address0            |  15|          3|    3|          9|
    |filter_buff_2_0_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_0_0_we0                 |   9|          2|    1|          2|
    |filter_buff_2_0_1_address0            |  15|          3|    3|          9|
    |filter_buff_2_0_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_0_1_we0                 |   9|          2|    1|          2|
    |filter_buff_2_0_2_address0            |  15|          3|    3|          9|
    |filter_buff_2_0_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_0_2_we0                 |   9|          2|    1|          2|
    |filter_buff_2_1_0_address0            |  15|          3|    3|          9|
    |filter_buff_2_1_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_1_0_we0                 |   9|          2|    1|          2|
    |filter_buff_2_1_1_address0            |  15|          3|    3|          9|
    |filter_buff_2_1_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_1_1_we0                 |   9|          2|    1|          2|
    |filter_buff_2_1_2_address0            |  15|          3|    3|          9|
    |filter_buff_2_1_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_1_2_we0                 |   9|          2|    1|          2|
    |filter_buff_2_2_0_address0            |  15|          3|    3|          9|
    |filter_buff_2_2_0_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_2_0_we0                 |   9|          2|    1|          2|
    |filter_buff_2_2_1_address0            |  15|          3|    3|          9|
    |filter_buff_2_2_1_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_2_1_we0                 |   9|          2|    1|          2|
    |filter_buff_2_2_2_address0            |  15|          3|    3|          9|
    |filter_buff_2_2_2_ce0                 |  15|          3|    1|          3|
    |filter_buff_2_2_2_we0                 |   9|          2|    1|          2|
    |grp_conv_read_fu_343_enable           |  15|          3|    1|          3|
    |grp_conv_read_fu_343_ofm_buff0_0_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_1_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_2_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_3_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_4_q0   |  15|          3|   32|         96|
    |grp_conv_read_fu_343_ofm_buff0_5_q0   |  15|          3|   32|         96|
    |grp_conv_write_fu_297_ifm_buff0_0_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_0_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_1_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_1_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_2_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff0_2_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_0_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_0_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_1_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_1_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_2_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff1_2_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_0_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_0_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_1_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_1_q1  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_2_q0  |  27|          5|   32|        160|
    |grp_conv_write_fu_297_ifm_buff2_2_q1  |  27|          5|   32|        160|
    |grp_write_row_ifm_fu_358_enable       |  15|          3|    1|          3|
    |ifm_buff0_0_address0                  |  27|          5|    6|         30|
    |ifm_buff0_0_address1                  |  21|          4|    6|         24|
    |ifm_buff0_0_ce0                       |  27|          5|    1|          5|
    |ifm_buff0_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff0_0_we0                       |   9|          2|    1|          2|
    |ifm_buff0_1_address0                  |  27|          5|    6|         30|
    |ifm_buff0_1_address1                  |  21|          4|    6|         24|
    |ifm_buff0_1_ce0                       |  27|          5|    1|          5|
    |ifm_buff0_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff0_1_we0                       |   9|          2|    1|          2|
    |ifm_buff0_2_address0                  |  27|          5|    6|         30|
    |ifm_buff0_2_address1                  |  21|          4|    6|         24|
    |ifm_buff0_2_ce0                       |  27|          5|    1|          5|
    |ifm_buff0_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff0_2_we0                       |   9|          2|    1|          2|
    |ifm_buff1_0_address0                  |  33|          6|    6|         36|
    |ifm_buff1_0_address1                  |  21|          4|    6|         24|
    |ifm_buff1_0_ce0                       |  33|          6|    1|          6|
    |ifm_buff1_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff1_0_d0                        |  15|          3|   32|         96|
    |ifm_buff1_0_we0                       |  15|          3|    1|          3|
    |ifm_buff1_1_address0                  |  33|          6|    6|         36|
    |ifm_buff1_1_address1                  |  21|          4|    6|         24|
    |ifm_buff1_1_ce0                       |  33|          6|    1|          6|
    |ifm_buff1_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff1_1_d0                        |  15|          3|   32|         96|
    |ifm_buff1_1_we0                       |  15|          3|    1|          3|
    |ifm_buff1_2_address0                  |  33|          6|    6|         36|
    |ifm_buff1_2_address1                  |  21|          4|    6|         24|
    |ifm_buff1_2_ce0                       |  33|          6|    1|          6|
    |ifm_buff1_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff1_2_d0                        |  15|          3|   32|         96|
    |ifm_buff1_2_we0                       |  15|          3|    1|          3|
    |ifm_buff2_0_address0                  |  33|          6|    6|         36|
    |ifm_buff2_0_address1                  |  21|          4|    6|         24|
    |ifm_buff2_0_ce0                       |  33|          6|    1|          6|
    |ifm_buff2_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff2_0_d0                        |  15|          3|   32|         96|
    |ifm_buff2_0_we0                       |  15|          3|    1|          3|
    |ifm_buff2_1_address0                  |  33|          6|    6|         36|
    |ifm_buff2_1_address1                  |  21|          4|    6|         24|
    |ifm_buff2_1_ce0                       |  33|          6|    1|          6|
    |ifm_buff2_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff2_1_d0                        |  15|          3|   32|         96|
    |ifm_buff2_1_we0                       |  15|          3|    1|          3|
    |ifm_buff2_2_address0                  |  33|          6|    6|         36|
    |ifm_buff2_2_address1                  |  21|          4|    6|         24|
    |ifm_buff2_2_ce0                       |  33|          6|    1|          6|
    |ifm_buff2_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff2_2_d0                        |  15|          3|   32|         96|
    |ifm_buff2_2_we0                       |  15|          3|    1|          3|
    |ifm_buff3_0_address0                  |  33|          6|    6|         36|
    |ifm_buff3_0_address1                  |  21|          4|    6|         24|
    |ifm_buff3_0_ce0                       |  33|          6|    1|          6|
    |ifm_buff3_0_ce1                       |  21|          4|    1|          4|
    |ifm_buff3_0_d0                        |  15|          3|   32|         96|
    |ifm_buff3_0_we0                       |  15|          3|    1|          3|
    |ifm_buff3_1_address0                  |  33|          6|    6|         36|
    |ifm_buff3_1_address1                  |  21|          4|    6|         24|
    |ifm_buff3_1_ce0                       |  33|          6|    1|          6|
    |ifm_buff3_1_ce1                       |  21|          4|    1|          4|
    |ifm_buff3_1_d0                        |  15|          3|   32|         96|
    |ifm_buff3_1_we0                       |  15|          3|    1|          3|
    |ifm_buff3_2_address0                  |  33|          6|    6|         36|
    |ifm_buff3_2_address1                  |  21|          4|    6|         24|
    |ifm_buff3_2_ce0                       |  33|          6|    1|          6|
    |ifm_buff3_2_ce1                       |  21|          4|    1|          4|
    |ifm_buff3_2_d0                        |  15|          3|   32|         96|
    |ifm_buff3_2_we0                       |  15|          3|    1|          3|
    |ofm_buff0_0_address0                  |  15|          3|    5|         15|
    |ofm_buff0_0_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_0_we0                       |   9|          2|    1|          2|
    |ofm_buff0_1_address0                  |  15|          3|    5|         15|
    |ofm_buff0_1_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_1_we0                       |   9|          2|    1|          2|
    |ofm_buff0_2_address0                  |  15|          3|    5|         15|
    |ofm_buff0_2_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_2_we0                       |   9|          2|    1|          2|
    |ofm_buff0_3_address0                  |  15|          3|    5|         15|
    |ofm_buff0_3_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_3_we0                       |   9|          2|    1|          2|
    |ofm_buff0_4_address0                  |  15|          3|    5|         15|
    |ofm_buff0_4_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_4_we0                       |   9|          2|    1|          2|
    |ofm_buff0_5_address0                  |  15|          3|    5|         15|
    |ofm_buff0_5_ce0                       |  15|          3|    1|          3|
    |ofm_buff0_5_we0                       |   9|          2|    1|          2|
    |ofm_buff1_0_address0                  |  15|          3|    5|         15|
    |ofm_buff1_0_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_0_we0                       |   9|          2|    1|          2|
    |ofm_buff1_1_address0                  |  15|          3|    5|         15|
    |ofm_buff1_1_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_1_we0                       |   9|          2|    1|          2|
    |ofm_buff1_2_address0                  |  15|          3|    5|         15|
    |ofm_buff1_2_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_2_we0                       |   9|          2|    1|          2|
    |ofm_buff1_3_address0                  |  15|          3|    5|         15|
    |ofm_buff1_3_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_3_we0                       |   9|          2|    1|          2|
    |ofm_buff1_4_address0                  |  15|          3|    5|         15|
    |ofm_buff1_4_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_4_we0                       |   9|          2|    1|          2|
    |ofm_buff1_5_address0                  |  15|          3|    5|         15|
    |ofm_buff1_5_ce0                       |  15|          3|    1|          3|
    |ofm_buff1_5_we0                       |   9|          2|    1|          2|
    |rotate_counter_0_reg_274              |   9|          2|   16|         32|
    |row_0_reg_286                         |   9|          2|    6|         12|
    |tran_wgt_TREADY_int                   |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |3803|        745| 1548|       5985|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   7|   0|    7|          0|
    |cifm_counter_4_fu_62                        |  32|   0|   32|          0|
    |cofm_counter_4_fu_66                        |  32|   0|   32|          0|
    |grp_conv_read_fu_343_ap_start_reg           |   1|   0|    1|          0|
    |grp_conv_write_fu_297_ap_start_reg          |   1|   0|    1|          0|
    |grp_load_cifm_data_fu_370_ap_start_reg      |   1|   0|    1|          0|
    |grp_load_filter_buffer_fu_385_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_row_ifm_fu_358_ap_start_reg       |   1|   0|    1|          0|
    |icmp_ln312_reg_548                          |   1|   0|    1|          0|
    |icmp_ln316_reg_569                          |   1|   0|    1|          0|
    |icmp_ln322_reg_552                          |   1|   0|    1|          0|
    |icmp_ln331_reg_556                          |   1|   0|    1|          0|
    |icmp_ln340_reg_560                          |   1|   0|    1|          0|
    |icmp_ln342_reg_564                          |   1|   0|    1|          0|
    |reg_436                                     |  32|   0|   32|          0|
    |reg_441                                     |  32|   0|   32|          0|
    |rotate_counter_0_reg_274                    |  16|   0|   16|          0|
    |row_0_reg_286                               |   6|   0|    6|          0|
    |row_reg_543                                 |   6|   0|    6|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 174|   0|  174|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_start         |  in |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_done          | out |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_idle          | out |    1| ap_ctrl_hs | convolution_hw | return value |
|ap_ready         | out |    1| ap_ctrl_hs | convolution_hw | return value |
|cifm_TDATA       |  in |  512|    axis    |      cifm      |    pointer   |
|cifm_TVALID      |  in |    1|    axis    |      cifm      |    pointer   |
|cifm_TREADY      | out |    1|    axis    |      cifm      |    pointer   |
|cofm_i_TDATA     |  in |  512|    axis    |      cofm      |    pointer   |
|cofm_i_TVALID    |  in |    1|    axis    |      cofm      |    pointer   |
|cofm_i_TREADY    | out |    1|    axis    |      cofm      |    pointer   |
|cofm_o_TDATA     | out |  512|    axis    |      cofm      |    pointer   |
|cofm_o_TVALID    | out |    1|    axis    |      cofm      |    pointer   |
|cofm_o_TREADY    |  in |    1|    axis    |      cofm      |    pointer   |
|tran_wgt_TDATA   |  in |  512|    axis    |    tran_wgt    |    pointer   |
|tran_wgt_TVALID  |  in |    1|    axis    |    tran_wgt    |    pointer   |
|tran_wgt_TREADY  | out |    1|    axis    |    tran_wgt    |    pointer   |
+-----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cifm_counter_4 = alloca i32"   --->   Operation 8 'alloca' 'cifm_counter_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cofm_counter_4 = alloca i32"   --->   Operation 9 'alloca' 'cofm_counter_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%ifm_buff0_0 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:268]   --->   Operation 10 'alloca' 'ifm_buff0_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%ifm_buff0_1 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:268]   --->   Operation 11 'alloca' 'ifm_buff0_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%ifm_buff0_2 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:268]   --->   Operation 12 'alloca' 'ifm_buff0_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%ifm_buff1_0 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:270]   --->   Operation 13 'alloca' 'ifm_buff1_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%ifm_buff1_1 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:270]   --->   Operation 14 'alloca' 'ifm_buff1_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%ifm_buff1_2 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:270]   --->   Operation 15 'alloca' 'ifm_buff1_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%ifm_buff2_0 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:272]   --->   Operation 16 'alloca' 'ifm_buff2_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%ifm_buff2_1 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:272]   --->   Operation 17 'alloca' 'ifm_buff2_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%ifm_buff2_2 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:272]   --->   Operation 18 'alloca' 'ifm_buff2_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%ifm_buff3_0 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:274]   --->   Operation 19 'alloca' 'ifm_buff3_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%ifm_buff3_1 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:274]   --->   Operation 20 'alloca' 'ifm_buff3_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%ifm_buff3_2 = alloca [34 x float], align 4" [finalconv_Jan19.cpp:274]   --->   Operation 21 'alloca' 'ifm_buff3_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%filter_buff_0_0_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 22 'alloca' 'filter_buff_0_0_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%filter_buff_0_0_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 23 'alloca' 'filter_buff_0_0_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%filter_buff_0_0_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 24 'alloca' 'filter_buff_0_0_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%filter_buff_0_1_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 25 'alloca' 'filter_buff_0_1_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%filter_buff_0_1_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 26 'alloca' 'filter_buff_0_1_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%filter_buff_0_1_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 27 'alloca' 'filter_buff_0_1_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%filter_buff_0_2_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 28 'alloca' 'filter_buff_0_2_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%filter_buff_0_2_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 29 'alloca' 'filter_buff_0_2_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%filter_buff_0_2_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 30 'alloca' 'filter_buff_0_2_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%filter_buff_1_0_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 31 'alloca' 'filter_buff_1_0_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%filter_buff_1_0_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 32 'alloca' 'filter_buff_1_0_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%filter_buff_1_0_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 33 'alloca' 'filter_buff_1_0_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%filter_buff_1_1_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 34 'alloca' 'filter_buff_1_1_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%filter_buff_1_1_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 35 'alloca' 'filter_buff_1_1_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%filter_buff_1_1_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 36 'alloca' 'filter_buff_1_1_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%filter_buff_1_2_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 37 'alloca' 'filter_buff_1_2_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%filter_buff_1_2_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 38 'alloca' 'filter_buff_1_2_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%filter_buff_1_2_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 39 'alloca' 'filter_buff_1_2_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%filter_buff_2_0_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 40 'alloca' 'filter_buff_2_0_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%filter_buff_2_0_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 41 'alloca' 'filter_buff_2_0_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%filter_buff_2_0_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 42 'alloca' 'filter_buff_2_0_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%filter_buff_2_1_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 43 'alloca' 'filter_buff_2_1_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%filter_buff_2_1_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 44 'alloca' 'filter_buff_2_1_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%filter_buff_2_1_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 45 'alloca' 'filter_buff_2_1_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%filter_buff_2_2_0 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 46 'alloca' 'filter_buff_2_2_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%filter_buff_2_2_1 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 47 'alloca' 'filter_buff_2_2_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%filter_buff_2_2_2 = alloca [6 x float], align 4" [finalconv_Jan19.cpp:277]   --->   Operation 48 'alloca' 'filter_buff_2_2_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%ofm_buff0_0 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:283]   --->   Operation 49 'alloca' 'ofm_buff0_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%ofm_buff0_1 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:283]   --->   Operation 50 'alloca' 'ofm_buff0_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%ofm_buff0_2 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:283]   --->   Operation 51 'alloca' 'ofm_buff0_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%ofm_buff0_3 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:283]   --->   Operation 52 'alloca' 'ofm_buff0_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%ofm_buff0_4 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:283]   --->   Operation 53 'alloca' 'ofm_buff0_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%ofm_buff0_5 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:283]   --->   Operation 54 'alloca' 'ofm_buff0_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%ofm_buff1_0 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:284]   --->   Operation 55 'alloca' 'ofm_buff1_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%ofm_buff1_1 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:284]   --->   Operation 56 'alloca' 'ofm_buff1_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%ofm_buff1_2 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:284]   --->   Operation 57 'alloca' 'ofm_buff1_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%ofm_buff1_3 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:284]   --->   Operation 58 'alloca' 'ofm_buff1_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%ofm_buff1_4 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:284]   --->   Operation 59 'alloca' 'ofm_buff1_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%ofm_buff1_5 = alloca [32 x float], align 4" [finalconv_Jan19.cpp:284]   --->   Operation 60 'alloca' 'ofm_buff1_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (1.90ns)   --->   "store i32 0, i32* %cofm_counter_4" [finalconv_Jan19.cpp:308]   --->   Operation 61 'store' <Predicate = true> <Delay = 1.90>
ST_1 : Operation 62 [1/1] (1.90ns)   --->   "store i32 102, i32* %cifm_counter_4" [finalconv_Jan19.cpp:308]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.90>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "call fastcc void @load_cifm_data(i512* %cifm, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2)" [finalconv_Jan19.cpp:300]   --->   Operation 63 'call' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "call fastcc void @load_filter_buffer(i512* %tran_wgt, [6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2)" [finalconv_Jan19.cpp:301]   --->   Operation 64 'call' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %tran_wgt), !map !38"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %cofm), !map !87"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %cifm), !map !136"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @convolution_hw_str) nounwind"   --->   Operation 68 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cifm, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:260]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:260]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %tran_wgt, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:260]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @load_cifm_data(i512* %cifm, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2)" [finalconv_Jan19.cpp:300]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @load_filter_buffer(i512* %tran_wgt, [6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2)" [finalconv_Jan19.cpp:301]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (1.76ns)   --->   "br label %1" [finalconv_Jan19.cpp:308]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.02>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%rotate_counter_0 = phi i16 [ 0, %0 ], [ %select_ln351, %._crit_edge ]" [finalconv_Jan19.cpp:351]   --->   Operation 75 'phi' 'rotate_counter_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%row_0 = phi i6 [ 0, %0 ], [ %row, %._crit_edge ]"   --->   Operation 76 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.42ns)   --->   "%icmp_ln308 = icmp eq i6 %row_0, -32" [finalconv_Jan19.cpp:308]   --->   Operation 77 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 78 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%row = add i6 %row_0, 1" [finalconv_Jan19.cpp:308]   --->   Operation 79 'add' 'row' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln308, label %10, label %2" [finalconv_Jan19.cpp:308]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.42ns)   --->   "%icmp_ln312 = icmp eq i16 %rotate_counter_0, 0" [finalconv_Jan19.cpp:312]   --->   Operation 81 'icmp' 'icmp_ln312' <Predicate = (!icmp_ln308)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %3, label %4" [finalconv_Jan19.cpp:312]   --->   Operation 82 'br' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.42ns)   --->   "%icmp_ln322 = icmp eq i16 %rotate_counter_0, 1" [finalconv_Jan19.cpp:322]   --->   Operation 83 'icmp' 'icmp_ln322' <Predicate = (!icmp_ln308 & !icmp_ln312)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln322, label %5, label %6" [finalconv_Jan19.cpp:322]   --->   Operation 84 'br' <Predicate = (!icmp_ln308 & !icmp_ln312)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.42ns)   --->   "%icmp_ln331 = icmp eq i16 %rotate_counter_0, 2" [finalconv_Jan19.cpp:331]   --->   Operation 85 'icmp' 'icmp_ln331' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln331, label %7, label %8" [finalconv_Jan19.cpp:331]   --->   Operation 86 'br' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.42ns)   --->   "%icmp_ln340 = icmp eq i16 %rotate_counter_0, 3" [finalconv_Jan19.cpp:340]   --->   Operation 87 'icmp' 'icmp_ln340' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln340, label %9, label %._crit_edge" [finalconv_Jan19.cpp:340]   --->   Operation 88 'br' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%cifm_counter_4_load_3 = load i32* %cifm_counter_4" [finalconv_Jan19.cpp:342]   --->   Operation 89 'load' 'cifm_counter_4_load_3' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%cofm_counter_4_load_4 = load i32* %cofm_counter_4" [finalconv_Jan19.cpp:344]   --->   Operation 90 'load' 'cofm_counter_4_load_4' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.42ns)   --->   "%icmp_ln342 = icmp ne i6 %row_0, 31" [finalconv_Jan19.cpp:342]   --->   Operation 91 'icmp' 'icmp_ln342' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [2/2] (5.11ns)   --->   "%cifm_counter_3 = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, i32 %cifm_counter_4_load_3, i1 zeroext %icmp_ln342)" [finalconv_Jan19.cpp:342]   --->   Operation 92 'call' 'cifm_counter_3' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [2/2] (1.86ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5)" [finalconv_Jan19.cpp:343]   --->   Operation 93 'call' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 94 [2/2] (5.60ns)   --->   "%cofm_counter_3 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5, i32 %cofm_counter_4_load_4, i1 zeroext true)" [finalconv_Jan19.cpp:344]   --->   Operation 94 'call' 'cofm_counter_3' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 5.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%cifm_counter_4_load_2 = load i32* %cifm_counter_4" [finalconv_Jan19.cpp:333]   --->   Operation 95 'load' 'cifm_counter_4_load_2' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%cofm_counter_4_load_3 = load i32* %cofm_counter_4" [finalconv_Jan19.cpp:335]   --->   Operation 96 'load' 'cofm_counter_4_load_3' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (5.11ns)   --->   "%cifm_counter_2 = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, i32 %cifm_counter_4_load_2, i1 zeroext true)" [finalconv_Jan19.cpp:333]   --->   Operation 97 'call' 'cifm_counter_2' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [2/2] (1.86ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5)" [finalconv_Jan19.cpp:334]   --->   Operation 98 'call' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [2/2] (5.60ns)   --->   "%cofm_counter_2 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5, i32 %cofm_counter_4_load_3, i1 zeroext true)" [finalconv_Jan19.cpp:335]   --->   Operation 99 'call' 'cofm_counter_2' <Predicate = (!icmp_ln308 & !icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 5.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%cifm_counter_4_load_1 = load i32* %cifm_counter_4" [finalconv_Jan19.cpp:324]   --->   Operation 100 'load' 'cifm_counter_4_load_1' <Predicate = (!icmp_ln308 & !icmp_ln312 & icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%cofm_counter_4_load_2 = load i32* %cofm_counter_4" [finalconv_Jan19.cpp:326]   --->   Operation 101 'load' 'cofm_counter_4_load_2' <Predicate = (!icmp_ln308 & !icmp_ln312 & icmp_ln322)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (5.11ns)   --->   "%cifm_counter_1 = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, i32 %cifm_counter_4_load_1, i1 zeroext true)" [finalconv_Jan19.cpp:324]   --->   Operation 102 'call' 'cifm_counter_1' <Predicate = (!icmp_ln308 & !icmp_ln312 & icmp_ln322)> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [2/2] (1.86ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5)" [finalconv_Jan19.cpp:325]   --->   Operation 103 'call' <Predicate = (!icmp_ln308 & !icmp_ln312 & icmp_ln322)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [2/2] (5.60ns)   --->   "%cofm_counter_1 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5, i32 %cofm_counter_4_load_2, i1 zeroext true)" [finalconv_Jan19.cpp:326]   --->   Operation 104 'call' 'cofm_counter_1' <Predicate = (!icmp_ln308 & !icmp_ln312 & icmp_ln322)> <Delay = 5.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%cifm_counter_4_load = load i32* %cifm_counter_4" [finalconv_Jan19.cpp:314]   --->   Operation 105 'load' 'cifm_counter_4_load' <Predicate = (!icmp_ln308 & icmp_ln312)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%cofm_counter_4_load_1 = load i32* %cofm_counter_4" [finalconv_Jan19.cpp:316]   --->   Operation 106 'load' 'cofm_counter_4_load_1' <Predicate = (!icmp_ln308 & icmp_ln312)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (5.11ns)   --->   "%cifm_counter = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, i32 %cifm_counter_4_load, i1 zeroext true)" [finalconv_Jan19.cpp:314]   --->   Operation 107 'call' 'cifm_counter' <Predicate = (!icmp_ln308 & icmp_ln312)> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [2/2] (1.86ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5)" [finalconv_Jan19.cpp:315]   --->   Operation 108 'call' <Predicate = (!icmp_ln308 & icmp_ln312)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (1.42ns)   --->   "%icmp_ln316 = icmp ne i6 %row_0, 0" [finalconv_Jan19.cpp:316]   --->   Operation 109 'icmp' 'icmp_ln316' <Predicate = (!icmp_ln308 & icmp_ln312)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [2/2] (5.60ns)   --->   "%cofm_counter = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5, i32 %cofm_counter_4_load_1, i1 zeroext %icmp_ln316)" [finalconv_Jan19.cpp:316]   --->   Operation 110 'call' 'cofm_counter' <Predicate = (!icmp_ln308 & icmp_ln312)> <Delay = 5.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%cofm_counter_4_load = load i32* %cofm_counter_4" [finalconv_Jan19.cpp:356]   --->   Operation 111 'load' 'cofm_counter_4_load' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (5.60ns)   --->   "%call_ret155317 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5, i32 %cofm_counter_4_load, i1 zeroext true)" [finalconv_Jan19.cpp:356]   --->   Operation 112 'call' 'call_ret155317' <Predicate = (icmp_ln308)> <Delay = 5.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.31>
ST_5 : Operation 113 [1/2] (1.76ns)   --->   "%cifm_counter_3 = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, i32 %cifm_counter_4_load_3, i1 zeroext %icmp_ln342)" [finalconv_Jan19.cpp:342]   --->   Operation 113 'call' 'cifm_counter_3' <Predicate = (!icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [1/2] (0.00ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5)" [finalconv_Jan19.cpp:343]   --->   Operation 114 'call' <Predicate = (!icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [1/2] (0.00ns)   --->   "%cofm_counter_3 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5, i32 %cofm_counter_4_load_4, i1 zeroext true)" [finalconv_Jan19.cpp:344]   --->   Operation 115 'call' 'cofm_counter_3' <Predicate = (!icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/1] (1.90ns)   --->   "store i32 %cofm_counter_3, i32* %cofm_counter_4" [finalconv_Jan19.cpp:349]   --->   Operation 116 'store' <Predicate = (!icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 1.90>
ST_5 : Operation 117 [1/1] (1.90ns)   --->   "store i32 %cifm_counter_3, i32* %cifm_counter_4" [finalconv_Jan19.cpp:349]   --->   Operation 117 'store' <Predicate = (!icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 1.90>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalconv_Jan19.cpp:349]   --->   Operation 118 'br' <Predicate = (!icmp_ln312 & !icmp_ln322 & !icmp_ln331 & icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (1.76ns)   --->   "%cifm_counter_2 = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, i32 %cifm_counter_4_load_2, i1 zeroext true)" [finalconv_Jan19.cpp:333]   --->   Operation 119 'call' 'cifm_counter_2' <Predicate = (!icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5)" [finalconv_Jan19.cpp:334]   --->   Operation 120 'call' <Predicate = (!icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [1/2] (0.00ns)   --->   "%cofm_counter_2 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5, i32 %cofm_counter_4_load_3, i1 zeroext true)" [finalconv_Jan19.cpp:335]   --->   Operation 121 'call' 'cofm_counter_2' <Predicate = (!icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 122 [1/1] (1.90ns)   --->   "store i32 %cofm_counter_2, i32* %cofm_counter_4" [finalconv_Jan19.cpp:340]   --->   Operation 122 'store' <Predicate = (!icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 1.90>
ST_5 : Operation 123 [1/1] (1.90ns)   --->   "store i32 %cifm_counter_2, i32* %cifm_counter_4" [finalconv_Jan19.cpp:340]   --->   Operation 123 'store' <Predicate = (!icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 1.90>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalconv_Jan19.cpp:340]   --->   Operation 124 'br' <Predicate = (!icmp_ln312 & !icmp_ln322 & icmp_ln331)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (1.76ns)   --->   "%cifm_counter_1 = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, i32 %cifm_counter_4_load_1, i1 zeroext true)" [finalconv_Jan19.cpp:324]   --->   Operation 125 'call' 'cifm_counter_1' <Predicate = (!icmp_ln312 & icmp_ln322)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [1/2] (0.00ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5)" [finalconv_Jan19.cpp:325]   --->   Operation 126 'call' <Predicate = (!icmp_ln312 & icmp_ln322)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [1/2] (0.00ns)   --->   "%cofm_counter_1 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5, i32 %cofm_counter_4_load_2, i1 zeroext true)" [finalconv_Jan19.cpp:326]   --->   Operation 127 'call' 'cofm_counter_1' <Predicate = (!icmp_ln312 & icmp_ln322)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [1/1] (1.90ns)   --->   "store i32 %cofm_counter_1, i32* %cofm_counter_4" [finalconv_Jan19.cpp:331]   --->   Operation 128 'store' <Predicate = (!icmp_ln312 & icmp_ln322)> <Delay = 1.90>
ST_5 : Operation 129 [1/1] (1.90ns)   --->   "store i32 %cifm_counter_1, i32* %cifm_counter_4" [finalconv_Jan19.cpp:331]   --->   Operation 129 'store' <Predicate = (!icmp_ln312 & icmp_ln322)> <Delay = 1.90>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalconv_Jan19.cpp:331]   --->   Operation 130 'br' <Predicate = (!icmp_ln312 & icmp_ln322)> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (1.76ns)   --->   "%cifm_counter = call fastcc i32 @write_row_ifm(i512* %cifm, [34 x float]* %ifm_buff0_0, [34 x float]* %ifm_buff0_1, [34 x float]* %ifm_buff0_2, i32 %cifm_counter_4_load, i1 zeroext true)" [finalconv_Jan19.cpp:314]   --->   Operation 131 'call' 'cifm_counter' <Predicate = (icmp_ln312)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @conv_write([6 x float]* %filter_buff_0_0_0, [6 x float]* %filter_buff_0_0_1, [6 x float]* %filter_buff_0_0_2, [6 x float]* %filter_buff_0_1_0, [6 x float]* %filter_buff_0_1_1, [6 x float]* %filter_buff_0_1_2, [6 x float]* %filter_buff_0_2_0, [6 x float]* %filter_buff_0_2_1, [6 x float]* %filter_buff_0_2_2, [6 x float]* %filter_buff_1_0_0, [6 x float]* %filter_buff_1_0_1, [6 x float]* %filter_buff_1_0_2, [6 x float]* %filter_buff_1_1_0, [6 x float]* %filter_buff_1_1_1, [6 x float]* %filter_buff_1_1_2, [6 x float]* %filter_buff_1_2_0, [6 x float]* %filter_buff_1_2_1, [6 x float]* %filter_buff_1_2_2, [6 x float]* %filter_buff_2_0_0, [6 x float]* %filter_buff_2_0_1, [6 x float]* %filter_buff_2_0_2, [6 x float]* %filter_buff_2_1_0, [6 x float]* %filter_buff_2_1_1, [6 x float]* %filter_buff_2_1_2, [6 x float]* %filter_buff_2_2_0, [6 x float]* %filter_buff_2_2_1, [6 x float]* %filter_buff_2_2_2, [34 x float]* %ifm_buff1_0, [34 x float]* %ifm_buff1_1, [34 x float]* %ifm_buff1_2, [34 x float]* %ifm_buff2_0, [34 x float]* %ifm_buff2_1, [34 x float]* %ifm_buff2_2, [34 x float]* %ifm_buff3_0, [34 x float]* %ifm_buff3_1, [34 x float]* %ifm_buff3_2, [32 x float]* %ofm_buff0_0, [32 x float]* %ofm_buff0_1, [32 x float]* %ofm_buff0_2, [32 x float]* %ofm_buff0_3, [32 x float]* %ofm_buff0_4, [32 x float]* %ofm_buff0_5)" [finalconv_Jan19.cpp:315]   --->   Operation 132 'call' <Predicate = (icmp_ln312)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [1/2] (0.00ns)   --->   "%cofm_counter = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5, i32 %cofm_counter_4_load_1, i1 zeroext %icmp_ln316)" [finalconv_Jan19.cpp:316]   --->   Operation 133 'call' 'cofm_counter' <Predicate = (icmp_ln312)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [1/1] (1.90ns)   --->   "store i32 %cofm_counter, i32* %cofm_counter_4" [finalconv_Jan19.cpp:322]   --->   Operation 134 'store' <Predicate = (icmp_ln312)> <Delay = 1.90>
ST_5 : Operation 135 [1/1] (1.90ns)   --->   "store i32 %cifm_counter, i32* %cifm_counter_4" [finalconv_Jan19.cpp:322]   --->   Operation 135 'store' <Predicate = (icmp_ln312)> <Delay = 1.90>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge" [finalconv_Jan19.cpp:322]   --->   Operation 136 'br' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (2.07ns)   --->   "%rotate_counter = add i16 %rotate_counter_0, 1" [finalconv_Jan19.cpp:350]   --->   Operation 137 'add' 'rotate_counter' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.42ns)   --->   "%icmp_ln351 = icmp eq i16 %rotate_counter, 4" [finalconv_Jan19.cpp:351]   --->   Operation 138 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.80ns)   --->   "%select_ln351 = select i1 %icmp_ln351, i16 0, i16 %rotate_counter" [finalconv_Jan19.cpp:351]   --->   Operation 139 'select' 'select_ln351' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %1" [finalconv_Jan19.cpp:308]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 141 [1/2] (0.00ns)   --->   "%call_ret155317 = call fastcc i32 @conv_read(i512* %cofm, [32 x float]* %ofm_buff1_0, [32 x float]* %ofm_buff1_1, [32 x float]* %ofm_buff1_2, [32 x float]* %ofm_buff1_3, [32 x float]* %ofm_buff1_4, [32 x float]* %ofm_buff1_5, i32 %cofm_counter_4_load, i1 zeroext true)" [finalconv_Jan19.cpp:356]   --->   Operation 141 'call' 'call_ret155317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [finalconv_Jan19.cpp:357]   --->   Operation 142 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cifm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cofm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tran_wgt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cifm_counter_4        (alloca           ) [ 01111100]
cofm_counter_4        (alloca           ) [ 01111100]
ifm_buff0_0           (alloca           ) [ 00111100]
ifm_buff0_1           (alloca           ) [ 00111100]
ifm_buff0_2           (alloca           ) [ 00111100]
ifm_buff1_0           (alloca           ) [ 00111100]
ifm_buff1_1           (alloca           ) [ 00111100]
ifm_buff1_2           (alloca           ) [ 00111100]
ifm_buff2_0           (alloca           ) [ 00111100]
ifm_buff2_1           (alloca           ) [ 00111100]
ifm_buff2_2           (alloca           ) [ 00111100]
ifm_buff3_0           (alloca           ) [ 00111100]
ifm_buff3_1           (alloca           ) [ 00111100]
ifm_buff3_2           (alloca           ) [ 00111100]
filter_buff_0_0_0     (alloca           ) [ 00111100]
filter_buff_0_0_1     (alloca           ) [ 00111100]
filter_buff_0_0_2     (alloca           ) [ 00111100]
filter_buff_0_1_0     (alloca           ) [ 00111100]
filter_buff_0_1_1     (alloca           ) [ 00111100]
filter_buff_0_1_2     (alloca           ) [ 00111100]
filter_buff_0_2_0     (alloca           ) [ 00111100]
filter_buff_0_2_1     (alloca           ) [ 00111100]
filter_buff_0_2_2     (alloca           ) [ 00111100]
filter_buff_1_0_0     (alloca           ) [ 00111100]
filter_buff_1_0_1     (alloca           ) [ 00111100]
filter_buff_1_0_2     (alloca           ) [ 00111100]
filter_buff_1_1_0     (alloca           ) [ 00111100]
filter_buff_1_1_1     (alloca           ) [ 00111100]
filter_buff_1_1_2     (alloca           ) [ 00111100]
filter_buff_1_2_0     (alloca           ) [ 00111100]
filter_buff_1_2_1     (alloca           ) [ 00111100]
filter_buff_1_2_2     (alloca           ) [ 00111100]
filter_buff_2_0_0     (alloca           ) [ 00111100]
filter_buff_2_0_1     (alloca           ) [ 00111100]
filter_buff_2_0_2     (alloca           ) [ 00111100]
filter_buff_2_1_0     (alloca           ) [ 00111100]
filter_buff_2_1_1     (alloca           ) [ 00111100]
filter_buff_2_1_2     (alloca           ) [ 00111100]
filter_buff_2_2_0     (alloca           ) [ 00111100]
filter_buff_2_2_1     (alloca           ) [ 00111100]
filter_buff_2_2_2     (alloca           ) [ 00111100]
ofm_buff0_0           (alloca           ) [ 00111100]
ofm_buff0_1           (alloca           ) [ 00111100]
ofm_buff0_2           (alloca           ) [ 00111100]
ofm_buff0_3           (alloca           ) [ 00111100]
ofm_buff0_4           (alloca           ) [ 00111100]
ofm_buff0_5           (alloca           ) [ 00111100]
ofm_buff1_0           (alloca           ) [ 00111110]
ofm_buff1_1           (alloca           ) [ 00111110]
ofm_buff1_2           (alloca           ) [ 00111110]
ofm_buff1_3           (alloca           ) [ 00111110]
ofm_buff1_4           (alloca           ) [ 00111110]
ofm_buff1_5           (alloca           ) [ 00111110]
store_ln308           (store            ) [ 00000000]
store_ln308           (store            ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000]
specinterface_ln260   (specinterface    ) [ 00000000]
specinterface_ln260   (specinterface    ) [ 00000000]
specinterface_ln260   (specinterface    ) [ 00000000]
call_ln300            (call             ) [ 00000000]
call_ln301            (call             ) [ 00000000]
br_ln308              (br               ) [ 00011100]
rotate_counter_0      (phi              ) [ 00001100]
row_0                 (phi              ) [ 00001000]
icmp_ln308            (icmp             ) [ 00001100]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
row                   (add              ) [ 00011100]
br_ln308              (br               ) [ 00000000]
icmp_ln312            (icmp             ) [ 00001100]
br_ln312              (br               ) [ 00000000]
icmp_ln322            (icmp             ) [ 00001100]
br_ln322              (br               ) [ 00000000]
icmp_ln331            (icmp             ) [ 00001100]
br_ln331              (br               ) [ 00000000]
icmp_ln340            (icmp             ) [ 00001100]
br_ln340              (br               ) [ 00000000]
cifm_counter_4_load_3 (load             ) [ 00000100]
cofm_counter_4_load_4 (load             ) [ 00000100]
icmp_ln342            (icmp             ) [ 00000100]
cifm_counter_4_load_2 (load             ) [ 00000100]
cofm_counter_4_load_3 (load             ) [ 00000100]
cifm_counter_4_load_1 (load             ) [ 00000100]
cofm_counter_4_load_2 (load             ) [ 00000100]
cifm_counter_4_load   (load             ) [ 00000100]
cofm_counter_4_load_1 (load             ) [ 00000100]
icmp_ln316            (icmp             ) [ 00000100]
cofm_counter_4_load   (load             ) [ 00000010]
cifm_counter_3        (call             ) [ 00000000]
call_ln343            (call             ) [ 00000000]
cofm_counter_3        (call             ) [ 00000000]
store_ln349           (store            ) [ 00000000]
store_ln349           (store            ) [ 00000000]
br_ln349              (br               ) [ 00000000]
cifm_counter_2        (call             ) [ 00000000]
call_ln334            (call             ) [ 00000000]
cofm_counter_2        (call             ) [ 00000000]
store_ln340           (store            ) [ 00000000]
store_ln340           (store            ) [ 00000000]
br_ln340              (br               ) [ 00000000]
cifm_counter_1        (call             ) [ 00000000]
call_ln325            (call             ) [ 00000000]
cofm_counter_1        (call             ) [ 00000000]
store_ln331           (store            ) [ 00000000]
store_ln331           (store            ) [ 00000000]
br_ln331              (br               ) [ 00000000]
cifm_counter          (call             ) [ 00000000]
call_ln315            (call             ) [ 00000000]
cofm_counter          (call             ) [ 00000000]
store_ln322           (store            ) [ 00000000]
store_ln322           (store            ) [ 00000000]
br_ln322              (br               ) [ 00000000]
rotate_counter        (add              ) [ 00000000]
icmp_ln351            (icmp             ) [ 00000000]
select_ln351          (select           ) [ 00011100]
br_ln308              (br               ) [ 00011100]
call_ret155317        (call             ) [ 00000000]
ret_ln357             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cifm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cifm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cofm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cofm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tran_wgt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tran_wgt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_cifm_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_filter_buffer"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_hw_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_row_ifm"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_write"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="cifm_counter_4_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cifm_counter_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="cofm_counter_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cofm_counter_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ifm_buff0_0_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff0_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ifm_buff0_1_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff0_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ifm_buff0_2_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff0_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ifm_buff1_0_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff1_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ifm_buff1_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff1_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ifm_buff1_2_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff1_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ifm_buff2_0_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff2_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ifm_buff2_1_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff2_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ifm_buff2_2_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff2_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ifm_buff3_0_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff3_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="ifm_buff3_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff3_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ifm_buff3_2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifm_buff3_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="filter_buff_0_0_0_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_0_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="filter_buff_0_0_1_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_0_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="filter_buff_0_0_2_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_0_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="filter_buff_0_1_0_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_1_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="filter_buff_0_1_1_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_1_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="filter_buff_0_1_2_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_1_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="filter_buff_0_2_0_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_2_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="filter_buff_0_2_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_2_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="filter_buff_0_2_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_0_2_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="filter_buff_1_0_0_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_0_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="filter_buff_1_0_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_0_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="filter_buff_1_0_2_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_0_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="filter_buff_1_1_0_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_1_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="filter_buff_1_1_1_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_1_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="filter_buff_1_1_2_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_1_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="filter_buff_1_2_0_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_2_0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="filter_buff_1_2_1_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_2_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="filter_buff_1_2_2_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_1_2_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="filter_buff_2_0_0_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_0_0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="filter_buff_2_0_1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_0_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="filter_buff_2_0_2_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_0_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="filter_buff_2_1_0_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_1_0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="filter_buff_2_1_1_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_1_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="filter_buff_2_1_2_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_1_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="filter_buff_2_2_0_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_2_0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="filter_buff_2_2_1_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_2_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="filter_buff_2_2_2_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_buff_2_2_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ofm_buff0_0_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff0_0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ofm_buff0_1_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff0_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ofm_buff0_2_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff0_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ofm_buff0_3_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff0_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ofm_buff0_4_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff0_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="ofm_buff0_5_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff0_5/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ofm_buff1_0_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff1_0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ofm_buff1_1_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff1_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ofm_buff1_2_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff1_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="ofm_buff1_3_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff1_3/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ofm_buff1_4_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff1_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ofm_buff1_5_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_buff1_5/1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="rotate_counter_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rotate_counter_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="rotate_counter_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="16" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rotate_counter_0/4 "/>
</bind>
</comp>

<comp id="286" class="1005" name="row_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="row_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_conv_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="341" dir="1" index="43" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln343/4 call_ln334/4 call_ln325/4 call_ln315/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_conv_read_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="512" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="8" bw="32" slack="0"/>
<pin id="353" dir="0" index="9" bw="1" slack="0"/>
<pin id="354" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cofm_counter_3/4 cofm_counter_2/4 cofm_counter_1/4 cofm_counter/4 call_ret155317/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_write_row_ifm_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="512" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="5" bw="32" slack="0"/>
<pin id="365" dir="0" index="6" bw="1" slack="0"/>
<pin id="366" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cifm_counter_3/4 cifm_counter_2/4 cifm_counter_1/4 cifm_counter/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_load_cifm_data_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="512" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="382" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln300/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_load_filter_buffer_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="512" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="415" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="3"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cifm_counter_4_load_3/4 cifm_counter_4_load_2/4 cifm_counter_4_load_1/4 cifm_counter_4_load/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cofm_counter_4_load_4/4 cofm_counter_4_load_3/4 cofm_counter_4_load_2/4 cofm_counter_4_load_1/4 cofm_counter_4_load/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="4"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln349/5 store_ln340/5 store_ln331/5 store_ln322/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="4"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln349/5 store_ln340/5 store_ln331/5 store_ln322/5 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cifm_counter_4_load_3 cifm_counter_4_load_2 cifm_counter_4_load_1 cifm_counter_4_load "/>
</bind>
</comp>

<comp id="441" class="1005" name="reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cofm_counter_4_load_4 cofm_counter_4_load_3 cofm_counter_4_load_2 cofm_counter_4_load_1 cofm_counter_4_load "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln308_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln308_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln308_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="row_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln312_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln322_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln331_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln331/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln340_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln342_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln342/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln316_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln316/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="rotate_counter_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rotate_counter/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln351_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln351_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="0"/>
<pin id="522" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351/5 "/>
</bind>
</comp>

<comp id="526" class="1005" name="cifm_counter_4_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cifm_counter_4 "/>
</bind>
</comp>

<comp id="533" class="1005" name="cofm_counter_4_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cofm_counter_4 "/>
</bind>
</comp>

<comp id="543" class="1005" name="row_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="548" class="1005" name="icmp_ln312_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln312 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln322_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln322 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln331_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln331 "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln340_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln340 "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln342_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln342 "/>
</bind>
</comp>

<comp id="569" class="1005" name="icmp_ln316_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln316 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln351_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln351 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="356"><net_src comp="2" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="343" pin=9"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="58" pin="0"/><net_sink comp="358" pin=6"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="416"><net_src comp="16" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="343" pin=8"/></net>

<net id="430"><net_src comp="343" pin="10"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="358" pin="7"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="418" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="444"><net_src comp="422" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="343" pin=8"/></net>

<net id="450"><net_src comp="10" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="12" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="290" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="290" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="278" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="278" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="44" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="278" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="278" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="290" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="358" pin=6"/></net>

<net id="503"><net_src comp="290" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="499" pin="2"/><net_sink comp="343" pin=9"/></net>

<net id="510"><net_src comp="274" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="506" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="62" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="536"><net_src comp="66" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="546"><net_src comp="462" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="551"><net_src comp="468" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="474" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="480" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="486" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="492" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="358" pin=6"/></net>

<net id="572"><net_src comp="499" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="343" pin=9"/></net>

<net id="577"><net_src comp="518" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="278" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cofm | {4 5 6 }
 - Input state : 
	Port: convolution_hw : cifm | {2 3 4 5 }
	Port: convolution_hw : cofm | {4 5 6 }
	Port: convolution_hw : tran_wgt | {2 3 }
  - Chain level:
	State 1
		store_ln308 : 1
		store_ln308 : 1
	State 2
	State 3
	State 4
		icmp_ln308 : 1
		row : 1
		br_ln308 : 2
		icmp_ln312 : 1
		br_ln312 : 2
		icmp_ln322 : 1
		br_ln322 : 2
		icmp_ln331 : 1
		br_ln331 : 2
		icmp_ln340 : 1
		br_ln340 : 2
		icmp_ln342 : 1
		cifm_counter_3 : 2
		cofm_counter_3 : 1
		cifm_counter_2 : 1
		cofm_counter_2 : 1
		cifm_counter_1 : 1
		cofm_counter_1 : 1
		cifm_counter : 1
		icmp_ln316 : 1
		cofm_counter : 2
		call_ret155317 : 1
	State 5
		store_ln349 : 1
		store_ln349 : 1
		store_ln340 : 1
		store_ln340 : 1
		store_ln331 : 1
		store_ln331 : 1
		store_ln322 : 1
		store_ln322 : 1
		icmp_ln351 : 1
		select_ln351 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     grp_conv_write_fu_297     |    10   |  34.526 |   2230  |   2069  |
|          |      grp_conv_read_fu_343     |    0    |  10.614 |   652   |   119   |
|   call   |    grp_write_row_ifm_fu_358   |    0    |    0    |   109   |    65   |
|          |   grp_load_cifm_data_fu_370   |    0    |    0    |    36   |    78   |
|          | grp_load_filter_buffer_fu_385 |    0    |    0    |    20   |    61   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln308_fu_456       |    0    |    0    |    0    |    11   |
|          |       icmp_ln312_fu_468       |    0    |    0    |    0    |    13   |
|          |       icmp_ln322_fu_474       |    0    |    0    |    0    |    13   |
|   icmp   |       icmp_ln331_fu_480       |    0    |    0    |    0    |    13   |
|          |       icmp_ln340_fu_486       |    0    |    0    |    0    |    13   |
|          |       icmp_ln342_fu_492       |    0    |    0    |    0    |    11   |
|          |       icmp_ln316_fu_499       |    0    |    0    |    0    |    11   |
|          |       icmp_ln351_fu_512       |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |           row_fu_462          |    0    |    0    |    0    |    15   |
|          |     rotate_counter_fu_506     |    0    |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|---------|
|  select  |      select_ln351_fu_518      |    0    |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    10   |  45.14  |   3047  |   2544  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|filter_buff_0_0_0|    0   |   64   |    3   |    0   |
|filter_buff_0_0_1|    0   |   64   |    3   |    0   |
|filter_buff_0_0_2|    0   |   64   |    3   |    0   |
|filter_buff_0_1_0|    0   |   64   |    3   |    0   |
|filter_buff_0_1_1|    0   |   64   |    3   |    0   |
|filter_buff_0_1_2|    0   |   64   |    3   |    0   |
|filter_buff_0_2_0|    0   |   64   |    3   |    0   |
|filter_buff_0_2_1|    0   |   64   |    3   |    0   |
|filter_buff_0_2_2|    0   |   64   |    3   |    0   |
|filter_buff_1_0_0|    0   |   64   |    3   |    0   |
|filter_buff_1_0_1|    0   |   64   |    3   |    0   |
|filter_buff_1_0_2|    0   |   64   |    3   |    0   |
|filter_buff_1_1_0|    0   |   64   |    3   |    0   |
|filter_buff_1_1_1|    0   |   64   |    3   |    0   |
|filter_buff_1_1_2|    0   |   64   |    3   |    0   |
|filter_buff_1_2_0|    0   |   64   |    3   |    0   |
|filter_buff_1_2_1|    0   |   64   |    3   |    0   |
|filter_buff_1_2_2|    0   |   64   |    3   |    0   |
|filter_buff_2_0_0|    0   |   64   |    3   |    0   |
|filter_buff_2_0_1|    0   |   64   |    3   |    0   |
|filter_buff_2_0_2|    0   |   64   |    3   |    0   |
|filter_buff_2_1_0|    0   |   64   |    3   |    0   |
|filter_buff_2_1_1|    0   |   64   |    3   |    0   |
|filter_buff_2_1_2|    0   |   64   |    3   |    0   |
|filter_buff_2_2_0|    0   |   64   |    3   |    0   |
|filter_buff_2_2_1|    0   |   64   |    3   |    0   |
|filter_buff_2_2_2|    0   |   64   |    3   |    0   |
|   ifm_buff0_0   |    2   |    0   |    0   |    0   |
|   ifm_buff0_1   |    2   |    0   |    0   |    0   |
|   ifm_buff0_2   |    2   |    0   |    0   |    0   |
|   ifm_buff1_0   |    2   |    0   |    0   |    0   |
|   ifm_buff1_1   |    2   |    0   |    0   |    0   |
|   ifm_buff1_2   |    2   |    0   |    0   |    0   |
|   ifm_buff2_0   |    2   |    0   |    0   |    0   |
|   ifm_buff2_1   |    2   |    0   |    0   |    0   |
|   ifm_buff2_2   |    2   |    0   |    0   |    0   |
|   ifm_buff3_0   |    2   |    0   |    0   |    0   |
|   ifm_buff3_1   |    2   |    0   |    0   |    0   |
|   ifm_buff3_2   |    2   |    0   |    0   |    0   |
|   ofm_buff0_0   |    1   |    0   |    0   |    0   |
|   ofm_buff0_1   |    1   |    0   |    0   |    0   |
|   ofm_buff0_2   |    1   |    0   |    0   |    0   |
|   ofm_buff0_3   |    1   |    0   |    0   |    0   |
|   ofm_buff0_4   |    1   |    0   |    0   |    0   |
|   ofm_buff0_5   |    1   |    0   |    0   |    0   |
|   ofm_buff1_0   |    1   |    0   |    0   |    0   |
|   ofm_buff1_1   |    1   |    0   |    0   |    0   |
|   ofm_buff1_2   |    1   |    0   |    0   |    0   |
|   ofm_buff1_3   |    1   |    0   |    0   |    0   |
|   ofm_buff1_4   |    1   |    0   |    0   |    0   |
|   ofm_buff1_5   |    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   36   |  1728  |   81   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| cifm_counter_4_reg_526 |   32   |
| cofm_counter_4_reg_533 |   32   |
|   icmp_ln312_reg_548   |    1   |
|   icmp_ln316_reg_569   |    1   |
|   icmp_ln322_reg_552   |    1   |
|   icmp_ln331_reg_556   |    1   |
|   icmp_ln340_reg_560   |    1   |
|   icmp_ln342_reg_564   |    1   |
|         reg_436        |   32   |
|         reg_441        |   32   |
|rotate_counter_0_reg_274|   16   |
|      row_0_reg_286     |    6   |
|       row_reg_543      |    6   |
|  select_ln351_reg_574  |   16   |
+------------------------+--------+
|          Total         |   178  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| rotate_counter_0_reg_274 |  p0  |   2  |  16  |   32   ||    9    |
|   grp_conv_read_fu_343   |  p8  |   2  |  32  |   64   ||    9    |
|   grp_conv_read_fu_343   |  p9  |   3  |   1  |    3   ||    15   |
| grp_write_row_ifm_fu_358 |  p5  |   2  |  32  |   64   ||    9    |
| grp_write_row_ifm_fu_358 |  p6  |   3  |   1  |    3   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   166  ||  8.9365 ||    57   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   45   |  3047  |  2544  |    -   |
|   Memory  |   36   |    -   |    -   |  1728  |   81   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   57   |    -   |
|  Register |    -   |    -   |    -   |   178  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   36   |   10   |   54   |  4953  |  2682  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
