// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_xFSobelFilter3x3_HH_
#define _a0_xFSobelFilter3x3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_xFSobel3x3_1_0_0_s.h"
#include "a0_xFGradientX3x3_0_0_s.h"
#include "a0_xFGradientY3x3_0_0_s.h"
#include "a0_sobel_accel_mux_3eOg.h"
#include "a0_xFSobelFilter3x3_bkb.h"

namespace ap_rtl {

struct a0_xFSobelFilter3x3 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > p_src_mat_V_V_dout;
    sc_in< sc_logic > p_src_mat_V_V_empty_n;
    sc_out< sc_logic > p_src_mat_V_V_read;
    sc_out< sc_lv<8> > p_gradx_mat_V_V_din;
    sc_in< sc_logic > p_gradx_mat_V_V_full_n;
    sc_out< sc_logic > p_gradx_mat_V_V_write;
    sc_out< sc_lv<8> > p_grady_mat_V_V_din;
    sc_in< sc_logic > p_grady_mat_V_V_full_n;
    sc_out< sc_logic > p_grady_mat_V_V_write;
    sc_in< sc_lv<32> > p_src_mat_rows_read_dout;
    sc_in< sc_logic > p_src_mat_rows_read_empty_n;
    sc_out< sc_logic > p_src_mat_rows_read_read;
    sc_in< sc_lv<32> > p_src_mat_cols_read_dout;
    sc_in< sc_logic > p_src_mat_cols_read_empty_n;
    sc_out< sc_logic > p_src_mat_cols_read_read;
    sc_signal< sc_lv<8> > ap_var_for_const0;


    // Module declarations
    a0_xFSobelFilter3x3(sc_module_name name);
    SC_HAS_PROCESS(a0_xFSobelFilter3x3);

    ~a0_xFSobelFilter3x3();

    sc_trace_file* mVcdFile;

    a0_xFSobelFilter3x3_bkb* buf_0_V_U;
    a0_xFSobelFilter3x3_bkb* buf_1_V_U;
    a0_xFSobelFilter3x3_bkb* buf_2_V_U;
    a0_xFSobel3x3_1_0_0_s* grp_xFSobel3x3_1_0_0_s_fu_367;
    a0_xFGradientX3x3_0_0_s* grp_xFGradientX3x3_0_0_s_fu_384;
    a0_xFGradientY3x3_0_0_s* grp_xFGradientY3x3_0_0_s_fu_400;
    a0_sobel_accel_mux_3eOg<1,1,8,8,8,2,8>* sobel_accel_mux_3eOg_U33;
    a0_sobel_accel_mux_3eOg<1,1,8,8,8,2,8>* sobel_accel_mux_3eOg_U34;
    a0_sobel_accel_mux_3eOg<1,1,8,8,8,2,8>* sobel_accel_mux_3eOg_U35;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > p_src_mat_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_2_i_i_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > tmp_12_i_i_reg_776;
    sc_signal< sc_lv<1> > tmp_3_i_i_reg_768;
    sc_signal< sc_logic > p_gradx_mat_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<1> > tmp_15_i_i_reg_792;
    sc_signal< sc_lv<1> > tmp_15_i_i_reg_792_pp1_iter4_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > p_grady_mat_V_V_blk_n;
    sc_signal< sc_logic > p_src_mat_rows_read_blk_n;
    sc_signal< sc_logic > p_src_mat_cols_read_blk_n;
    sc_signal< sc_lv<13> > p_1_i_i_reg_244;
    sc_signal< sc_lv<13> > p_0177_0_i_i_i_reg_280;
    sc_signal< sc_lv<8> > src_buf3_V_0_i_i_reg_292;
    sc_signal< sc_lv<8> > src_buf2_0_V_reg_304;
    sc_signal< sc_lv<8> > src_buf2_V_0_i_i_reg_316;
    sc_signal< sc_lv<8> > src_buf3_0_V_reg_329;
    sc_signal< sc_lv<8> > src_buf1_0_V_reg_342;
    sc_signal< sc_lv<8> > src_buf1_V_0_i_i_reg_354;
    sc_signal< sc_lv<16> > tmp_1_fu_416_p1;
    sc_signal< sc_lv<16> > tmp_1_reg_705;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > tmp_2_fu_420_p1;
    sc_signal< sc_lv<16> > tmp_2_reg_711;
    sc_signal< sc_lv<1> > tmp_2_i_i_fu_428_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<13> > col_V_fu_433_p2;
    sc_signal< sc_lv<13> > col_V_reg_721;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<17> > op2_assign_fu_448_p2;
    sc_signal< sc_lv<17> > op2_assign_reg_744;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_7_i_i_fu_458_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > p_0455_3_i_i_fu_540_p3;
    sc_signal< sc_lv<2> > p_0455_3_i_i_reg_753;
    sc_signal< sc_lv<2> > p_0449_3_i_i_fu_556_p3;
    sc_signal< sc_lv<2> > p_0449_3_i_i_reg_758;
    sc_signal< sc_lv<2> > p_0443_3_i_i_fu_572_p3;
    sc_signal< sc_lv<2> > p_0443_3_i_i_reg_763;
    sc_signal< sc_lv<1> > tmp_3_i_i_fu_580_p2;
    sc_signal< sc_lv<2> > tmp_3_fu_585_p1;
    sc_signal< sc_lv<2> > tmp_3_reg_772;
    sc_signal< sc_lv<1> > tmp_12_i_i_fu_608_p2;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_predicate_op105_read_state7;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter5;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > tmp_12_i_i_reg_776_pp1_iter1_reg;
    sc_signal< sc_lv<1> > tmp_12_i_i_reg_776_pp1_iter2_reg;
    sc_signal< sc_lv<1> > tmp_12_i_i_reg_776_pp1_iter3_reg;
    sc_signal< sc_lv<13> > col_V_1_fu_613_p2;
    sc_signal< sc_lv<13> > col_V_1_reg_780;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > tmp_11_i_i_fu_619_p1;
    sc_signal< sc_lv<32> > tmp_11_i_i_reg_785;
    sc_signal< sc_lv<1> > tmp_15_i_i_fu_629_p2;
    sc_signal< sc_lv<1> > tmp_15_i_i_reg_792_pp1_iter2_reg;
    sc_signal< sc_lv<1> > tmp_15_i_i_reg_792_pp1_iter3_reg;
    sc_signal< sc_lv<8> > buf0_V_fu_635_p5;
    sc_signal< sc_lv<8> > buf0_V_reg_811;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<8> > buf1_V_fu_647_p5;
    sc_signal< sc_lv<8> > buf1_V_reg_817;
    sc_signal< sc_lv<8> > buf2_V_fu_659_p5;
    sc_signal< sc_lv<8> > buf2_V_reg_823;
    sc_signal< sc_lv<8> > GradientValuesX_0_V_reg_829;
    sc_signal< sc_lv<8> > GradientValuesY_0_V_reg_834;
    sc_signal< sc_lv<13> > p_i_i_15_fu_691_p3;
    sc_signal< sc_lv<13> > p_i_i_15_reg_839;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<13> > row_V_fu_699_p2;
    sc_signal< sc_lv<13> > row_V_reg_844;
    sc_signal< sc_lv<8> > grp_xFGradientX3x3_0_0_s_fu_384_ap_return;
    sc_signal< sc_lv<8> > GradientValuesX_0_V_2_reg_849;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > grp_xFGradientY3x3_0_0_s_fu_400_ap_return;
    sc_signal< sc_lv<8> > GradientValuesY_0_V_2_reg_854;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter3_state9;
    sc_signal< sc_lv<10> > buf_0_V_address0;
    sc_signal< sc_logic > buf_0_V_ce0;
    sc_signal< sc_lv<8> > buf_0_V_q0;
    sc_signal< sc_lv<10> > buf_0_V_address1;
    sc_signal< sc_logic > buf_0_V_ce1;
    sc_signal< sc_logic > buf_0_V_we1;
    sc_signal< sc_lv<8> > buf_0_V_d1;
    sc_signal< sc_lv<10> > buf_1_V_address0;
    sc_signal< sc_logic > buf_1_V_ce0;
    sc_signal< sc_lv<8> > buf_1_V_q0;
    sc_signal< sc_lv<10> > buf_1_V_address1;
    sc_signal< sc_logic > buf_1_V_ce1;
    sc_signal< sc_logic > buf_1_V_we1;
    sc_signal< sc_lv<8> > buf_1_V_d1;
    sc_signal< sc_lv<10> > buf_2_V_address0;
    sc_signal< sc_logic > buf_2_V_ce0;
    sc_signal< sc_lv<8> > buf_2_V_q0;
    sc_signal< sc_lv<10> > buf_2_V_address1;
    sc_signal< sc_logic > buf_2_V_ce1;
    sc_signal< sc_logic > buf_2_V_we1;
    sc_signal< sc_lv<8> > buf_2_V_d1;
    sc_signal< sc_lv<8> > grp_xFSobel3x3_1_0_0_s_fu_367_ap_return_0;
    sc_signal< sc_lv<8> > grp_xFSobel3x3_1_0_0_s_fu_367_ap_return_1;
    sc_signal< sc_logic > grp_xFSobel3x3_1_0_0_s_fu_367_ap_ce;
    sc_signal< sc_logic > grp_xFGradientX3x3_0_0_s_fu_384_ap_ce;
    sc_signal< sc_logic > grp_xFGradientY3x3_0_0_s_fu_400_ap_ce;
    sc_signal< sc_lv<13> > ap_phi_mux_p_1_i_i_phi_fu_248_p4;
    sc_signal< sc_lv<13> > p_2_i_i_reg_256;
    sc_signal< bool > ap_block_state14;
    sc_signal< sc_lv<13> > p_6_i_i_reg_268;
    sc_signal< sc_lv<13> > ap_phi_mux_p_0177_0_i_i_i_phi_fu_284_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_src_buf3_V_0_i_i_phi_fu_296_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_src_buf2_V_0_i_i_phi_fu_320_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_src_buf3_0_V_phi_fu_334_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_src_buf1_0_V_phi_fu_346_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_src_buf1_V_0_i_i_phi_fu_358_p4;
    sc_signal< sc_lv<32> > tmp_1_i_i_fu_439_p1;
    sc_signal< sc_lv<10> > buf_0_V_addr_1_gep_fu_200_p3;
    sc_signal< sc_lv<10> > buf_1_V_addr_1_gep_fu_206_p3;
    sc_signal< sc_lv<10> > buf_2_V_addr_gep_fu_212_p3;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<2> > p_5_i_i_fu_96;
    sc_signal< sc_lv<2> > p_4_i_i_fu_100;
    sc_signal< sc_lv<2> > p_3_i_i_fu_104;
    sc_signal< sc_lv<16> > tmp_1_cast_i_i_fu_424_p1;
    sc_signal< sc_lv<17> > tmp_5_cast100_i_i_fu_445_p1;
    sc_signal< sc_lv<17> > tmp_6_cast_i_i_fu_454_p1;
    sc_signal< sc_lv<1> > tmp_i_i_fu_488_p2;
    sc_signal< sc_lv<1> > tmp_8_i_i_fu_476_p2;
    sc_signal< sc_lv<1> > tmp_9_i_i_fu_482_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_518_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_524_p2;
    sc_signal< sc_lv<1> > tmp_fu_534_p2;
    sc_signal< sc_lv<2> > sel_tmp_fu_530_p1;
    sc_signal< sc_lv<2> > p_i_i_fu_494_p3;
    sc_signal< sc_lv<2> > sel_tmp4_fu_548_p3;
    sc_signal< sc_lv<2> > p_1_i_i_12_fu_502_p3;
    sc_signal< sc_lv<2> > sel_tmp8_fu_564_p3;
    sc_signal< sc_lv<2> > p_2_i_i_13_fu_510_p3;
    sc_signal< sc_lv<16> > tmp_6_cast99_i_i_fu_472_p1;
    sc_signal< sc_lv<16> > tmp_11_cast_i_i_fu_604_p1;
    sc_signal< sc_lv<13> > row_ind_V_fu_679_p2;
    sc_signal< sc_lv<1> > tmp_14_i_i_fu_685_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< bool > ap_condition_675;
    sc_signal< bool > ap_condition_679;
    sc_signal< bool > ap_condition_368;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_state12;
    static const sc_lv<8> ap_ST_fsm_state13;
    static const sc_lv<8> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<13> ap_const_lv13_2;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<13> ap_const_lv13_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage0_iter4();
    void thread_ap_block_state11_pp1_stage0_iter5();
    void thread_ap_block_state14();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state8_pp1_stage0_iter2();
    void thread_ap_block_state9_pp1_stage0_iter3();
    void thread_ap_condition_368();
    void thread_ap_condition_675();
    void thread_ap_condition_679();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter3_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_p_0177_0_i_i_i_phi_fu_284_p4();
    void thread_ap_phi_mux_p_1_i_i_phi_fu_248_p4();
    void thread_ap_phi_mux_src_buf1_0_V_phi_fu_346_p4();
    void thread_ap_phi_mux_src_buf1_V_0_i_i_phi_fu_358_p4();
    void thread_ap_phi_mux_src_buf2_V_0_i_i_phi_fu_320_p4();
    void thread_ap_phi_mux_src_buf3_0_V_phi_fu_334_p4();
    void thread_ap_phi_mux_src_buf3_V_0_i_i_phi_fu_296_p4();
    void thread_ap_predicate_op105_read_state7();
    void thread_ap_ready();
    void thread_buf_0_V_addr_1_gep_fu_200_p3();
    void thread_buf_0_V_address0();
    void thread_buf_0_V_address1();
    void thread_buf_0_V_ce0();
    void thread_buf_0_V_ce1();
    void thread_buf_0_V_d1();
    void thread_buf_0_V_we1();
    void thread_buf_1_V_addr_1_gep_fu_206_p3();
    void thread_buf_1_V_address0();
    void thread_buf_1_V_address1();
    void thread_buf_1_V_ce0();
    void thread_buf_1_V_ce1();
    void thread_buf_1_V_d1();
    void thread_buf_1_V_we1();
    void thread_buf_2_V_addr_gep_fu_212_p3();
    void thread_buf_2_V_address0();
    void thread_buf_2_V_address1();
    void thread_buf_2_V_ce0();
    void thread_buf_2_V_ce1();
    void thread_buf_2_V_d1();
    void thread_buf_2_V_we1();
    void thread_col_V_1_fu_613_p2();
    void thread_col_V_fu_433_p2();
    void thread_grp_xFGradientX3x3_0_0_s_fu_384_ap_ce();
    void thread_grp_xFGradientY3x3_0_0_s_fu_400_ap_ce();
    void thread_grp_xFSobel3x3_1_0_0_s_fu_367_ap_ce();
    void thread_op2_assign_fu_448_p2();
    void thread_p_0443_3_i_i_fu_572_p3();
    void thread_p_0449_3_i_i_fu_556_p3();
    void thread_p_0455_3_i_i_fu_540_p3();
    void thread_p_1_i_i_12_fu_502_p3();
    void thread_p_2_i_i_13_fu_510_p3();
    void thread_p_gradx_mat_V_V_blk_n();
    void thread_p_gradx_mat_V_V_din();
    void thread_p_gradx_mat_V_V_write();
    void thread_p_grady_mat_V_V_blk_n();
    void thread_p_grady_mat_V_V_din();
    void thread_p_grady_mat_V_V_write();
    void thread_p_i_i_15_fu_691_p3();
    void thread_p_i_i_fu_494_p3();
    void thread_p_src_mat_V_V_blk_n();
    void thread_p_src_mat_V_V_read();
    void thread_p_src_mat_cols_read_blk_n();
    void thread_p_src_mat_cols_read_read();
    void thread_p_src_mat_rows_read_blk_n();
    void thread_p_src_mat_rows_read_read();
    void thread_row_V_fu_699_p2();
    void thread_row_ind_V_fu_679_p2();
    void thread_sel_tmp1_fu_518_p2();
    void thread_sel_tmp2_fu_524_p2();
    void thread_sel_tmp4_fu_548_p3();
    void thread_sel_tmp8_fu_564_p3();
    void thread_sel_tmp_fu_530_p1();
    void thread_tmp_11_cast_i_i_fu_604_p1();
    void thread_tmp_11_i_i_fu_619_p1();
    void thread_tmp_12_i_i_fu_608_p2();
    void thread_tmp_14_i_i_fu_685_p2();
    void thread_tmp_15_i_i_fu_629_p2();
    void thread_tmp_1_cast_i_i_fu_424_p1();
    void thread_tmp_1_fu_416_p1();
    void thread_tmp_1_i_i_fu_439_p1();
    void thread_tmp_2_fu_420_p1();
    void thread_tmp_2_i_i_fu_428_p2();
    void thread_tmp_3_fu_585_p1();
    void thread_tmp_3_i_i_fu_580_p2();
    void thread_tmp_5_cast100_i_i_fu_445_p1();
    void thread_tmp_6_cast99_i_i_fu_472_p1();
    void thread_tmp_6_cast_i_i_fu_454_p1();
    void thread_tmp_7_i_i_fu_458_p2();
    void thread_tmp_8_i_i_fu_476_p2();
    void thread_tmp_9_i_i_fu_482_p2();
    void thread_tmp_fu_534_p2();
    void thread_tmp_i_i_fu_488_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
