// Seed: 3313871273
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri id_8,
    input wor id_9
    , id_15,
    input supply0 id_10,
    output wand id_11,
    input supply0 id_12,
    input tri1 id_13
);
  logic id_16;
  wire  id_17;
  assign module_1.id_4 = 0;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output wand id_4,
    output wor id_5
);
  logic id_7 = id_3;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_0
  );
endmodule
