verilog xil_defaultlib -i "C:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../AD7606.gen/sources_1/ip/ila_0/hdl/verilog" \
"../../../../AD7606.gen/sources_1/ip/ila_0/sim/ila_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
