// Seed: 810481092
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    output tri id_4
    , id_15,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    output wire id_9,
    output wor id_10,
    output wor id_11,
    output supply0 id_12,
    input supply0 id_13
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wand id_7,
    input uwire id_8,
    input wire id_9,
    output supply0 id_10,
    output uwire id_11
    , id_13
);
  assign id_13[1] = id_13;
  module_0(
      id_0, id_11, id_8, id_5, id_11, id_9, id_9, id_9, id_4, id_6, id_1, id_10, id_6, id_8
  );
endmodule
