Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Apr 10 14:50:03 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BMem_wrapper_timing_summary_routed.rpt -rpx BMem_wrapper_timing_summary_routed.rpx
| Design       : BMem_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.766        0.000                      0                   17        0.254        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.766        0.000                      0                   17        0.254        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.372 r  BMem_i/DC32_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.372    BMem_i/DC32_0/U0/div_reg[16]_i_1_n_7
    SLICE_X88Y91         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.611    14.797    BMem_i/DC32_0/U0/clk
    SLICE_X88Y91         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[16]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.138    BMem_i/DC32_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.359 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.359    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_6
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[13]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.351 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.351    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_4
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[15]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.275 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.275    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[14]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.255 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.255    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_7
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[12]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.242 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.242    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_6
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[9]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.234 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.234    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[11]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.158 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.158    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[10]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.138    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_7
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.610    14.796    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[8]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.137    BMem_i/DC32_0/U0/div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 BMem_i/DC32_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.728     5.087    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  BMem_i/DC32_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.145    BMem_i/DC32_0/U0/div_reg_n_0_[1]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.802 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.125 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.125    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_6
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609    14.795    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[5]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)        0.109    15.136    BMem_i/DC32_0/U0/div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  8.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.605     1.438    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  BMem_i/DC32_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.717    BMem_i/DC32_0/U0/div_reg_n_0_[10]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.877     1.946    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[10]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.572    BMem_i/DC32_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.604     1.437    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  BMem_i/DC32_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    BMem_i/DC32_0/U0/div_reg_n_0_[2]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_5
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     1.944    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[2]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.571    BMem_i/DC32_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.605     1.438    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  BMem_i/DC32_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.717    BMem_i/DC32_0/U0/div_reg_n_0_[6]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.877     1.946    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[6]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.572    BMem_i/DC32_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.605     1.438    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  BMem_i/DC32_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.717    BMem_i/DC32_0/U0/div_reg_n_0_[10]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.863 r  BMem_i/DC32_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    BMem_i/DC32_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.877     1.946    BMem_i/DC32_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[11]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.572    BMem_i/DC32_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.604     1.437    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  BMem_i/DC32_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    BMem_i/DC32_0/U0/div_reg_n_0_[2]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.862 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_4
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     1.944    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[3]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.571    BMem_i/DC32_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.605     1.438    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  BMem_i/DC32_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.717    BMem_i/DC32_0/U0/div_reg_n_0_[6]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.863 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_4
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.877     1.946    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[7]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.572    BMem_i/DC32_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.274ns (62.955%)  route 0.161ns (37.045%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.606     1.439    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  BMem_i/DC32_0/U0/div_reg[14]/Q
                         net (fo=13, routed)          0.161     1.765    BMem_i/DC32_0/U0/sel0[0]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.878     1.947    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[14]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.573    BMem_i/DC32_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.604     1.437    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  BMem_i/DC32_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.163     1.764    BMem_i/DC32_0/U0/div_reg_n_0_[0]
    SLICE_X88Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.809 r  BMem_i/DC32_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.809    BMem_i/DC32_0/U0/div[0]_i_5_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.879 r  BMem_i/DC32_0/U0/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    BMem_i/DC32_0/U0/div_reg[0]_i_1_n_7
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     1.944    BMem_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[0]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.571    BMem_i/DC32_0/U0/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.606     1.439    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  BMem_i/DC32_0/U0/div_reg[12]/Q
                         net (fo=1, routed)           0.170     1.774    BMem_i/DC32_0/U0/div_reg_n_0_[12]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  BMem_i/DC32_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    BMem_i/DC32_0/U0/div_reg[12]_i_1_n_7
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.878     1.947    BMem_i/DC32_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[12]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.573    BMem_i/DC32_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BMem_i/DC32_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BMem_i/DC32_0/U0/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.605     1.438    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  BMem_i/DC32_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.170     1.773    BMem_i/DC32_0/U0/div_reg_n_0_[4]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  BMem_i/DC32_0/U0/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    BMem_i/DC32_0/U0/div_reg[4]_i_1_n_7
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.877     1.946    BMem_i/DC32_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  BMem_i/DC32_0/U0/div_reg[4]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.572    BMem_i/DC32_0/U0/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    BMem_i/DC32_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    BMem_i/DC32_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    BMem_i/DC32_0/U0/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    BMem_i/DC32_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    BMem_i/DC32_0/U0/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    BMem_i/DC32_0/U0/div_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BMem_i/DC32_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    BMem_i/DC32_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    BMem_i/DC32_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    BMem_i/DC32_0/U0/div_reg[14]/C



