Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Dec  9 06:05:39 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Device_Wrapper_timing_summary_routed.rpt -rpx Device_Wrapper_timing_summary_routed.rpx
| Design       : Device_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DifficultyDriver/PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DifficultyDriver/PS_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DifficultyDriver/difficulty_reg[15]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DifficultyDriver/difficulty_reg[7]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GameDriver/CountdownTimer/out_of_time_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: GameDriver/TrapSystem/clk_out_flag_reg/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GameDriver/reset_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: LeftButton/control_out_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RightButton/control_out_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TopButton/control_out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.109        0.000                      0                 1017        0.155        0.000                      0                 1017        4.500        0.000                       0                   441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.109        0.000                      0                  961        0.155        0.000                      0                  961        4.500        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.821        0.000                      0                   56        0.322        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 StateController/PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.688ns (28.861%)  route 4.161ns (71.139%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.086    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  StateController/PS_reg[0]/Q
                         net (fo=50, routed)          1.059     6.601    StateController/PS_reg[1]_0[0]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.152     6.753 r  StateController/current_input[3]_i_4/O
                         net (fo=7, routed)           1.053     7.806    StateController/state[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.360     8.166 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          0.687     8.853    StateController/current_input_reg[0]
    SLICE_X45Y44         LUT5 (Prop_lut5_I0_O)        0.348     9.201 r  StateController/current_input[3]_i_8/O
                         net (fo=1, routed)           0.502     9.703    SSEGDriver/to_display3[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.827 r  SSEGDriver/current_input[3]_i_6/O
                         net (fo=1, routed)           0.430    10.257    SSEGDriver/current_input[3]_i_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.381 r  SSEGDriver/current_input[3]_i_2/O
                         net (fo=1, routed)           0.430    10.811    StateController/sseg_out1_reg[3]
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  StateController/current_input[3]_i_1/O
                         net (fo=1, routed)           0.000    10.935    SSEGDriver/D[2]
    SLICE_X44Y42         FDRE                                         r  SSEGDriver/current_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.447    14.788    SSEGDriver/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  SSEGDriver/current_input_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.031    15.044    SSEGDriver/current_input_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 GameDriver/TrapSystem/clk_out_top_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 2.092ns (36.664%)  route 3.614ns (63.336%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.086    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y43         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.419     5.505 r  GameDriver/TrapSystem/clk_out_top_reg[17]/Q
                         net (fo=2, routed)           1.143     6.648    GameDriver/TrapSystem/clk_out_top[17]
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.297     6.945 r  GameDriver/TrapSystem/clk_out_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.945    GameDriver/TrapSystem/clk_out_count1_carry__0_i_3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.478 r  GameDriver/TrapSystem/clk_out_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    GameDriver/TrapSystem/clk_out_count1_carry__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.635 f  GameDriver/TrapSystem/clk_out_count1_carry__1/CO[1]
                         net (fo=29, routed)          1.509     9.144    GameDriver/TrapSystem/clk_out_count1
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.358     9.502 r  GameDriver/TrapSystem/clk_out_flag_i_2/O
                         net (fo=1, routed)           0.962    10.464    GameDriver/TrapSystem/clk_out_flag_i_2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.328    10.792 r  GameDriver/TrapSystem/clk_out_flag_i_1/O
                         net (fo=1, routed)           0.000    10.792    GameDriver/TrapSystem/clk_out_flag_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  GameDriver/TrapSystem/clk_out_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.444    14.785    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/TrapSystem/clk_out_flag_reg/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.077    15.015    GameDriver/TrapSystem/clk_out_flag_reg
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 StateController/PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 1.676ns (29.664%)  route 3.974ns (70.336%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.086    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  StateController/PS_reg[0]/Q
                         net (fo=50, routed)          1.059     6.601    StateController/PS_reg[1]_0[0]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.152     6.753 r  StateController/current_input[3]_i_4/O
                         net (fo=7, routed)           1.053     7.806    StateController/state[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.360     8.166 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          0.913     9.079    StateController/current_input_reg[0]
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.376     9.455 r  StateController/current_input[2]_i_2/O
                         net (fo=1, routed)           0.949    10.404    SSEGDriver/to_display1[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.332    10.736 r  SSEGDriver/current_input[2]_i_1/O
                         net (fo=1, routed)           0.000    10.736    SSEGDriver/current_input[2]_i_1_n_0
    SLICE_X44Y41         FDRE                                         r  SSEGDriver/current_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.447    14.788    SSEGDriver/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  SSEGDriver/current_input_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.029    15.042    SSEGDriver/current_input_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 StateController/PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.564ns (27.784%)  route 4.065ns (72.216%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.086    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  StateController/PS_reg[0]/Q
                         net (fo=50, routed)          1.059     6.601    StateController/PS_reg[1]_0[0]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.152     6.753 r  StateController/current_input[3]_i_4/O
                         net (fo=7, routed)           1.053     7.806    StateController/state[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.360     8.166 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          1.217     9.383    StateController/current_input_reg[0]
    SLICE_X47Y44         LUT5 (Prop_lut5_I0_O)        0.348     9.731 r  StateController/current_input[1]_i_6/O
                         net (fo=1, routed)           0.291    10.023    SSEGDriver/to_display3[0]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  SSEGDriver/current_input[1]_i_3/O
                         net (fo=1, routed)           0.445    10.591    StateController/sseg_out2_reg[1]
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124    10.715 r  StateController/current_input[1]_i_1/O
                         net (fo=1, routed)           0.000    10.715    SSEGDriver/D[1]
    SLICE_X45Y42         FDRE                                         r  SSEGDriver/current_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.447    14.788    SSEGDriver/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  SSEGDriver/current_input_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.029    15.042    SSEGDriver/current_input_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 StateController/PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.564ns (28.404%)  route 3.942ns (71.596%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.086    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  StateController/PS_reg[0]/Q
                         net (fo=50, routed)          1.059     6.601    StateController/PS_reg[1]_0[0]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.152     6.753 r  StateController/current_input[3]_i_4/O
                         net (fo=7, routed)           1.053     7.806    StateController/state[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.360     8.166 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          0.837     9.004    SSEGDriver/PS_reg[1]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.348     9.352 f  SSEGDriver/current_input[4]_i_7/O
                         net (fo=1, routed)           0.429     9.781    StateController/FSM_onehot_sseg_an_wire_reg[4]
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.905 f  StateController/current_input[4]_i_4/O
                         net (fo=1, routed)           0.564    10.469    SSEGDriver/sseg_out0_reg[4]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  SSEGDriver/current_input[4]_i_1/O
                         net (fo=1, routed)           0.000    10.593    SSEGDriver/current_input[4]_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  SSEGDriver/current_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.447    14.788    SSEGDriver/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  SSEGDriver/current_input_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.029    15.042    SSEGDriver/current_input_reg[4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 StateController/PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.832ns (34.802%)  route 3.432ns (65.198%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.086    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  StateController/PS_reg[0]/Q
                         net (fo=50, routed)          1.059     6.601    StateController/PS_reg[1]_0[0]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.152     6.753 r  StateController/current_input[3]_i_4/O
                         net (fo=7, routed)           1.053     7.806    StateController/state[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.360     8.166 r  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          0.724     8.890    StateController/current_input_reg[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.348     9.238 r  StateController/current_input[5]_i_9/O
                         net (fo=1, routed)           0.000     9.238    SSEGDriver/to_display2[1]
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     9.455 r  SSEGDriver/current_input_reg[5]_i_4/O
                         net (fo=1, routed)           0.596    10.051    StateController/FSM_onehot_sseg_an_wire_reg[2]_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.299    10.350 r  StateController/current_input[5]_i_2/O
                         net (fo=1, routed)           0.000    10.350    SSEGDriver/D[3]
    SLICE_X44Y42         FDRE                                         r  SSEGDriver/current_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.447    14.788    SSEGDriver/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  SSEGDriver/current_input_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.032    15.045    SSEGDriver/current_input_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 CenterButton/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CenterButton/count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.090ns (23.242%)  route 3.600ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    CenterButton/clk_IBUF_BUFG
    SLICE_X28Y39         FDSE                                         r  CenterButton/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDSE (Prop_fdse_C_Q)         0.419     5.504 f  CenterButton/count_reg[20]/Q
                         net (fo=2, routed)           0.992     6.496    CenterButton/count_reg_n_0_[20]
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  CenterButton/control_out_i_2__1/O
                         net (fo=2, routed)           0.680     7.475    CenterButton/control_out_i_2__1_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.599 r  CenterButton/count[23]_i_5__1/O
                         net (fo=1, routed)           0.571     8.170    CenterButton/count[23]_i_5__1_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.294 r  CenterButton/count[23]_i_2__1/O
                         net (fo=25, routed)          0.661     8.955    CenterButton/count[23]_i_2__1_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.079 r  CenterButton/count[23]_i_1/O
                         net (fo=23, routed)          0.696     9.775    CenterButton/count[23]_i_1_n_0
    SLICE_X30Y36         FDSE                                         r  CenterButton/count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.440    14.781    CenterButton/clk_IBUF_BUFG
    SLICE_X30Y36         FDSE                                         r  CenterButton/count_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y36         FDSE (Setup_fdse_C_S)       -0.524    14.482    CenterButton/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 CenterButton/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CenterButton/count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.090ns (23.242%)  route 3.600ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    CenterButton/clk_IBUF_BUFG
    SLICE_X28Y39         FDSE                                         r  CenterButton/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDSE (Prop_fdse_C_Q)         0.419     5.504 f  CenterButton/count_reg[20]/Q
                         net (fo=2, routed)           0.992     6.496    CenterButton/count_reg_n_0_[20]
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  CenterButton/control_out_i_2__1/O
                         net (fo=2, routed)           0.680     7.475    CenterButton/control_out_i_2__1_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.599 r  CenterButton/count[23]_i_5__1/O
                         net (fo=1, routed)           0.571     8.170    CenterButton/count[23]_i_5__1_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.294 r  CenterButton/count[23]_i_2__1/O
                         net (fo=25, routed)          0.661     8.955    CenterButton/count[23]_i_2__1_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.079 r  CenterButton/count[23]_i_1/O
                         net (fo=23, routed)          0.696     9.775    CenterButton/count[23]_i_1_n_0
    SLICE_X30Y36         FDSE                                         r  CenterButton/count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.440    14.781    CenterButton/clk_IBUF_BUFG
    SLICE_X30Y36         FDSE                                         r  CenterButton/count_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y36         FDSE (Setup_fdse_C_S)       -0.524    14.482    CenterButton/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 CenterButton/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CenterButton/count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.090ns (23.203%)  route 3.608ns (76.797%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    CenterButton/clk_IBUF_BUFG
    SLICE_X28Y39         FDSE                                         r  CenterButton/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDSE (Prop_fdse_C_Q)         0.419     5.504 f  CenterButton/count_reg[20]/Q
                         net (fo=2, routed)           0.992     6.496    CenterButton/count_reg_n_0_[20]
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  CenterButton/control_out_i_2__1/O
                         net (fo=2, routed)           0.680     7.475    CenterButton/control_out_i_2__1_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.599 r  CenterButton/count[23]_i_5__1/O
                         net (fo=1, routed)           0.571     8.170    CenterButton/count[23]_i_5__1_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.294 r  CenterButton/count[23]_i_2__1/O
                         net (fo=25, routed)          0.661     8.955    CenterButton/count[23]_i_2__1_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.079 r  CenterButton/count[23]_i_1/O
                         net (fo=23, routed)          0.704     9.783    CenterButton/count[23]_i_1_n_0
    SLICE_X28Y35         FDSE                                         r  CenterButton/count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.442    14.783    CenterButton/clk_IBUF_BUFG
    SLICE_X28Y35         FDSE                                         r  CenterButton/count_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y35         FDSE (Setup_fdse_C_S)       -0.429    14.593    CenterButton/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 CenterButton/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CenterButton/count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.090ns (23.203%)  route 3.608ns (76.797%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    CenterButton/clk_IBUF_BUFG
    SLICE_X28Y39         FDSE                                         r  CenterButton/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDSE (Prop_fdse_C_Q)         0.419     5.504 f  CenterButton/count_reg[20]/Q
                         net (fo=2, routed)           0.992     6.496    CenterButton/count_reg_n_0_[20]
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  CenterButton/control_out_i_2__1/O
                         net (fo=2, routed)           0.680     7.475    CenterButton/control_out_i_2__1_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.599 r  CenterButton/count[23]_i_5__1/O
                         net (fo=1, routed)           0.571     8.170    CenterButton/count[23]_i_5__1_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.294 r  CenterButton/count[23]_i_2__1/O
                         net (fo=25, routed)          0.661     8.955    CenterButton/count[23]_i_2__1_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     9.079 r  CenterButton/count[23]_i_1/O
                         net (fo=23, routed)          0.704     9.783    CenterButton/count[23]_i_1_n_0
    SLICE_X28Y35         FDSE                                         r  CenterButton/count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.442    14.783    CenterButton/clk_IBUF_BUFG
    SLICE_X28Y35         FDSE                                         r  CenterButton/count_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y35         FDSE (Setup_fdse_C_S)       -0.429    14.593    CenterButton/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/ones_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.511%)  route 0.074ns (34.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.446    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  GameDriver/ConvertToBCD/ones_tmp_reg[1]/Q
                         net (fo=5, routed)           0.074     1.661    GameDriver/ConvertToBCD/ones_tmp_reg_n_0_[1]
    SLICE_X41Y46         FDRE                                         r  GameDriver/ConvertToBCD/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     1.960    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  GameDriver/ConvertToBCD/ones_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.047     1.506    GameDriver/ConvertToBCD/ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/prev_error_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.737%)  route 0.304ns (59.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  GameDriver/TrapSystem/prev_error_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  GameDriver/TrapSystem/prev_error_sum_reg[3]/Q
                         net (fo=30, routed)          0.304     1.913    GameDriver/PatternSystem/prev_error_sum_reg[3][3]
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.958 r  GameDriver/PatternSystem/clk_out_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.958    GameDriver/TrapSystem/prev_error_sum_reg[3]_0[12]
    SLICE_X32Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[12]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X32Y43         FDCE (Hold_fdce_C_D)         0.092     1.802    GameDriver/TrapSystem/clk_out_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CenterButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.704%)  route 0.335ns (64.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    CenterButton/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  CenterButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CenterButton/control_out_reg/Q
                         net (fo=2, routed)           0.335     1.921    StateController/btn_valid_center
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.966 r  StateController/PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    StateController/NS[1]
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.092     1.802    StateController/PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/prev_error_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.190%)  route 0.324ns (60.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  GameDriver/TrapSystem/prev_error_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  GameDriver/TrapSystem/prev_error_sum_reg[3]/Q
                         net (fo=30, routed)          0.324     1.933    GameDriver/PatternSystem/prev_error_sum_reg[3][3]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.978 r  GameDriver/PatternSystem/clk_out_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.978    GameDriver/TrapSystem/prev_error_sum_reg[3]_0[4]
    SLICE_X32Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y41         FDCE (Hold_fdce_C_D)         0.092     1.801    GameDriver/TrapSystem/clk_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/prev_error_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.523%)  route 0.334ns (61.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  GameDriver/TrapSystem/prev_error_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  GameDriver/TrapSystem/prev_error_sum_reg[3]/Q
                         net (fo=30, routed)          0.334     1.943    GameDriver/PatternSystem/prev_error_sum_reg[3][3]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.988 r  GameDriver/PatternSystem/clk_out_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.988    GameDriver/TrapSystem/prev_error_sum_reg[3]_0[3]
    SLICE_X32Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y41         FDCE (Hold_fdce_C_D)         0.091     1.800    GameDriver/TrapSystem/clk_out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/hundreds_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/hundreds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.828%)  route 0.121ns (46.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.446    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  GameDriver/ConvertToBCD/hundreds_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  GameDriver/ConvertToBCD/hundreds_tmp_reg[0]/Q
                         net (fo=5, routed)           0.121     1.708    GameDriver/ConvertToBCD/hundreds_tmp[0]
    SLICE_X41Y46         FDRE                                         r  GameDriver/ConvertToBCD/hundreds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     1.960    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  GameDriver/ConvertToBCD/hundreds_reg[0]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.046     1.505    GameDriver/ConvertToBCD/hundreds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DifficultyDriver/GenExpression/sseg_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.246%)  route 0.123ns (39.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/Q
                         net (fo=25, routed)          0.123     1.709    DifficultyDriver/GenExpression/scroll_point[2]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.754 r  DifficultyDriver/GenExpression/sseg_out1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    DifficultyDriver/GenExpression/sseg_out1[0]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out1_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.550    DifficultyDriver/GenExpression/sseg_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DifficultyDriver/GenExpression/sseg_out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.052%)  route 0.124ns (39.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/Q
                         net (fo=25, routed)          0.124     1.710    DifficultyDriver/GenExpression/scroll_point[2]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.755 r  DifficultyDriver/GenExpression/sseg_out0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    DifficultyDriver/GenExpression/sseg_out0[0]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out0_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.091     1.549    DifficultyDriver/GenExpression/sseg_out0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/clk_out_top_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.446    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y43         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  GameDriver/TrapSystem/clk_out_top_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    GameDriver/TrapSystem/clk_out_top[15]
    SLICE_X33Y43         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y43         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDPE (Hold_fdpe_C_D)         0.047     1.493    GameDriver/TrapSystem/clk_out_top_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DifficultyDriver/GenExpression/sseg_out2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.551%)  route 0.132ns (41.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[1]/Q
                         net (fo=26, routed)          0.132     1.718    DifficultyDriver/GenExpression/scroll_point[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  DifficultyDriver/GenExpression/sseg_out2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    DifficultyDriver/GenExpression/sseg_out2[1]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    DifficultyDriver/GenExpression/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  DifficultyDriver/GenExpression/sseg_out2_reg[1]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.550    DifficultyDriver/GenExpression/sseg_out2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   BottomButton/control_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   CenterButton/control_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   DifficultyDriver/GenExpression/sseg_out0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46   DifficultyDriver/GenExpression/sseg_out0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y41   DifficultyDriver/GenExpression/sseg_out0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   DifficultyDriver/GenExpression/sseg_out0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   DifficultyDriver/GenExpression/sseg_out0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   DifficultyDriver/GenExpression/sseg_out0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   DifficultyDriver/GenExpression/sseg_out0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   DifficultyDriver/GenExpression/sseg_out0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   DifficultyDriver/GenExpression/sseg_out0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   DifficultyDriver/GenExpression/sseg_out1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   DifficultyDriver/GenExpression/sseg_out1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   BottomButton/control_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   RightButton/control_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   BottomButton/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   BottomButton/count_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   BottomButton/count_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   BottomButton/count_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   BottomButton/count_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   BottomButton/count_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   BottomButton/count_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   BottomButton/count_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y43         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[11]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y43         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[12]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y43         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[15]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y44         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[18]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y44         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[19]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y44         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[20]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y45         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[22]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.745ns (20.537%)  route 2.883ns (79.463%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.775     8.713    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y45         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.786    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[25]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    GameDriver/TrapSystem/clk_out_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.745ns (20.543%)  route 2.882ns (79.457%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.774     8.712    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y41         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.444    14.785    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    GameDriver/TrapSystem/clk_out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.745ns (20.543%)  route 2.882ns (79.457%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.085    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.563 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          1.108     6.671    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.267     6.938 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.774     8.712    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y41         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.444    14.785    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[4]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    GameDriver/TrapSystem/clk_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 BottomButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.844%)  route 0.335ns (67.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.558     1.441    BottomButton/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  BottomButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  BottomButton/control_out_reg/Q
                         net (fo=2, routed)           0.335     1.940    StateController/AR[0]
    SLICE_X40Y41         FDCE                                         f  StateController/PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    StateController/PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 BottomButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.844%)  route 0.335ns (67.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.558     1.441    BottomButton/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  BottomButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  BottomButton/control_out_reg/Q
                         net (fo=2, routed)           0.335     1.940    StateController/AR[0]
    SLICE_X40Y41         FDCE                                         f  StateController/PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    StateController/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  StateController/PS_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    StateController/PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.227ns (17.290%)  route 1.086ns (82.710%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.623     2.758    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y43         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[10]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    GameDriver/TrapSystem/clk_out_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.227ns (17.290%)  route 1.086ns (82.710%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.623     2.758    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y43         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[13]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    GameDriver/TrapSystem/clk_out_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.227ns (17.290%)  route 1.086ns (82.710%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.623     2.758    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y43         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[16]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    GameDriver/TrapSystem/clk_out_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.227ns (17.290%)  route 1.086ns (82.710%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.623     2.758    GameDriver/TrapSystem/AR[0]
    SLICE_X30Y41         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    GameDriver/TrapSystem/clk_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.227ns (17.277%)  route 1.087ns (82.723%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.624     2.759    GameDriver/TrapSystem/AR[0]
    SLICE_X30Y46         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[23]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    GameDriver/TrapSystem/clk_out_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.227ns (17.277%)  route 1.087ns (82.723%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.624     2.759    GameDriver/TrapSystem/AR[0]
    SLICE_X30Y46         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     1.959    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[24]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    GameDriver/TrapSystem/clk_out_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.227ns (17.290%)  route 1.086ns (82.710%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.623     2.758    GameDriver/TrapSystem/AR[0]
    SLICE_X30Y41         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    GameDriver/TrapSystem/clk_out_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.227ns (17.290%)  route 1.086ns (82.710%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.445    GameDriver/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.463     2.056    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     2.135 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.623     2.758    GameDriver/TrapSystem/AR[0]
    SLICE_X31Y42         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.831     1.958    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    GameDriver/TrapSystem/clk_out_top_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.141    





