[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SeqUseNonTemp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 205
LIB: work
FILE: ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv
n<> u<204> t<Top_level_rule> c<1> l<2:1> el<55:3>
  n<> u<1> t<Null_rule> p<204> s<202> l<2:1> el<2:1>
  n<> u<202> t<Source_text> p<204> c<201> s<203> l<2:1> el<29:10>
    n<> u<201> t<Description> p<202> c<200> l<2:1> el<29:10>
      n<> u<200> t<Module_declaration> p<201> c<6> l<2:1> el<29:10>
        n<> u<6> t<Module_nonansi_header> p<200> c<2> s<23> l<2:1> el<2:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<2:11> el<2:11>
          n<> u<5> t<Port_list> p<6> l<2:11> el<2:13>
        n<> u<23> t<Module_item> p<200> c<22> s<69> l<3:1> el<3:25>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<3:1> el<3:25>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<3:1> el<3:25>
              n<> u<20> t<Module_common_item> p<21> c<19> l<3:1> el<3:25>
                n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<3:1> el<3:25>
                  n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:1> el<3:25>
                    n<> u<17> t<Data_declaration> p<18> c<16> l<3:1> el<3:25>
                      n<> u<16> t<Variable_declaration> p<17> c<8> l<3:1> el<3:25>
                        n<> u<8> t<Data_type> p<16> c<7> s<15> l<3:1> el<3:6>
                          n<> u<7> t<IntVec_TypeLogic> p<8> l<3:1> el<3:6>
                        n<> u<15> t<Variable_decl_assignment_list> p<16> c<10> l<3:7> el<3:24>
                          n<> u<10> t<Variable_decl_assignment> p<15> c<9> s<12> l<3:7> el<3:12>
                            n<count> u<9> t<STRING_CONST> p<10> l<3:7> el<3:12>
                          n<> u<12> t<Variable_decl_assignment> p<15> c<11> s<14> l<3:14> el<3:17>
                            n<clk> u<11> t<STRING_CONST> p<12> l<3:14> el<3:17>
                          n<> u<14> t<Variable_decl_assignment> p<15> c<13> l<3:19> el<3:24>
                            n<reset> u<13> t<STRING_CONST> p<14> l<3:19> el<3:24>
        n<> u<69> t<Module_item> p<200> c<68> s<70> l<5:1> el<7:12>
          n<> u<68> t<Non_port_module_item> p<69> c<67> l<5:1> el<7:12>
            n<> u<67> t<Module_or_generate_item> p<68> c<66> l<5:1> el<7:12>
              n<> u<66> t<Module_common_item> p<67> c<65> l<5:1> el<7:12>
                n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<5:1> el<7:12>
                  n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<5:1> el<7:12>
                    n<> u<63> t<Assertion_item_declaration> p<64> c<62> l<5:1> el<7:12>
                      n<> u<62> t<Sequence_declaration> p<63> c<24> l<5:1> el<7:12>
                        n<seq_count_increment> u<24> t<STRING_CONST> p<62> s<60> l<5:10> el<5:29>
                        n<> u<60> t<Sequence_expr> p<62> c<31> s<61> l<6:1> el<6:52>
                          n<> u<31> t<Clocking_event> p<60> c<30> s<59> l<6:1> el<6:15>
                            n<> u<30> t<Event_expression> p<31> c<25> l<6:3> el<6:14>
                              n<> u<25> t<Edge_Posedge> p<30> s<29> l<6:3> el<6:10>
                              n<> u<29> t<Expression> p<30> c<28> l<6:11> el<6:14>
                                n<> u<28> t<Primary> p<29> c<27> l<6:11> el<6:14>
                                  n<> u<27> t<Primary_literal> p<28> c<26> l<6:11> el<6:14>
                                    n<clk> u<26> t<STRING_CONST> p<27> l<6:11> el<6:14>
                          n<> u<59> t<Sequence_expr> p<60> c<44> l<6:16> el<6:52>
                            n<> u<44> t<Sequence_expr> p<59> c<43> s<58> l<6:16> el<6:30>
                              n<> u<43> t<Expression_or_dist> p<44> c<42> l<6:16> el<6:30>
                                n<> u<42> t<Expression> p<43> c<41> l<6:16> el<6:30>
                                  n<> u<41> t<Expression> p<42> c<35> l<6:17> el<6:29>
                                    n<> u<35> t<Expression> p<41> c<34> s<40> l<6:17> el<6:22>
                                      n<> u<34> t<Primary> p<35> c<33> l<6:17> el<6:22>
                                        n<> u<33> t<Primary_literal> p<34> c<32> l<6:17> el<6:22>
                                          n<count> u<32> t<STRING_CONST> p<33> l<6:17> el<6:22>
                                    n<> u<40> t<BinOp_Plus> p<41> s<39> l<6:23> el<6:24>
                                    n<> u<39> t<Expression> p<41> c<38> l<6:25> el<6:29>
                                      n<> u<38> t<Primary> p<39> c<37> l<6:25> el<6:29>
                                        n<> u<37> t<Primary_literal> p<38> c<36> l<6:25> el<6:29>
                                          n<> u<36> t<Number_1Tickb1> p<37> l<6:25> el<6:29>
                            n<> u<58> t<OR> p<59> s<57> l<6:31> el<6:33>
                            n<> u<57> t<Sequence_expr> p<59> c<56> l<6:34> el<6:52>
                              n<> u<56> t<Expression_or_dist> p<57> c<55> l<6:34> el<6:52>
                                n<> u<55> t<Expression> p<56> c<54> l<6:34> el<6:52>
                                  n<> u<54> t<Expression> p<55> c<48> l<6:35> el<6:51>
                                    n<> u<48> t<Expression> p<54> c<47> s<53> l<6:35> el<6:40>
                                      n<> u<47> t<Primary> p<48> c<46> l<6:35> el<6:40>
                                        n<> u<46> t<Primary_literal> p<47> c<45> l<6:35> el<6:40>
                                          n<count> u<45> t<STRING_CONST> p<46> l<6:35> el<6:40>
                                    n<> u<53> t<BinOp_Equiv> p<54> s<52> l<6:41> el<6:43>
                                    n<> u<52> t<Expression> p<54> c<51> l<6:44> el<6:51>
                                      n<> u<51> t<Primary> p<52> c<50> l<6:44> el<6:51>
                                        n<> u<50> t<Primary_literal> p<51> c<49> l<6:44> el<6:51>
                                          n<4'b1111> u<49> t<INT_CONST> p<50> l<6:44> el<6:51>
                        n<> u<61> t<ENDSEQUENCE> p<62> l<7:1> el<7:12>
        n<// OK> u<70> t<LINE_COMMENT> p<200> s<96> l<9:1> el<9:6>
        n<> u<96> t<Module_item> p<200> c<95> s<97> l<10:1> el<12:12>
          n<> u<95> t<Non_port_module_item> p<96> c<94> l<10:1> el<12:12>
            n<> u<94> t<Module_or_generate_item> p<95> c<93> l<10:1> el<12:12>
              n<> u<93> t<Module_common_item> p<94> c<92> l<10:1> el<12:12>
                n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<10:1> el<12:12>
                  n<> u<91> t<Package_or_generate_item_declaration> p<92> c<90> l<10:1> el<12:12>
                    n<> u<90> t<Assertion_item_declaration> p<91> c<89> l<10:1> el<12:12>
                      n<> u<89> t<Property_declaration> p<90> c<71> l<10:1> el<12:12>
                        n<p1_count_increment> u<71> t<STRING_CONST> p<89> s<87> l<10:10> el<10:28>
                        n<> u<87> t<Property_spec> p<89> c<86> s<88> l<11:3> el<11:32>
                          n<> u<86> t<Property_expr> p<87> c<77> l<11:3> el<11:32>
                            n<> u<77> t<Sequence_expr> p<86> c<76> s<85> l<11:3> el<11:22>
                              n<> u<76> t<Expression_or_dist> p<77> c<75> l<11:3> el<11:22>
                                n<> u<75> t<Expression> p<76> c<74> l<11:3> el<11:22>
                                  n<> u<74> t<Primary> p<75> c<73> l<11:3> el<11:22>
                                    n<> u<73> t<Primary_literal> p<74> c<72> l<11:3> el<11:22>
                                      n<seq_count_increment> u<72> t<STRING_CONST> p<73> l<11:3> el<11:22>
                            n<> u<85> t<NON_OVERLAP_IMPLY> p<86> s<84> l<11:23> el<11:26>
                            n<> u<84> t<Property_expr> p<86> c<83> l<11:27> el<11:32>
                              n<> u<83> t<Sequence_expr> p<84> c<82> l<11:27> el<11:32>
                                n<> u<82> t<Expression_or_dist> p<83> c<81> l<11:27> el<11:32>
                                  n<> u<81> t<Expression> p<82> c<80> l<11:27> el<11:32>
                                    n<> u<80> t<Primary> p<81> c<79> l<11:27> el<11:32>
                                      n<> u<79> t<Primary_literal> p<80> c<78> l<11:27> el<11:32>
                                        n<count> u<78> t<STRING_CONST> p<79> l<11:27> el<11:32>
                        n<> u<88> t<ENDPROPERTY> p<89> l<12:1> el<12:12>
        n<// OK> u<97> t<LINE_COMMENT> p<200> s<130> l<14:1> el<14:6>
        n<> u<130> t<Module_item> p<200> c<129> s<131> l<15:1> el<17:12>
          n<> u<129> t<Non_port_module_item> p<130> c<128> l<15:1> el<17:12>
            n<> u<128> t<Module_or_generate_item> p<129> c<127> l<15:1> el<17:12>
              n<> u<127> t<Module_common_item> p<128> c<126> l<15:1> el<17:12>
                n<> u<126> t<Module_or_generate_item_declaration> p<127> c<125> l<15:1> el<17:12>
                  n<> u<125> t<Package_or_generate_item_declaration> p<126> c<124> l<15:1> el<17:12>
                    n<> u<124> t<Assertion_item_declaration> p<125> c<123> l<15:1> el<17:12>
                      n<> u<123> t<Property_declaration> p<124> c<98> l<15:1> el<17:12>
                        n<p1_count_increment> u<98> t<STRING_CONST> p<123> s<121> l<15:10> el<15:28>
                        n<> u<121> t<Property_spec> p<123> c<105> s<122> l<16:3> el<16:47>
                          n<> u<105> t<Clocking_event> p<121> c<104> s<120> l<16:3> el<16:17>
                            n<> u<104> t<Event_expression> p<105> c<99> l<16:5> el<16:16>
                              n<> u<99> t<Edge_Posedge> p<104> s<103> l<16:5> el<16:12>
                              n<> u<103> t<Expression> p<104> c<102> l<16:13> el<16:16>
                                n<> u<102> t<Primary> p<103> c<101> l<16:13> el<16:16>
                                  n<> u<101> t<Primary_literal> p<102> c<100> l<16:13> el<16:16>
                                    n<clk> u<100> t<STRING_CONST> p<101> l<16:13> el<16:16>
                          n<> u<120> t<Property_expr> p<121> c<111> l<16:18> el<16:47>
                            n<> u<111> t<Sequence_expr> p<120> c<110> s<119> l<16:18> el<16:37>
                              n<> u<110> t<Expression_or_dist> p<111> c<109> l<16:18> el<16:37>
                                n<> u<109> t<Expression> p<110> c<108> l<16:18> el<16:37>
                                  n<> u<108> t<Primary> p<109> c<107> l<16:18> el<16:37>
                                    n<> u<107> t<Primary_literal> p<108> c<106> l<16:18> el<16:37>
                                      n<seq_count_increment> u<106> t<STRING_CONST> p<107> l<16:18> el<16:37>
                            n<> u<119> t<NON_OVERLAP_IMPLY> p<120> s<118> l<16:38> el<16:41>
                            n<> u<118> t<Property_expr> p<120> c<117> l<16:42> el<16:47>
                              n<> u<117> t<Sequence_expr> p<118> c<116> l<16:42> el<16:47>
                                n<> u<116> t<Expression_or_dist> p<117> c<115> l<16:42> el<16:47>
                                  n<> u<115> t<Expression> p<116> c<114> l<16:42> el<16:47>
                                    n<> u<114> t<Primary> p<115> c<113> l<16:42> el<16:47>
                                      n<> u<113> t<Primary_literal> p<114> c<112> l<16:42> el<16:47>
                                        n<count> u<112> t<STRING_CONST> p<113> l<16:42> el<16:47>
                        n<> u<122> t<ENDPROPERTY> p<123> l<17:1> el<17:12>
        n<// Not OK> u<131> t<LINE_COMMENT> p<200> s<164> l<19:1> el<19:10>
        n<> u<164> t<Module_item> p<200> c<163> s<165> l<20:1> el<22:12>
          n<> u<163> t<Non_port_module_item> p<164> c<162> l<20:1> el<22:12>
            n<> u<162> t<Module_or_generate_item> p<163> c<161> l<20:1> el<22:12>
              n<> u<161> t<Module_common_item> p<162> c<160> l<20:1> el<22:12>
                n<> u<160> t<Module_or_generate_item_declaration> p<161> c<159> l<20:1> el<22:12>
                  n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<20:1> el<22:12>
                    n<> u<158> t<Assertion_item_declaration> p<159> c<157> l<20:1> el<22:12>
                      n<> u<157> t<Property_declaration> p<158> c<132> l<20:1> el<22:12>
                        n<p2_count_increment> u<132> t<STRING_CONST> p<157> s<155> l<20:10> el<20:28>
                        n<> u<155> t<Property_spec> p<157> c<139> s<156> l<21:3> el<21:47>
                          n<> u<139> t<Clocking_event> p<155> c<138> s<154> l<21:3> el<21:17>
                            n<> u<138> t<Event_expression> p<139> c<133> l<21:5> el<21:16>
                              n<> u<133> t<Edge_Posedge> p<138> s<137> l<21:5> el<21:12>
                              n<> u<137> t<Expression> p<138> c<136> l<21:13> el<21:16>
                                n<> u<136> t<Primary> p<137> c<135> l<21:13> el<21:16>
                                  n<> u<135> t<Primary_literal> p<136> c<134> l<21:13> el<21:16>
                                    n<clk> u<134> t<STRING_CONST> p<135> l<21:13> el<21:16>
                          n<> u<154> t<Property_expr> p<155> c<145> l<21:18> el<21:47>
                            n<> u<145> t<Sequence_expr> p<154> c<144> s<153> l<21:18> el<21:23>
                              n<> u<144> t<Expression_or_dist> p<145> c<143> l<21:18> el<21:23>
                                n<> u<143> t<Expression> p<144> c<142> l<21:18> el<21:23>
                                  n<> u<142> t<Primary> p<143> c<141> l<21:18> el<21:23>
                                    n<> u<141> t<Primary_literal> p<142> c<140> l<21:18> el<21:23>
                                      n<count> u<140> t<STRING_CONST> p<141> l<21:18> el<21:23>
                            n<> u<153> t<NON_OVERLAP_IMPLY> p<154> s<152> l<21:24> el<21:27>
                            n<> u<152> t<Property_expr> p<154> c<151> l<21:28> el<21:47>
                              n<> u<151> t<Sequence_expr> p<152> c<150> l<21:28> el<21:47>
                                n<> u<150> t<Expression_or_dist> p<151> c<149> l<21:28> el<21:47>
                                  n<> u<149> t<Expression> p<150> c<148> l<21:28> el<21:47>
                                    n<> u<148> t<Primary> p<149> c<147> l<21:28> el<21:47>
                                      n<> u<147> t<Primary_literal> p<148> c<146> l<21:28> el<21:47>
                                        n<seq_count_increment> u<146> t<STRING_CONST> p<147> l<21:28> el<21:47>
                        n<> u<156> t<ENDPROPERTY> p<157> l<22:1> el<22:12>
        n<// Not OK> u<165> t<LINE_COMMENT> p<200> s<198> l<24:1> el<24:10>
        n<> u<198> t<Module_item> p<200> c<197> s<199> l<25:1> el<27:12>
          n<> u<197> t<Non_port_module_item> p<198> c<196> l<25:1> el<27:12>
            n<> u<196> t<Module_or_generate_item> p<197> c<195> l<25:1> el<27:12>
              n<> u<195> t<Module_common_item> p<196> c<194> l<25:1> el<27:12>
                n<> u<194> t<Module_or_generate_item_declaration> p<195> c<193> l<25:1> el<27:12>
                  n<> u<193> t<Package_or_generate_item_declaration> p<194> c<192> l<25:1> el<27:12>
                    n<> u<192> t<Assertion_item_declaration> p<193> c<191> l<25:1> el<27:12>
                      n<> u<191> t<Property_declaration> p<192> c<166> l<25:1> el<27:12>
                        n<p3_count_increment> u<166> t<STRING_CONST> p<191> s<189> l<25:10> el<25:28>
                        n<> u<189> t<Property_spec> p<191> c<173> s<190> l<26:3> el<26:61>
                          n<> u<173> t<Clocking_event> p<189> c<172> s<188> l<26:3> el<26:17>
                            n<> u<172> t<Event_expression> p<173> c<167> l<26:5> el<26:16>
                              n<> u<167> t<Edge_Posedge> p<172> s<171> l<26:5> el<26:12>
                              n<> u<171> t<Expression> p<172> c<170> l<26:13> el<26:16>
                                n<> u<170> t<Primary> p<171> c<169> l<26:13> el<26:16>
                                  n<> u<169> t<Primary_literal> p<170> c<168> l<26:13> el<26:16>
                                    n<clk> u<168> t<STRING_CONST> p<169> l<26:13> el<26:16>
                          n<> u<188> t<Property_expr> p<189> c<179> l<26:18> el<26:61>
                            n<> u<179> t<Sequence_expr> p<188> c<178> s<187> l<26:18> el<26:37>
                              n<> u<178> t<Expression_or_dist> p<179> c<177> l<26:18> el<26:37>
                                n<> u<177> t<Expression> p<178> c<176> l<26:18> el<26:37>
                                  n<> u<176> t<Primary> p<177> c<175> l<26:18> el<26:37>
                                    n<> u<175> t<Primary_literal> p<176> c<174> l<26:18> el<26:37>
                                      n<seq_count_increment> u<174> t<STRING_CONST> p<175> l<26:18> el<26:37>
                            n<> u<187> t<NON_OVERLAP_IMPLY> p<188> s<186> l<26:38> el<26:41>
                            n<> u<186> t<Property_expr> p<188> c<185> l<26:42> el<26:61>
                              n<> u<185> t<Sequence_expr> p<186> c<184> l<26:42> el<26:61>
                                n<> u<184> t<Expression_or_dist> p<185> c<183> l<26:42> el<26:61>
                                  n<> u<183> t<Expression> p<184> c<182> l<26:42> el<26:61>
                                    n<> u<182> t<Primary> p<183> c<181> l<26:42> el<26:61>
                                      n<> u<181> t<Primary_literal> p<182> c<180> l<26:42> el<26:61>
                                        n<seq_count_increment> u<180> t<STRING_CONST> p<181> l<26:42> el<26:61>
                        n<> u<190> t<ENDPROPERTY> p<191> l<27:1> el<27:12>
        n<> u<199> t<ENDMODULE> p<200> l<29:1> el<29:10>
  n</*\nmodule system_assertion();\n\nlogic clk = 0;\nalways #1 clk = ~clk;\n\nlogic req, gnt;\n\n//-------------------------------------------------\n// Property Specification Layer\n//-------------------------------------------------\nsequence s_req;\n  @ (posedge clk)\n  $rose(req) ##1 $past(!req,1);\nendsequence\n\n\nproperty system_prop;\n  @ (posedge clk) \n  s_req |=> s_gnt;\nendproperty\n\nendmodule\n\n*/> u<203> t<BLOCK_COMMENT> p<204> l<2:1> el<29:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClockedSeq                                             1
Constant                                               2
Design                                                 1
Identifier                                             1
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
MulticlockSequenceExpr                                 1
Net                                                    3
Operation                                             11
PropertyDecl                                           4
PropertySpec                                           4
RefObj                                                14
RefTypespec                                            3
SequenceDecl                                           1
SourceFile                                             1
------------------------------------------------------------
Total:                                                52
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SeqUseNonTemp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:work@top
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.p1_count_increment), line:10:1, endln:12:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:p1_count_increment
    |vpiFullName:work@top.p1_count_increment
    |vpiPropertySpec:
    \_PropertySpec: , line:11:3, endln:11:32
      |vpiParent:
      \_PropertyDecl: (work@top.p1_count_increment), line:10:1, endln:12:12
      |vpiPropertyExpr:
      \_Operation: , line:11:3, endln:11:32
        |vpiParent:
        \_PropertySpec: , line:11:3, endln:11:32
        |vpiOpType:51
        |vpiOperand:
        \_RefObj: (work@top.p1_count_increment.seq_count_increment), line:11:3, endln:11:22
          |vpiParent:
          \_Operation: , line:11:3, endln:11:32
          |vpiName:seq_count_increment
          |vpiFullName:work@top.p1_count_increment.seq_count_increment
          |vpiActual:
          \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
        |vpiOperand:
        \_RefObj: (work@top.p1_count_increment.count), line:11:27, endln:11:32
          |vpiParent:
          \_Operation: , line:11:3, endln:11:32
          |vpiName:count
          |vpiFullName:work@top.p1_count_increment.count
          |vpiActual:
          \_Net: (work@top.count), line:3:7, endln:3:12
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.p1_count_increment), line:15:1, endln:17:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:p1_count_increment
    |vpiFullName:work@top.p1_count_increment
    |vpiPropertySpec:
    \_PropertySpec: , line:16:3, endln:16:47
      |vpiParent:
      \_PropertyDecl: (work@top.p1_count_increment), line:15:1, endln:17:12
      |vpiClockingEvent:
      \_Operation: , line:16:5, endln:16:16
        |vpiParent:
        \_PropertySpec: , line:16:3, endln:16:47
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.p1_count_increment.clk), line:16:13, endln:16:16
          |vpiParent:
          \_Operation: , line:16:5, endln:16:16
          |vpiName:clk
          |vpiFullName:work@top.p1_count_increment.clk
          |vpiActual:
          \_Net: (work@top.clk), line:3:14, endln:3:17
      |vpiPropertyExpr:
      \_Operation: , line:16:18, endln:16:47
        |vpiParent:
        \_PropertySpec: , line:16:3, endln:16:47
        |vpiOpType:51
        |vpiOperand:
        \_RefObj: (work@top.p1_count_increment.seq_count_increment), line:16:18, endln:16:37
          |vpiParent:
          \_Operation: , line:16:18, endln:16:47
          |vpiName:seq_count_increment
          |vpiFullName:work@top.p1_count_increment.seq_count_increment
          |vpiActual:
          \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
        |vpiOperand:
        \_RefObj: (work@top.p1_count_increment.count), line:16:42, endln:16:47
          |vpiParent:
          \_Operation: , line:16:18, endln:16:47
          |vpiName:count
          |vpiFullName:work@top.p1_count_increment.count
          |vpiActual:
          \_Net: (work@top.count), line:3:7, endln:3:12
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.p2_count_increment), line:20:1, endln:22:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:p2_count_increment
    |vpiFullName:work@top.p2_count_increment
    |vpiPropertySpec:
    \_PropertySpec: , line:21:3, endln:21:47
      |vpiParent:
      \_PropertyDecl: (work@top.p2_count_increment), line:20:1, endln:22:12
      |vpiClockingEvent:
      \_Operation: , line:21:5, endln:21:16
        |vpiParent:
        \_PropertySpec: , line:21:3, endln:21:47
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.p2_count_increment.clk), line:21:13, endln:21:16
          |vpiParent:
          \_Operation: , line:21:5, endln:21:16
          |vpiName:clk
          |vpiFullName:work@top.p2_count_increment.clk
          |vpiActual:
          \_Net: (work@top.clk), line:3:14, endln:3:17
      |vpiPropertyExpr:
      \_Operation: , line:21:18, endln:21:47
        |vpiParent:
        \_PropertySpec: , line:21:3, endln:21:47
        |vpiOpType:51
        |vpiOperand:
        \_RefObj: (work@top.p2_count_increment.count), line:21:18, endln:21:23
          |vpiParent:
          \_Operation: , line:21:18, endln:21:47
          |vpiName:count
          |vpiFullName:work@top.p2_count_increment.count
          |vpiActual:
          \_Net: (work@top.count), line:3:7, endln:3:12
        |vpiOperand:
        \_RefObj: (work@top.p2_count_increment.seq_count_increment), line:21:28, endln:21:47
          |vpiParent:
          \_Operation: , line:21:18, endln:21:47
          |vpiName:seq_count_increment
          |vpiFullName:work@top.p2_count_increment.seq_count_increment
          |vpiActual:
          \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.p3_count_increment), line:25:1, endln:27:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:p3_count_increment
    |vpiFullName:work@top.p3_count_increment
    |vpiPropertySpec:
    \_PropertySpec: , line:26:3, endln:26:61
      |vpiParent:
      \_PropertyDecl: (work@top.p3_count_increment), line:25:1, endln:27:12
      |vpiClockingEvent:
      \_Operation: , line:26:5, endln:26:16
        |vpiParent:
        \_PropertySpec: , line:26:3, endln:26:61
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.p3_count_increment.clk), line:26:13, endln:26:16
          |vpiParent:
          \_Operation: , line:26:5, endln:26:16
          |vpiName:clk
          |vpiFullName:work@top.p3_count_increment.clk
          |vpiActual:
          \_Net: (work@top.clk), line:3:14, endln:3:17
      |vpiPropertyExpr:
      \_Operation: , line:26:18, endln:26:61
        |vpiParent:
        \_PropertySpec: , line:26:3, endln:26:61
        |vpiOpType:51
        |vpiOperand:
        \_RefObj: (work@top.p3_count_increment.seq_count_increment), line:26:18, endln:26:37
          |vpiParent:
          \_Operation: , line:26:18, endln:26:61
          |vpiName:seq_count_increment
          |vpiFullName:work@top.p3_count_increment.seq_count_increment
          |vpiActual:
          \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
        |vpiOperand:
        \_RefObj: (work@top.p3_count_increment.seq_count_increment), line:26:42, endln:26:61
          |vpiParent:
          \_Operation: , line:26:18, endln:26:61
          |vpiName:seq_count_increment
          |vpiFullName:work@top.p3_count_increment.seq_count_increment
          |vpiActual:
          \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
  |vpiSequenceDecl:
  \_SequenceDecl: (work@top.seq_count_increment), line:5:1, endln:7:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:seq_count_increment
    |vpiFullName:work@top.seq_count_increment
    |vpiExpr:
    \_MulticlockSequenceExpr: , line:6:1, endln:6:52
      |vpiParent:
      \_SequenceDecl: (work@top.seq_count_increment), line:5:1, endln:7:12
      |vpiClockedSeq:
      \_ClockedSeq: , line:6:1, endln:6:15
        |vpiParent:
        \_MulticlockSequenceExpr: , line:6:1, endln:6:52
  |vpiTypespec:
  \_LogicTypespec: , line:3:1, endln:3:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:6
  |vpiImportTypespec:
  \_Net: (work@top.count), line:3:7, endln:3:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiTypespec:
    \_RefTypespec: (work@top.count), line:3:1, endln:3:6
      |vpiParent:
      \_Net: (work@top.count), line:3:7, endln:3:12
      |vpiFullName:work@top.count
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:count
    |vpiFullName:work@top.count
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.clk), line:3:14, endln:3:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiTypespec:
    \_RefTypespec: (work@top.clk), line:3:1, endln:3:6
      |vpiParent:
      \_Net: (work@top.clk), line:3:14, endln:3:17
      |vpiFullName:work@top.clk
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.reset), line:3:19, endln:3:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiTypespec:
    \_RefTypespec: (work@top.reset), line:3:1, endln:3:6
      |vpiParent:
      \_Net: (work@top.reset), line:3:19, endln:3:24
      |vpiFullName:work@top.reset
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:reset
    |vpiFullName:work@top.reset
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
    |vpiName:seq_count_increment
    |vpiFullName:work@top.seq_count_increment
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.count), line:3:7, endln:3:12
  |vpiNet:
  \_Net: (work@top.clk), line:3:14, endln:3:17
  |vpiNet:
  \_Net: (work@top.reset), line:3:19, endln:3:24
  |vpiNet:
  \_Net: (work@top.seq_count_increment), line:11:3, endln:11:22
|vpiTypespec:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:2:1, endln:29:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
