
MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003cd8  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00403cd8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000028f8  2000043c  00404114  0002043c  2**2
                  ALLOC
  3 .stack        00000404  20002d34  00406a0c  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20003138  00406e10  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  7 .debug_info   000052c1  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001170  00000000  00000000  00025780  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000134c  00000000  00000000  000268f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002f0  00000000  00000000  00027c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000240  00000000  00000000  00027f2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011114  00000000  00000000  0002816c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000051b7  00000000  00000000  00039280  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000437ce  00000000  00000000  0003e437  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000011ac  00000000  00000000  00081c08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	38 31 00 20 61 0a 40 00 e5 0a 40 00 e5 0a 40 00     81. a.@...@...@.
  400010:	e5 0a 40 00 e5 0a 40 00 e5 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e5 0a 40 00 e5 0a 40 00 00 00 00 00 e5 0a 40 00     ..@...@.......@.
  40003c:	e5 0a 40 00 e5 0a 40 00 e5 0a 40 00 e5 0a 40 00     ..@...@...@...@.
  40004c:	35 06 40 00 e5 0a 40 00 e5 0a 40 00 e5 0a 40 00     5.@...@...@...@.
  40005c:	00 00 00 00 a1 0d 40 00 e5 0a 40 00 00 00 00 00     ......@...@.....
  40006c:	e5 0a 40 00 e5 0a 40 00 00 00 00 00 e5 0a 40 00     ..@...@.......@.
  40007c:	e5 0a 40 00 00 00 00 00 00 00 00 00 e5 0a 40 00     ..@...........@.
  40008c:	e5 0a 40 00 e5 0a 40 00 e5 0a 40 00 e5 0a 40 00     ..@...@...@...@.
  40009c:	e5 0a 40 00 b1 07 40 00 e5 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	e5 0a 40 00 e5 0a 40 00 e5 0a 40 00 e5 0a 40 00     ..@...@...@...@.
  4000c4:	e5 0a 40 00 e5 0a 40 00                             ..@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000043c 	.word	0x2000043c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403cd8 	.word	0x00403cd8

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00403cd8 	.word	0x00403cd8
  40012c:	20000440 	.word	0x20000440
  400130:	00403cd8 	.word	0x00403cd8
  400134:	00000000 	.word	0x00000000

00400138 <_Z8ADC_Initv>:
#include "sam.h"

void ADC_Init()
{
  400138:	b590      	push	{r4, r7, lr}
  40013a:	b083      	sub	sp, #12
  40013c:	af00      	add	r7, sp, #0
	// DO NOT USE CH6 AND CH7 IN ADC IF USING UART1
	// Enable ADC channel 4, channel 5 and channel 15
	REG_ADC_CHER |= ADC_CHER_CH4 | ADC_CHER_CH5;
  40013e:	4a2a      	ldr	r2, [pc, #168]	; (4001e8 <_Z8ADC_Initv+0xb0>)
  400140:	4b29      	ldr	r3, [pc, #164]	; (4001e8 <_Z8ADC_Initv+0xb0>)
  400142:	681b      	ldr	r3, [r3, #0]
  400144:	f043 0330 	orr.w	r3, r3, #48	; 0x30
  400148:	6013      	str	r3, [r2, #0]
	REG_ADC_CHER |= ADC_CHER_CH6 | ADC_CHER_CH7;
  40014a:	4a27      	ldr	r2, [pc, #156]	; (4001e8 <_Z8ADC_Initv+0xb0>)
  40014c:	4b26      	ldr	r3, [pc, #152]	; (4001e8 <_Z8ADC_Initv+0xb0>)
  40014e:	681b      	ldr	r3, [r3, #0]
  400150:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
  400154:	6013      	str	r3, [r2, #0]
	
	// Set ADC clock to 1 MHz
	REG_ADC_ACR |= ADC_ACR_IBCTL(1);
  400156:	4a25      	ldr	r2, [pc, #148]	; (4001ec <_Z8ADC_Initv+0xb4>)
  400158:	4b24      	ldr	r3, [pc, #144]	; (4001ec <_Z8ADC_Initv+0xb4>)
  40015a:	681b      	ldr	r3, [r3, #0]
  40015c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400160:	6013      	str	r3, [r2, #0]
	
	// Clock prescaler = (fcpu / (2 * adc_freq)) - 1
	uint8_t PRS = SystemCoreClock / (2 * 1E6) - 1;
  400162:	4b23      	ldr	r3, [pc, #140]	; (4001f0 <_Z8ADC_Initv+0xb8>)
  400164:	681a      	ldr	r2, [r3, #0]
  400166:	4b23      	ldr	r3, [pc, #140]	; (4001f4 <_Z8ADC_Initv+0xbc>)
  400168:	4610      	mov	r0, r2
  40016a:	4798      	blx	r3
  40016c:	4c22      	ldr	r4, [pc, #136]	; (4001f8 <_Z8ADC_Initv+0xc0>)
  40016e:	a31c      	add	r3, pc, #112	; (adr r3, 4001e0 <_Z8ADC_Initv+0xa8>)
  400170:	e9d3 2300 	ldrd	r2, r3, [r3]
  400174:	47a0      	blx	r4
  400176:	4603      	mov	r3, r0
  400178:	460c      	mov	r4, r1
  40017a:	4618      	mov	r0, r3
  40017c:	4621      	mov	r1, r4
  40017e:	4c1f      	ldr	r4, [pc, #124]	; (4001fc <_Z8ADC_Initv+0xc4>)
  400180:	f04f 0200 	mov.w	r2, #0
  400184:	4b1e      	ldr	r3, [pc, #120]	; (400200 <_Z8ADC_Initv+0xc8>)
  400186:	47a0      	blx	r4
  400188:	4603      	mov	r3, r0
  40018a:	460c      	mov	r4, r1
  40018c:	4619      	mov	r1, r3
  40018e:	4622      	mov	r2, r4
  400190:	4b1c      	ldr	r3, [pc, #112]	; (400204 <_Z8ADC_Initv+0xcc>)
  400192:	4608      	mov	r0, r1
  400194:	4611      	mov	r1, r2
  400196:	4798      	blx	r3
  400198:	4603      	mov	r3, r0
  40019a:	b2db      	uxtb	r3, r3
  40019c:	71fb      	strb	r3, [r7, #7]
	REG_ADC_MR |= ADC_MR_PRESCAL(PRS);
  40019e:	491a      	ldr	r1, [pc, #104]	; (400208 <_Z8ADC_Initv+0xd0>)
  4001a0:	4b19      	ldr	r3, [pc, #100]	; (400208 <_Z8ADC_Initv+0xd0>)
  4001a2:	681a      	ldr	r2, [r3, #0]
  4001a4:	79fb      	ldrb	r3, [r7, #7]
  4001a6:	021b      	lsls	r3, r3, #8
  4001a8:	b29b      	uxth	r3, r3
  4001aa:	4313      	orrs	r3, r2
  4001ac:	600b      	str	r3, [r1, #0]
	
	// Enable ADC interrupts for end of conversion
	REG_ADC_IER |= ADC_IER_EOC4 | ADC_IER_EOC5 | ADC_IER_EOC6 | ADC_IER_EOC7;
  4001ae:	4a17      	ldr	r2, [pc, #92]	; (40020c <_Z8ADC_Initv+0xd4>)
  4001b0:	4b16      	ldr	r3, [pc, #88]	; (40020c <_Z8ADC_Initv+0xd4>)
  4001b2:	681b      	ldr	r3, [r3, #0]
  4001b4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
  4001b8:	6013      	str	r3, [r2, #0]
	
	// Enable clock for ADC
	REG_PMC_PCER0|= PMC_PCER0_PID29;
  4001ba:	4a15      	ldr	r2, [pc, #84]	; (400210 <_Z8ADC_Initv+0xd8>)
  4001bc:	4b14      	ldr	r3, [pc, #80]	; (400210 <_Z8ADC_Initv+0xd8>)
  4001be:	681b      	ldr	r3, [r3, #0]
  4001c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4001c4:	6013      	str	r3, [r2, #0]
	
	//ADC software reset
	//REG_ADC_CR |= ADC_CR_SWRST;
	//Autocalibration
	REG_ADC_CR |= ADC_CR_AUTOCAL;
  4001c6:	4a13      	ldr	r2, [pc, #76]	; (400214 <_Z8ADC_Initv+0xdc>)
  4001c8:	4b12      	ldr	r3, [pc, #72]	; (400214 <_Z8ADC_Initv+0xdc>)
  4001ca:	681b      	ldr	r3, [r3, #0]
  4001cc:	f043 0308 	orr.w	r3, r3, #8
  4001d0:	6013      	str	r3, [r2, #0]
	
	//enable ADC interrupts
	//NVIC_EnableIRQ(ADC_IRQn);
}
  4001d2:	bf00      	nop
  4001d4:	370c      	adds	r7, #12
  4001d6:	46bd      	mov	sp, r7
  4001d8:	bd90      	pop	{r4, r7, pc}
  4001da:	bf00      	nop
  4001dc:	f3af 8000 	nop.w
  4001e0:	00000000 	.word	0x00000000
  4001e4:	413e8480 	.word	0x413e8480
  4001e8:	40038010 	.word	0x40038010
  4001ec:	40038094 	.word	0x40038094
  4001f0:	20000000 	.word	0x20000000
  4001f4:	00402d39 	.word	0x00402d39
  4001f8:	00403079 	.word	0x00403079
  4001fc:	00402abd 	.word	0x00402abd
  400200:	3ff00000 	.word	0x3ff00000
  400204:	00403385 	.word	0x00403385
  400208:	40038004 	.word	0x40038004
  40020c:	40038024 	.word	0x40038024
  400210:	400e0410 	.word	0x400e0410
  400214:	40038000 	.word	0x40038000

00400218 <_Z8CLK_Inithhhh>:
#define RC 0
#define XTAL 1
#define OSC 2

void CLK_Init(uint8_t source, uint8_t fsource, uint8_t num, uint8_t den)
{
  400218:	b490      	push	{r4, r7}
  40021a:	b082      	sub	sp, #8
  40021c:	af00      	add	r7, sp, #0
  40021e:	4604      	mov	r4, r0
  400220:	4608      	mov	r0, r1
  400222:	4611      	mov	r1, r2
  400224:	461a      	mov	r2, r3
  400226:	4623      	mov	r3, r4
  400228:	71fb      	strb	r3, [r7, #7]
  40022a:	4603      	mov	r3, r0
  40022c:	71bb      	strb	r3, [r7, #6]
  40022e:	460b      	mov	r3, r1
  400230:	717b      	strb	r3, [r7, #5]
  400232:	4613      	mov	r3, r2
  400234:	713b      	strb	r3, [r7, #4]
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  400236:	4b88      	ldr	r3, [pc, #544]	; (400458 <_Z8CLK_Inithhhh+0x240>)
  400238:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40023c:	605a      	str	r2, [r3, #4]
	
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7) | EEFC_FMR_CLOE;
  40023e:	4b87      	ldr	r3, [pc, #540]	; (40045c <_Z8CLK_Inithhhh+0x244>)
  400240:	4a87      	ldr	r2, [pc, #540]	; (400460 <_Z8CLK_Inithhhh+0x248>)
  400242:	601a      	str	r2, [r3, #0]
	
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7) | EEFC_FMR_CLOE;
	#endif
	switch(source)
  400244:	79fb      	ldrb	r3, [r7, #7]
  400246:	2b01      	cmp	r3, #1
  400248:	d05e      	beq.n	400308 <_Z8CLK_Inithhhh+0xf0>
  40024a:	2b02      	cmp	r3, #2
  40024c:	f000 808d 	beq.w	40036a <_Z8CLK_Inithhhh+0x152>
  400250:	2b00      	cmp	r3, #0
  400252:	f040 80b1 	bne.w	4003b8 <_Z8CLK_Inithhhh+0x1a0>
	{
		case RC:
		
		//Enable Fast RC oscillator
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400256:	4a83      	ldr	r2, [pc, #524]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  400258:	4b82      	ldr	r3, [pc, #520]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40025a:	681b      	ldr	r3, [r3, #0]
  40025c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400260:	f043 0308 	orr.w	r3, r3, #8
  400264:	6013      	str	r3, [r2, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400266:	4b80      	ldr	r3, [pc, #512]	; (400468 <_Z8CLK_Inithhhh+0x250>)
  400268:	4a80      	ldr	r2, [pc, #512]	; (40046c <_Z8CLK_Inithhhh+0x254>)
  40026a:	621a      	str	r2, [r3, #32]
		
		/* Wait the Fast RC to stabilize */
		while(!(REG_PMC_SR & PMC_SR_MOSCRCS));
  40026c:	4b80      	ldr	r3, [pc, #512]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  40026e:	681b      	ldr	r3, [r3, #0]
  400270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400274:	2b00      	cmp	r3, #0
  400276:	bf0c      	ite	eq
  400278:	2301      	moveq	r3, #1
  40027a:	2300      	movne	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	2b00      	cmp	r3, #0
  400280:	d000      	beq.n	400284 <_Z8CLK_Inithhhh+0x6c>
  400282:	e7f3      	b.n	40026c <_Z8CLK_Inithhhh+0x54>
		
		/* Change Fast RC oscillator frequency */
		switch(fsource)
  400284:	79bb      	ldrb	r3, [r7, #6]
  400286:	2b04      	cmp	r3, #4
  400288:	d002      	beq.n	400290 <_Z8CLK_Inithhhh+0x78>
  40028a:	2b08      	cmp	r3, #8
  40028c:	d00b      	beq.n	4002a6 <_Z8CLK_Inithhhh+0x8e>
  40028e:	e017      	b.n	4002c0 <_Z8CLK_Inithhhh+0xa8>
		{
			case 4:
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400290:	4a74      	ldr	r2, [pc, #464]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  400292:	4b74      	ldr	r3, [pc, #464]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  400294:	681b      	ldr	r3, [r3, #0]
  400296:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40029a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40029e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4002a2:	6013      	str	r3, [r2, #0]
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_4_MHz;
			break;
  4002a4:	e019      	b.n	4002da <_Z8CLK_Inithhhh+0xc2>
			
			case 8:
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002a6:	4a6f      	ldr	r2, [pc, #444]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4002a8:	4b6e      	ldr	r3, [pc, #440]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4002aa:	681b      	ldr	r3, [r3, #0]
  4002ac:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4002b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  4002b4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4002b8:	f043 0310 	orr.w	r3, r3, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002bc:	6013      	str	r3, [r2, #0]
			break;
  4002be:	e00c      	b.n	4002da <_Z8CLK_Inithhhh+0xc2>
			
			default:
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002c0:	4a68      	ldr	r2, [pc, #416]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4002c2:	4b68      	ldr	r3, [pc, #416]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4002c4:	681b      	ldr	r3, [r3, #0]
  4002c6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4002ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  4002ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4002d2:	f043 0320 	orr.w	r3, r3, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002d6:	6013      	str	r3, [r2, #0]
			break;
  4002d8:	bf00      	nop
		}
		
		/* Wait the Fast RC to stabilize */
		while(!(REG_PMC_SR & PMC_SR_MOSCRCS));
  4002da:	4b65      	ldr	r3, [pc, #404]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  4002dc:	681b      	ldr	r3, [r3, #0]
  4002de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4002e2:	2b00      	cmp	r3, #0
  4002e4:	bf0c      	ite	eq
  4002e6:	2301      	moveq	r3, #1
  4002e8:	2300      	movne	r3, #0
  4002ea:	b2db      	uxtb	r3, r3
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d000      	beq.n	4002f2 <_Z8CLK_Inithhhh+0xda>
  4002f0:	e7f3      	b.n	4002da <_Z8CLK_Inithhhh+0xc2>
		
		/* Switch to Fast RC */
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4002f2:	4a5c      	ldr	r2, [pc, #368]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4002f4:	4b5b      	ldr	r3, [pc, #364]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4002f6:	681b      	ldr	r3, [r3, #0]
  4002f8:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4002fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400300:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400304:	6013      	str	r3, [r2, #0]
		CKGR_MOR_KEY_PASSWD;
		break;
  400306:	e057      	b.n	4003b8 <_Z8CLK_Inithhhh+0x1a0>
		
		case XTAL:
		
		//Enable main crystal oscillator with the largest value of startup time
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  400308:	4956      	ldr	r1, [pc, #344]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40030a:	4b56      	ldr	r3, [pc, #344]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40030c:	681a      	ldr	r2, [r3, #0]
  40030e:	4b59      	ldr	r3, [pc, #356]	; (400474 <_Z8CLK_Inithhhh+0x25c>)
  400310:	4313      	orrs	r3, r2
  400312:	600b      	str	r3, [r1, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCXTS));
  400314:	4b56      	ldr	r3, [pc, #344]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	f003 0301 	and.w	r3, r3, #1
  40031c:	2b00      	cmp	r3, #0
  40031e:	bf0c      	ite	eq
  400320:	2301      	moveq	r3, #1
  400322:	2300      	movne	r3, #0
  400324:	b2db      	uxtb	r3, r3
  400326:	2b00      	cmp	r3, #0
  400328:	d000      	beq.n	40032c <_Z8CLK_Inithhhh+0x114>
  40032a:	e7f3      	b.n	400314 <_Z8CLK_Inithhhh+0xfc>
		
		//Switch MAINCK to the main crystal oscillator
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40032c:	4a4d      	ldr	r2, [pc, #308]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40032e:	4b4d      	ldr	r3, [pc, #308]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  400330:	681b      	ldr	r3, [r3, #0]
  400332:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40033a:	6013      	str	r3, [r2, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40033c:	4b4c      	ldr	r3, [pc, #304]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  40033e:	681b      	ldr	r3, [r3, #0]
  400340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400344:	2b00      	cmp	r3, #0
  400346:	bf0c      	ite	eq
  400348:	2301      	moveq	r3, #1
  40034a:	2300      	movne	r3, #0
  40034c:	b2db      	uxtb	r3, r3
  40034e:	2b00      	cmp	r3, #0
  400350:	d000      	beq.n	400354 <_Z8CLK_Inithhhh+0x13c>
  400352:	e7f3      	b.n	40033c <_Z8CLK_Inithhhh+0x124>
		
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400354:	4a43      	ldr	r2, [pc, #268]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  400356:	4b43      	ldr	r3, [pc, #268]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  400358:	681b      	ldr	r3, [r3, #0]
  40035a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40035e:	f023 0308 	bic.w	r3, r3, #8
  400362:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400366:	6013      	str	r3, [r2, #0]
		break;
  400368:	e026      	b.n	4003b8 <_Z8CLK_Inithhhh+0x1a0>
		
		case OSC:
		
		//Bypass crystal and use oscillator
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  40036a:	4a3e      	ldr	r2, [pc, #248]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40036c:	4b3d      	ldr	r3, [pc, #244]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40036e:	681b      	ldr	r3, [r3, #0]
  400370:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400374:	f043 0302 	orr.w	r3, r3, #2
  400378:	6013      	str	r3, [r2, #0]
		
		//Switch MAINCK to the main oscillator
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40037a:	4a3a      	ldr	r2, [pc, #232]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40037c:	4b39      	ldr	r3, [pc, #228]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  40037e:	681b      	ldr	r3, [r3, #0]
  400380:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400388:	6013      	str	r3, [r2, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40038a:	4b39      	ldr	r3, [pc, #228]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  40038c:	681b      	ldr	r3, [r3, #0]
  40038e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400392:	2b00      	cmp	r3, #0
  400394:	bf0c      	ite	eq
  400396:	2301      	moveq	r3, #1
  400398:	2300      	movne	r3, #0
  40039a:	b2db      	uxtb	r3, r3
  40039c:	2b00      	cmp	r3, #0
  40039e:	d000      	beq.n	4003a2 <_Z8CLK_Inithhhh+0x18a>
  4003a0:	e7f3      	b.n	40038a <_Z8CLK_Inithhhh+0x172>
		
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  4003a2:	4a30      	ldr	r2, [pc, #192]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4003a4:	4b2f      	ldr	r3, [pc, #188]	; (400464 <_Z8CLK_Inithhhh+0x24c>)
  4003a6:	681b      	ldr	r3, [r3, #0]
  4003a8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4003ac:	f023 0308 	bic.w	r3, r3, #8
  4003b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4003b4:	6013      	str	r3, [r2, #0]
		break;
  4003b6:	bf00      	nop
	}
	if(num == 0 || den == 0)
  4003b8:	797b      	ldrb	r3, [r7, #5]
  4003ba:	2b00      	cmp	r3, #0
  4003bc:	d002      	beq.n	4003c4 <_Z8CLK_Inithhhh+0x1ac>
  4003be:	793b      	ldrb	r3, [r7, #4]
  4003c0:	2b00      	cmp	r3, #0
  4003c2:	d10a      	bne.n	4003da <_Z8CLK_Inithhhh+0x1c2>
	{
		// Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  4003c4:	4b2c      	ldr	r3, [pc, #176]	; (400478 <_Z8CLK_Inithhhh+0x260>)
  4003c6:	2201      	movs	r2, #1
  4003c8:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  4003ca:	79bb      	ldrb	r3, [r7, #6]
  4003cc:	4a2b      	ldr	r2, [pc, #172]	; (40047c <_Z8CLK_Inithhhh+0x264>)
  4003ce:	fb02 f303 	mul.w	r3, r2, r3
  4003d2:	461a      	mov	r2, r3
  4003d4:	4b2a      	ldr	r3, [pc, #168]	; (400480 <_Z8CLK_Inithhhh+0x268>)
  4003d6:	601a      	str	r2, [r3, #0]
  4003d8:	e02c      	b.n	400434 <_Z8CLK_Inithhhh+0x21c>
	}
	else
	{
		//Config PLLA
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  4003da:	492a      	ldr	r1, [pc, #168]	; (400484 <_Z8CLK_Inithhhh+0x26c>)
  4003dc:	4b29      	ldr	r3, [pc, #164]	; (400484 <_Z8CLK_Inithhhh+0x26c>)
  4003de:	681a      	ldr	r2, [r3, #0]
  4003e0:	797b      	ldrb	r3, [r7, #5]
  4003e2:	3b01      	subs	r3, #1
  4003e4:	041b      	lsls	r3, r3, #16
  4003e6:	4618      	mov	r0, r3
  4003e8:	4b27      	ldr	r3, [pc, #156]	; (400488 <_Z8CLK_Inithhhh+0x270>)
  4003ea:	4003      	ands	r3, r0
  4003ec:	7938      	ldrb	r0, [r7, #4]
  4003ee:	4303      	orrs	r3, r0
  4003f0:	4313      	orrs	r3, r2
  4003f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003f6:	f443 537c 	orr.w	r3, r3, #16128	; 0x3f00
  4003fa:	600b      	str	r3, [r1, #0]
		while(!(REG_PMC_SR & PMC_SR_LOCKA));
  4003fc:	4b1c      	ldr	r3, [pc, #112]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  4003fe:	681b      	ldr	r3, [r3, #0]
  400400:	f003 0302 	and.w	r3, r3, #2
  400404:	2b00      	cmp	r3, #0
  400406:	bf0c      	ite	eq
  400408:	2301      	moveq	r3, #1
  40040a:	2300      	movne	r3, #0
  40040c:	b2db      	uxtb	r3, r3
  40040e:	2b00      	cmp	r3, #0
  400410:	d000      	beq.n	400414 <_Z8CLK_Inithhhh+0x1fc>
  400412:	e7f3      	b.n	4003fc <_Z8CLK_Inithhhh+0x1e4>
		
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  400414:	4b18      	ldr	r3, [pc, #96]	; (400478 <_Z8CLK_Inithhhh+0x260>)
  400416:	2202      	movs	r2, #2
  400418:	601a      	str	r2, [r3, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  40041a:	79bb      	ldrb	r3, [r7, #6]
  40041c:	797a      	ldrb	r2, [r7, #5]
  40041e:	fb02 f303 	mul.w	r3, r2, r3
  400422:	793a      	ldrb	r2, [r7, #4]
  400424:	fb93 f3f2 	sdiv	r3, r3, r2
  400428:	4a14      	ldr	r2, [pc, #80]	; (40047c <_Z8CLK_Inithhhh+0x264>)
  40042a:	fb02 f303 	mul.w	r3, r2, r3
  40042e:	461a      	mov	r2, r3
  400430:	4b13      	ldr	r3, [pc, #76]	; (400480 <_Z8CLK_Inithhhh+0x268>)
  400432:	601a      	str	r2, [r3, #0]
	}
	while(!(REG_PMC_SR & PMC_SR_MCKRDY));
  400434:	4b0e      	ldr	r3, [pc, #56]	; (400470 <_Z8CLK_Inithhhh+0x258>)
  400436:	681b      	ldr	r3, [r3, #0]
  400438:	f003 0308 	and.w	r3, r3, #8
  40043c:	2b00      	cmp	r3, #0
  40043e:	bf0c      	ite	eq
  400440:	2301      	moveq	r3, #1
  400442:	2300      	movne	r3, #0
  400444:	b2db      	uxtb	r3, r3
  400446:	2b00      	cmp	r3, #0
  400448:	d000      	beq.n	40044c <_Z8CLK_Inithhhh+0x234>
  40044a:	e7f3      	b.n	400434 <_Z8CLK_Inithhhh+0x21c>
}
  40044c:	bf00      	nop
  40044e:	3708      	adds	r7, #8
  400450:	46bd      	mov	sp, r7
  400452:	bc90      	pop	{r4, r7}
  400454:	4770      	bx	lr
  400456:	bf00      	nop
  400458:	400e1450 	.word	0x400e1450
  40045c:	400e0a00 	.word	0x400e0a00
  400460:	04000700 	.word	0x04000700
  400464:	400e0420 	.word	0x400e0420
  400468:	400e0400 	.word	0x400e0400
  40046c:	00370008 	.word	0x00370008
  400470:	400e0468 	.word	0x400e0468
  400474:	0037ff01 	.word	0x0037ff01
  400478:	400e0430 	.word	0x400e0430
  40047c:	000f4240 	.word	0x000f4240
  400480:	20000000 	.word	0x20000000
  400484:	400e0428 	.word	0x400e0428
  400488:	07ff0000 	.word	0x07ff0000

0040048c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40048c:	b480      	push	{r7}
  40048e:	b083      	sub	sp, #12
  400490:	af00      	add	r7, sp, #0
  400492:	4603      	mov	r3, r0
  400494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400496:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40049a:	2b00      	cmp	r3, #0
  40049c:	db0d      	blt.n	4004ba <__NVIC_EnableIRQ+0x2e>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40049e:	4909      	ldr	r1, [pc, #36]	; (4004c4 <__NVIC_EnableIRQ+0x38>)
  4004a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4004a4:	095b      	lsrs	r3, r3, #5
  4004a6:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4004aa:	b2d2      	uxtb	r2, r2
  4004ac:	f002 021f 	and.w	r2, r2, #31
  4004b0:	2001      	movs	r0, #1
  4004b2:	fa00 f202 	lsl.w	r2, r0, r2
  4004b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4004ba:	bf00      	nop
  4004bc:	370c      	adds	r7, #12
  4004be:	46bd      	mov	sp, r7
  4004c0:	bc80      	pop	{r7}
  4004c2:	4770      	bx	lr
  4004c4:	e000e100 	.word	0xe000e100

004004c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4004c8:	b480      	push	{r7}
  4004ca:	b083      	sub	sp, #12
  4004cc:	af00      	add	r7, sp, #0
  4004ce:	4603      	mov	r3, r0
  4004d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4004d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4004d6:	2b00      	cmp	r3, #0
  4004d8:	db12      	blt.n	400500 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004da:	490c      	ldr	r1, [pc, #48]	; (40050c <__NVIC_DisableIRQ+0x44>)
  4004dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4004e0:	095b      	lsrs	r3, r3, #5
  4004e2:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4004e6:	b2d2      	uxtb	r2, r2
  4004e8:	f002 021f 	and.w	r2, r2, #31
  4004ec:	2001      	movs	r0, #1
  4004ee:	fa00 f202 	lsl.w	r2, r0, r2
  4004f2:	3320      	adds	r3, #32
  4004f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4004f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4004fc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  400500:	bf00      	nop
  400502:	370c      	adds	r7, #12
  400504:	46bd      	mov	sp, r7
  400506:	bc80      	pop	{r7}
  400508:	4770      	bx	lr
  40050a:	bf00      	nop
  40050c:	e000e100 	.word	0xe000e100

00400510 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400510:	b480      	push	{r7}
  400512:	b083      	sub	sp, #12
  400514:	af00      	add	r7, sp, #0
  400516:	4603      	mov	r3, r0
  400518:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40051a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40051e:	2b00      	cmp	r3, #0
  400520:	db0e      	blt.n	400540 <__NVIC_ClearPendingIRQ+0x30>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400522:	490a      	ldr	r1, [pc, #40]	; (40054c <__NVIC_ClearPendingIRQ+0x3c>)
  400524:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400528:	095b      	lsrs	r3, r3, #5
  40052a:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40052e:	b2d2      	uxtb	r2, r2
  400530:	f002 021f 	and.w	r2, r2, #31
  400534:	2001      	movs	r0, #1
  400536:	fa00 f202 	lsl.w	r2, r0, r2
  40053a:	3360      	adds	r3, #96	; 0x60
  40053c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  400540:	bf00      	nop
  400542:	370c      	adds	r7, #12
  400544:	46bd      	mov	sp, r7
  400546:	bc80      	pop	{r7}
  400548:	4770      	bx	lr
  40054a:	bf00      	nop
  40054c:	e000e100 	.word	0xe000e100

00400550 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400550:	b480      	push	{r7}
  400552:	b083      	sub	sp, #12
  400554:	af00      	add	r7, sp, #0
  400556:	4603      	mov	r3, r0
  400558:	6039      	str	r1, [r7, #0]
  40055a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40055c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400560:	2b00      	cmp	r3, #0
  400562:	db0c      	blt.n	40057e <__NVIC_SetPriority+0x2e>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400564:	4a0f      	ldr	r2, [pc, #60]	; (4005a4 <__NVIC_SetPriority+0x54>)
  400566:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40056a:	4618      	mov	r0, r3
  40056c:	683b      	ldr	r3, [r7, #0]
  40056e:	b2db      	uxtb	r3, r3
  400570:	011b      	lsls	r3, r3, #4
  400572:	b2d9      	uxtb	r1, r3
  400574:	1813      	adds	r3, r2, r0
  400576:	460a      	mov	r2, r1
  400578:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  40057c:	e00c      	b.n	400598 <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40057e:	490a      	ldr	r1, [pc, #40]	; (4005a8 <__NVIC_SetPriority+0x58>)
  400580:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400584:	b2db      	uxtb	r3, r3
  400586:	f003 030f 	and.w	r3, r3, #15
  40058a:	3b04      	subs	r3, #4
  40058c:	683a      	ldr	r2, [r7, #0]
  40058e:	b2d2      	uxtb	r2, r2
  400590:	0112      	lsls	r2, r2, #4
  400592:	b2d2      	uxtb	r2, r2
  400594:	440b      	add	r3, r1
  400596:	761a      	strb	r2, [r3, #24]
}
  400598:	bf00      	nop
  40059a:	370c      	adds	r7, #12
  40059c:	46bd      	mov	sp, r7
  40059e:	bc80      	pop	{r7}
  4005a0:	4770      	bx	lr
  4005a2:	bf00      	nop
  4005a4:	e000e100 	.word	0xe000e100
  4005a8:	e000ed00 	.word	0xe000ed00

004005ac <_Z14rtt_telemetriav>:
extern bool isTelemetriaActiva;

volatile uint8_t RTT_ISR = 0;

void rtt_telemetria(void)
{
  4005ac:	b580      	push	{r7, lr}
  4005ae:	af00      	add	r7, sp, #0
	//uint32_t ul_previous_time;
	
	/* Clear SR */
	rtt_get_status(RTT);
  4005b0:	4815      	ldr	r0, [pc, #84]	; (400608 <_Z14rtt_telemetriav+0x5c>)
  4005b2:	4b16      	ldr	r3, [pc, #88]	; (40060c <_Z14rtt_telemetriav+0x60>)
  4005b4:	4798      	blx	r3
	
	
	/* Configure RTT */
	rtt_sel_source(RTT, false);
  4005b6:	2100      	movs	r1, #0
  4005b8:	4813      	ldr	r0, [pc, #76]	; (400608 <_Z14rtt_telemetriav+0x5c>)
  4005ba:	4b15      	ldr	r3, [pc, #84]	; (400610 <_Z14rtt_telemetriav+0x64>)
  4005bc:	4798      	blx	r3
	rtt_init(RTT, RETARDO_TELEMETRIA / 1000.0 * 0x8000u);
  4005be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4005c2:	4811      	ldr	r0, [pc, #68]	; (400608 <_Z14rtt_telemetriav+0x5c>)
  4005c4:	4b13      	ldr	r3, [pc, #76]	; (400614 <_Z14rtt_telemetriav+0x68>)
  4005c6:	4798      	blx	r3
	
	//ul_previous_time = rtt_read_timer_value(RTT);
	//while (ul_previous_time == rtt_read_timer_value(RTT));

	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
  4005c8:	2003      	movs	r0, #3
  4005ca:	4b13      	ldr	r3, [pc, #76]	; (400618 <_Z14rtt_telemetriav+0x6c>)
  4005cc:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  4005ce:	2003      	movs	r0, #3
  4005d0:	4b12      	ldr	r3, [pc, #72]	; (40061c <_Z14rtt_telemetriav+0x70>)
  4005d2:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 0);
  4005d4:	2100      	movs	r1, #0
  4005d6:	2003      	movs	r0, #3
  4005d8:	4b11      	ldr	r3, [pc, #68]	; (400620 <_Z14rtt_telemetriav+0x74>)
  4005da:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  4005dc:	2003      	movs	r0, #3
  4005de:	4b11      	ldr	r3, [pc, #68]	; (400624 <_Z14rtt_telemetriav+0x78>)
  4005e0:	4798      	blx	r3
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  4005e2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4005e6:	4808      	ldr	r0, [pc, #32]	; (400608 <_Z14rtt_telemetriav+0x5c>)
  4005e8:	4b0f      	ldr	r3, [pc, #60]	; (400628 <_Z14rtt_telemetriav+0x7c>)
  4005ea:	4798      	blx	r3
	rtt_enable(RTT);
  4005ec:	4806      	ldr	r0, [pc, #24]	; (400608 <_Z14rtt_telemetriav+0x5c>)
  4005ee:	4b0f      	ldr	r3, [pc, #60]	; (40062c <_Z14rtt_telemetriav+0x80>)
  4005f0:	4798      	blx	r3
	
	RTT_ISR |= RTT_TELEMETRIA;
  4005f2:	4b0f      	ldr	r3, [pc, #60]	; (400630 <_Z14rtt_telemetriav+0x84>)
  4005f4:	781b      	ldrb	r3, [r3, #0]
  4005f6:	b2db      	uxtb	r3, r3
  4005f8:	f043 0301 	orr.w	r3, r3, #1
  4005fc:	b2da      	uxtb	r2, r3
  4005fe:	4b0c      	ldr	r3, [pc, #48]	; (400630 <_Z14rtt_telemetriav+0x84>)
  400600:	701a      	strb	r2, [r3, #0]
}
  400602:	bf00      	nop
  400604:	bd80      	pop	{r7, pc}
  400606:	bf00      	nop
  400608:	400e1430 	.word	0x400e1430
  40060c:	0040093d 	.word	0x0040093d
  400610:	00400811 	.word	0x00400811
  400614:	004007e5 	.word	0x004007e5
  400618:	004004c9 	.word	0x004004c9
  40061c:	00400511 	.word	0x00400511
  400620:	00400551 	.word	0x00400551
  400624:	0040048d 	.word	0x0040048d
  400628:	004008c9 	.word	0x004008c9
  40062c:	00400869 	.word	0x00400869
  400630:	20000458 	.word	0x20000458

00400634 <RTT_Handler>:

void RTT_Handler(void)
{
  400634:	b580      	push	{r7, lr}
  400636:	b082      	sub	sp, #8
  400638:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN);
  40063a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40063e:	4815      	ldr	r0, [pc, #84]	; (400694 <RTT_Handler+0x60>)
  400640:	4b15      	ldr	r3, [pc, #84]	; (400698 <RTT_Handler+0x64>)
  400642:	4798      	blx	r3
	rtt_disable(RTT);	
  400644:	4813      	ldr	r0, [pc, #76]	; (400694 <RTT_Handler+0x60>)
  400646:	4b15      	ldr	r3, [pc, #84]	; (40069c <RTT_Handler+0x68>)
  400648:	4798      	blx	r3

	/* Get RTT status */
	ul_status = rtt_get_status(RTT);
  40064a:	4812      	ldr	r0, [pc, #72]	; (400694 <RTT_Handler+0x60>)
  40064c:	4b14      	ldr	r3, [pc, #80]	; (4006a0 <RTT_Handler+0x6c>)
  40064e:	4798      	blx	r3
  400650:	6078      	str	r0, [r7, #4]

	/* Time has changed, refresh display */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) 
  400652:	687b      	ldr	r3, [r7, #4]
  400654:	f003 0302 	and.w	r3, r3, #2
  400658:	2b00      	cmp	r3, #0
  40065a:	d016      	beq.n	40068a <RTT_Handler+0x56>
	{
		if(RTT_ISR & RTT_TELEMETRIA)
  40065c:	4b11      	ldr	r3, [pc, #68]	; (4006a4 <RTT_Handler+0x70>)
  40065e:	781b      	ldrb	r3, [r3, #0]
  400660:	b2db      	uxtb	r3, r3
  400662:	f003 0301 	and.w	r3, r3, #1
  400666:	2b00      	cmp	r3, #0
  400668:	bf14      	ite	ne
  40066a:	2301      	movne	r3, #1
  40066c:	2300      	moveq	r3, #0
  40066e:	b2db      	uxtb	r3, r3
  400670:	2b00      	cmp	r3, #0
  400672:	d00a      	beq.n	40068a <RTT_Handler+0x56>
		{
			isTelemetriaActiva = true;
  400674:	4b0c      	ldr	r3, [pc, #48]	; (4006a8 <RTT_Handler+0x74>)
  400676:	2201      	movs	r2, #1
  400678:	701a      	strb	r2, [r3, #0]
			RTT_ISR &= (~RTT_TELEMETRIA);
  40067a:	4b0a      	ldr	r3, [pc, #40]	; (4006a4 <RTT_Handler+0x70>)
  40067c:	781b      	ldrb	r3, [r3, #0]
  40067e:	b2db      	uxtb	r3, r3
  400680:	f023 0301 	bic.w	r3, r3, #1
  400684:	b2da      	uxtb	r2, r3
  400686:	4b07      	ldr	r3, [pc, #28]	; (4006a4 <RTT_Handler+0x70>)
  400688:	701a      	strb	r2, [r3, #0]
	/* Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) 
	{
		// No hacemos nada con las alarmas en este codigo
	}
  40068a:	bf00      	nop
  40068c:	3708      	adds	r7, #8
  40068e:	46bd      	mov	sp, r7
  400690:	bd80      	pop	{r7, pc}
  400692:	bf00      	nop
  400694:	400e1430 	.word	0x400e1430
  400698:	00400901 	.word	0x00400901
  40069c:	00400899 	.word	0x00400899
  4006a0:	0040093d 	.word	0x0040093d
  4006a4:	20000458 	.word	0x20000458
  4006a8:	200004f7 	.word	0x200004f7

004006ac <_Z9I2C_writeh>:
	REG_TWI0_CR |= TWI_CR_START;
}


void I2C_write(uint8_t data)
{
  4006ac:	b480      	push	{r7}
  4006ae:	b083      	sub	sp, #12
  4006b0:	af00      	add	r7, sp, #0
  4006b2:	4603      	mov	r3, r0
  4006b4:	71fb      	strb	r3, [r7, #7]
	//write data or slave register to THR
	REG_TWI0_THR |= data;
  4006b6:	490b      	ldr	r1, [pc, #44]	; (4006e4 <_Z9I2C_writeh+0x38>)
  4006b8:	4b0a      	ldr	r3, [pc, #40]	; (4006e4 <_Z9I2C_writeh+0x38>)
  4006ba:	681a      	ldr	r2, [r3, #0]
  4006bc:	79fb      	ldrb	r3, [r7, #7]
  4006be:	4313      	orrs	r3, r2
  4006c0:	600b      	str	r3, [r1, #0]
	
	//wait for ack
	while(!(REG_TWI0_SR & TWI_SR_TXRDY));
  4006c2:	4b09      	ldr	r3, [pc, #36]	; (4006e8 <_Z9I2C_writeh+0x3c>)
  4006c4:	681b      	ldr	r3, [r3, #0]
  4006c6:	f003 0304 	and.w	r3, r3, #4
  4006ca:	2b00      	cmp	r3, #0
  4006cc:	bf0c      	ite	eq
  4006ce:	2301      	moveq	r3, #1
  4006d0:	2300      	movne	r3, #0
  4006d2:	b2db      	uxtb	r3, r3
  4006d4:	2b00      	cmp	r3, #0
  4006d6:	d000      	beq.n	4006da <_Z9I2C_writeh+0x2e>
  4006d8:	e7f3      	b.n	4006c2 <_Z9I2C_writeh+0x16>
}
  4006da:	bf00      	nop
  4006dc:	370c      	adds	r7, #12
  4006de:	46bd      	mov	sp, r7
  4006e0:	bc80      	pop	{r7}
  4006e2:	4770      	bx	lr
  4006e4:	40018034 	.word	0x40018034
  4006e8:	40018020 	.word	0x40018020

004006ec <_Z15I2C_master_Initt>:
	REG_TWI0_CR |= TWI_CR_START;
}

// UPDATED LIBRARIES
void I2C_master_Init(uint16_t i2cclock)
{
  4006ec:	b480      	push	{r7}
  4006ee:	b085      	sub	sp, #20
  4006f0:	af00      	add	r7, sp, #0
  4006f2:	4603      	mov	r3, r0
  4006f4:	80fb      	strh	r3, [r7, #6]
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  4006f6:	4a15      	ldr	r2, [pc, #84]	; (40074c <_Z15I2C_master_Initt+0x60>)
  4006f8:	4b14      	ldr	r3, [pc, #80]	; (40074c <_Z15I2C_master_Initt+0x60>)
  4006fa:	681b      	ldr	r3, [r3, #0]
  4006fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  400700:	6013      	str	r3, [r2, #0]
	
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  400702:	4a13      	ldr	r2, [pc, #76]	; (400750 <_Z15I2C_master_Initt+0x64>)
  400704:	4b12      	ldr	r3, [pc, #72]	; (400750 <_Z15I2C_master_Initt+0x64>)
  400706:	681b      	ldr	r3, [r3, #0]
  400708:	f043 0318 	orr.w	r3, r3, #24
  40070c:	6013      	str	r3, [r2, #0]
	
	// Configure Clock Waveform Generator Register
	// CLDIV = ((fmclk/fclk) -4)/(2^CKDIV); for 120 MHz, fclk = 400 KHz; ckdiv = 3, cldiv = 37
	uint8_t cldiv = ((SystemCoreClock / (i2cclock*1000))-4)/8;
  40070e:	4b11      	ldr	r3, [pc, #68]	; (400754 <_Z15I2C_master_Initt+0x68>)
  400710:	681b      	ldr	r3, [r3, #0]
  400712:	88fa      	ldrh	r2, [r7, #6]
  400714:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  400718:	fb01 f202 	mul.w	r2, r1, r2
  40071c:	fbb3 f3f2 	udiv	r3, r3, r2
  400720:	3b04      	subs	r3, #4
  400722:	08db      	lsrs	r3, r3, #3
  400724:	b2db      	uxtb	r3, r3
  400726:	73fb      	strb	r3, [r7, #15]
	REG_TWI0_CWGR = TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(cldiv)| TWI_CWGR_CKDIV(3);
  400728:	4a0b      	ldr	r2, [pc, #44]	; (400758 <_Z15I2C_master_Initt+0x6c>)
  40072a:	7bfb      	ldrb	r3, [r7, #15]
  40072c:	4619      	mov	r1, r3
  40072e:	7bfb      	ldrb	r3, [r7, #15]
  400730:	021b      	lsls	r3, r3, #8
  400732:	b29b      	uxth	r3, r3
  400734:	430b      	orrs	r3, r1
  400736:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
  40073a:	6013      	str	r3, [r2, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_SVDIS | TWI_CR_MSEN;
  40073c:	4b07      	ldr	r3, [pc, #28]	; (40075c <_Z15I2C_master_Initt+0x70>)
  40073e:	2224      	movs	r2, #36	; 0x24
  400740:	601a      	str	r2, [r3, #0]
}
  400742:	bf00      	nop
  400744:	3714      	adds	r7, #20
  400746:	46bd      	mov	sp, r7
  400748:	bc80      	pop	{r7}
  40074a:	4770      	bx	lr
  40074c:	400e0410 	.word	0x400e0410
  400750:	400e0e04 	.word	0x400e0e04
  400754:	20000000 	.word	0x20000000
  400758:	40018010 	.word	0x40018010
  40075c:	40018000 	.word	0x40018000

00400760 <_Z21I2C_beginTransmissionh>:

void I2C_beginTransmission(uint8_t ID)
{
  400760:	b480      	push	{r7}
  400762:	b083      	sub	sp, #12
  400764:	af00      	add	r7, sp, #0
  400766:	4603      	mov	r3, r0
  400768:	71fb      	strb	r3, [r7, #7]
	// Configure Master Mode Register
	REG_TWI0_MMR = TWI_MMR_DADR(ID);
  40076a:	4a08      	ldr	r2, [pc, #32]	; (40078c <_Z21I2C_beginTransmissionh+0x2c>)
  40076c:	79fb      	ldrb	r3, [r7, #7]
  40076e:	041b      	lsls	r3, r3, #16
  400770:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  400774:	6013      	str	r3, [r2, #0]
	
	// Send start
	REG_TWI0_CR |= TWI_CR_START;
  400776:	4a06      	ldr	r2, [pc, #24]	; (400790 <_Z21I2C_beginTransmissionh+0x30>)
  400778:	4b05      	ldr	r3, [pc, #20]	; (400790 <_Z21I2C_beginTransmissionh+0x30>)
  40077a:	681b      	ldr	r3, [r3, #0]
  40077c:	f043 0301 	orr.w	r3, r3, #1
  400780:	6013      	str	r3, [r2, #0]
}
  400782:	bf00      	nop
  400784:	370c      	adds	r7, #12
  400786:	46bd      	mov	sp, r7
  400788:	bc80      	pop	{r7}
  40078a:	4770      	bx	lr
  40078c:	40018004 	.word	0x40018004
  400790:	40018000 	.word	0x40018000

00400794 <_Z19I2C_endTransmissionv>:
	// Send start
	REG_TWI0_CR |= TWI_CR_START;
}

void I2C_endTransmission()
{
  400794:	b480      	push	{r7}
  400796:	af00      	add	r7, sp, #0
	REG_TWI0_CR |= TWI_CR_STOP;
  400798:	4a04      	ldr	r2, [pc, #16]	; (4007ac <_Z19I2C_endTransmissionv+0x18>)
  40079a:	4b04      	ldr	r3, [pc, #16]	; (4007ac <_Z19I2C_endTransmissionv+0x18>)
  40079c:	681b      	ldr	r3, [r3, #0]
  40079e:	f043 0302 	orr.w	r3, r3, #2
  4007a2:	6013      	str	r3, [r2, #0]
}
  4007a4:	bf00      	nop
  4007a6:	46bd      	mov	sp, r7
  4007a8:	bc80      	pop	{r7}
  4007aa:	4770      	bx	lr
  4007ac:	40018000 	.word	0x40018000

004007b0 <TC1_Handler>:
/**
 *  \brief TC1 Interrupt handler.
 */

void TC1_Handler(void)
{
  4007b0:	b480      	push	{r7}
  4007b2:	b083      	sub	sp, #12
  4007b4:	af00      	add	r7, sp, #0
	//read status register - this clears interrupt flags
	uint32_t status = REG_TC0_SR1;
  4007b6:	4b09      	ldr	r3, [pc, #36]	; (4007dc <TC1_Handler+0x2c>)
  4007b8:	681b      	ldr	r3, [r3, #0]
  4007ba:	607b      	str	r3, [r7, #4]
	if (status & TC_SR_CPCS)
  4007bc:	687b      	ldr	r3, [r7, #4]
  4007be:	f003 0310 	and.w	r3, r3, #16
  4007c2:	2b00      	cmp	r3, #0
  4007c4:	d004      	beq.n	4007d0 <TC1_Handler+0x20>
	{
		// Increment counter
		CS++;
  4007c6:	4b06      	ldr	r3, [pc, #24]	; (4007e0 <TC1_Handler+0x30>)
  4007c8:	681b      	ldr	r3, [r3, #0]
  4007ca:	3301      	adds	r3, #1
  4007cc:	4a04      	ldr	r2, [pc, #16]	; (4007e0 <TC1_Handler+0x30>)
  4007ce:	6013      	str	r3, [r2, #0]
	}
}
  4007d0:	bf00      	nop
  4007d2:	370c      	adds	r7, #12
  4007d4:	46bd      	mov	sp, r7
  4007d6:	bc80      	pop	{r7}
  4007d8:	4770      	bx	lr
  4007da:	bf00      	nop
  4007dc:	40010060 	.word	0x40010060
  4007e0:	2000045c 	.word	0x2000045c

004007e4 <_Z8rtt_initP3Rttt>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4007e4:	b480      	push	{r7}
  4007e6:	b083      	sub	sp, #12
  4007e8:	af00      	add	r7, sp, #0
  4007ea:	6078      	str	r0, [r7, #4]
  4007ec:	460b      	mov	r3, r1
  4007ee:	807b      	strh	r3, [r7, #2]
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4007f0:	887a      	ldrh	r2, [r7, #2]
  4007f2:	4b06      	ldr	r3, [pc, #24]	; (40080c <_Z8rtt_initP3Rttt+0x28>)
  4007f4:	681b      	ldr	r3, [r3, #0]
  4007f6:	4313      	orrs	r3, r2
  4007f8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4007fc:	687b      	ldr	r3, [r7, #4]
  4007fe:	601a      	str	r2, [r3, #0]
	return 0;
  400800:	2300      	movs	r3, #0
}
  400802:	4618      	mov	r0, r3
  400804:	370c      	adds	r7, #12
  400806:	46bd      	mov	sp, r7
  400808:	bc80      	pop	{r7}
  40080a:	4770      	bx	lr
  40080c:	20000464 	.word	0x20000464

00400810 <_Z14rtt_sel_sourceP3Rttb>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  400810:	b480      	push	{r7}
  400812:	b083      	sub	sp, #12
  400814:	af00      	add	r7, sp, #0
  400816:	6078      	str	r0, [r7, #4]
  400818:	460b      	mov	r3, r1
  40081a:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  40081c:	78fb      	ldrb	r3, [r7, #3]
  40081e:	2b00      	cmp	r3, #0
  400820:	d00d      	beq.n	40083e <_Z14rtt_sel_sourceP3Rttb+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400822:	4b10      	ldr	r3, [pc, #64]	; (400864 <_Z14rtt_sel_sourceP3Rttb+0x54>)
  400824:	681b      	ldr	r3, [r3, #0]
  400826:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40082a:	4a0e      	ldr	r2, [pc, #56]	; (400864 <_Z14rtt_sel_sourceP3Rttb+0x54>)
  40082c:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40082e:	687b      	ldr	r3, [r7, #4]
  400830:	681a      	ldr	r2, [r3, #0]
  400832:	4b0c      	ldr	r3, [pc, #48]	; (400864 <_Z14rtt_sel_sourceP3Rttb+0x54>)
  400834:	681b      	ldr	r3, [r3, #0]
  400836:	431a      	orrs	r2, r3
  400838:	687b      	ldr	r3, [r7, #4]
  40083a:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  40083c:	e00c      	b.n	400858 <_Z14rtt_sel_sourceP3Rttb+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40083e:	4b09      	ldr	r3, [pc, #36]	; (400864 <_Z14rtt_sel_sourceP3Rttb+0x54>)
  400840:	681b      	ldr	r3, [r3, #0]
  400842:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400846:	4a07      	ldr	r2, [pc, #28]	; (400864 <_Z14rtt_sel_sourceP3Rttb+0x54>)
  400848:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40084a:	687b      	ldr	r3, [r7, #4]
  40084c:	681a      	ldr	r2, [r3, #0]
  40084e:	4b05      	ldr	r3, [pc, #20]	; (400864 <_Z14rtt_sel_sourceP3Rttb+0x54>)
  400850:	681b      	ldr	r3, [r3, #0]
  400852:	431a      	orrs	r2, r3
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	601a      	str	r2, [r3, #0]
}
  400858:	bf00      	nop
  40085a:	370c      	adds	r7, #12
  40085c:	46bd      	mov	sp, r7
  40085e:	bc80      	pop	{r7}
  400860:	4770      	bx	lr
  400862:	bf00      	nop
  400864:	20000464 	.word	0x20000464

00400868 <_Z10rtt_enableP3Rtt>:
 * \brief Enable RTT.
 *
 * \param p_rtt Pointer to an RTT instance.
 */
void rtt_enable(Rtt *p_rtt)
{
  400868:	b480      	push	{r7}
  40086a:	b083      	sub	sp, #12
  40086c:	af00      	add	r7, sp, #0
  40086e:	6078      	str	r0, [r7, #4]
	g_wobits_in_rtt_mr &= ~RTT_MR_RTTDIS;
  400870:	4b08      	ldr	r3, [pc, #32]	; (400894 <_Z10rtt_enableP3Rtt+0x2c>)
  400872:	681b      	ldr	r3, [r3, #0]
  400874:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  400878:	4a06      	ldr	r2, [pc, #24]	; (400894 <_Z10rtt_enableP3Rtt+0x2c>)
  40087a:	6013      	str	r3, [r2, #0]
	p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40087c:	687b      	ldr	r3, [r7, #4]
  40087e:	681a      	ldr	r2, [r3, #0]
  400880:	4b04      	ldr	r3, [pc, #16]	; (400894 <_Z10rtt_enableP3Rtt+0x2c>)
  400882:	681b      	ldr	r3, [r3, #0]
  400884:	431a      	orrs	r2, r3
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	601a      	str	r2, [r3, #0]
}
  40088a:	bf00      	nop
  40088c:	370c      	adds	r7, #12
  40088e:	46bd      	mov	sp, r7
  400890:	bc80      	pop	{r7}
  400892:	4770      	bx	lr
  400894:	20000464 	.word	0x20000464

00400898 <_Z11rtt_disableP3Rtt>:
 * \brief Disable RTT.
 *
 * \param p_rtt Pointer to an RTT instance.
 */
void rtt_disable(Rtt *p_rtt)
{
  400898:	b480      	push	{r7}
  40089a:	b083      	sub	sp, #12
  40089c:	af00      	add	r7, sp, #0
  40089e:	6078      	str	r0, [r7, #4]
	g_wobits_in_rtt_mr |= RTT_MR_RTTDIS;
  4008a0:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <_Z11rtt_disableP3Rtt+0x2c>)
  4008a2:	681b      	ldr	r3, [r3, #0]
  4008a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008a8:	4a06      	ldr	r2, [pc, #24]	; (4008c4 <_Z11rtt_disableP3Rtt+0x2c>)
  4008aa:	6013      	str	r3, [r2, #0]
	p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4008ac:	687b      	ldr	r3, [r7, #4]
  4008ae:	681a      	ldr	r2, [r3, #0]
  4008b0:	4b04      	ldr	r3, [pc, #16]	; (4008c4 <_Z11rtt_disableP3Rtt+0x2c>)
  4008b2:	681b      	ldr	r3, [r3, #0]
  4008b4:	431a      	orrs	r2, r3
  4008b6:	687b      	ldr	r3, [r7, #4]
  4008b8:	601a      	str	r2, [r3, #0]
}
  4008ba:	bf00      	nop
  4008bc:	370c      	adds	r7, #12
  4008be:	46bd      	mov	sp, r7
  4008c0:	bc80      	pop	{r7}
  4008c2:	4770      	bx	lr
  4008c4:	20000464 	.word	0x20000464

004008c8 <_Z20rtt_enable_interruptP3Rttm>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4008c8:	b480      	push	{r7}
  4008ca:	b085      	sub	sp, #20
  4008cc:	af00      	add	r7, sp, #0
  4008ce:	6078      	str	r0, [r7, #4]
  4008d0:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4008d2:	687b      	ldr	r3, [r7, #4]
  4008d4:	681b      	ldr	r3, [r3, #0]
  4008d6:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  4008d8:	68fa      	ldr	r2, [r7, #12]
  4008da:	683b      	ldr	r3, [r7, #0]
  4008dc:	4313      	orrs	r3, r2
  4008de:	60fb      	str	r3, [r7, #12]
	temp |= g_wobits_in_rtt_mr;
  4008e0:	4b06      	ldr	r3, [pc, #24]	; (4008fc <_Z20rtt_enable_interruptP3Rttm+0x34>)
  4008e2:	681b      	ldr	r3, [r3, #0]
  4008e4:	68fa      	ldr	r2, [r7, #12]
  4008e6:	4313      	orrs	r3, r2
  4008e8:	60fb      	str	r3, [r7, #12]
	p_rtt->RTT_MR = temp;
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	68fa      	ldr	r2, [r7, #12]
  4008ee:	601a      	str	r2, [r3, #0]
}
  4008f0:	bf00      	nop
  4008f2:	3714      	adds	r7, #20
  4008f4:	46bd      	mov	sp, r7
  4008f6:	bc80      	pop	{r7}
  4008f8:	4770      	bx	lr
  4008fa:	bf00      	nop
  4008fc:	20000464 	.word	0x20000464

00400900 <_Z21rtt_disable_interruptP3Rttm>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400900:	b480      	push	{r7}
  400902:	b085      	sub	sp, #20
  400904:	af00      	add	r7, sp, #0
  400906:	6078      	str	r0, [r7, #4]
  400908:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  40090a:	2300      	movs	r3, #0
  40090c:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	681b      	ldr	r3, [r3, #0]
  400912:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  400914:	683b      	ldr	r3, [r7, #0]
  400916:	43db      	mvns	r3, r3
  400918:	68fa      	ldr	r2, [r7, #12]
  40091a:	4013      	ands	r3, r2
  40091c:	60fb      	str	r3, [r7, #12]
	temp |= g_wobits_in_rtt_mr;
  40091e:	4b06      	ldr	r3, [pc, #24]	; (400938 <_Z21rtt_disable_interruptP3Rttm+0x38>)
  400920:	681b      	ldr	r3, [r3, #0]
  400922:	68fa      	ldr	r2, [r7, #12]
  400924:	4313      	orrs	r3, r2
  400926:	60fb      	str	r3, [r7, #12]
	p_rtt->RTT_MR = temp;
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	68fa      	ldr	r2, [r7, #12]
  40092c:	601a      	str	r2, [r3, #0]
}
  40092e:	bf00      	nop
  400930:	3714      	adds	r7, #20
  400932:	46bd      	mov	sp, r7
  400934:	bc80      	pop	{r7}
  400936:	4770      	bx	lr
  400938:	20000464 	.word	0x20000464

0040093c <_Z14rtt_get_statusP3Rtt>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  40093c:	b480      	push	{r7}
  40093e:	b083      	sub	sp, #12
  400940:	af00      	add	r7, sp, #0
  400942:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  400944:	687b      	ldr	r3, [r7, #4]
  400946:	68db      	ldr	r3, [r3, #12]
}
  400948:	4618      	mov	r0, r3
  40094a:	370c      	adds	r7, #12
  40094c:	46bd      	mov	sp, r7
  40094e:	bc80      	pop	{r7}
  400950:	4770      	bx	lr
	...

00400954 <__NVIC_EnableIRQ>:
{
  400954:	b480      	push	{r7}
  400956:	b083      	sub	sp, #12
  400958:	af00      	add	r7, sp, #0
  40095a:	4603      	mov	r3, r0
  40095c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40095e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400962:	2b00      	cmp	r3, #0
  400964:	db0d      	blt.n	400982 <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400966:	4909      	ldr	r1, [pc, #36]	; (40098c <__NVIC_EnableIRQ+0x38>)
  400968:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40096c:	095b      	lsrs	r3, r3, #5
  40096e:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400972:	b2d2      	uxtb	r2, r2
  400974:	f002 021f 	and.w	r2, r2, #31
  400978:	2001      	movs	r0, #1
  40097a:	fa00 f202 	lsl.w	r2, r0, r2
  40097e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400982:	bf00      	nop
  400984:	370c      	adds	r7, #12
  400986:	46bd      	mov	sp, r7
  400988:	bc80      	pop	{r7}
  40098a:	4770      	bx	lr
  40098c:	e000e100 	.word	0xe000e100

00400990 <_Z14UART0_fullInitm>:
	//enable interrupt on receive
	//REG_UART0_IER |= UART_IER_RXRDY;
}

void UART0_fullInit(uint32_t baudrate)
{
  400990:	b580      	push	{r7, lr}
  400992:	b082      	sub	sp, #8
  400994:	af00      	add	r7, sp, #0
  400996:	6078      	str	r0, [r7, #4]
	// Disable watchdog
	REG_WDT_MR |= WDT_MR_WDDIS;
  400998:	4a18      	ldr	r2, [pc, #96]	; (4009fc <_Z14UART0_fullInitm+0x6c>)
  40099a:	4b18      	ldr	r3, [pc, #96]	; (4009fc <_Z14UART0_fullInitm+0x6c>)
  40099c:	681b      	ldr	r3, [r3, #0]
  40099e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4009a2:	6013      	str	r3, [r2, #0]
	
	// Configure PIO controller A
	REG_PIOA_PDR |= PIO_PDR_P9 | PIO_PDR_P10;
  4009a4:	4a16      	ldr	r2, [pc, #88]	; (400a00 <_Z14UART0_fullInitm+0x70>)
  4009a6:	4b16      	ldr	r3, [pc, #88]	; (400a00 <_Z14UART0_fullInitm+0x70>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  4009ae:	6013      	str	r3, [r2, #0]
	
	// Configure PMC UART Clock
	REG_PMC_PCER0 |= PMC_PCER0_PID8;
  4009b0:	4a14      	ldr	r2, [pc, #80]	; (400a04 <_Z14UART0_fullInitm+0x74>)
  4009b2:	4b14      	ldr	r3, [pc, #80]	; (400a04 <_Z14UART0_fullInitm+0x74>)
  4009b4:	681b      	ldr	r3, [r3, #0]
  4009b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4009ba:	6013      	str	r3, [r2, #0]
	
	// Configure baud rate
	REG_UART0_BRGR = SystemCoreClock / (baudrate * 16);
  4009bc:	4912      	ldr	r1, [pc, #72]	; (400a08 <_Z14UART0_fullInitm+0x78>)
  4009be:	4b13      	ldr	r3, [pc, #76]	; (400a0c <_Z14UART0_fullInitm+0x7c>)
  4009c0:	681a      	ldr	r2, [r3, #0]
  4009c2:	687b      	ldr	r3, [r7, #4]
  4009c4:	011b      	lsls	r3, r3, #4
  4009c6:	fbb2 f3f3 	udiv	r3, r2, r3
  4009ca:	600b      	str	r3, [r1, #0]
	
	// Configure Mode Register (Parity and Channel mode)
	REG_UART0_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;
  4009cc:	4b10      	ldr	r3, [pc, #64]	; (400a10 <_Z14UART0_fullInitm+0x80>)
  4009ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4009d2:	601a      	str	r2, [r3, #0]

	// Configure Control Register (enable/disable TX/RX)
	REG_UART0_CR |= UART_CR_TXEN | UART_CR_RXEN;
  4009d4:	4a0f      	ldr	r2, [pc, #60]	; (400a14 <_Z14UART0_fullInitm+0x84>)
  4009d6:	4b0f      	ldr	r3, [pc, #60]	; (400a14 <_Z14UART0_fullInitm+0x84>)
  4009d8:	681b      	ldr	r3, [r3, #0]
  4009da:	f043 0350 	orr.w	r3, r3, #80	; 0x50
  4009de:	6013      	str	r3, [r2, #0]

	// Enable interrupt on receive
	REG_UART0_IER |= UART_IER_RXRDY;
  4009e0:	4a0d      	ldr	r2, [pc, #52]	; (400a18 <_Z14UART0_fullInitm+0x88>)
  4009e2:	4b0d      	ldr	r3, [pc, #52]	; (400a18 <_Z14UART0_fullInitm+0x88>)
  4009e4:	681b      	ldr	r3, [r3, #0]
  4009e6:	f043 0301 	orr.w	r3, r3, #1
  4009ea:	6013      	str	r3, [r2, #0]
	
	//Enable TWI0 Interrupts
	NVIC_EnableIRQ(UART0_IRQn);
  4009ec:	2008      	movs	r0, #8
  4009ee:	4b0b      	ldr	r3, [pc, #44]	; (400a1c <_Z14UART0_fullInitm+0x8c>)
  4009f0:	4798      	blx	r3
}
  4009f2:	bf00      	nop
  4009f4:	3708      	adds	r7, #8
  4009f6:	46bd      	mov	sp, r7
  4009f8:	bd80      	pop	{r7, pc}
  4009fa:	bf00      	nop
  4009fc:	400e1454 	.word	0x400e1454
  400a00:	400e0e04 	.word	0x400e0e04
  400a04:	400e0410 	.word	0x400e0410
  400a08:	400e0620 	.word	0x400e0620
  400a0c:	20000000 	.word	0x20000000
  400a10:	400e0604 	.word	0x400e0604
  400a14:	400e0600 	.word	0x400e0600
  400a18:	400e0608 	.word	0x400e0608
  400a1c:	00400955 	.word	0x00400955

00400a20 <_Z10UART0_byteh>:

void UART0_byte(uint8_t data)
{
  400a20:	b480      	push	{r7}
  400a22:	b083      	sub	sp, #12
  400a24:	af00      	add	r7, sp, #0
  400a26:	4603      	mov	r3, r0
  400a28:	71fb      	strb	r3, [r7, #7]
		while(!(REG_UART0_SR & UART_SR_TXRDY));	// Wait for transmitter to be ready
  400a2a:	4b0b      	ldr	r3, [pc, #44]	; (400a58 <_Z10UART0_byteh+0x38>)
  400a2c:	681b      	ldr	r3, [r3, #0]
  400a2e:	f003 0302 	and.w	r3, r3, #2
  400a32:	2b00      	cmp	r3, #0
  400a34:	bf0c      	ite	eq
  400a36:	2301      	moveq	r3, #1
  400a38:	2300      	movne	r3, #0
  400a3a:	b2db      	uxtb	r3, r3
  400a3c:	2b00      	cmp	r3, #0
  400a3e:	d000      	beq.n	400a42 <_Z10UART0_byteh+0x22>
  400a40:	e7f3      	b.n	400a2a <_Z10UART0_byteh+0xa>
		REG_UART0_THR |= data;						// Put data into buffer, sends the data
  400a42:	4906      	ldr	r1, [pc, #24]	; (400a5c <_Z10UART0_byteh+0x3c>)
  400a44:	4b05      	ldr	r3, [pc, #20]	; (400a5c <_Z10UART0_byteh+0x3c>)
  400a46:	681a      	ldr	r2, [r3, #0]
  400a48:	79fb      	ldrb	r3, [r7, #7]
  400a4a:	4313      	orrs	r3, r2
  400a4c:	600b      	str	r3, [r1, #0]
}
  400a4e:	bf00      	nop
  400a50:	370c      	adds	r7, #12
  400a52:	46bd      	mov	sp, r7
  400a54:	bc80      	pop	{r7}
  400a56:	4770      	bx	lr
  400a58:	400e0614 	.word	0x400e0614
  400a5c:	400e061c 	.word	0x400e061c

00400a60 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400a60:	b580      	push	{r7, lr}
  400a62:	b082      	sub	sp, #8
  400a64:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400a66:	4b16      	ldr	r3, [pc, #88]	; (400ac0 <Reset_Handler+0x60>)
  400a68:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  400a6a:	4b16      	ldr	r3, [pc, #88]	; (400ac4 <Reset_Handler+0x64>)
  400a6c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  400a6e:	687a      	ldr	r2, [r7, #4]
  400a70:	683b      	ldr	r3, [r7, #0]
  400a72:	429a      	cmp	r2, r3
  400a74:	d00c      	beq.n	400a90 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400a76:	e007      	b.n	400a88 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400a78:	683b      	ldr	r3, [r7, #0]
  400a7a:	1d1a      	adds	r2, r3, #4
  400a7c:	603a      	str	r2, [r7, #0]
  400a7e:	687a      	ldr	r2, [r7, #4]
  400a80:	1d11      	adds	r1, r2, #4
  400a82:	6079      	str	r1, [r7, #4]
  400a84:	6812      	ldr	r2, [r2, #0]
  400a86:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  400a88:	683b      	ldr	r3, [r7, #0]
  400a8a:	4a0f      	ldr	r2, [pc, #60]	; (400ac8 <Reset_Handler+0x68>)
  400a8c:	4293      	cmp	r3, r2
  400a8e:	d3f3      	bcc.n	400a78 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400a90:	4b0e      	ldr	r3, [pc, #56]	; (400acc <Reset_Handler+0x6c>)
  400a92:	603b      	str	r3, [r7, #0]
  400a94:	e004      	b.n	400aa0 <Reset_Handler+0x40>
                *pDest++ = 0;
  400a96:	683b      	ldr	r3, [r7, #0]
  400a98:	1d1a      	adds	r2, r3, #4
  400a9a:	603a      	str	r2, [r7, #0]
  400a9c:	2200      	movs	r2, #0
  400a9e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400aa0:	683b      	ldr	r3, [r7, #0]
  400aa2:	4a0b      	ldr	r2, [pc, #44]	; (400ad0 <Reset_Handler+0x70>)
  400aa4:	4293      	cmp	r3, r2
  400aa6:	d3f6      	bcc.n	400a96 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400aa8:	4b0a      	ldr	r3, [pc, #40]	; (400ad4 <Reset_Handler+0x74>)
  400aaa:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400aac:	4a0a      	ldr	r2, [pc, #40]	; (400ad8 <Reset_Handler+0x78>)
  400aae:	687b      	ldr	r3, [r7, #4]
  400ab0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400ab4:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  400ab6:	4b09      	ldr	r3, [pc, #36]	; (400adc <Reset_Handler+0x7c>)
  400ab8:	4798      	blx	r3

        /* Branch to main function */
        main();
  400aba:	4b09      	ldr	r3, [pc, #36]	; (400ae0 <Reset_Handler+0x80>)
  400abc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400abe:	e7fe      	b.n	400abe <Reset_Handler+0x5e>
  400ac0:	00403cd8 	.word	0x00403cd8
  400ac4:	20000000 	.word	0x20000000
  400ac8:	2000043c 	.word	0x2000043c
  400acc:	2000043c 	.word	0x2000043c
  400ad0:	20002d34 	.word	0x20002d34
  400ad4:	00400000 	.word	0x00400000
  400ad8:	e000ed00 	.word	0xe000ed00
  400adc:	00403a85 	.word	0x00403a85
  400ae0:	00400b71 	.word	0x00400b71

00400ae4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ae4:	b480      	push	{r7}
  400ae6:	af00      	add	r7, sp, #0
        while (1) {
  400ae8:	e7fe      	b.n	400ae8 <Dummy_Handler+0x4>
	...

00400aec <__NVIC_EnableIRQ>:
{
  400aec:	b480      	push	{r7}
  400aee:	b083      	sub	sp, #12
  400af0:	af00      	add	r7, sp, #0
  400af2:	4603      	mov	r3, r0
  400af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400afa:	2b00      	cmp	r3, #0
  400afc:	db0d      	blt.n	400b1a <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400afe:	4909      	ldr	r1, [pc, #36]	; (400b24 <__NVIC_EnableIRQ+0x38>)
  400b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b04:	095b      	lsrs	r3, r3, #5
  400b06:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400b0a:	b2d2      	uxtb	r2, r2
  400b0c:	f002 021f 	and.w	r2, r2, #31
  400b10:	2001      	movs	r0, #1
  400b12:	fa00 f202 	lsl.w	r2, r0, r2
  400b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400b1a:	bf00      	nop
  400b1c:	370c      	adds	r7, #12
  400b1e:	46bd      	mov	sp, r7
  400b20:	bc80      	pop	{r7}
  400b22:	4770      	bx	lr
  400b24:	e000e100 	.word	0xe000e100

00400b28 <__NVIC_DisableIRQ>:
{
  400b28:	b480      	push	{r7}
  400b2a:	b083      	sub	sp, #12
  400b2c:	af00      	add	r7, sp, #0
  400b2e:	4603      	mov	r3, r0
  400b30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b36:	2b00      	cmp	r3, #0
  400b38:	db12      	blt.n	400b60 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b3a:	490c      	ldr	r1, [pc, #48]	; (400b6c <__NVIC_DisableIRQ+0x44>)
  400b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b40:	095b      	lsrs	r3, r3, #5
  400b42:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400b46:	b2d2      	uxtb	r2, r2
  400b48:	f002 021f 	and.w	r2, r2, #31
  400b4c:	2001      	movs	r0, #1
  400b4e:	fa00 f202 	lsl.w	r2, r0, r2
  400b52:	3320      	adds	r3, #32
  400b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  400b58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400b5c:	f3bf 8f6f 	isb	sy
}
  400b60:	bf00      	nop
  400b62:	370c      	adds	r7, #12
  400b64:	46bd      	mov	sp, r7
  400b66:	bc80      	pop	{r7}
  400b68:	4770      	bx	lr
  400b6a:	bf00      	nop
  400b6c:	e000e100 	.word	0xe000e100

00400b70 <main>:
//	que marcan si las ventanas estan activadas o no
uint8_t r1 = 0;
uint8_t r2 = 0;				

int main(void)
{
  400b70:	b590      	push	{r4, r7, lr}
  400b72:	b083      	sub	sp, #12
  400b74:	af00      	add	r7, sp, #0
	int contadorSaltosTelemetria = 0;
  400b76:	2300      	movs	r3, #0
  400b78:	607b      	str	r3, [r7, #4]

	// Inicializaciones
	CLK_Init(OSC, FOSC, 15, 2);
  400b7a:	2302      	movs	r3, #2
  400b7c:	220f      	movs	r2, #15
  400b7e:	2110      	movs	r1, #16
  400b80:	2002      	movs	r0, #2
  400b82:	4c70      	ldr	r4, [pc, #448]	; (400d44 <main+0x1d4>)
  400b84:	47a0      	blx	r4
	I2C_master_Init(I2CCLOCK);
  400b86:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400b8a:	4b6f      	ldr	r3, [pc, #444]	; (400d48 <main+0x1d8>)
  400b8c:	4798      	blx	r3
	ADC_Init();
  400b8e:	4b6f      	ldr	r3, [pc, #444]	; (400d4c <main+0x1dc>)
  400b90:	4798      	blx	r3
	UART0_fullInit(BAUDRATE);
  400b92:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
  400b96:	4b6e      	ldr	r3, [pc, #440]	; (400d50 <main+0x1e0>)
  400b98:	4798      	blx	r3

	DPIN->PIO_OER |= ENA | END;
  400b9a:	4a6e      	ldr	r2, [pc, #440]	; (400d54 <main+0x1e4>)
  400b9c:	4b6d      	ldr	r3, [pc, #436]	; (400d54 <main+0x1e4>)
  400b9e:	691b      	ldr	r3, [r3, #16]
  400ba0:	f443 0310 	orr.w	r3, r3, #9437184	; 0x900000
  400ba4:	6113      	str	r3, [r2, #16]
	
	// Se enciende el DC-DC al encender el sistema
	DPIN->PIO_SODR |= END;
  400ba6:	4a6b      	ldr	r2, [pc, #428]	; (400d54 <main+0x1e4>)
  400ba8:	4b6a      	ldr	r3, [pc, #424]	; (400d54 <main+0x1e4>)
  400baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400bb0:	6313      	str	r3, [r2, #48]	; 0x30
	
	apagarEtapaPotencia();
  400bb2:	4b69      	ldr	r3, [pc, #420]	; (400d58 <main+0x1e8>)
  400bb4:	4798      	blx	r3
	while(true)
	{

#if !defined(MALETA_4B) && !defined(ENRACKABLE_4B) && \
	!defined(MALETA_5B) && !defined(ENRACKABLE_5B)
		if(isTelemetriaActiva)
  400bb6:	4b69      	ldr	r3, [pc, #420]	; (400d5c <main+0x1ec>)
  400bb8:	781b      	ldrb	r3, [r3, #0]
  400bba:	2b00      	cmp	r3, #0
  400bbc:	d00a      	beq.n	400bd4 <main+0x64>
		{
			if(contadorSaltosTelemetria < SKIP_TELEMETRIA)
  400bbe:	687b      	ldr	r3, [r7, #4]
  400bc0:	2b13      	cmp	r3, #19
  400bc2:	dc03      	bgt.n	400bcc <main+0x5c>
			{
				contadorSaltosTelemetria++;
  400bc4:	687b      	ldr	r3, [r7, #4]
  400bc6:	3301      	adds	r3, #1
  400bc8:	607b      	str	r3, [r7, #4]
  400bca:	e003      	b.n	400bd4 <main+0x64>
			}
			else
			{
				contadorSaltosTelemetria = 0;
  400bcc:	2300      	movs	r3, #0
  400bce:	607b      	str	r3, [r7, #4]
				procesarTelemetria();
  400bd0:	4b63      	ldr	r3, [pc, #396]	; (400d60 <main+0x1f0>)
  400bd2:	4798      	blx	r3
			}
		}
#endif

		if(locki2c)
  400bd4:	4b63      	ldr	r3, [pc, #396]	; (400d64 <main+0x1f4>)
  400bd6:	781b      	ldrb	r3, [r3, #0]
  400bd8:	2b00      	cmp	r3, #0
  400bda:	f000 80b1 	beq.w	400d40 <main+0x1d0>
		{
			NVIC_DisableIRQ(UART0_IRQn);
  400bde:	2008      	movs	r0, #8
  400be0:	4b61      	ldr	r3, [pc, #388]	; (400d68 <main+0x1f8>)
  400be2:	4798      	blx	r3
			switch(command)
  400be4:	4b61      	ldr	r3, [pc, #388]	; (400d6c <main+0x1fc>)
  400be6:	781b      	ldrb	r3, [r3, #0]
  400be8:	3b02      	subs	r3, #2
  400bea:	2b05      	cmp	r3, #5
  400bec:	f200 80a1 	bhi.w	400d32 <main+0x1c2>
  400bf0:	a201      	add	r2, pc, #4	; (adr r2, 400bf8 <main+0x88>)
  400bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400bf6:	bf00      	nop
  400bf8:	00400c11 	.word	0x00400c11
  400bfc:	00400d33 	.word	0x00400d33
  400c00:	00400d01 	.word	0x00400d01
  400c04:	00400d33 	.word	0x00400d33
  400c08:	00400d21 	.word	0x00400d21
  400c0c:	00400d21 	.word	0x00400d21
			{
				case CONFIGURAR_VENTANAS:					
	
					// Envio de configuracion de parametros de inhibicion al esclavo
					I2C_beginTransmission(IDR1);
  400c10:	2001      	movs	r0, #1
  400c12:	4b57      	ldr	r3, [pc, #348]	; (400d70 <main+0x200>)
  400c14:	4798      	blx	r3
					I2C_write(W << 3 | 2);
  400c16:	4b57      	ldr	r3, [pc, #348]	; (400d74 <main+0x204>)
  400c18:	781b      	ldrb	r3, [r3, #0]
  400c1a:	00db      	lsls	r3, r3, #3
  400c1c:	b25b      	sxtb	r3, r3
  400c1e:	f043 0302 	orr.w	r3, r3, #2
  400c22:	b25b      	sxtb	r3, r3
  400c24:	b2db      	uxtb	r3, r3
  400c26:	4618      	mov	r0, r3
  400c28:	4b53      	ldr	r3, [pc, #332]	; (400d78 <main+0x208>)
  400c2a:	4798      	blx	r3
					for(uint8_t i = 0; i < W; i++)
  400c2c:	2300      	movs	r3, #0
  400c2e:	70fb      	strb	r3, [r7, #3]
  400c30:	78fb      	ldrb	r3, [r7, #3]
  400c32:	4a50      	ldr	r2, [pc, #320]	; (400d74 <main+0x204>)
  400c34:	7812      	ldrb	r2, [r2, #0]
  400c36:	4293      	cmp	r3, r2
  400c38:	da15      	bge.n	400c66 <main+0xf6>
					{
						for(uint8_t u = WINDOW_MEM_SIZE * i; u < WINDOW_MEM_SIZE * (i + 1); u++)
  400c3a:	78fb      	ldrb	r3, [r7, #3]
  400c3c:	3308      	adds	r3, #8
  400c3e:	70bb      	strb	r3, [r7, #2]
  400c40:	78ba      	ldrb	r2, [r7, #2]
  400c42:	78fb      	ldrb	r3, [r7, #3]
  400c44:	3309      	adds	r3, #9
  400c46:	429a      	cmp	r2, r3
  400c48:	d209      	bcs.n	400c5e <main+0xee>
						{
							I2C_write(reg[u]);
  400c4a:	78bb      	ldrb	r3, [r7, #2]
  400c4c:	4a4b      	ldr	r2, [pc, #300]	; (400d7c <main+0x20c>)
  400c4e:	5cd3      	ldrb	r3, [r2, r3]
  400c50:	4618      	mov	r0, r3
  400c52:	4b49      	ldr	r3, [pc, #292]	; (400d78 <main+0x208>)
  400c54:	4798      	blx	r3
						for(uint8_t u = WINDOW_MEM_SIZE * i; u < WINDOW_MEM_SIZE * (i + 1); u++)
  400c56:	78bb      	ldrb	r3, [r7, #2]
  400c58:	3301      	adds	r3, #1
  400c5a:	70bb      	strb	r3, [r7, #2]
  400c5c:	e7f0      	b.n	400c40 <main+0xd0>
					for(uint8_t i = 0; i < W; i++)
  400c5e:	78fb      	ldrb	r3, [r7, #3]
  400c60:	3301      	adds	r3, #1
  400c62:	70fb      	strb	r3, [r7, #3]
  400c64:	e7e4      	b.n	400c30 <main+0xc0>
					}					
									
#ifdef PARAMETROS_INHIBICION

					// Nos saltamos los bytes de los umbrales
					for(uint8_t i = WINDOW_MEM_SIZE * W + THRESOLDS_MEM_SIZE; 
  400c66:	4b43      	ldr	r3, [pc, #268]	; (400d74 <main+0x204>)
  400c68:	781b      	ldrb	r3, [r3, #0]
  400c6a:	330e      	adds	r3, #14
  400c6c:	707b      	strb	r3, [r7, #1]
						i < WINDOW_MEM_SIZE * W + THRESOLDS_MEM_SIZE + SIZE_PARAMS; i++)
  400c6e:	787a      	ldrb	r2, [r7, #1]
  400c70:	4b40      	ldr	r3, [pc, #256]	; (400d74 <main+0x204>)
  400c72:	781b      	ldrb	r3, [r3, #0]
  400c74:	3319      	adds	r3, #25
  400c76:	429a      	cmp	r2, r3
  400c78:	d209      	bcs.n	400c8e <main+0x11e>
					{
						I2C_write(reg[i]);
  400c7a:	787b      	ldrb	r3, [r7, #1]
  400c7c:	4a3f      	ldr	r2, [pc, #252]	; (400d7c <main+0x20c>)
  400c7e:	5cd3      	ldrb	r3, [r2, r3]
  400c80:	4618      	mov	r0, r3
  400c82:	4b3d      	ldr	r3, [pc, #244]	; (400d78 <main+0x208>)
  400c84:	4798      	blx	r3
					for(uint8_t i = WINDOW_MEM_SIZE * W + THRESOLDS_MEM_SIZE; 
  400c86:	787b      	ldrb	r3, [r7, #1]
  400c88:	3301      	adds	r3, #1
  400c8a:	707b      	strb	r3, [r7, #1]
  400c8c:	e7ef      	b.n	400c6e <main+0xfe>
					}
#endif
					// Fin
					I2C_endTransmission();
  400c8e:	4b3c      	ldr	r3, [pc, #240]	; (400d80 <main+0x210>)
  400c90:	4798      	blx	r3
					
					thROE = reg[WINDOW_MEM_SIZE * W] << 8 | reg[WINDOW_MEM_SIZE * W + 1];
  400c92:	4b38      	ldr	r3, [pc, #224]	; (400d74 <main+0x204>)
  400c94:	781b      	ldrb	r3, [r3, #0]
  400c96:	3308      	adds	r3, #8
  400c98:	4a38      	ldr	r2, [pc, #224]	; (400d7c <main+0x20c>)
  400c9a:	5cd3      	ldrb	r3, [r2, r3]
  400c9c:	021b      	lsls	r3, r3, #8
  400c9e:	b21a      	sxth	r2, r3
  400ca0:	4b34      	ldr	r3, [pc, #208]	; (400d74 <main+0x204>)
  400ca2:	781b      	ldrb	r3, [r3, #0]
  400ca4:	3309      	adds	r3, #9
  400ca6:	4935      	ldr	r1, [pc, #212]	; (400d7c <main+0x20c>)
  400ca8:	5ccb      	ldrb	r3, [r1, r3]
  400caa:	b21b      	sxth	r3, r3
  400cac:	4313      	orrs	r3, r2
  400cae:	b21b      	sxth	r3, r3
  400cb0:	b29a      	uxth	r2, r3
  400cb2:	4b34      	ldr	r3, [pc, #208]	; (400d84 <main+0x214>)
  400cb4:	801a      	strh	r2, [r3, #0]
					thTemp = reg[WINDOW_MEM_SIZE * W + 2] << 8 | reg[WINDOW_MEM_SIZE * W + 3];
  400cb6:	4b2f      	ldr	r3, [pc, #188]	; (400d74 <main+0x204>)
  400cb8:	781b      	ldrb	r3, [r3, #0]
  400cba:	330a      	adds	r3, #10
  400cbc:	4a2f      	ldr	r2, [pc, #188]	; (400d7c <main+0x20c>)
  400cbe:	5cd3      	ldrb	r3, [r2, r3]
  400cc0:	021b      	lsls	r3, r3, #8
  400cc2:	b21a      	sxth	r2, r3
  400cc4:	4b2b      	ldr	r3, [pc, #172]	; (400d74 <main+0x204>)
  400cc6:	781b      	ldrb	r3, [r3, #0]
  400cc8:	330b      	adds	r3, #11
  400cca:	492c      	ldr	r1, [pc, #176]	; (400d7c <main+0x20c>)
  400ccc:	5ccb      	ldrb	r3, [r1, r3]
  400cce:	b21b      	sxth	r3, r3
  400cd0:	4313      	orrs	r3, r2
  400cd2:	b21b      	sxth	r3, r3
  400cd4:	b29a      	uxth	r2, r3
  400cd6:	4b2c      	ldr	r3, [pc, #176]	; (400d88 <main+0x218>)
  400cd8:	801a      	strh	r2, [r3, #0]
					thIdc = reg[WINDOW_MEM_SIZE * W + 4] << 8 | reg[WINDOW_MEM_SIZE * W + 5];
  400cda:	4b26      	ldr	r3, [pc, #152]	; (400d74 <main+0x204>)
  400cdc:	781b      	ldrb	r3, [r3, #0]
  400cde:	330c      	adds	r3, #12
  400ce0:	4a26      	ldr	r2, [pc, #152]	; (400d7c <main+0x20c>)
  400ce2:	5cd3      	ldrb	r3, [r2, r3]
  400ce4:	021b      	lsls	r3, r3, #8
  400ce6:	b21a      	sxth	r2, r3
  400ce8:	4b22      	ldr	r3, [pc, #136]	; (400d74 <main+0x204>)
  400cea:	781b      	ldrb	r3, [r3, #0]
  400cec:	330d      	adds	r3, #13
  400cee:	4923      	ldr	r1, [pc, #140]	; (400d7c <main+0x20c>)
  400cf0:	5ccb      	ldrb	r3, [r1, r3]
  400cf2:	b21b      	sxth	r3, r3
  400cf4:	4313      	orrs	r3, r2
  400cf6:	b21b      	sxth	r3, r3
  400cf8:	b29a      	uxth	r2, r3
  400cfa:	4b24      	ldr	r3, [pc, #144]	; (400d8c <main+0x21c>)
  400cfc:	801a      	strh	r2, [r3, #0]
					
				break;
  400cfe:	e018      	b.n	400d32 <main+0x1c2>
				case CONMUTAR_VENTANAS: // Envio de Activacion/Desactivacion ventanas al esclavo
					I2C_beginTransmission(IDR1);
  400d00:	2001      	movs	r0, #1
  400d02:	4b1b      	ldr	r3, [pc, #108]	; (400d70 <main+0x200>)
  400d04:	4798      	blx	r3
					I2C_write(r1);
  400d06:	4b22      	ldr	r3, [pc, #136]	; (400d90 <main+0x220>)
  400d08:	781b      	ldrb	r3, [r3, #0]
  400d0a:	4618      	mov	r0, r3
  400d0c:	4b1a      	ldr	r3, [pc, #104]	; (400d78 <main+0x208>)
  400d0e:	4798      	blx	r3
					I2C_write(r2);
  400d10:	4b20      	ldr	r3, [pc, #128]	; (400d94 <main+0x224>)
  400d12:	781b      	ldrb	r3, [r3, #0]
  400d14:	4618      	mov	r0, r3
  400d16:	4b18      	ldr	r3, [pc, #96]	; (400d78 <main+0x208>)
  400d18:	4798      	blx	r3
					I2C_endTransmission();
  400d1a:	4b19      	ldr	r3, [pc, #100]	; (400d80 <main+0x210>)
  400d1c:	4798      	blx	r3
				break;
  400d1e:	e008      	b.n	400d32 <main+0x1c2>
				case MISC:
					
				case APAGAR_PLACA: // Envio de seal de modo bajo consumo al esclavo
					I2C_beginTransmission(IDR1);
  400d20:	2001      	movs	r0, #1
  400d22:	4b13      	ldr	r3, [pc, #76]	; (400d70 <main+0x200>)
  400d24:	4798      	blx	r3
					I2C_write(APAGAR_PLACA);
  400d26:	2007      	movs	r0, #7
  400d28:	4b13      	ldr	r3, [pc, #76]	; (400d78 <main+0x208>)
  400d2a:	4798      	blx	r3
					I2C_endTransmission();
  400d2c:	4b14      	ldr	r3, [pc, #80]	; (400d80 <main+0x210>)
  400d2e:	4798      	blx	r3
				break;
  400d30:	bf00      	nop
			}
			locki2c = false;
  400d32:	4b0c      	ldr	r3, [pc, #48]	; (400d64 <main+0x1f4>)
  400d34:	2200      	movs	r2, #0
  400d36:	701a      	strb	r2, [r3, #0]
			NVIC_EnableIRQ(UART0_IRQn);
  400d38:	2008      	movs	r0, #8
  400d3a:	4b17      	ldr	r3, [pc, #92]	; (400d98 <main+0x228>)
  400d3c:	4798      	blx	r3
  400d3e:	e73a      	b.n	400bb6 <main+0x46>
		}
		else
		{
			asm("nop");
  400d40:	bf00      	nop
		} // FUNCTION TO AVOID ESCAPE WHILE(TRUE) LOOP ??
	}
  400d42:	e738      	b.n	400bb6 <main+0x46>
  400d44:	00400219 	.word	0x00400219
  400d48:	004006ed 	.word	0x004006ed
  400d4c:	00400139 	.word	0x00400139
  400d50:	00400991 	.word	0x00400991
  400d54:	400e0e00 	.word	0x400e0e00
  400d58:	0040119d 	.word	0x0040119d
  400d5c:	200004f7 	.word	0x200004f7
  400d60:	00401449 	.word	0x00401449
  400d64:	2000046b 	.word	0x2000046b
  400d68:	00400b29 	.word	0x00400b29
  400d6c:	20000469 	.word	0x20000469
  400d70:	00400761 	.word	0x00400761
  400d74:	2000046c 	.word	0x2000046c
  400d78:	004006ad 	.word	0x004006ad
  400d7c:	20000470 	.word	0x20000470
  400d80:	00400795 	.word	0x00400795
  400d84:	20000004 	.word	0x20000004
  400d88:	20000006 	.word	0x20000006
  400d8c:	20000008 	.word	0x20000008
  400d90:	200004d3 	.word	0x200004d3
  400d94:	200004d4 	.word	0x200004d4
  400d98:	00400aed 	.word	0x00400aed
  400d9c:	00000000 	.word	0x00000000

00400da0 <UART0_Handler>:

/**
 *  \brief UART0 Interrupt handler.
 */
void UART0_Handler(void) 
{
  400da0:	b590      	push	{r4, r7, lr}
  400da2:	b083      	sub	sp, #12
  400da4:	af00      	add	r7, sp, #0
	// when we receive a byte, transmit that byte back
	uint32_t status = REG_UART0_SR;
  400da6:	4b98      	ldr	r3, [pc, #608]	; (401008 <UART0_Handler+0x268>)
  400da8:	681b      	ldr	r3, [r3, #0]
  400daa:	607b      	str	r3, [r7, #4]
	if(status & UART_SR_RXRDY)
  400dac:	687b      	ldr	r3, [r7, #4]
  400dae:	f003 0301 	and.w	r3, r3, #1
  400db2:	2b00      	cmp	r3, #0
  400db4:	f000 8174 	beq.w	4010a0 <UART0_Handler+0x300>
	{
		// read receive holding register
		readByte = REG_UART0_RHR;
  400db8:	4b94      	ldr	r3, [pc, #592]	; (40100c <UART0_Handler+0x26c>)
  400dba:	681b      	ldr	r3, [r3, #0]
  400dbc:	b2da      	uxtb	r2, r3
  400dbe:	4b94      	ldr	r3, [pc, #592]	; (401010 <UART0_Handler+0x270>)
  400dc0:	701a      	strb	r2, [r3, #0]
		if(lockRS232) // Segundo byte y siguientes de alguno de los comandos compuestos de varios bytes
  400dc2:	4b94      	ldr	r3, [pc, #592]	; (401014 <UART0_Handler+0x274>)
  400dc4:	781b      	ldrb	r3, [r3, #0]
  400dc6:	2b00      	cmp	r3, #0
  400dc8:	d037      	beq.n	400e3a <UART0_Handler+0x9a>
		{
			switch(command)
  400dca:	4b93      	ldr	r3, [pc, #588]	; (401018 <UART0_Handler+0x278>)
  400dcc:	781b      	ldrb	r3, [r3, #0]
  400dce:	2b04      	cmp	r3, #4
  400dd0:	d028      	beq.n	400e24 <UART0_Handler+0x84>
  400dd2:	2b06      	cmp	r3, #6
  400dd4:	f000 8161 	beq.w	40109a <UART0_Handler+0x2fa>
  400dd8:	2b02      	cmp	r3, #2
  400dda:	d000      	beq.n	400dde <UART0_Handler+0x3e>
					UART0_byte(readByte);
				break;
			}
		}
	}
}
  400ddc:	e160      	b.n	4010a0 <UART0_Handler+0x300>
					reg[it] = readByte;
  400dde:	4b8f      	ldr	r3, [pc, #572]	; (40101c <UART0_Handler+0x27c>)
  400de0:	781b      	ldrb	r3, [r3, #0]
  400de2:	461a      	mov	r2, r3
  400de4:	4b8a      	ldr	r3, [pc, #552]	; (401010 <UART0_Handler+0x270>)
  400de6:	7819      	ldrb	r1, [r3, #0]
  400de8:	4b8d      	ldr	r3, [pc, #564]	; (401020 <UART0_Handler+0x280>)
  400dea:	5499      	strb	r1, [r3, r2]
					it++;
  400dec:	4b8b      	ldr	r3, [pc, #556]	; (40101c <UART0_Handler+0x27c>)
  400dee:	781b      	ldrb	r3, [r3, #0]
  400df0:	3301      	adds	r3, #1
  400df2:	b2da      	uxtb	r2, r3
  400df4:	4b89      	ldr	r3, [pc, #548]	; (40101c <UART0_Handler+0x27c>)
  400df6:	701a      	strb	r2, [r3, #0]
					if(it >= WINDOW_MEM_SIZE * W + THRESOLDS_MEM_SIZE + SIZE_PARAMS)
  400df8:	4b88      	ldr	r3, [pc, #544]	; (40101c <UART0_Handler+0x27c>)
  400dfa:	781b      	ldrb	r3, [r3, #0]
  400dfc:	461a      	mov	r2, r3
  400dfe:	4b89      	ldr	r3, [pc, #548]	; (401024 <UART0_Handler+0x284>)
  400e00:	781b      	ldrb	r3, [r3, #0]
  400e02:	3319      	adds	r3, #25
  400e04:	429a      	cmp	r2, r3
  400e06:	f0c0 814a 	bcc.w	40109e <UART0_Handler+0x2fe>
						it = 0;
  400e0a:	4b84      	ldr	r3, [pc, #528]	; (40101c <UART0_Handler+0x27c>)
  400e0c:	2200      	movs	r2, #0
  400e0e:	701a      	strb	r2, [r3, #0]
						lockRS232 = false;
  400e10:	4b80      	ldr	r3, [pc, #512]	; (401014 <UART0_Handler+0x274>)
  400e12:	2200      	movs	r2, #0
  400e14:	701a      	strb	r2, [r3, #0]
						locki2c = true;
  400e16:	4b84      	ldr	r3, [pc, #528]	; (401028 <UART0_Handler+0x288>)
  400e18:	2201      	movs	r2, #1
  400e1a:	701a      	strb	r2, [r3, #0]
						regAlarm = 0;
  400e1c:	4b83      	ldr	r3, [pc, #524]	; (40102c <UART0_Handler+0x28c>)
  400e1e:	2200      	movs	r2, #0
  400e20:	701a      	strb	r2, [r3, #0]
				break;
  400e22:	e13c      	b.n	40109e <UART0_Handler+0x2fe>
					r2 = readByte;
  400e24:	4b7a      	ldr	r3, [pc, #488]	; (401010 <UART0_Handler+0x270>)
  400e26:	781a      	ldrb	r2, [r3, #0]
  400e28:	4b81      	ldr	r3, [pc, #516]	; (401030 <UART0_Handler+0x290>)
  400e2a:	701a      	strb	r2, [r3, #0]
					lockRS232 = false;
  400e2c:	4b79      	ldr	r3, [pc, #484]	; (401014 <UART0_Handler+0x274>)
  400e2e:	2200      	movs	r2, #0
  400e30:	701a      	strb	r2, [r3, #0]
					locki2c = true;	
  400e32:	4b7d      	ldr	r3, [pc, #500]	; (401028 <UART0_Handler+0x288>)
  400e34:	2201      	movs	r2, #1
  400e36:	701a      	strb	r2, [r3, #0]
				break;
  400e38:	e132      	b.n	4010a0 <UART0_Handler+0x300>
			command = readByte & 7; // Mascara para seleccionar los ultimos 3 bits
  400e3a:	4b75      	ldr	r3, [pc, #468]	; (401010 <UART0_Handler+0x270>)
  400e3c:	781b      	ldrb	r3, [r3, #0]
  400e3e:	f003 0307 	and.w	r3, r3, #7
  400e42:	b2da      	uxtb	r2, r3
  400e44:	4b74      	ldr	r3, [pc, #464]	; (401018 <UART0_Handler+0x278>)
  400e46:	701a      	strb	r2, [r3, #0]
			switch(command) 
  400e48:	4b73      	ldr	r3, [pc, #460]	; (401018 <UART0_Handler+0x278>)
  400e4a:	781b      	ldrb	r3, [r3, #0]
  400e4c:	2b07      	cmp	r3, #7
  400e4e:	f200 8127 	bhi.w	4010a0 <UART0_Handler+0x300>
  400e52:	a201      	add	r2, pc, #4	; (adr r2, 400e58 <UART0_Handler+0xb8>)
  400e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e58:	00400e79 	.word	0x00400e79
  400e5c:	00400e89 	.word	0x00400e89
  400e60:	00400e99 	.word	0x00400e99
  400e64:	00400eb7 	.word	0x00400eb7
  400e68:	00400fe7 	.word	0x00400fe7
  400e6c:	00400ff7 	.word	0x00400ff7
  400e70:	0040106d 	.word	0x0040106d
  400e74:	00401083 	.word	0x00401083
					encenderEtapaPotencia();
  400e78:	4b6e      	ldr	r3, [pc, #440]	; (401034 <UART0_Handler+0x294>)
  400e7a:	4798      	blx	r3
					UART0_byte(readByte);
  400e7c:	4b64      	ldr	r3, [pc, #400]	; (401010 <UART0_Handler+0x270>)
  400e7e:	781b      	ldrb	r3, [r3, #0]
  400e80:	4618      	mov	r0, r3
  400e82:	4b6d      	ldr	r3, [pc, #436]	; (401038 <UART0_Handler+0x298>)
  400e84:	4798      	blx	r3
				break;
  400e86:	e10b      	b.n	4010a0 <UART0_Handler+0x300>
					apagarEtapaPotencia();
  400e88:	4b6c      	ldr	r3, [pc, #432]	; (40103c <UART0_Handler+0x29c>)
  400e8a:	4798      	blx	r3
					UART0_byte(readByte);
  400e8c:	4b60      	ldr	r3, [pc, #384]	; (401010 <UART0_Handler+0x270>)
  400e8e:	781b      	ldrb	r3, [r3, #0]
  400e90:	4618      	mov	r0, r3
  400e92:	4b69      	ldr	r3, [pc, #420]	; (401038 <UART0_Handler+0x298>)
  400e94:	4798      	blx	r3
				break;
  400e96:	e103      	b.n	4010a0 <UART0_Handler+0x300>
					W = readByte >> 3;	//N = NUMBER OF WINDOWS
  400e98:	4b5d      	ldr	r3, [pc, #372]	; (401010 <UART0_Handler+0x270>)
  400e9a:	781b      	ldrb	r3, [r3, #0]
  400e9c:	10db      	asrs	r3, r3, #3
  400e9e:	b2da      	uxtb	r2, r3
  400ea0:	4b60      	ldr	r3, [pc, #384]	; (401024 <UART0_Handler+0x284>)
  400ea2:	701a      	strb	r2, [r3, #0]
					lockRS232 = true;
  400ea4:	4b5b      	ldr	r3, [pc, #364]	; (401014 <UART0_Handler+0x274>)
  400ea6:	2201      	movs	r2, #1
  400ea8:	701a      	strb	r2, [r3, #0]
					UART0_byte(readByte);
  400eaa:	4b59      	ldr	r3, [pc, #356]	; (401010 <UART0_Handler+0x270>)
  400eac:	781b      	ldrb	r3, [r3, #0]
  400eae:	4618      	mov	r0, r3
  400eb0:	4b61      	ldr	r3, [pc, #388]	; (401038 <UART0_Handler+0x298>)
  400eb2:	4798      	blx	r3
				break;
  400eb4:	e0f4      	b.n	4010a0 <UART0_Handler+0x300>
					UART0_byte((uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) >> 8) & 0xFF);
  400eb6:	4b62      	ldr	r3, [pc, #392]	; (401040 <UART0_Handler+0x2a0>)
  400eb8:	681a      	ldr	r2, [r3, #0]
  400eba:	4b62      	ldr	r3, [pc, #392]	; (401044 <UART0_Handler+0x2a4>)
  400ebc:	4610      	mov	r0, r2
  400ebe:	4798      	blx	r3
  400ec0:	4c61      	ldr	r4, [pc, #388]	; (401048 <UART0_Handler+0x2a8>)
  400ec2:	a34f      	add	r3, pc, #316	; (adr r3, 401000 <UART0_Handler+0x260>)
  400ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ec8:	47a0      	blx	r4
  400eca:	4603      	mov	r3, r0
  400ecc:	460c      	mov	r4, r1
  400ece:	4619      	mov	r1, r3
  400ed0:	4622      	mov	r2, r4
  400ed2:	4b5e      	ldr	r3, [pc, #376]	; (40104c <UART0_Handler+0x2ac>)
  400ed4:	4608      	mov	r0, r1
  400ed6:	4611      	mov	r1, r2
  400ed8:	4798      	blx	r3
  400eda:	4603      	mov	r3, r0
  400edc:	b29b      	uxth	r3, r3
  400ede:	0a1b      	lsrs	r3, r3, #8
  400ee0:	b29b      	uxth	r3, r3
  400ee2:	b2db      	uxtb	r3, r3
  400ee4:	4618      	mov	r0, r3
  400ee6:	4b54      	ldr	r3, [pc, #336]	; (401038 <UART0_Handler+0x298>)
  400ee8:	4798      	blx	r3
					UART0_byte(uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) & 0xFF);
  400eea:	4b55      	ldr	r3, [pc, #340]	; (401040 <UART0_Handler+0x2a0>)
  400eec:	681a      	ldr	r2, [r3, #0]
  400eee:	4b55      	ldr	r3, [pc, #340]	; (401044 <UART0_Handler+0x2a4>)
  400ef0:	4610      	mov	r0, r2
  400ef2:	4798      	blx	r3
  400ef4:	4c54      	ldr	r4, [pc, #336]	; (401048 <UART0_Handler+0x2a8>)
  400ef6:	a342      	add	r3, pc, #264	; (adr r3, 401000 <UART0_Handler+0x260>)
  400ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
  400efc:	47a0      	blx	r4
  400efe:	4603      	mov	r3, r0
  400f00:	460c      	mov	r4, r1
  400f02:	4619      	mov	r1, r3
  400f04:	4622      	mov	r2, r4
  400f06:	4b51      	ldr	r3, [pc, #324]	; (40104c <UART0_Handler+0x2ac>)
  400f08:	4608      	mov	r0, r1
  400f0a:	4611      	mov	r1, r2
  400f0c:	4798      	blx	r3
  400f0e:	4603      	mov	r3, r0
  400f10:	b29b      	uxth	r3, r3
  400f12:	b2db      	uxtb	r3, r3
  400f14:	4618      	mov	r0, r3
  400f16:	4b48      	ldr	r3, [pc, #288]	; (401038 <UART0_Handler+0x298>)
  400f18:	4798      	blx	r3
					UART0_byte((uint16_t(floatMediaTemp) >> 8) & 0xFF);
  400f1a:	4b4d      	ldr	r3, [pc, #308]	; (401050 <UART0_Handler+0x2b0>)
  400f1c:	681a      	ldr	r2, [r3, #0]
  400f1e:	4b4d      	ldr	r3, [pc, #308]	; (401054 <UART0_Handler+0x2b4>)
  400f20:	4610      	mov	r0, r2
  400f22:	4798      	blx	r3
  400f24:	4603      	mov	r3, r0
  400f26:	b29b      	uxth	r3, r3
  400f28:	0a1b      	lsrs	r3, r3, #8
  400f2a:	b29b      	uxth	r3, r3
  400f2c:	b2db      	uxtb	r3, r3
  400f2e:	4618      	mov	r0, r3
  400f30:	4b41      	ldr	r3, [pc, #260]	; (401038 <UART0_Handler+0x298>)
  400f32:	4798      	blx	r3
					UART0_byte(uint16_t(floatMediaTemp) & 0xFF);
  400f34:	4b46      	ldr	r3, [pc, #280]	; (401050 <UART0_Handler+0x2b0>)
  400f36:	681a      	ldr	r2, [r3, #0]
  400f38:	4b46      	ldr	r3, [pc, #280]	; (401054 <UART0_Handler+0x2b4>)
  400f3a:	4610      	mov	r0, r2
  400f3c:	4798      	blx	r3
  400f3e:	4603      	mov	r3, r0
  400f40:	b29b      	uxth	r3, r3
  400f42:	b2db      	uxtb	r3, r3
  400f44:	4618      	mov	r0, r3
  400f46:	4b3c      	ldr	r3, [pc, #240]	; (401038 <UART0_Handler+0x298>)
  400f48:	4798      	blx	r3
					UART0_byte((uint16_t(floatMediaIdc) >> 8) & 0xFF);
  400f4a:	4b43      	ldr	r3, [pc, #268]	; (401058 <UART0_Handler+0x2b8>)
  400f4c:	681a      	ldr	r2, [r3, #0]
  400f4e:	4b41      	ldr	r3, [pc, #260]	; (401054 <UART0_Handler+0x2b4>)
  400f50:	4610      	mov	r0, r2
  400f52:	4798      	blx	r3
  400f54:	4603      	mov	r3, r0
  400f56:	b29b      	uxth	r3, r3
  400f58:	0a1b      	lsrs	r3, r3, #8
  400f5a:	b29b      	uxth	r3, r3
  400f5c:	b2db      	uxtb	r3, r3
  400f5e:	4618      	mov	r0, r3
  400f60:	4b35      	ldr	r3, [pc, #212]	; (401038 <UART0_Handler+0x298>)
  400f62:	4798      	blx	r3
					UART0_byte(uint16_t(floatMediaIdc) & 0xFF);
  400f64:	4b3c      	ldr	r3, [pc, #240]	; (401058 <UART0_Handler+0x2b8>)
  400f66:	681a      	ldr	r2, [r3, #0]
  400f68:	4b3a      	ldr	r3, [pc, #232]	; (401054 <UART0_Handler+0x2b4>)
  400f6a:	4610      	mov	r0, r2
  400f6c:	4798      	blx	r3
  400f6e:	4603      	mov	r3, r0
  400f70:	b29b      	uxth	r3, r3
  400f72:	b2db      	uxtb	r3, r3
  400f74:	4618      	mov	r0, r3
  400f76:	4b30      	ldr	r3, [pc, #192]	; (401038 <UART0_Handler+0x298>)
  400f78:	4798      	blx	r3
					UART0_byte((uint16_t(floatMediaPD) >> 8) & 0xFF);
  400f7a:	4b38      	ldr	r3, [pc, #224]	; (40105c <UART0_Handler+0x2bc>)
  400f7c:	681a      	ldr	r2, [r3, #0]
  400f7e:	4b35      	ldr	r3, [pc, #212]	; (401054 <UART0_Handler+0x2b4>)
  400f80:	4610      	mov	r0, r2
  400f82:	4798      	blx	r3
  400f84:	4603      	mov	r3, r0
  400f86:	b29b      	uxth	r3, r3
  400f88:	0a1b      	lsrs	r3, r3, #8
  400f8a:	b29b      	uxth	r3, r3
  400f8c:	b2db      	uxtb	r3, r3
  400f8e:	4618      	mov	r0, r3
  400f90:	4b29      	ldr	r3, [pc, #164]	; (401038 <UART0_Handler+0x298>)
  400f92:	4798      	blx	r3
					UART0_byte(uint16_t(floatMediaPD) & 0xFF);
  400f94:	4b31      	ldr	r3, [pc, #196]	; (40105c <UART0_Handler+0x2bc>)
  400f96:	681a      	ldr	r2, [r3, #0]
  400f98:	4b2e      	ldr	r3, [pc, #184]	; (401054 <UART0_Handler+0x2b4>)
  400f9a:	4610      	mov	r0, r2
  400f9c:	4798      	blx	r3
  400f9e:	4603      	mov	r3, r0
  400fa0:	b29b      	uxth	r3, r3
  400fa2:	b2db      	uxtb	r3, r3
  400fa4:	4618      	mov	r0, r3
  400fa6:	4b24      	ldr	r3, [pc, #144]	; (401038 <UART0_Handler+0x298>)
  400fa8:	4798      	blx	r3
					UART0_byte((uint16_t(floatMediaPR) >> 8) & 0xFF);
  400faa:	4b2d      	ldr	r3, [pc, #180]	; (401060 <UART0_Handler+0x2c0>)
  400fac:	681a      	ldr	r2, [r3, #0]
  400fae:	4b29      	ldr	r3, [pc, #164]	; (401054 <UART0_Handler+0x2b4>)
  400fb0:	4610      	mov	r0, r2
  400fb2:	4798      	blx	r3
  400fb4:	4603      	mov	r3, r0
  400fb6:	b29b      	uxth	r3, r3
  400fb8:	0a1b      	lsrs	r3, r3, #8
  400fba:	b29b      	uxth	r3, r3
  400fbc:	b2db      	uxtb	r3, r3
  400fbe:	4618      	mov	r0, r3
  400fc0:	4b1d      	ldr	r3, [pc, #116]	; (401038 <UART0_Handler+0x298>)
  400fc2:	4798      	blx	r3
					UART0_byte(uint16_t(floatMediaPR) & 0xFF);
  400fc4:	4b26      	ldr	r3, [pc, #152]	; (401060 <UART0_Handler+0x2c0>)
  400fc6:	681a      	ldr	r2, [r3, #0]
  400fc8:	4b22      	ldr	r3, [pc, #136]	; (401054 <UART0_Handler+0x2b4>)
  400fca:	4610      	mov	r0, r2
  400fcc:	4798      	blx	r3
  400fce:	4603      	mov	r3, r0
  400fd0:	b29b      	uxth	r3, r3
  400fd2:	b2db      	uxtb	r3, r3
  400fd4:	4618      	mov	r0, r3
  400fd6:	4b18      	ldr	r3, [pc, #96]	; (401038 <UART0_Handler+0x298>)
  400fd8:	4798      	blx	r3
					UART0_byte(regAlarm);
  400fda:	4b14      	ldr	r3, [pc, #80]	; (40102c <UART0_Handler+0x28c>)
  400fdc:	781b      	ldrb	r3, [r3, #0]
  400fde:	4618      	mov	r0, r3
  400fe0:	4b15      	ldr	r3, [pc, #84]	; (401038 <UART0_Handler+0x298>)
  400fe2:	4798      	blx	r3
				break;
  400fe4:	e05c      	b.n	4010a0 <UART0_Handler+0x300>
					lockRS232 = true;
  400fe6:	4b0b      	ldr	r3, [pc, #44]	; (401014 <UART0_Handler+0x274>)
  400fe8:	2201      	movs	r2, #1
  400fea:	701a      	strb	r2, [r3, #0]
					r1 = readByte;
  400fec:	4b08      	ldr	r3, [pc, #32]	; (401010 <UART0_Handler+0x270>)
  400fee:	781a      	ldrb	r2, [r3, #0]
  400ff0:	4b1c      	ldr	r3, [pc, #112]	; (401064 <UART0_Handler+0x2c4>)
  400ff2:	701a      	strb	r2, [r3, #0]
				break;	
  400ff4:	e054      	b.n	4010a0 <UART0_Handler+0x300>
					alarmTest = readByte;
  400ff6:	4b06      	ldr	r3, [pc, #24]	; (401010 <UART0_Handler+0x270>)
  400ff8:	781a      	ldrb	r2, [r3, #0]
  400ffa:	4b1b      	ldr	r3, [pc, #108]	; (401068 <UART0_Handler+0x2c8>)
  400ffc:	701a      	strb	r2, [r3, #0]
				break;
  400ffe:	e04f      	b.n	4010a0 <UART0_Handler+0x300>
  401000:	cccccccd 	.word	0xcccccccd
  401004:	40747acc 	.word	0x40747acc
  401008:	400e0614 	.word	0x400e0614
  40100c:	400e0618 	.word	0x400e0618
  401010:	20000468 	.word	0x20000468
  401014:	2000046a 	.word	0x2000046a
  401018:	20000469 	.word	0x20000469
  40101c:	2000046d 	.word	0x2000046d
  401020:	20000470 	.word	0x20000470
  401024:	2000046c 	.word	0x2000046c
  401028:	2000046b 	.word	0x2000046b
  40102c:	200004fb 	.word	0x200004fb
  401030:	200004d4 	.word	0x200004d4
  401034:	004010d5 	.word	0x004010d5
  401038:	00400a21 	.word	0x00400a21
  40103c:	0040119d 	.word	0x0040119d
  401040:	200004f0 	.word	0x200004f0
  401044:	00402d7d 	.word	0x00402d7d
  401048:	00402e25 	.word	0x00402e25
  40104c:	00403385 	.word	0x00403385
  401050:	200004e4 	.word	0x200004e4
  401054:	00403a39 	.word	0x00403a39
  401058:	200004e0 	.word	0x200004e0
  40105c:	200004d8 	.word	0x200004d8
  401060:	200004dc 	.word	0x200004dc
  401064:	200004d3 	.word	0x200004d3
  401068:	200004d2 	.word	0x200004d2
					switch(readByte >> 3)
  40106c:	4b0e      	ldr	r3, [pc, #56]	; (4010a8 <UART0_Handler+0x308>)
  40106e:	781b      	ldrb	r3, [r3, #0]
  401070:	10db      	asrs	r3, r3, #3
  401072:	2b00      	cmp	r3, #0
  401074:	d000      	beq.n	401078 <UART0_Handler+0x2d8>
				break;
  401076:	e013      	b.n	4010a0 <UART0_Handler+0x300>
							UART0_byte(IDG);
  401078:	2001      	movs	r0, #1
  40107a:	4b0c      	ldr	r3, [pc, #48]	; (4010ac <UART0_Handler+0x30c>)
  40107c:	4798      	blx	r3
						break;
  40107e:	bf00      	nop
				break;
  401080:	e00e      	b.n	4010a0 <UART0_Handler+0x300>
					apagarEtapaPotencia(); // Apagamos ademas la etapa de potencia
  401082:	4b0b      	ldr	r3, [pc, #44]	; (4010b0 <UART0_Handler+0x310>)
  401084:	4798      	blx	r3
					locki2c = true;
  401086:	4b0b      	ldr	r3, [pc, #44]	; (4010b4 <UART0_Handler+0x314>)
  401088:	2201      	movs	r2, #1
  40108a:	701a      	strb	r2, [r3, #0]
					UART0_byte(readByte);
  40108c:	4b06      	ldr	r3, [pc, #24]	; (4010a8 <UART0_Handler+0x308>)
  40108e:	781b      	ldrb	r3, [r3, #0]
  401090:	4618      	mov	r0, r3
  401092:	4b06      	ldr	r3, [pc, #24]	; (4010ac <UART0_Handler+0x30c>)
  401094:	4798      	blx	r3
				break;
  401096:	bf00      	nop
  401098:	e002      	b.n	4010a0 <UART0_Handler+0x300>
				break;
  40109a:	bf00      	nop
  40109c:	e000      	b.n	4010a0 <UART0_Handler+0x300>
				break;
  40109e:	bf00      	nop
}
  4010a0:	bf00      	nop
  4010a2:	370c      	adds	r7, #12
  4010a4:	46bd      	mov	sp, r7
  4010a6:	bd90      	pop	{r4, r7, pc}
  4010a8:	20000468 	.word	0x20000468
  4010ac:	00400a21 	.word	0x00400a21
  4010b0:	0040119d 	.word	0x0040119d
  4010b4:	2000046b 	.word	0x2000046b

004010b8 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
  4010b8:	b580      	push	{r7, lr}
  4010ba:	b082      	sub	sp, #8
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
  4010c0:	6878      	ldr	r0, [r7, #4]
  4010c2:	4b03      	ldr	r3, [pc, #12]	; (4010d0 <_ZSt4sqrtf+0x18>)
  4010c4:	4798      	blx	r3
  4010c6:	4603      	mov	r3, r0
  4010c8:	4618      	mov	r0, r3
  4010ca:	3708      	adds	r7, #8
  4010cc:	46bd      	mov	sp, r7
  4010ce:	bd80      	pop	{r7, pc}
  4010d0:	00401b1d 	.word	0x00401b1d

004010d4 <_Z21encenderEtapaPotenciav>:
float bufferIdc[BUFFER_SIZE] = {};
float bufferTemp[BUFFER_SIZE] = {};
float bufferROE[BUFFER_SIZE] = {};

void encenderEtapaPotencia()
{
  4010d4:	b580      	push	{r7, lr}
  4010d6:	af00      	add	r7, sp, #0
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_CODR |= ENA;
  4010d8:	4a21      	ldr	r2, [pc, #132]	; (401160 <_Z21encenderEtapaPotenciav+0x8c>)
  4010da:	4b21      	ldr	r3, [pc, #132]	; (401160 <_Z21encenderEtapaPotenciav+0x8c>)
  4010dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4010de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4010e2:	6353      	str	r3, [r2, #52]	; 0x34
#else
	DPIN->PIO_SODR |= ENA;
#endif
	DPIN->PIO_SODR |= END;
  4010e4:	4a1e      	ldr	r2, [pc, #120]	; (401160 <_Z21encenderEtapaPotenciav+0x8c>)
  4010e6:	4b1e      	ldr	r3, [pc, #120]	; (401160 <_Z21encenderEtapaPotenciav+0x8c>)
  4010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4010ee:	6313      	str	r3, [r2, #48]	; 0x30

	// Reseteo de alarmas
	flagROE	= false;
  4010f0:	4b1c      	ldr	r3, [pc, #112]	; (401164 <_Z21encenderEtapaPotenciav+0x90>)
  4010f2:	2200      	movs	r2, #0
  4010f4:	701a      	strb	r2, [r3, #0]
	flagTemp = false;
  4010f6:	4b1c      	ldr	r3, [pc, #112]	; (401168 <_Z21encenderEtapaPotenciav+0x94>)
  4010f8:	2200      	movs	r2, #0
  4010fa:	701a      	strb	r2, [r3, #0]
	flagIdc = false;
  4010fc:	4b1b      	ldr	r3, [pc, #108]	; (40116c <_Z21encenderEtapaPotenciav+0x98>)
  4010fe:	2200      	movs	r2, #0
  401100:	701a      	strb	r2, [r3, #0]
	regAlarm = 0;
  401102:	4b1b      	ldr	r3, [pc, #108]	; (401170 <_Z21encenderEtapaPotenciav+0x9c>)
  401104:	2200      	movs	r2, #0
  401106:	701a      	strb	r2, [r3, #0]
	
	contadorAlarmasTemp = 0; 
  401108:	4b1a      	ldr	r3, [pc, #104]	; (401174 <_Z21encenderEtapaPotenciav+0xa0>)
  40110a:	2200      	movs	r2, #0
  40110c:	701a      	strb	r2, [r3, #0]
	contadorAlarmasIdc = 0;
  40110e:	4b1a      	ldr	r3, [pc, #104]	; (401178 <_Z21encenderEtapaPotenciav+0xa4>)
  401110:	2200      	movs	r2, #0
  401112:	701a      	strb	r2, [r3, #0]
	contadorAlarmasROE = 0;
  401114:	4b19      	ldr	r3, [pc, #100]	; (40117c <_Z21encenderEtapaPotenciav+0xa8>)
  401116:	2200      	movs	r2, #0
  401118:	701a      	strb	r2, [r3, #0]
	
	// Limpieza de bufferes
	memset(bufferPD, 0.0, sizeof bufferPD);
  40111a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40111e:	2100      	movs	r1, #0
  401120:	4817      	ldr	r0, [pc, #92]	; (401180 <_Z21encenderEtapaPotenciav+0xac>)
  401122:	4b18      	ldr	r3, [pc, #96]	; (401184 <_Z21encenderEtapaPotenciav+0xb0>)
  401124:	4798      	blx	r3
	memset(bufferPR, 0.0, sizeof bufferPR);
  401126:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40112a:	2100      	movs	r1, #0
  40112c:	4816      	ldr	r0, [pc, #88]	; (401188 <_Z21encenderEtapaPotenciav+0xb4>)
  40112e:	4b15      	ldr	r3, [pc, #84]	; (401184 <_Z21encenderEtapaPotenciav+0xb0>)
  401130:	4798      	blx	r3
	memset(bufferIdc, 0.0, sizeof bufferIdc);
  401132:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401136:	2100      	movs	r1, #0
  401138:	4814      	ldr	r0, [pc, #80]	; (40118c <_Z21encenderEtapaPotenciav+0xb8>)
  40113a:	4b12      	ldr	r3, [pc, #72]	; (401184 <_Z21encenderEtapaPotenciav+0xb0>)
  40113c:	4798      	blx	r3
	memset(bufferTemp, 0.0, sizeof bufferTemp);
  40113e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401142:	2100      	movs	r1, #0
  401144:	4812      	ldr	r0, [pc, #72]	; (401190 <_Z21encenderEtapaPotenciav+0xbc>)
  401146:	4b0f      	ldr	r3, [pc, #60]	; (401184 <_Z21encenderEtapaPotenciav+0xb0>)
  401148:	4798      	blx	r3
	memset(bufferROE, 0.0, sizeof bufferROE);
  40114a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40114e:	2100      	movs	r1, #0
  401150:	4810      	ldr	r0, [pc, #64]	; (401194 <_Z21encenderEtapaPotenciav+0xc0>)
  401152:	4b0c      	ldr	r3, [pc, #48]	; (401184 <_Z21encenderEtapaPotenciav+0xb0>)
  401154:	4798      	blx	r3
	
	// Activacion de timer de telemetria
	rtt_telemetria();	
  401156:	4b10      	ldr	r3, [pc, #64]	; (401198 <_Z21encenderEtapaPotenciav+0xc4>)
  401158:	4798      	blx	r3
}
  40115a:	bf00      	nop
  40115c:	bd80      	pop	{r7, pc}
  40115e:	bf00      	nop
  401160:	400e0e00 	.word	0x400e0e00
  401164:	200004f4 	.word	0x200004f4
  401168:	200004f5 	.word	0x200004f5
  40116c:	200004f6 	.word	0x200004f6
  401170:	200004fb 	.word	0x200004fb
  401174:	200004f8 	.word	0x200004f8
  401178:	200004f9 	.word	0x200004f9
  40117c:	200004fa 	.word	0x200004fa
  401180:	200004fc 	.word	0x200004fc
  401184:	00403ad5 	.word	0x00403ad5
  401188:	20000cfc 	.word	0x20000cfc
  40118c:	200014fc 	.word	0x200014fc
  401190:	20001cfc 	.word	0x20001cfc
  401194:	200024fc 	.word	0x200024fc
  401198:	004005ad 	.word	0x004005ad

0040119c <_Z19apagarEtapaPotenciav>:

void apagarEtapaPotencia()
{
  40119c:	b480      	push	{r7}
  40119e:	af00      	add	r7, sp, #0
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_SODR |= ENA;
  4011a0:	4a06      	ldr	r2, [pc, #24]	; (4011bc <_Z19apagarEtapaPotenciav+0x20>)
  4011a2:	4b06      	ldr	r3, [pc, #24]	; (4011bc <_Z19apagarEtapaPotenciav+0x20>)
  4011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4011aa:	6313      	str	r3, [r2, #48]	; 0x30
#else
	DPIN->PIO_CODR |= ENA;
#endif

	// Desactivacion de telemetria
	isTelemetriaActiva = false;
  4011ac:	4b04      	ldr	r3, [pc, #16]	; (4011c0 <_Z19apagarEtapaPotenciav+0x24>)
  4011ae:	2200      	movs	r2, #0
  4011b0:	701a      	strb	r2, [r3, #0]
}
  4011b2:	bf00      	nop
  4011b4:	46bd      	mov	sp, r7
  4011b6:	bc80      	pop	{r7}
  4011b8:	4770      	bx	lr
  4011ba:	bf00      	nop
  4011bc:	400e0e00 	.word	0x400e0e00
  4011c0:	200004f7 	.word	0x200004f7

004011c4 <_Z8alarmSetv>:

/*
 * Comprobacion de alarmas
 */
void alarmSet()
{	
  4011c4:	b580      	push	{r7, lr}
  4011c6:	af00      	add	r7, sp, #0
	if(alarmTest == 0)	//Alarm test not enabled
  4011c8:	4b58      	ldr	r3, [pc, #352]	; (40132c <_Z8alarmSetv+0x168>)
  4011ca:	781b      	ldrb	r3, [r3, #0]
  4011cc:	2b00      	cmp	r3, #0
  4011ce:	d151      	bne.n	401274 <_Z8alarmSetv+0xb0>
	{
		if(floatMediaROE > thROE)
  4011d0:	4b57      	ldr	r3, [pc, #348]	; (401330 <_Z8alarmSetv+0x16c>)
  4011d2:	881b      	ldrh	r3, [r3, #0]
  4011d4:	461a      	mov	r2, r3
  4011d6:	4b57      	ldr	r3, [pc, #348]	; (401334 <_Z8alarmSetv+0x170>)
  4011d8:	4610      	mov	r0, r2
  4011da:	4798      	blx	r3
  4011dc:	4b56      	ldr	r3, [pc, #344]	; (401338 <_Z8alarmSetv+0x174>)
  4011de:	681a      	ldr	r2, [r3, #0]
  4011e0:	4b56      	ldr	r3, [pc, #344]	; (40133c <_Z8alarmSetv+0x178>)
  4011e2:	4611      	mov	r1, r2
  4011e4:	4798      	blx	r3
  4011e6:	4603      	mov	r3, r0
  4011e8:	2b00      	cmp	r3, #0
  4011ea:	d00c      	beq.n	401206 <_Z8alarmSetv+0x42>
		{
			contadorAlarmasROE++;
  4011ec:	4b54      	ldr	r3, [pc, #336]	; (401340 <_Z8alarmSetv+0x17c>)
  4011ee:	781b      	ldrb	r3, [r3, #0]
  4011f0:	3301      	adds	r3, #1
  4011f2:	b2da      	uxtb	r2, r3
  4011f4:	4b52      	ldr	r3, [pc, #328]	; (401340 <_Z8alarmSetv+0x17c>)
  4011f6:	701a      	strb	r2, [r3, #0]
			if(contadorAlarmasROE >= UMBRAL_ALARMAS)
  4011f8:	4b51      	ldr	r3, [pc, #324]	; (401340 <_Z8alarmSetv+0x17c>)
  4011fa:	781b      	ldrb	r3, [r3, #0]
  4011fc:	2b31      	cmp	r3, #49	; 0x31
  4011fe:	dd02      	ble.n	401206 <_Z8alarmSetv+0x42>
			{
				flagROE = true;					
  401200:	4b50      	ldr	r3, [pc, #320]	; (401344 <_Z8alarmSetv+0x180>)
  401202:	2201      	movs	r2, #1
  401204:	701a      	strb	r2, [r3, #0]
			}			
		}
		if(floatMediaTemp > thTemp)
  401206:	4b50      	ldr	r3, [pc, #320]	; (401348 <_Z8alarmSetv+0x184>)
  401208:	881b      	ldrh	r3, [r3, #0]
  40120a:	461a      	mov	r2, r3
  40120c:	4b49      	ldr	r3, [pc, #292]	; (401334 <_Z8alarmSetv+0x170>)
  40120e:	4610      	mov	r0, r2
  401210:	4798      	blx	r3
  401212:	4b4e      	ldr	r3, [pc, #312]	; (40134c <_Z8alarmSetv+0x188>)
  401214:	681a      	ldr	r2, [r3, #0]
  401216:	4b49      	ldr	r3, [pc, #292]	; (40133c <_Z8alarmSetv+0x178>)
  401218:	4611      	mov	r1, r2
  40121a:	4798      	blx	r3
  40121c:	4603      	mov	r3, r0
  40121e:	2b00      	cmp	r3, #0
  401220:	d00c      	beq.n	40123c <_Z8alarmSetv+0x78>
		{
			contadorAlarmasTemp++;
  401222:	4b4b      	ldr	r3, [pc, #300]	; (401350 <_Z8alarmSetv+0x18c>)
  401224:	781b      	ldrb	r3, [r3, #0]
  401226:	3301      	adds	r3, #1
  401228:	b2da      	uxtb	r2, r3
  40122a:	4b49      	ldr	r3, [pc, #292]	; (401350 <_Z8alarmSetv+0x18c>)
  40122c:	701a      	strb	r2, [r3, #0]
			if(contadorAlarmasTemp >= UMBRAL_ALARMAS)
  40122e:	4b48      	ldr	r3, [pc, #288]	; (401350 <_Z8alarmSetv+0x18c>)
  401230:	781b      	ldrb	r3, [r3, #0]
  401232:	2b31      	cmp	r3, #49	; 0x31
  401234:	dd02      	ble.n	40123c <_Z8alarmSetv+0x78>
			{
				flagTemp = true;
  401236:	4b47      	ldr	r3, [pc, #284]	; (401354 <_Z8alarmSetv+0x190>)
  401238:	2201      	movs	r2, #1
  40123a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(floatMediaIdc > thIdc)
  40123c:	4b46      	ldr	r3, [pc, #280]	; (401358 <_Z8alarmSetv+0x194>)
  40123e:	881b      	ldrh	r3, [r3, #0]
  401240:	461a      	mov	r2, r3
  401242:	4b3c      	ldr	r3, [pc, #240]	; (401334 <_Z8alarmSetv+0x170>)
  401244:	4610      	mov	r0, r2
  401246:	4798      	blx	r3
  401248:	4b44      	ldr	r3, [pc, #272]	; (40135c <_Z8alarmSetv+0x198>)
  40124a:	681a      	ldr	r2, [r3, #0]
  40124c:	4b3b      	ldr	r3, [pc, #236]	; (40133c <_Z8alarmSetv+0x178>)
  40124e:	4611      	mov	r1, r2
  401250:	4798      	blx	r3
  401252:	4603      	mov	r3, r0
  401254:	2b00      	cmp	r3, #0
  401256:	d040      	beq.n	4012da <_Z8alarmSetv+0x116>
		{
			contadorAlarmasIdc++;
  401258:	4b41      	ldr	r3, [pc, #260]	; (401360 <_Z8alarmSetv+0x19c>)
  40125a:	781b      	ldrb	r3, [r3, #0]
  40125c:	3301      	adds	r3, #1
  40125e:	b2da      	uxtb	r2, r3
  401260:	4b3f      	ldr	r3, [pc, #252]	; (401360 <_Z8alarmSetv+0x19c>)
  401262:	701a      	strb	r2, [r3, #0]
			if(contadorAlarmasIdc >= UMBRAL_ALARMAS)
  401264:	4b3e      	ldr	r3, [pc, #248]	; (401360 <_Z8alarmSetv+0x19c>)
  401266:	781b      	ldrb	r3, [r3, #0]
  401268:	2b31      	cmp	r3, #49	; 0x31
  40126a:	dd36      	ble.n	4012da <_Z8alarmSetv+0x116>
			{
				flagIdc = true;
  40126c:	4b3d      	ldr	r3, [pc, #244]	; (401364 <_Z8alarmSetv+0x1a0>)
  40126e:	2201      	movs	r2, #1
  401270:	701a      	strb	r2, [r3, #0]
  401272:	e032      	b.n	4012da <_Z8alarmSetv+0x116>
			}
		}
	}
	else	//Alarm test enabled
	{
		flagROE = (alarmTest >> 7) & 1;
  401274:	4b2d      	ldr	r3, [pc, #180]	; (40132c <_Z8alarmSetv+0x168>)
  401276:	781b      	ldrb	r3, [r3, #0]
  401278:	b25b      	sxtb	r3, r3
  40127a:	b2db      	uxtb	r3, r3
  40127c:	09db      	lsrs	r3, r3, #7
  40127e:	b2da      	uxtb	r2, r3
  401280:	4b30      	ldr	r3, [pc, #192]	; (401344 <_Z8alarmSetv+0x180>)
  401282:	701a      	strb	r2, [r3, #0]
		flagTemp = (alarmTest >> 6) & 1;
  401284:	4b29      	ldr	r3, [pc, #164]	; (40132c <_Z8alarmSetv+0x168>)
  401286:	781b      	ldrb	r3, [r3, #0]
  401288:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40128c:	2b00      	cmp	r3, #0
  40128e:	bf14      	ite	ne
  401290:	2301      	movne	r3, #1
  401292:	2300      	moveq	r3, #0
  401294:	b2da      	uxtb	r2, r3
  401296:	4b2f      	ldr	r3, [pc, #188]	; (401354 <_Z8alarmSetv+0x190>)
  401298:	701a      	strb	r2, [r3, #0]
		flagIdc = (alarmTest >> 5) & 1;
  40129a:	4b24      	ldr	r3, [pc, #144]	; (40132c <_Z8alarmSetv+0x168>)
  40129c:	781b      	ldrb	r3, [r3, #0]
  40129e:	f003 0320 	and.w	r3, r3, #32
  4012a2:	2b00      	cmp	r3, #0
  4012a4:	bf14      	ite	ne
  4012a6:	2301      	movne	r3, #1
  4012a8:	2300      	moveq	r3, #0
  4012aa:	b2da      	uxtb	r2, r3
  4012ac:	4b2d      	ldr	r3, [pc, #180]	; (401364 <_Z8alarmSetv+0x1a0>)
  4012ae:	701a      	strb	r2, [r3, #0]
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  4012b0:	4b24      	ldr	r3, [pc, #144]	; (401344 <_Z8alarmSetv+0x180>)
  4012b2:	781b      	ldrb	r3, [r3, #0]
  4012b4:	009b      	lsls	r3, r3, #2
  4012b6:	b25a      	sxtb	r2, r3
  4012b8:	4b26      	ldr	r3, [pc, #152]	; (401354 <_Z8alarmSetv+0x190>)
  4012ba:	781b      	ldrb	r3, [r3, #0]
  4012bc:	005b      	lsls	r3, r3, #1
  4012be:	b25b      	sxtb	r3, r3
  4012c0:	4313      	orrs	r3, r2
  4012c2:	b25a      	sxtb	r2, r3
  4012c4:	4b27      	ldr	r3, [pc, #156]	; (401364 <_Z8alarmSetv+0x1a0>)
  4012c6:	781b      	ldrb	r3, [r3, #0]
  4012c8:	b25b      	sxtb	r3, r3
  4012ca:	4313      	orrs	r3, r2
  4012cc:	b25b      	sxtb	r3, r3
  4012ce:	b2da      	uxtb	r2, r3
  4012d0:	4b25      	ldr	r3, [pc, #148]	; (401368 <_Z8alarmSetv+0x1a4>)
  4012d2:	701a      	strb	r2, [r3, #0]
		alarmTest = 0;
  4012d4:	4b15      	ldr	r3, [pc, #84]	; (40132c <_Z8alarmSetv+0x168>)
  4012d6:	2200      	movs	r2, #0
  4012d8:	701a      	strb	r2, [r3, #0]
	}
	if(flagROE || flagTemp || flagIdc)
  4012da:	4b1a      	ldr	r3, [pc, #104]	; (401344 <_Z8alarmSetv+0x180>)
  4012dc:	781b      	ldrb	r3, [r3, #0]
  4012de:	2b00      	cmp	r3, #0
  4012e0:	d107      	bne.n	4012f2 <_Z8alarmSetv+0x12e>
  4012e2:	4b1c      	ldr	r3, [pc, #112]	; (401354 <_Z8alarmSetv+0x190>)
  4012e4:	781b      	ldrb	r3, [r3, #0]
  4012e6:	2b00      	cmp	r3, #0
  4012e8:	d103      	bne.n	4012f2 <_Z8alarmSetv+0x12e>
  4012ea:	4b1e      	ldr	r3, [pc, #120]	; (401364 <_Z8alarmSetv+0x1a0>)
  4012ec:	781b      	ldrb	r3, [r3, #0]
  4012ee:	2b00      	cmp	r3, #0
  4012f0:	d019      	beq.n	401326 <_Z8alarmSetv+0x162>
	{
		// En los estandares actuales de C, se entiende que un bool true es 1
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  4012f2:	4b14      	ldr	r3, [pc, #80]	; (401344 <_Z8alarmSetv+0x180>)
  4012f4:	781b      	ldrb	r3, [r3, #0]
  4012f6:	009b      	lsls	r3, r3, #2
  4012f8:	b25a      	sxtb	r2, r3
  4012fa:	4b16      	ldr	r3, [pc, #88]	; (401354 <_Z8alarmSetv+0x190>)
  4012fc:	781b      	ldrb	r3, [r3, #0]
  4012fe:	005b      	lsls	r3, r3, #1
  401300:	b25b      	sxtb	r3, r3
  401302:	4313      	orrs	r3, r2
  401304:	b25a      	sxtb	r2, r3
  401306:	4b17      	ldr	r3, [pc, #92]	; (401364 <_Z8alarmSetv+0x1a0>)
  401308:	781b      	ldrb	r3, [r3, #0]
  40130a:	b25b      	sxtb	r3, r3
  40130c:	4313      	orrs	r3, r2
  40130e:	b25b      	sxtb	r3, r3
  401310:	b2da      	uxtb	r2, r3
  401312:	4b15      	ldr	r3, [pc, #84]	; (401368 <_Z8alarmSetv+0x1a4>)
  401314:	701a      	strb	r2, [r3, #0]
		DPIN->PIO_CODR |= END;
  401316:	4a15      	ldr	r2, [pc, #84]	; (40136c <_Z8alarmSetv+0x1a8>)
  401318:	4b14      	ldr	r3, [pc, #80]	; (40136c <_Z8alarmSetv+0x1a8>)
  40131a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40131c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401320:	6353      	str	r3, [r2, #52]	; 0x34
		apagarEtapaPotencia();
  401322:	4b13      	ldr	r3, [pc, #76]	; (401370 <_Z8alarmSetv+0x1ac>)
  401324:	4798      	blx	r3
	}
}
  401326:	bf00      	nop
  401328:	bd80      	pop	{r7, pc}
  40132a:	bf00      	nop
  40132c:	200004d2 	.word	0x200004d2
  401330:	20000004 	.word	0x20000004
  401334:	004035d9 	.word	0x004035d9
  401338:	200004f0 	.word	0x200004f0
  40133c:	004039bd 	.word	0x004039bd
  401340:	200004fa 	.word	0x200004fa
  401344:	200004f4 	.word	0x200004f4
  401348:	20000006 	.word	0x20000006
  40134c:	200004e4 	.word	0x200004e4
  401350:	200004f8 	.word	0x200004f8
  401354:	200004f5 	.word	0x200004f5
  401358:	20000008 	.word	0x20000008
  40135c:	200004e0 	.word	0x200004e0
  401360:	200004f9 	.word	0x200004f9
  401364:	200004f6 	.word	0x200004f6
  401368:	200004fb 	.word	0x200004fb
  40136c:	400e0e00 	.word	0x400e0e00
  401370:	0040119d 	.word	0x0040119d

00401374 <_Z26insertarTelemetriaEnBufferPffPi>:
	la derecha el puntero (con wrap up una vez que se llegue al elemento mas a la derecha (con el indice mayor)
	De esta manera nos evitamos movimientos costosos de memoria y el unico overhead en la memoria es la de un
	puntero. (O quiz, ms que usar un puntero valga con guardar el valor de indice)
*/
void insertarTelemetriaEnBuffer(float buffer[], float telemetria, int * bufferBottom)
{
  401374:	b480      	push	{r7}
  401376:	b085      	sub	sp, #20
  401378:	af00      	add	r7, sp, #0
  40137a:	60f8      	str	r0, [r7, #12]
  40137c:	60b9      	str	r1, [r7, #8]
  40137e:	607a      	str	r2, [r7, #4]
	buffer[*bufferBottom] = telemetria;
  401380:	687b      	ldr	r3, [r7, #4]
  401382:	681b      	ldr	r3, [r3, #0]
  401384:	009b      	lsls	r3, r3, #2
  401386:	68fa      	ldr	r2, [r7, #12]
  401388:	4413      	add	r3, r2
  40138a:	68ba      	ldr	r2, [r7, #8]
  40138c:	601a      	str	r2, [r3, #0]
	(*bufferBottom)++;
  40138e:	687b      	ldr	r3, [r7, #4]
  401390:	681b      	ldr	r3, [r3, #0]
  401392:	1c5a      	adds	r2, r3, #1
  401394:	687b      	ldr	r3, [r7, #4]
  401396:	601a      	str	r2, [r3, #0]
	if((*bufferBottom) >= BUFFER_SIZE)
  401398:	687b      	ldr	r3, [r7, #4]
  40139a:	681b      	ldr	r3, [r3, #0]
  40139c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4013a0:	db02      	blt.n	4013a8 <_Z26insertarTelemetriaEnBufferPffPi+0x34>
	{
		*bufferBottom = 0;
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	2200      	movs	r2, #0
  4013a6:	601a      	str	r2, [r3, #0]
	}
}
  4013a8:	bf00      	nop
  4013aa:	3714      	adds	r7, #20
  4013ac:	46bd      	mov	sp, r7
  4013ae:	bc80      	pop	{r7}
  4013b0:	4770      	bx	lr
	...

004013b4 <_Z10mediaMovilPf>:

float mediaMovil(float buffer[])
{
  4013b4:	b580      	push	{r7, lr}
  4013b6:	b084      	sub	sp, #16
  4013b8:	af00      	add	r7, sp, #0
  4013ba:	6078      	str	r0, [r7, #4]
	float acumulador = 0;
  4013bc:	f04f 0300 	mov.w	r3, #0
  4013c0:	60fb      	str	r3, [r7, #12]
	
	for(int i = 0; i < BUFFER_SIZE; i++)
  4013c2:	2300      	movs	r3, #0
  4013c4:	60bb      	str	r3, [r7, #8]
  4013c6:	68bb      	ldr	r3, [r7, #8]
  4013c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4013cc:	da0e      	bge.n	4013ec <_Z10mediaMovilPf+0x38>
	{
		acumulador += buffer[i];
  4013ce:	68bb      	ldr	r3, [r7, #8]
  4013d0:	009b      	lsls	r3, r3, #2
  4013d2:	687a      	ldr	r2, [r7, #4]
  4013d4:	4413      	add	r3, r2
  4013d6:	681a      	ldr	r2, [r3, #0]
  4013d8:	4b09      	ldr	r3, [pc, #36]	; (401400 <_Z10mediaMovilPf+0x4c>)
  4013da:	4611      	mov	r1, r2
  4013dc:	68f8      	ldr	r0, [r7, #12]
  4013de:	4798      	blx	r3
  4013e0:	4603      	mov	r3, r0
  4013e2:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < BUFFER_SIZE; i++)
  4013e4:	68bb      	ldr	r3, [r7, #8]
  4013e6:	3301      	adds	r3, #1
  4013e8:	60bb      	str	r3, [r7, #8]
  4013ea:	e7ec      	b.n	4013c6 <_Z10mediaMovilPf+0x12>
	}
	
	return acumulador / BUFFER_SIZE;
  4013ec:	4b05      	ldr	r3, [pc, #20]	; (401404 <_Z10mediaMovilPf+0x50>)
  4013ee:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
  4013f2:	68f8      	ldr	r0, [r7, #12]
  4013f4:	4798      	blx	r3
  4013f6:	4603      	mov	r3, r0
}
  4013f8:	4618      	mov	r0, r3
  4013fa:	3710      	adds	r7, #16
  4013fc:	46bd      	mov	sp, r7
  4013fe:	bd80      	pop	{r7, pc}
  401400:	00403471 	.word	0x00403471
  401404:	004037e9 	.word	0x004037e9

00401408 <_ZSt3powIifEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
  401408:	b5b0      	push	{r4, r5, r7, lr}
  40140a:	b082      	sub	sp, #8
  40140c:	af00      	add	r7, sp, #0
  40140e:	6078      	str	r0, [r7, #4]
  401410:	6039      	str	r1, [r7, #0]
      return pow(__type(__x), __type(__y));
  401412:	4b0a      	ldr	r3, [pc, #40]	; (40143c <_ZSt3powIifEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_+0x34>)
  401414:	6878      	ldr	r0, [r7, #4]
  401416:	4798      	blx	r3
  401418:	4604      	mov	r4, r0
  40141a:	460d      	mov	r5, r1
  40141c:	4b08      	ldr	r3, [pc, #32]	; (401440 <_ZSt3powIifEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_+0x38>)
  40141e:	6838      	ldr	r0, [r7, #0]
  401420:	4798      	blx	r3
  401422:	4602      	mov	r2, r0
  401424:	460b      	mov	r3, r1
  401426:	4620      	mov	r0, r4
  401428:	4629      	mov	r1, r5
  40142a:	4c06      	ldr	r4, [pc, #24]	; (401444 <_ZSt3powIifEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_+0x3c>)
  40142c:	47a0      	blx	r4
  40142e:	4603      	mov	r3, r0
  401430:	460c      	mov	r4, r1
    }
  401432:	4618      	mov	r0, r3
  401434:	4621      	mov	r1, r4
  401436:	3708      	adds	r7, #8
  401438:	46bd      	mov	sp, r7
  40143a:	bdb0      	pop	{r4, r5, r7, pc}
  40143c:	00402d59 	.word	0x00402d59
  401440:	00402d7d 	.word	0x00402d7d
  401444:	00401821 	.word	0x00401821

00401448 <_Z18procesarTelemetriav>:
	tambien con la corriente, la temperatura y las potencias
	acordando un margen util de estas magnitudes y haciendo que los limites
	de este margen coincidan con el margen 0-65535 de los 16 bits
*/
void procesarTelemetria()
{	
  401448:	b590      	push	{r4, r7, lr}
  40144a:	b087      	sub	sp, #28
  40144c:	af00      	add	r7, sp, #0
	static int bufferUintPRBottom = 0;
	static int bufferUintIdcBottom = 0;
	static int bufferUintTempBottom = 0;
#endif

	uint16_t uintPD = 65535, uintPR = 65535, uintIdc = 65535, uintTemp = 65535;
  40144e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401452:	82fb      	strh	r3, [r7, #22]
  401454:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401458:	82bb      	strh	r3, [r7, #20]
  40145a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40145e:	827b      	strh	r3, [r7, #18]
  401460:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401464:	823b      	strh	r3, [r7, #16]
	
	// PD = Potencia directa; PR = Potencia reflejada
	float floatPD = 0, floatPR = 0, floatIdc = 0, floatTemp = 0;
  401466:	f04f 0300 	mov.w	r3, #0
  40146a:	60fb      	str	r3, [r7, #12]
  40146c:	f04f 0300 	mov.w	r3, #0
  401470:	60bb      	str	r3, [r7, #8]
  401472:	f04f 0300 	mov.w	r3, #0
  401476:	607b      	str	r3, [r7, #4]
  401478:	f04f 0300 	mov.w	r3, #0
  40147c:	603b      	str	r3, [r7, #0]
	
	REG_ADC_CR |= ADC_CR_START;
  40147e:	4a1b      	ldr	r2, [pc, #108]	; (4014ec <_Z18procesarTelemetriav+0xa4>)
  401480:	4b1a      	ldr	r3, [pc, #104]	; (4014ec <_Z18procesarTelemetriav+0xa4>)
  401482:	681b      	ldr	r3, [r3, #0]
  401484:	f043 0302 	orr.w	r3, r3, #2
  401488:	6013      	str	r3, [r2, #0]
	while (!(REG_ADC_ISR & ADC_IMR_EOC4));
  40148a:	4b19      	ldr	r3, [pc, #100]	; (4014f0 <_Z18procesarTelemetriav+0xa8>)
  40148c:	681b      	ldr	r3, [r3, #0]
  40148e:	f003 0310 	and.w	r3, r3, #16
  401492:	2b00      	cmp	r3, #0
  401494:	bf0c      	ite	eq
  401496:	2301      	moveq	r3, #1
  401498:	2300      	movne	r3, #0
  40149a:	b2db      	uxtb	r3, r3
  40149c:	2b00      	cmp	r3, #0
  40149e:	d000      	beq.n	4014a2 <_Z18procesarTelemetriav+0x5a>
  4014a0:	e7f3      	b.n	40148a <_Z18procesarTelemetriav+0x42>
	while (!(REG_ADC_ISR & ADC_IMR_EOC5));
  4014a2:	4b13      	ldr	r3, [pc, #76]	; (4014f0 <_Z18procesarTelemetriav+0xa8>)
  4014a4:	681b      	ldr	r3, [r3, #0]
  4014a6:	f003 0320 	and.w	r3, r3, #32
  4014aa:	2b00      	cmp	r3, #0
  4014ac:	bf0c      	ite	eq
  4014ae:	2301      	moveq	r3, #1
  4014b0:	2300      	movne	r3, #0
  4014b2:	b2db      	uxtb	r3, r3
  4014b4:	2b00      	cmp	r3, #0
  4014b6:	d000      	beq.n	4014ba <_Z18procesarTelemetriav+0x72>
  4014b8:	e7f3      	b.n	4014a2 <_Z18procesarTelemetriav+0x5a>
	while (!(REG_ADC_ISR & ADC_IMR_EOC6));
  4014ba:	4b0d      	ldr	r3, [pc, #52]	; (4014f0 <_Z18procesarTelemetriav+0xa8>)
  4014bc:	681b      	ldr	r3, [r3, #0]
  4014be:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4014c2:	2b00      	cmp	r3, #0
  4014c4:	bf0c      	ite	eq
  4014c6:	2301      	moveq	r3, #1
  4014c8:	2300      	movne	r3, #0
  4014ca:	b2db      	uxtb	r3, r3
  4014cc:	2b00      	cmp	r3, #0
  4014ce:	d000      	beq.n	4014d2 <_Z18procesarTelemetriav+0x8a>
  4014d0:	e7f3      	b.n	4014ba <_Z18procesarTelemetriav+0x72>
	while (!(REG_ADC_ISR & ADC_IMR_EOC7));
  4014d2:	4b07      	ldr	r3, [pc, #28]	; (4014f0 <_Z18procesarTelemetriav+0xa8>)
  4014d4:	681b      	ldr	r3, [r3, #0]
  4014d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014da:	2b00      	cmp	r3, #0
  4014dc:	bf0c      	ite	eq
  4014de:	2301      	moveq	r3, #1
  4014e0:	2300      	movne	r3, #0
  4014e2:	b2db      	uxtb	r3, r3
  4014e4:	2b00      	cmp	r3, #0
  4014e6:	d005      	beq.n	4014f4 <_Z18procesarTelemetriav+0xac>
  4014e8:	e7f3      	b.n	4014d2 <_Z18procesarTelemetriav+0x8a>
  4014ea:	bf00      	nop
  4014ec:	40038000 	.word	0x40038000
  4014f0:	40038030 	.word	0x40038030
					
	uintPD = ADC->ADC_CDR[4];
  4014f4:	4b98      	ldr	r3, [pc, #608]	; (401758 <_Z18procesarTelemetriav+0x310>)
  4014f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  4014f8:	82fb      	strh	r3, [r7, #22]
	uintPR = ADC->ADC_CDR[5];
  4014fa:	4b97      	ldr	r3, [pc, #604]	; (401758 <_Z18procesarTelemetriav+0x310>)
  4014fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  4014fe:	82bb      	strh	r3, [r7, #20]
	uintIdc = ADC->ADC_CDR[6];
  401500:	4b95      	ldr	r3, [pc, #596]	; (401758 <_Z18procesarTelemetriav+0x310>)
  401502:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401504:	827b      	strh	r3, [r7, #18]
	uintTemp = ADC->ADC_CDR[7];
  401506:	4b94      	ldr	r3, [pc, #592]	; (401758 <_Z18procesarTelemetriav+0x310>)
  401508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  40150a:	823b      	strh	r3, [r7, #16]
					
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  40150c:	8afb      	ldrh	r3, [r7, #22]
  40150e:	f640 42e4 	movw	r2, #3300	; 0xce4
  401512:	fb02 f303 	mul.w	r3, r2, r3
  401516:	2b00      	cmp	r3, #0
  401518:	da01      	bge.n	40151e <_Z18procesarTelemetriav+0xd6>
  40151a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
  40151e:	131b      	asrs	r3, r3, #12
  401520:	461a      	mov	r2, r3
  401522:	4b8e      	ldr	r3, [pc, #568]	; (40175c <_Z18procesarTelemetriav+0x314>)
  401524:	4610      	mov	r0, r2
  401526:	4798      	blx	r3
  401528:	4603      	mov	r3, r0
  40152a:	60fb      	str	r3, [r7, #12]
	floatPR = uintPR * ANALOG_REF / 4096;
  40152c:	8abb      	ldrh	r3, [r7, #20]
  40152e:	f640 42e4 	movw	r2, #3300	; 0xce4
  401532:	fb02 f303 	mul.w	r3, r2, r3
  401536:	2b00      	cmp	r3, #0
  401538:	da01      	bge.n	40153e <_Z18procesarTelemetriav+0xf6>
  40153a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
  40153e:	131b      	asrs	r3, r3, #12
  401540:	461a      	mov	r2, r3
  401542:	4b86      	ldr	r3, [pc, #536]	; (40175c <_Z18procesarTelemetriav+0x314>)
  401544:	4610      	mov	r0, r2
  401546:	4798      	blx	r3
  401548:	4603      	mov	r3, r0
  40154a:	60bb      	str	r3, [r7, #8]
	floatIdc = uintIdc * ANALOG_REF / 4096;
  40154c:	8a7b      	ldrh	r3, [r7, #18]
  40154e:	f640 42e4 	movw	r2, #3300	; 0xce4
  401552:	fb02 f303 	mul.w	r3, r2, r3
  401556:	2b00      	cmp	r3, #0
  401558:	da01      	bge.n	40155e <_Z18procesarTelemetriav+0x116>
  40155a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
  40155e:	131b      	asrs	r3, r3, #12
  401560:	461a      	mov	r2, r3
  401562:	4b7e      	ldr	r3, [pc, #504]	; (40175c <_Z18procesarTelemetriav+0x314>)
  401564:	4610      	mov	r0, r2
  401566:	4798      	blx	r3
  401568:	4603      	mov	r3, r0
  40156a:	607b      	str	r3, [r7, #4]
	floatTemp = uintTemp * ANALOG_REF / 4096;
  40156c:	8a3b      	ldrh	r3, [r7, #16]
  40156e:	f640 42e4 	movw	r2, #3300	; 0xce4
  401572:	fb02 f303 	mul.w	r3, r2, r3
  401576:	2b00      	cmp	r3, #0
  401578:	da01      	bge.n	40157e <_Z18procesarTelemetriav+0x136>
  40157a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
  40157e:	131b      	asrs	r3, r3, #12
  401580:	461a      	mov	r2, r3
  401582:	4b76      	ldr	r3, [pc, #472]	; (40175c <_Z18procesarTelemetriav+0x314>)
  401584:	4610      	mov	r0, r2
  401586:	4798      	blx	r3
  401588:	4603      	mov	r3, r0
  40158a:	603b      	str	r3, [r7, #0]
					
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)

	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 50 [dB] = P_EP [dBm]
	floatPD = (-floatPD * 41.7e-3 + 83.3);
  40158c:	68fb      	ldr	r3, [r7, #12]
  40158e:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  401592:	4b73      	ldr	r3, [pc, #460]	; (401760 <_Z18procesarTelemetriav+0x318>)
  401594:	4610      	mov	r0, r2
  401596:	4798      	blx	r3
  401598:	4c72      	ldr	r4, [pc, #456]	; (401764 <_Z18procesarTelemetriav+0x31c>)
  40159a:	a36b      	add	r3, pc, #428	; (adr r3, 401748 <_Z18procesarTelemetriav+0x300>)
  40159c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015a0:	47a0      	blx	r4
  4015a2:	4603      	mov	r3, r0
  4015a4:	460c      	mov	r4, r1
  4015a6:	4618      	mov	r0, r3
  4015a8:	4621      	mov	r1, r4
  4015aa:	4c6f      	ldr	r4, [pc, #444]	; (401768 <_Z18procesarTelemetriav+0x320>)
  4015ac:	a368      	add	r3, pc, #416	; (adr r3, 401750 <_Z18procesarTelemetriav+0x308>)
  4015ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015b2:	47a0      	blx	r4
  4015b4:	4603      	mov	r3, r0
  4015b6:	460c      	mov	r4, r1
  4015b8:	4619      	mov	r1, r3
  4015ba:	4622      	mov	r2, r4
  4015bc:	4b6b      	ldr	r3, [pc, #428]	; (40176c <_Z18procesarTelemetriav+0x324>)
  4015be:	4608      	mov	r0, r1
  4015c0:	4611      	mov	r1, r2
  4015c2:	4798      	blx	r3
  4015c4:	4603      	mov	r3, r0
  4015c6:	60fb      	str	r3, [r7, #12]
					
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 50 [dB] = P_EP [dBm]
	floatPR = (-floatPR * 41.7e-3 + 83.3);
  4015c8:	68bb      	ldr	r3, [r7, #8]
  4015ca:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  4015ce:	4b64      	ldr	r3, [pc, #400]	; (401760 <_Z18procesarTelemetriav+0x318>)
  4015d0:	4610      	mov	r0, r2
  4015d2:	4798      	blx	r3
  4015d4:	4c63      	ldr	r4, [pc, #396]	; (401764 <_Z18procesarTelemetriav+0x31c>)
  4015d6:	a35c      	add	r3, pc, #368	; (adr r3, 401748 <_Z18procesarTelemetriav+0x300>)
  4015d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015dc:	47a0      	blx	r4
  4015de:	4603      	mov	r3, r0
  4015e0:	460c      	mov	r4, r1
  4015e2:	4618      	mov	r0, r3
  4015e4:	4621      	mov	r1, r4
  4015e6:	4c60      	ldr	r4, [pc, #384]	; (401768 <_Z18procesarTelemetriav+0x320>)
  4015e8:	a359      	add	r3, pc, #356	; (adr r3, 401750 <_Z18procesarTelemetriav+0x308>)
  4015ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015ee:	47a0      	blx	r4
  4015f0:	4603      	mov	r3, r0
  4015f2:	460c      	mov	r4, r1
  4015f4:	4619      	mov	r1, r3
  4015f6:	4622      	mov	r2, r4
  4015f8:	4b5c      	ldr	r3, [pc, #368]	; (40176c <_Z18procesarTelemetriav+0x324>)
  4015fa:	4608      	mov	r0, r1
  4015fc:	4611      	mov	r1, r2
  4015fe:	4798      	blx	r3
  401600:	4603      	mov	r3, r0
  401602:	60bb      	str	r3, [r7, #8]
					
	// [Sensor Voltage [mV]] * 2 = [Current [mA]]
	floatIdc = 2 * floatIdc;
  401604:	687a      	ldr	r2, [r7, #4]
  401606:	4b5a      	ldr	r3, [pc, #360]	; (401770 <_Z18procesarTelemetriav+0x328>)
  401608:	4611      	mov	r1, r2
  40160a:	4610      	mov	r0, r2
  40160c:	4798      	blx	r3
  40160e:	4603      	mov	r3, r0
  401610:	607b      	str	r3, [r7, #4]
					
	// [Sensor Voltage [mV]] / 10 = [Temperature [C]]
	floatTemp = floatTemp / 10;
  401612:	4b58      	ldr	r3, [pc, #352]	; (401774 <_Z18procesarTelemetriav+0x32c>)
  401614:	4958      	ldr	r1, [pc, #352]	; (401778 <_Z18procesarTelemetriav+0x330>)
  401616:	6838      	ldr	r0, [r7, #0]
  401618:	4798      	blx	r3
  40161a:	4603      	mov	r3, r0
  40161c:	603b      	str	r3, [r7, #0]
	floatTemp = floatTemp * 85 / ANALOG_REF;

	floatIdc = floatIdc * 8000 / ANALOG_REF;
#endif
	
	insertarTelemetriaEnBuffer(bufferTemp, floatTemp, &bufferTempBottom);
  40161e:	4a57      	ldr	r2, [pc, #348]	; (40177c <_Z18procesarTelemetriav+0x334>)
  401620:	6839      	ldr	r1, [r7, #0]
  401622:	4857      	ldr	r0, [pc, #348]	; (401780 <_Z18procesarTelemetriav+0x338>)
  401624:	4b57      	ldr	r3, [pc, #348]	; (401784 <_Z18procesarTelemetriav+0x33c>)
  401626:	4798      	blx	r3
	insertarTelemetriaEnBuffer(bufferIdc, floatIdc, &bufferIdcBottom);
  401628:	4a57      	ldr	r2, [pc, #348]	; (401788 <_Z18procesarTelemetriav+0x340>)
  40162a:	6879      	ldr	r1, [r7, #4]
  40162c:	4857      	ldr	r0, [pc, #348]	; (40178c <_Z18procesarTelemetriav+0x344>)
  40162e:	4b55      	ldr	r3, [pc, #340]	; (401784 <_Z18procesarTelemetriav+0x33c>)
  401630:	4798      	blx	r3

#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3) || \
	defined(MALETA_4A) || defined(MALETA_5A)
	
	// Al guardar en el buffer, se pasa la potencia a [W] para hacer una media con sentido fisico
	insertarTelemetriaEnBuffer(bufferPD, pow(10, floatPD / 10) / 1000, &bufferPDBottom);
  401632:	4b50      	ldr	r3, [pc, #320]	; (401774 <_Z18procesarTelemetriav+0x32c>)
  401634:	4950      	ldr	r1, [pc, #320]	; (401778 <_Z18procesarTelemetriav+0x330>)
  401636:	68f8      	ldr	r0, [r7, #12]
  401638:	4798      	blx	r3
  40163a:	4603      	mov	r3, r0
  40163c:	4619      	mov	r1, r3
  40163e:	200a      	movs	r0, #10
  401640:	4b53      	ldr	r3, [pc, #332]	; (401790 <_Z18procesarTelemetriav+0x348>)
  401642:	4798      	blx	r3
  401644:	4c53      	ldr	r4, [pc, #332]	; (401794 <_Z18procesarTelemetriav+0x34c>)
  401646:	f04f 0200 	mov.w	r2, #0
  40164a:	4b53      	ldr	r3, [pc, #332]	; (401798 <_Z18procesarTelemetriav+0x350>)
  40164c:	47a0      	blx	r4
  40164e:	4603      	mov	r3, r0
  401650:	460c      	mov	r4, r1
  401652:	4619      	mov	r1, r3
  401654:	4622      	mov	r2, r4
  401656:	4b45      	ldr	r3, [pc, #276]	; (40176c <_Z18procesarTelemetriav+0x324>)
  401658:	4608      	mov	r0, r1
  40165a:	4611      	mov	r1, r2
  40165c:	4798      	blx	r3
  40165e:	4603      	mov	r3, r0
  401660:	4a4e      	ldr	r2, [pc, #312]	; (40179c <_Z18procesarTelemetriav+0x354>)
  401662:	4619      	mov	r1, r3
  401664:	484e      	ldr	r0, [pc, #312]	; (4017a0 <_Z18procesarTelemetriav+0x358>)
  401666:	4b47      	ldr	r3, [pc, #284]	; (401784 <_Z18procesarTelemetriav+0x33c>)
  401668:	4798      	blx	r3
	insertarTelemetriaEnBuffer(bufferPR, pow(10, floatPR / 10) / 1000, &bufferPRBottom);
  40166a:	4b42      	ldr	r3, [pc, #264]	; (401774 <_Z18procesarTelemetriav+0x32c>)
  40166c:	4942      	ldr	r1, [pc, #264]	; (401778 <_Z18procesarTelemetriav+0x330>)
  40166e:	68b8      	ldr	r0, [r7, #8]
  401670:	4798      	blx	r3
  401672:	4603      	mov	r3, r0
  401674:	4619      	mov	r1, r3
  401676:	200a      	movs	r0, #10
  401678:	4b45      	ldr	r3, [pc, #276]	; (401790 <_Z18procesarTelemetriav+0x348>)
  40167a:	4798      	blx	r3
  40167c:	4c45      	ldr	r4, [pc, #276]	; (401794 <_Z18procesarTelemetriav+0x34c>)
  40167e:	f04f 0200 	mov.w	r2, #0
  401682:	4b45      	ldr	r3, [pc, #276]	; (401798 <_Z18procesarTelemetriav+0x350>)
  401684:	47a0      	blx	r4
  401686:	4603      	mov	r3, r0
  401688:	460c      	mov	r4, r1
  40168a:	4619      	mov	r1, r3
  40168c:	4622      	mov	r2, r4
  40168e:	4b37      	ldr	r3, [pc, #220]	; (40176c <_Z18procesarTelemetriav+0x324>)
  401690:	4608      	mov	r0, r1
  401692:	4611      	mov	r1, r2
  401694:	4798      	blx	r3
  401696:	4603      	mov	r3, r0
  401698:	4a42      	ldr	r2, [pc, #264]	; (4017a4 <_Z18procesarTelemetriav+0x35c>)
  40169a:	4619      	mov	r1, r3
  40169c:	4842      	ldr	r0, [pc, #264]	; (4017a8 <_Z18procesarTelemetriav+0x360>)
  40169e:	4b39      	ldr	r3, [pc, #228]	; (401784 <_Z18procesarTelemetriav+0x33c>)
  4016a0:	4798      	blx	r3
	// Potencia en [mW]
	insertarTelemetriaEnBuffer(bufferPD, floatPD, &bufferPDBottom);
	insertarTelemetriaEnBuffer(bufferPR, floatPR, &bufferPRBottom);
#endif

	floatMediaTemp = mediaMovil(bufferTemp);
  4016a2:	4837      	ldr	r0, [pc, #220]	; (401780 <_Z18procesarTelemetriav+0x338>)
  4016a4:	4b41      	ldr	r3, [pc, #260]	; (4017ac <_Z18procesarTelemetriav+0x364>)
  4016a6:	4798      	blx	r3
  4016a8:	4602      	mov	r2, r0
  4016aa:	4b41      	ldr	r3, [pc, #260]	; (4017b0 <_Z18procesarTelemetriav+0x368>)
  4016ac:	601a      	str	r2, [r3, #0]
	floatMediaIdc = mediaMovil(bufferIdc);
  4016ae:	4837      	ldr	r0, [pc, #220]	; (40178c <_Z18procesarTelemetriav+0x344>)
  4016b0:	4b3e      	ldr	r3, [pc, #248]	; (4017ac <_Z18procesarTelemetriav+0x364>)
  4016b2:	4798      	blx	r3
  4016b4:	4602      	mov	r2, r0
  4016b6:	4b3f      	ldr	r3, [pc, #252]	; (4017b4 <_Z18procesarTelemetriav+0x36c>)
  4016b8:	601a      	str	r2, [r3, #0]
	floatMediaPD = mediaMovil(bufferPD);
  4016ba:	4839      	ldr	r0, [pc, #228]	; (4017a0 <_Z18procesarTelemetriav+0x358>)
  4016bc:	4b3b      	ldr	r3, [pc, #236]	; (4017ac <_Z18procesarTelemetriav+0x364>)
  4016be:	4798      	blx	r3
  4016c0:	4602      	mov	r2, r0
  4016c2:	4b3d      	ldr	r3, [pc, #244]	; (4017b8 <_Z18procesarTelemetriav+0x370>)
  4016c4:	601a      	str	r2, [r3, #0]
	floatMediaPR = mediaMovil(bufferPR);
  4016c6:	4838      	ldr	r0, [pc, #224]	; (4017a8 <_Z18procesarTelemetriav+0x360>)
  4016c8:	4b38      	ldr	r3, [pc, #224]	; (4017ac <_Z18procesarTelemetriav+0x364>)
  4016ca:	4798      	blx	r3
  4016cc:	4602      	mov	r2, r0
  4016ce:	4b3b      	ldr	r3, [pc, #236]	; (4017bc <_Z18procesarTelemetriav+0x374>)
  4016d0:	601a      	str	r2, [r3, #0]
#if !defined(MALETA_4B) && !defined(ENRACKABLE_4B) && \
	!defined(MALETA_5B) && !defined(ENRACKABLE_5B)
	
	// El valor maximo de ROE es ROE_MAX
	// En esta ecuacion la potencia es en dimensiones lineales, no en dB
	floatROEtemp = (1 + sqrt(floatMediaPR / floatMediaPD)) / (1 - sqrt(floatMediaPR / floatMediaPD));
  4016d2:	4b3a      	ldr	r3, [pc, #232]	; (4017bc <_Z18procesarTelemetriav+0x374>)
  4016d4:	681a      	ldr	r2, [r3, #0]
  4016d6:	4b38      	ldr	r3, [pc, #224]	; (4017b8 <_Z18procesarTelemetriav+0x370>)
  4016d8:	6819      	ldr	r1, [r3, #0]
  4016da:	4b26      	ldr	r3, [pc, #152]	; (401774 <_Z18procesarTelemetriav+0x32c>)
  4016dc:	4610      	mov	r0, r2
  4016de:	4798      	blx	r3
  4016e0:	4603      	mov	r3, r0
  4016e2:	4618      	mov	r0, r3
  4016e4:	4b36      	ldr	r3, [pc, #216]	; (4017c0 <_Z18procesarTelemetriav+0x378>)
  4016e6:	4798      	blx	r3
  4016e8:	4602      	mov	r2, r0
  4016ea:	4b21      	ldr	r3, [pc, #132]	; (401770 <_Z18procesarTelemetriav+0x328>)
  4016ec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4016f0:	4610      	mov	r0, r2
  4016f2:	4798      	blx	r3
  4016f4:	4603      	mov	r3, r0
  4016f6:	461c      	mov	r4, r3
  4016f8:	4b30      	ldr	r3, [pc, #192]	; (4017bc <_Z18procesarTelemetriav+0x374>)
  4016fa:	681a      	ldr	r2, [r3, #0]
  4016fc:	4b2e      	ldr	r3, [pc, #184]	; (4017b8 <_Z18procesarTelemetriav+0x370>)
  4016fe:	6819      	ldr	r1, [r3, #0]
  401700:	4b1c      	ldr	r3, [pc, #112]	; (401774 <_Z18procesarTelemetriav+0x32c>)
  401702:	4610      	mov	r0, r2
  401704:	4798      	blx	r3
  401706:	4603      	mov	r3, r0
  401708:	4618      	mov	r0, r3
  40170a:	4b2d      	ldr	r3, [pc, #180]	; (4017c0 <_Z18procesarTelemetriav+0x378>)
  40170c:	4798      	blx	r3
  40170e:	4602      	mov	r2, r0
  401710:	4b2c      	ldr	r3, [pc, #176]	; (4017c4 <_Z18procesarTelemetriav+0x37c>)
  401712:	4611      	mov	r1, r2
  401714:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401718:	4798      	blx	r3
  40171a:	4603      	mov	r3, r0
  40171c:	461a      	mov	r2, r3
  40171e:	4b15      	ldr	r3, [pc, #84]	; (401774 <_Z18procesarTelemetriav+0x32c>)
  401720:	4611      	mov	r1, r2
  401722:	4620      	mov	r0, r4
  401724:	4798      	blx	r3
  401726:	4603      	mov	r3, r0
  401728:	461a      	mov	r2, r3
  40172a:	4b27      	ldr	r3, [pc, #156]	; (4017c8 <_Z18procesarTelemetriav+0x380>)
  40172c:	601a      	str	r2, [r3, #0]
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  40172e:	4b26      	ldr	r3, [pc, #152]	; (4017c8 <_Z18procesarTelemetriav+0x380>)
  401730:	681a      	ldr	r2, [r3, #0]
  401732:	4b26      	ldr	r3, [pc, #152]	; (4017cc <_Z18procesarTelemetriav+0x384>)
  401734:	4926      	ldr	r1, [pc, #152]	; (4017d0 <_Z18procesarTelemetriav+0x388>)
  401736:	4610      	mov	r0, r2
  401738:	4798      	blx	r3
  40173a:	4603      	mov	r3, r0
  40173c:	2b00      	cmp	r3, #0
  40173e:	d049      	beq.n	4017d4 <_Z18procesarTelemetriav+0x38c>
  401740:	4b21      	ldr	r3, [pc, #132]	; (4017c8 <_Z18procesarTelemetriav+0x380>)
  401742:	681b      	ldr	r3, [r3, #0]
  401744:	e047      	b.n	4017d6 <_Z18procesarTelemetriav+0x38e>
  401746:	bf00      	nop
  401748:	d07c84b6 	.word	0xd07c84b6
  40174c:	3fa559b3 	.word	0x3fa559b3
  401750:	33333333 	.word	0x33333333
  401754:	4054d333 	.word	0x4054d333
  401758:	40038000 	.word	0x40038000
  40175c:	004035d9 	.word	0x004035d9
  401760:	00402d7d 	.word	0x00402d7d
  401764:	00402e25 	.word	0x00402e25
  401768:	00402ac1 	.word	0x00402ac1
  40176c:	004033c5 	.word	0x004033c5
  401770:	00403471 	.word	0x00403471
  401774:	004037e9 	.word	0x004037e9
  401778:	41200000 	.word	0x41200000
  40177c:	20002d08 	.word	0x20002d08
  401780:	20001cfc 	.word	0x20001cfc
  401784:	00401375 	.word	0x00401375
  401788:	20002d04 	.word	0x20002d04
  40178c:	200014fc 	.word	0x200014fc
  401790:	00401409 	.word	0x00401409
  401794:	00403079 	.word	0x00403079
  401798:	408f4000 	.word	0x408f4000
  40179c:	20002cfc 	.word	0x20002cfc
  4017a0:	200004fc 	.word	0x200004fc
  4017a4:	20002d00 	.word	0x20002d00
  4017a8:	20000cfc 	.word	0x20000cfc
  4017ac:	004013b5 	.word	0x004013b5
  4017b0:	200004e4 	.word	0x200004e4
  4017b4:	200004e0 	.word	0x200004e0
  4017b8:	200004d8 	.word	0x200004d8
  4017bc:	200004dc 	.word	0x200004dc
  4017c0:	004010b9 	.word	0x004010b9
  4017c4:	0040346d 	.word	0x0040346d
  4017c8:	200004ec 	.word	0x200004ec
  4017cc:	004039d1 	.word	0x004039d1
  4017d0:	43480000 	.word	0x43480000
  4017d4:	4b0a      	ldr	r3, [pc, #40]	; (401800 <_Z18procesarTelemetriav+0x3b8>)
  4017d6:	4a0b      	ldr	r2, [pc, #44]	; (401804 <_Z18procesarTelemetriav+0x3bc>)
  4017d8:	6013      	str	r3, [r2, #0]
	insertarTelemetriaEnBuffer(bufferROE, floatROE, &bufferROEBottom);
  4017da:	4b0a      	ldr	r3, [pc, #40]	; (401804 <_Z18procesarTelemetriav+0x3bc>)
  4017dc:	681b      	ldr	r3, [r3, #0]
  4017de:	4a0a      	ldr	r2, [pc, #40]	; (401808 <_Z18procesarTelemetriav+0x3c0>)
  4017e0:	4619      	mov	r1, r3
  4017e2:	480a      	ldr	r0, [pc, #40]	; (40180c <_Z18procesarTelemetriav+0x3c4>)
  4017e4:	4b0a      	ldr	r3, [pc, #40]	; (401810 <_Z18procesarTelemetriav+0x3c8>)
  4017e6:	4798      	blx	r3
	floatMediaROE = mediaMovil(bufferROE);
  4017e8:	4808      	ldr	r0, [pc, #32]	; (40180c <_Z18procesarTelemetriav+0x3c4>)
  4017ea:	4b0a      	ldr	r3, [pc, #40]	; (401814 <_Z18procesarTelemetriav+0x3cc>)
  4017ec:	4798      	blx	r3
  4017ee:	4602      	mov	r2, r0
  4017f0:	4b09      	ldr	r3, [pc, #36]	; (401818 <_Z18procesarTelemetriav+0x3d0>)
  4017f2:	601a      	str	r2, [r3, #0]
	
	alarmSet();
  4017f4:	4b09      	ldr	r3, [pc, #36]	; (40181c <_Z18procesarTelemetriav+0x3d4>)
  4017f6:	4798      	blx	r3
#endif
  4017f8:	bf00      	nop
  4017fa:	371c      	adds	r7, #28
  4017fc:	46bd      	mov	sp, r7
  4017fe:	bd90      	pop	{r4, r7, pc}
  401800:	43480000 	.word	0x43480000
  401804:	200004e8 	.word	0x200004e8
  401808:	20002d0c 	.word	0x20002d0c
  40180c:	200024fc 	.word	0x200024fc
  401810:	00401375 	.word	0x00401375
  401814:	004013b5 	.word	0x004013b5
  401818:	200004f0 	.word	0x200004f0
  40181c:	004011c5 	.word	0x004011c5

00401820 <pow>:
  401820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401824:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 401b18 <pow+0x2f8>
  401828:	b08d      	sub	sp, #52	; 0x34
  40182a:	4606      	mov	r6, r0
  40182c:	460f      	mov	r7, r1
  40182e:	4614      	mov	r4, r2
  401830:	461d      	mov	r5, r3
  401832:	f000 f9c5 	bl	401bc0 <__ieee754_pow>
  401836:	f999 8000 	ldrsb.w	r8, [r9]
  40183a:	f1b8 3fff 	cmp.w	r8, #4294967295
  40183e:	e9cd 0100 	strd	r0, r1, [sp]
  401842:	d036      	beq.n	4018b2 <pow+0x92>
  401844:	4622      	mov	r2, r4
  401846:	462b      	mov	r3, r5
  401848:	4620      	mov	r0, r4
  40184a:	4629      	mov	r1, r5
  40184c:	f001 fd84 	bl	403358 <__aeabi_dcmpun>
  401850:	4683      	mov	fp, r0
  401852:	bb70      	cbnz	r0, 4018b2 <pow+0x92>
  401854:	4632      	mov	r2, r6
  401856:	463b      	mov	r3, r7
  401858:	4630      	mov	r0, r6
  40185a:	4639      	mov	r1, r7
  40185c:	f001 fd7c 	bl	403358 <__aeabi_dcmpun>
  401860:	2200      	movs	r2, #0
  401862:	4682      	mov	sl, r0
  401864:	2300      	movs	r3, #0
  401866:	2800      	cmp	r0, #0
  401868:	f040 80a0 	bne.w	4019ac <pow+0x18c>
  40186c:	4630      	mov	r0, r6
  40186e:	4639      	mov	r1, r7
  401870:	f001 fd40 	bl	4032f4 <__aeabi_dcmpeq>
  401874:	b310      	cbz	r0, 4018bc <pow+0x9c>
  401876:	2200      	movs	r2, #0
  401878:	2300      	movs	r3, #0
  40187a:	4620      	mov	r0, r4
  40187c:	4629      	mov	r1, r5
  40187e:	f001 fd39 	bl	4032f4 <__aeabi_dcmpeq>
  401882:	4683      	mov	fp, r0
  401884:	2800      	cmp	r0, #0
  401886:	d06a      	beq.n	40195e <pow+0x13e>
  401888:	2201      	movs	r2, #1
  40188a:	4b9c      	ldr	r3, [pc, #624]	; (401afc <pow+0x2dc>)
  40188c:	9202      	str	r2, [sp, #8]
  40188e:	2100      	movs	r1, #0
  401890:	2200      	movs	r2, #0
  401892:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  401896:	e9cd 6704 	strd	r6, r7, [sp, #16]
  40189a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40189e:	e9cd 1208 	strd	r1, r2, [sp, #32]
  4018a2:	9303      	str	r3, [sp, #12]
  4018a4:	f1b8 0f00 	cmp.w	r8, #0
  4018a8:	d045      	beq.n	401936 <pow+0x116>
  4018aa:	4c95      	ldr	r4, [pc, #596]	; (401b00 <pow+0x2e0>)
  4018ac:	2300      	movs	r3, #0
  4018ae:	e9cd 3400 	strd	r3, r4, [sp]
  4018b2:	e9dd 0100 	ldrd	r0, r1, [sp]
  4018b6:	b00d      	add	sp, #52	; 0x34
  4018b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018bc:	e9dd 0100 	ldrd	r0, r1, [sp]
  4018c0:	f000 ffd8 	bl	402874 <finite>
  4018c4:	4680      	mov	r8, r0
  4018c6:	2800      	cmp	r0, #0
  4018c8:	f000 808b 	beq.w	4019e2 <pow+0x1c2>
  4018cc:	f04f 0a00 	mov.w	sl, #0
  4018d0:	f04f 0b00 	mov.w	fp, #0
  4018d4:	4652      	mov	r2, sl
  4018d6:	465b      	mov	r3, fp
  4018d8:	e9dd 0100 	ldrd	r0, r1, [sp]
  4018dc:	f001 fd0a 	bl	4032f4 <__aeabi_dcmpeq>
  4018e0:	2800      	cmp	r0, #0
  4018e2:	d0e6      	beq.n	4018b2 <pow+0x92>
  4018e4:	4630      	mov	r0, r6
  4018e6:	4639      	mov	r1, r7
  4018e8:	f000 ffc4 	bl	402874 <finite>
  4018ec:	2800      	cmp	r0, #0
  4018ee:	d0e0      	beq.n	4018b2 <pow+0x92>
  4018f0:	4620      	mov	r0, r4
  4018f2:	4629      	mov	r1, r5
  4018f4:	f000 ffbe 	bl	402874 <finite>
  4018f8:	2800      	cmp	r0, #0
  4018fa:	d0da      	beq.n	4018b2 <pow+0x92>
  4018fc:	f999 3000 	ldrsb.w	r3, [r9]
  401900:	4a7e      	ldr	r2, [pc, #504]	; (401afc <pow+0x2dc>)
  401902:	9203      	str	r2, [sp, #12]
  401904:	2104      	movs	r1, #4
  401906:	2200      	movs	r2, #0
  401908:	2b02      	cmp	r3, #2
  40190a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  40190e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401912:	e9cd ab08 	strd	sl, fp, [sp, #32]
  401916:	9102      	str	r1, [sp, #8]
  401918:	920a      	str	r2, [sp, #40]	; 0x28
  40191a:	d003      	beq.n	401924 <pow+0x104>
  40191c:	a802      	add	r0, sp, #8
  40191e:	f000 ffaf 	bl	402880 <matherr>
  401922:	b968      	cbnz	r0, 401940 <pow+0x120>
  401924:	f002 f8a8 	bl	403a78 <__errno>
  401928:	2322      	movs	r3, #34	; 0x22
  40192a:	6003      	str	r3, [r0, #0]
  40192c:	e008      	b.n	401940 <pow+0x120>
  40192e:	2300      	movs	r3, #0
  401930:	2400      	movs	r4, #0
  401932:	e9cd 3408 	strd	r3, r4, [sp, #32]
  401936:	a802      	add	r0, sp, #8
  401938:	f000 ffa2 	bl	402880 <matherr>
  40193c:	2800      	cmp	r0, #0
  40193e:	d030      	beq.n	4019a2 <pow+0x182>
  401940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401942:	b11b      	cbz	r3, 40194c <pow+0x12c>
  401944:	f002 f898 	bl	403a78 <__errno>
  401948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40194a:	6003      	str	r3, [r0, #0]
  40194c:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  401950:	e9cd 3400 	strd	r3, r4, [sp]
  401954:	e9dd 0100 	ldrd	r0, r1, [sp]
  401958:	b00d      	add	sp, #52	; 0x34
  40195a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40195e:	4620      	mov	r0, r4
  401960:	4629      	mov	r1, r5
  401962:	f000 ff87 	bl	402874 <finite>
  401966:	2800      	cmp	r0, #0
  401968:	d0a3      	beq.n	4018b2 <pow+0x92>
  40196a:	2200      	movs	r2, #0
  40196c:	2300      	movs	r3, #0
  40196e:	4620      	mov	r0, r4
  401970:	4629      	mov	r1, r5
  401972:	f001 fcc9 	bl	403308 <__aeabi_dcmplt>
  401976:	2800      	cmp	r0, #0
  401978:	d09b      	beq.n	4018b2 <pow+0x92>
  40197a:	f999 3000 	ldrsb.w	r3, [r9]
  40197e:	4a5f      	ldr	r2, [pc, #380]	; (401afc <pow+0x2dc>)
  401980:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  401984:	2101      	movs	r1, #1
  401986:	e9cd 6704 	strd	r6, r7, [sp, #16]
  40198a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40198e:	9102      	str	r1, [sp, #8]
  401990:	9203      	str	r2, [sp, #12]
  401992:	2b00      	cmp	r3, #0
  401994:	d0cb      	beq.n	40192e <pow+0x10e>
  401996:	495b      	ldr	r1, [pc, #364]	; (401b04 <pow+0x2e4>)
  401998:	2000      	movs	r0, #0
  40199a:	2b02      	cmp	r3, #2
  40199c:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4019a0:	d1c9      	bne.n	401936 <pow+0x116>
  4019a2:	f002 f869 	bl	403a78 <__errno>
  4019a6:	2321      	movs	r3, #33	; 0x21
  4019a8:	6003      	str	r3, [r0, #0]
  4019aa:	e7c9      	b.n	401940 <pow+0x120>
  4019ac:	4620      	mov	r0, r4
  4019ae:	4629      	mov	r1, r5
  4019b0:	f001 fca0 	bl	4032f4 <__aeabi_dcmpeq>
  4019b4:	2800      	cmp	r0, #0
  4019b6:	f43f af7c 	beq.w	4018b2 <pow+0x92>
  4019ba:	4b51      	ldr	r3, [pc, #324]	; (401b00 <pow+0x2e0>)
  4019bc:	494f      	ldr	r1, [pc, #316]	; (401afc <pow+0x2dc>)
  4019be:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4019c2:	2001      	movs	r0, #1
  4019c4:	2200      	movs	r2, #0
  4019c6:	f1b8 0f02 	cmp.w	r8, #2
  4019ca:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4019ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
  4019d2:	9002      	str	r0, [sp, #8]
  4019d4:	9103      	str	r1, [sp, #12]
  4019d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4019da:	d1ac      	bne.n	401936 <pow+0x116>
  4019dc:	e9cd 2300 	strd	r2, r3, [sp]
  4019e0:	e767      	b.n	4018b2 <pow+0x92>
  4019e2:	4630      	mov	r0, r6
  4019e4:	4639      	mov	r1, r7
  4019e6:	f000 ff45 	bl	402874 <finite>
  4019ea:	2800      	cmp	r0, #0
  4019ec:	f43f af6e 	beq.w	4018cc <pow+0xac>
  4019f0:	4620      	mov	r0, r4
  4019f2:	4629      	mov	r1, r5
  4019f4:	f000 ff3e 	bl	402874 <finite>
  4019f8:	2800      	cmp	r0, #0
  4019fa:	f43f af67 	beq.w	4018cc <pow+0xac>
  4019fe:	e9dd 2300 	ldrd	r2, r3, [sp]
  401a02:	4610      	mov	r0, r2
  401a04:	4619      	mov	r1, r3
  401a06:	f001 fca7 	bl	403358 <__aeabi_dcmpun>
  401a0a:	2800      	cmp	r0, #0
  401a0c:	d158      	bne.n	401ac0 <pow+0x2a0>
  401a0e:	2303      	movs	r3, #3
  401a10:	f999 8000 	ldrsb.w	r8, [r9]
  401a14:	9302      	str	r3, [sp, #8]
  401a16:	4b39      	ldr	r3, [pc, #228]	; (401afc <pow+0x2dc>)
  401a18:	900a      	str	r0, [sp, #40]	; 0x28
  401a1a:	9303      	str	r3, [sp, #12]
  401a1c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401a20:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401a24:	2200      	movs	r2, #0
  401a26:	2300      	movs	r3, #0
  401a28:	4630      	mov	r0, r6
  401a2a:	4639      	mov	r1, r7
  401a2c:	f1b8 0f00 	cmp.w	r8, #0
  401a30:	d126      	bne.n	401a80 <pow+0x260>
  401a32:	4f35      	ldr	r7, [pc, #212]	; (401b08 <pow+0x2e8>)
  401a34:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  401a38:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401a3c:	f001 fc64 	bl	403308 <__aeabi_dcmplt>
  401a40:	2800      	cmp	r0, #0
  401a42:	f43f af6b 	beq.w	40191c <pow+0xfc>
  401a46:	2200      	movs	r2, #0
  401a48:	4b30      	ldr	r3, [pc, #192]	; (401b0c <pow+0x2ec>)
  401a4a:	4620      	mov	r0, r4
  401a4c:	4629      	mov	r1, r5
  401a4e:	f001 f9e9 	bl	402e24 <__aeabi_dmul>
  401a52:	4604      	mov	r4, r0
  401a54:	460d      	mov	r5, r1
  401a56:	f000 ff1b 	bl	402890 <rint>
  401a5a:	4602      	mov	r2, r0
  401a5c:	460b      	mov	r3, r1
  401a5e:	4620      	mov	r0, r4
  401a60:	4629      	mov	r1, r5
  401a62:	f001 fc47 	bl	4032f4 <__aeabi_dcmpeq>
  401a66:	bb40      	cbnz	r0, 401aba <pow+0x29a>
  401a68:	4b29      	ldr	r3, [pc, #164]	; (401b10 <pow+0x2f0>)
  401a6a:	f999 8000 	ldrsb.w	r8, [r9]
  401a6e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  401a72:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401a76:	f1b8 0f02 	cmp.w	r8, #2
  401a7a:	f47f af4f 	bne.w	40191c <pow+0xfc>
  401a7e:	e751      	b.n	401924 <pow+0x104>
  401a80:	4f24      	ldr	r7, [pc, #144]	; (401b14 <pow+0x2f4>)
  401a82:	2600      	movs	r6, #0
  401a84:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401a88:	f001 fc3e 	bl	403308 <__aeabi_dcmplt>
  401a8c:	2800      	cmp	r0, #0
  401a8e:	d0f2      	beq.n	401a76 <pow+0x256>
  401a90:	2200      	movs	r2, #0
  401a92:	4b1e      	ldr	r3, [pc, #120]	; (401b0c <pow+0x2ec>)
  401a94:	4620      	mov	r0, r4
  401a96:	4629      	mov	r1, r5
  401a98:	f001 f9c4 	bl	402e24 <__aeabi_dmul>
  401a9c:	4604      	mov	r4, r0
  401a9e:	460d      	mov	r5, r1
  401aa0:	f000 fef6 	bl	402890 <rint>
  401aa4:	4602      	mov	r2, r0
  401aa6:	460b      	mov	r3, r1
  401aa8:	4620      	mov	r0, r4
  401aaa:	4629      	mov	r1, r5
  401aac:	f001 fc22 	bl	4032f4 <__aeabi_dcmpeq>
  401ab0:	b918      	cbnz	r0, 401aba <pow+0x29a>
  401ab2:	4b14      	ldr	r3, [pc, #80]	; (401b04 <pow+0x2e4>)
  401ab4:	2200      	movs	r2, #0
  401ab6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401aba:	f999 8000 	ldrsb.w	r8, [r9]
  401abe:	e7da      	b.n	401a76 <pow+0x256>
  401ac0:	f999 9000 	ldrsb.w	r9, [r9]
  401ac4:	4b0d      	ldr	r3, [pc, #52]	; (401afc <pow+0x2dc>)
  401ac6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  401aca:	2201      	movs	r2, #1
  401acc:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401ad0:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401ad4:	9202      	str	r2, [sp, #8]
  401ad6:	9303      	str	r3, [sp, #12]
  401ad8:	f1b9 0f00 	cmp.w	r9, #0
  401adc:	f43f af27 	beq.w	40192e <pow+0x10e>
  401ae0:	2200      	movs	r2, #0
  401ae2:	2300      	movs	r3, #0
  401ae4:	4610      	mov	r0, r2
  401ae6:	4619      	mov	r1, r3
  401ae8:	f001 fac6 	bl	403078 <__aeabi_ddiv>
  401aec:	f1b9 0f02 	cmp.w	r9, #2
  401af0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401af4:	f43f af55 	beq.w	4019a2 <pow+0x182>
  401af8:	e71d      	b.n	401936 <pow+0x116>
  401afa:	bf00      	nop
  401afc:	00403c90 	.word	0x00403c90
  401b00:	3ff00000 	.word	0x3ff00000
  401b04:	fff00000 	.word	0xfff00000
  401b08:	47efffff 	.word	0x47efffff
  401b0c:	3fe00000 	.word	0x3fe00000
  401b10:	c7efffff 	.word	0xc7efffff
  401b14:	7ff00000 	.word	0x7ff00000
  401b18:	2000000a 	.word	0x2000000a

00401b1c <sqrtf>:
  401b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b1e:	b08b      	sub	sp, #44	; 0x2c
  401b20:	4604      	mov	r4, r0
  401b22:	f000 fe4f 	bl	4027c4 <__ieee754_sqrtf>
  401b26:	4b23      	ldr	r3, [pc, #140]	; (401bb4 <sqrtf+0x98>)
  401b28:	f993 5000 	ldrsb.w	r5, [r3]
  401b2c:	1c6b      	adds	r3, r5, #1
  401b2e:	4606      	mov	r6, r0
  401b30:	d00a      	beq.n	401b48 <sqrtf+0x2c>
  401b32:	4621      	mov	r1, r4
  401b34:	4620      	mov	r0, r4
  401b36:	f001 ff69 	bl	403a0c <__aeabi_fcmpun>
  401b3a:	4607      	mov	r7, r0
  401b3c:	b920      	cbnz	r0, 401b48 <sqrtf+0x2c>
  401b3e:	2100      	movs	r1, #0
  401b40:	4620      	mov	r0, r4
  401b42:	f001 ff3b 	bl	4039bc <__aeabi_fcmplt>
  401b46:	b910      	cbnz	r0, 401b4e <sqrtf+0x32>
  401b48:	4630      	mov	r0, r6
  401b4a:	b00b      	add	sp, #44	; 0x2c
  401b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b4e:	4b1a      	ldr	r3, [pc, #104]	; (401bb8 <sqrtf+0x9c>)
  401b50:	9708      	str	r7, [sp, #32]
  401b52:	2201      	movs	r2, #1
  401b54:	4620      	mov	r0, r4
  401b56:	e88d 000c 	stmia.w	sp, {r2, r3}
  401b5a:	f001 f90f 	bl	402d7c <__aeabi_f2d>
  401b5e:	2200      	movs	r2, #0
  401b60:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401b64:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401b68:	2300      	movs	r3, #0
  401b6a:	b1ad      	cbz	r5, 401b98 <sqrtf+0x7c>
  401b6c:	4610      	mov	r0, r2
  401b6e:	4619      	mov	r1, r3
  401b70:	f001 fa82 	bl	403078 <__aeabi_ddiv>
  401b74:	2d02      	cmp	r5, #2
  401b76:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401b7a:	d10f      	bne.n	401b9c <sqrtf+0x80>
  401b7c:	f001 ff7c 	bl	403a78 <__errno>
  401b80:	2321      	movs	r3, #33	; 0x21
  401b82:	6003      	str	r3, [r0, #0]
  401b84:	9b08      	ldr	r3, [sp, #32]
  401b86:	b97b      	cbnz	r3, 401ba8 <sqrtf+0x8c>
  401b88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401b8c:	f001 fc1a 	bl	4033c4 <__aeabi_d2f>
  401b90:	4606      	mov	r6, r0
  401b92:	4630      	mov	r0, r6
  401b94:	b00b      	add	sp, #44	; 0x2c
  401b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b98:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401b9c:	4668      	mov	r0, sp
  401b9e:	f000 fe6f 	bl	402880 <matherr>
  401ba2:	2800      	cmp	r0, #0
  401ba4:	d1ee      	bne.n	401b84 <sqrtf+0x68>
  401ba6:	e7e9      	b.n	401b7c <sqrtf+0x60>
  401ba8:	f001 ff66 	bl	403a78 <__errno>
  401bac:	9b08      	ldr	r3, [sp, #32]
  401bae:	6003      	str	r3, [r0, #0]
  401bb0:	e7ea      	b.n	401b88 <sqrtf+0x6c>
  401bb2:	bf00      	nop
  401bb4:	2000000a 	.word	0x2000000a
  401bb8:	00403c94 	.word	0x00403c94
  401bbc:	00000000 	.word	0x00000000

00401bc0 <__ieee754_pow>:
  401bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401bc4:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401bc8:	ea57 0402 	orrs.w	r4, r7, r2
  401bcc:	b093      	sub	sp, #76	; 0x4c
  401bce:	d037      	beq.n	401c40 <__ieee754_pow+0x80>
  401bd0:	4c67      	ldr	r4, [pc, #412]	; (401d70 <__ieee754_pow+0x1b0>)
  401bd2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  401bd6:	42a6      	cmp	r6, r4
  401bd8:	4683      	mov	fp, r0
  401bda:	460d      	mov	r5, r1
  401bdc:	dc29      	bgt.n	401c32 <__ieee754_pow+0x72>
  401bde:	469a      	mov	sl, r3
  401be0:	4696      	mov	lr, r2
  401be2:	d025      	beq.n	401c30 <__ieee754_pow+0x70>
  401be4:	42a7      	cmp	r7, r4
  401be6:	dc24      	bgt.n	401c32 <__ieee754_pow+0x72>
  401be8:	4c61      	ldr	r4, [pc, #388]	; (401d70 <__ieee754_pow+0x1b0>)
  401bea:	42a7      	cmp	r7, r4
  401bec:	d079      	beq.n	401ce2 <__ieee754_pow+0x122>
  401bee:	2d00      	cmp	r5, #0
  401bf0:	4689      	mov	r9, r1
  401bf2:	4680      	mov	r8, r0
  401bf4:	e9cd 2300 	strd	r2, r3, [sp]
  401bf8:	db77      	blt.n	401cea <__ieee754_pow+0x12a>
  401bfa:	2400      	movs	r4, #0
  401bfc:	f1be 0f00 	cmp.w	lr, #0
  401c00:	d12c      	bne.n	401c5c <__ieee754_pow+0x9c>
  401c02:	4b5b      	ldr	r3, [pc, #364]	; (401d70 <__ieee754_pow+0x1b0>)
  401c04:	429f      	cmp	r7, r3
  401c06:	f000 808b 	beq.w	401d20 <__ieee754_pow+0x160>
  401c0a:	4b5a      	ldr	r3, [pc, #360]	; (401d74 <__ieee754_pow+0x1b4>)
  401c0c:	429f      	cmp	r7, r3
  401c0e:	d061      	beq.n	401cd4 <__ieee754_pow+0x114>
  401c10:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  401c14:	f000 83ba 	beq.w	40238c <__ieee754_pow+0x7cc>
  401c18:	4b57      	ldr	r3, [pc, #348]	; (401d78 <__ieee754_pow+0x1b8>)
  401c1a:	459a      	cmp	sl, r3
  401c1c:	d11e      	bne.n	401c5c <__ieee754_pow+0x9c>
  401c1e:	2d00      	cmp	r5, #0
  401c20:	db1c      	blt.n	401c5c <__ieee754_pow+0x9c>
  401c22:	4640      	mov	r0, r8
  401c24:	4649      	mov	r1, r9
  401c26:	b013      	add	sp, #76	; 0x4c
  401c28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c2c:	f000 bd0e 	b.w	40264c <__ieee754_sqrt>
  401c30:	b158      	cbz	r0, 401c4a <__ieee754_pow+0x8a>
  401c32:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401c36:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  401c3a:	ea56 030b 	orrs.w	r3, r6, fp
  401c3e:	d106      	bne.n	401c4e <__ieee754_pow+0x8e>
  401c40:	494c      	ldr	r1, [pc, #304]	; (401d74 <__ieee754_pow+0x1b4>)
  401c42:	2000      	movs	r0, #0
  401c44:	b013      	add	sp, #76	; 0x4c
  401c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c4a:	42b7      	cmp	r7, r6
  401c4c:	ddcc      	ble.n	401be8 <__ieee754_pow+0x28>
  401c4e:	484b      	ldr	r0, [pc, #300]	; (401d7c <__ieee754_pow+0x1bc>)
  401c50:	b013      	add	sp, #76	; 0x4c
  401c52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c56:	f000 be15 	b.w	402884 <nan>
  401c5a:	2400      	movs	r4, #0
  401c5c:	4640      	mov	r0, r8
  401c5e:	4649      	mov	r1, r9
  401c60:	f000 fe04 	bl	40286c <fabs>
  401c64:	f1bb 0f00 	cmp.w	fp, #0
  401c68:	d119      	bne.n	401c9e <__ieee754_pow+0xde>
  401c6a:	b126      	cbz	r6, 401c76 <__ieee754_pow+0xb6>
  401c6c:	4b41      	ldr	r3, [pc, #260]	; (401d74 <__ieee754_pow+0x1b4>)
  401c6e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  401c72:	429a      	cmp	r2, r3
  401c74:	d113      	bne.n	401c9e <__ieee754_pow+0xde>
  401c76:	f1ba 0f00 	cmp.w	sl, #0
  401c7a:	f2c0 83bc 	blt.w	4023f6 <__ieee754_pow+0x836>
  401c7e:	2d00      	cmp	r5, #0
  401c80:	dae0      	bge.n	401c44 <__ieee754_pow+0x84>
  401c82:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401c86:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  401c8a:	ea56 0304 	orrs.w	r3, r6, r4
  401c8e:	f000 848f 	beq.w	4025b0 <__ieee754_pow+0x9f0>
  401c92:	2c01      	cmp	r4, #1
  401c94:	d1d6      	bne.n	401c44 <__ieee754_pow+0x84>
  401c96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  401c9a:	4619      	mov	r1, r3
  401c9c:	e7d2      	b.n	401c44 <__ieee754_pow+0x84>
  401c9e:	0fed      	lsrs	r5, r5, #31
  401ca0:	3d01      	subs	r5, #1
  401ca2:	ea54 0305 	orrs.w	r3, r4, r5
  401ca6:	d04e      	beq.n	401d46 <__ieee754_pow+0x186>
  401ca8:	4b35      	ldr	r3, [pc, #212]	; (401d80 <__ieee754_pow+0x1c0>)
  401caa:	429f      	cmp	r7, r3
  401cac:	dd6e      	ble.n	401d8c <__ieee754_pow+0x1cc>
  401cae:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  401cb2:	429f      	cmp	r7, r3
  401cb4:	f340 83e8 	ble.w	402488 <__ieee754_pow+0x8c8>
  401cb8:	4b32      	ldr	r3, [pc, #200]	; (401d84 <__ieee754_pow+0x1c4>)
  401cba:	429e      	cmp	r6, r3
  401cbc:	dd4e      	ble.n	401d5c <__ieee754_pow+0x19c>
  401cbe:	f1ba 0f00 	cmp.w	sl, #0
  401cc2:	dd4e      	ble.n	401d62 <__ieee754_pow+0x1a2>
  401cc4:	a328      	add	r3, pc, #160	; (adr r3, 401d68 <__ieee754_pow+0x1a8>)
  401cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cca:	4610      	mov	r0, r2
  401ccc:	4619      	mov	r1, r3
  401cce:	f001 f8a9 	bl	402e24 <__aeabi_dmul>
  401cd2:	e7b7      	b.n	401c44 <__ieee754_pow+0x84>
  401cd4:	f1ba 0f00 	cmp.w	sl, #0
  401cd8:	f2c0 843c 	blt.w	402554 <__ieee754_pow+0x994>
  401cdc:	4640      	mov	r0, r8
  401cde:	4649      	mov	r1, r9
  401ce0:	e7b0      	b.n	401c44 <__ieee754_pow+0x84>
  401ce2:	f1be 0f00 	cmp.w	lr, #0
  401ce6:	d082      	beq.n	401bee <__ieee754_pow+0x2e>
  401ce8:	e7a3      	b.n	401c32 <__ieee754_pow+0x72>
  401cea:	4b27      	ldr	r3, [pc, #156]	; (401d88 <__ieee754_pow+0x1c8>)
  401cec:	429f      	cmp	r7, r3
  401cee:	dc28      	bgt.n	401d42 <__ieee754_pow+0x182>
  401cf0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  401cf4:	429f      	cmp	r7, r3
  401cf6:	dd80      	ble.n	401bfa <__ieee754_pow+0x3a>
  401cf8:	153b      	asrs	r3, r7, #20
  401cfa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401cfe:	2b14      	cmp	r3, #20
  401d00:	f340 843e 	ble.w	402580 <__ieee754_pow+0x9c0>
  401d04:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  401d08:	fa2e f203 	lsr.w	r2, lr, r3
  401d0c:	fa02 f303 	lsl.w	r3, r2, r3
  401d10:	459e      	cmp	lr, r3
  401d12:	f47f af72 	bne.w	401bfa <__ieee754_pow+0x3a>
  401d16:	f002 0201 	and.w	r2, r2, #1
  401d1a:	f1c2 0402 	rsb	r4, r2, #2
  401d1e:	e76d      	b.n	401bfc <__ieee754_pow+0x3c>
  401d20:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  401d24:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  401d28:	ea53 030b 	orrs.w	r3, r3, fp
  401d2c:	d088      	beq.n	401c40 <__ieee754_pow+0x80>
  401d2e:	4b15      	ldr	r3, [pc, #84]	; (401d84 <__ieee754_pow+0x1c4>)
  401d30:	429e      	cmp	r6, r3
  401d32:	f340 8332 	ble.w	40239a <__ieee754_pow+0x7da>
  401d36:	f1ba 0f00 	cmp.w	sl, #0
  401d3a:	db12      	blt.n	401d62 <__ieee754_pow+0x1a2>
  401d3c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401d40:	e780      	b.n	401c44 <__ieee754_pow+0x84>
  401d42:	2402      	movs	r4, #2
  401d44:	e75a      	b.n	401bfc <__ieee754_pow+0x3c>
  401d46:	4642      	mov	r2, r8
  401d48:	464b      	mov	r3, r9
  401d4a:	4640      	mov	r0, r8
  401d4c:	4649      	mov	r1, r9
  401d4e:	f000 feb5 	bl	402abc <__aeabi_dsub>
  401d52:	4602      	mov	r2, r0
  401d54:	460b      	mov	r3, r1
  401d56:	f001 f98f 	bl	403078 <__aeabi_ddiv>
  401d5a:	e773      	b.n	401c44 <__ieee754_pow+0x84>
  401d5c:	f1ba 0f00 	cmp.w	sl, #0
  401d60:	dbb0      	blt.n	401cc4 <__ieee754_pow+0x104>
  401d62:	2000      	movs	r0, #0
  401d64:	2100      	movs	r1, #0
  401d66:	e76d      	b.n	401c44 <__ieee754_pow+0x84>
  401d68:	8800759c 	.word	0x8800759c
  401d6c:	7e37e43c 	.word	0x7e37e43c
  401d70:	7ff00000 	.word	0x7ff00000
  401d74:	3ff00000 	.word	0x3ff00000
  401d78:	3fe00000 	.word	0x3fe00000
  401d7c:	00403c9c 	.word	0x00403c9c
  401d80:	41e00000 	.word	0x41e00000
  401d84:	3fefffff 	.word	0x3fefffff
  401d88:	433fffff 	.word	0x433fffff
  401d8c:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  401d90:	f04f 0200 	mov.w	r2, #0
  401d94:	da05      	bge.n	401da2 <__ieee754_pow+0x1e2>
  401d96:	4bd4      	ldr	r3, [pc, #848]	; (4020e8 <__ieee754_pow+0x528>)
  401d98:	f001 f844 	bl	402e24 <__aeabi_dmul>
  401d9c:	f06f 0234 	mvn.w	r2, #52	; 0x34
  401da0:	460e      	mov	r6, r1
  401da2:	1533      	asrs	r3, r6, #20
  401da4:	4fd1      	ldr	r7, [pc, #836]	; (4020ec <__ieee754_pow+0x52c>)
  401da6:	f3c6 0613 	ubfx	r6, r6, #0, #20
  401daa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401dae:	4413      	add	r3, r2
  401db0:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  401db4:	42be      	cmp	r6, r7
  401db6:	461a      	mov	r2, r3
  401db8:	930d      	str	r3, [sp, #52]	; 0x34
  401dba:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  401dbe:	f340 8321 	ble.w	402404 <__ieee754_pow+0x844>
  401dc2:	4bcb      	ldr	r3, [pc, #812]	; (4020f0 <__ieee754_pow+0x530>)
  401dc4:	429e      	cmp	r6, r3
  401dc6:	f340 83fd 	ble.w	4025c4 <__ieee754_pow+0xa04>
  401dca:	4613      	mov	r3, r2
  401dcc:	3301      	adds	r3, #1
  401dce:	930d      	str	r3, [sp, #52]	; 0x34
  401dd0:	4bc8      	ldr	r3, [pc, #800]	; (4020f4 <__ieee754_pow+0x534>)
  401dd2:	2200      	movs	r2, #0
  401dd4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401dd8:	2700      	movs	r7, #0
  401dda:	2600      	movs	r6, #0
  401ddc:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401de0:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  401de4:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  401de8:	2700      	movs	r7, #0
  401dea:	4602      	mov	r2, r0
  401dec:	4653      	mov	r3, sl
  401dee:	4651      	mov	r1, sl
  401df0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  401df4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401df8:	f000 fe60 	bl	402abc <__aeabi_dsub>
  401dfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401e00:	4680      	mov	r8, r0
  401e02:	4689      	mov	r9, r1
  401e04:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401e08:	f000 fe5a 	bl	402ac0 <__adddf3>
  401e0c:	4602      	mov	r2, r0
  401e0e:	460b      	mov	r3, r1
  401e10:	2000      	movs	r0, #0
  401e12:	49b8      	ldr	r1, [pc, #736]	; (4020f4 <__ieee754_pow+0x534>)
  401e14:	f001 f930 	bl	403078 <__aeabi_ddiv>
  401e18:	460a      	mov	r2, r1
  401e1a:	4601      	mov	r1, r0
  401e1c:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  401e20:	4613      	mov	r3, r2
  401e22:	4649      	mov	r1, r9
  401e24:	4602      	mov	r2, r0
  401e26:	4640      	mov	r0, r8
  401e28:	f000 fffc 	bl	402e24 <__aeabi_dmul>
  401e2c:	ea4f 036a 	mov.w	r3, sl, asr #1
  401e30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401e34:	468c      	mov	ip, r1
  401e36:	4683      	mov	fp, r0
  401e38:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  401e3c:	e9cd bc04 	strd	fp, ip, [sp, #16]
  401e40:	46da      	mov	sl, fp
  401e42:	468b      	mov	fp, r1
  401e44:	19d9      	adds	r1, r3, r7
  401e46:	2300      	movs	r3, #0
  401e48:	e9cd ab02 	strd	sl, fp, [sp, #8]
  401e4c:	9302      	str	r3, [sp, #8]
  401e4e:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401e52:	2000      	movs	r0, #0
  401e54:	4606      	mov	r6, r0
  401e56:	460f      	mov	r7, r1
  401e58:	4602      	mov	r2, r0
  401e5a:	460b      	mov	r3, r1
  401e5c:	4650      	mov	r0, sl
  401e5e:	4659      	mov	r1, fp
  401e60:	f000 ffe0 	bl	402e24 <__aeabi_dmul>
  401e64:	4602      	mov	r2, r0
  401e66:	460b      	mov	r3, r1
  401e68:	4640      	mov	r0, r8
  401e6a:	4649      	mov	r1, r9
  401e6c:	f000 fe26 	bl	402abc <__aeabi_dsub>
  401e70:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401e74:	4680      	mov	r8, r0
  401e76:	4689      	mov	r9, r1
  401e78:	4630      	mov	r0, r6
  401e7a:	4639      	mov	r1, r7
  401e7c:	f000 fe1e 	bl	402abc <__aeabi_dsub>
  401e80:	4602      	mov	r2, r0
  401e82:	460b      	mov	r3, r1
  401e84:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401e88:	f000 fe18 	bl	402abc <__aeabi_dsub>
  401e8c:	4652      	mov	r2, sl
  401e8e:	465b      	mov	r3, fp
  401e90:	f000 ffc8 	bl	402e24 <__aeabi_dmul>
  401e94:	4602      	mov	r2, r0
  401e96:	460b      	mov	r3, r1
  401e98:	4640      	mov	r0, r8
  401e9a:	4649      	mov	r1, r9
  401e9c:	f000 fe0e 	bl	402abc <__aeabi_dsub>
  401ea0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  401ea4:	f000 ffbe 	bl	402e24 <__aeabi_dmul>
  401ea8:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  401eac:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401eb0:	4632      	mov	r2, r6
  401eb2:	463b      	mov	r3, r7
  401eb4:	4630      	mov	r0, r6
  401eb6:	4639      	mov	r1, r7
  401eb8:	f000 ffb4 	bl	402e24 <__aeabi_dmul>
  401ebc:	a378      	add	r3, pc, #480	; (adr r3, 4020a0 <__ieee754_pow+0x4e0>)
  401ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ec2:	4606      	mov	r6, r0
  401ec4:	460f      	mov	r7, r1
  401ec6:	f000 ffad 	bl	402e24 <__aeabi_dmul>
  401eca:	a377      	add	r3, pc, #476	; (adr r3, 4020a8 <__ieee754_pow+0x4e8>)
  401ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ed0:	f000 fdf6 	bl	402ac0 <__adddf3>
  401ed4:	4632      	mov	r2, r6
  401ed6:	463b      	mov	r3, r7
  401ed8:	f000 ffa4 	bl	402e24 <__aeabi_dmul>
  401edc:	a374      	add	r3, pc, #464	; (adr r3, 4020b0 <__ieee754_pow+0x4f0>)
  401ede:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ee2:	f000 fded 	bl	402ac0 <__adddf3>
  401ee6:	4632      	mov	r2, r6
  401ee8:	463b      	mov	r3, r7
  401eea:	f000 ff9b 	bl	402e24 <__aeabi_dmul>
  401eee:	a372      	add	r3, pc, #456	; (adr r3, 4020b8 <__ieee754_pow+0x4f8>)
  401ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ef4:	f000 fde4 	bl	402ac0 <__adddf3>
  401ef8:	4632      	mov	r2, r6
  401efa:	463b      	mov	r3, r7
  401efc:	f000 ff92 	bl	402e24 <__aeabi_dmul>
  401f00:	a36f      	add	r3, pc, #444	; (adr r3, 4020c0 <__ieee754_pow+0x500>)
  401f02:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f06:	f000 fddb 	bl	402ac0 <__adddf3>
  401f0a:	4632      	mov	r2, r6
  401f0c:	463b      	mov	r3, r7
  401f0e:	f000 ff89 	bl	402e24 <__aeabi_dmul>
  401f12:	a36d      	add	r3, pc, #436	; (adr r3, 4020c8 <__ieee754_pow+0x508>)
  401f14:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f18:	f000 fdd2 	bl	402ac0 <__adddf3>
  401f1c:	4632      	mov	r2, r6
  401f1e:	4680      	mov	r8, r0
  401f20:	4689      	mov	r9, r1
  401f22:	463b      	mov	r3, r7
  401f24:	4630      	mov	r0, r6
  401f26:	4639      	mov	r1, r7
  401f28:	f000 ff7c 	bl	402e24 <__aeabi_dmul>
  401f2c:	4602      	mov	r2, r0
  401f2e:	460b      	mov	r3, r1
  401f30:	4640      	mov	r0, r8
  401f32:	4649      	mov	r1, r9
  401f34:	f000 ff76 	bl	402e24 <__aeabi_dmul>
  401f38:	4652      	mov	r2, sl
  401f3a:	4606      	mov	r6, r0
  401f3c:	460f      	mov	r7, r1
  401f3e:	465b      	mov	r3, fp
  401f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401f44:	f000 fdbc 	bl	402ac0 <__adddf3>
  401f48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401f4c:	f000 ff6a 	bl	402e24 <__aeabi_dmul>
  401f50:	4632      	mov	r2, r6
  401f52:	463b      	mov	r3, r7
  401f54:	f000 fdb4 	bl	402ac0 <__adddf3>
  401f58:	4652      	mov	r2, sl
  401f5a:	4680      	mov	r8, r0
  401f5c:	4689      	mov	r9, r1
  401f5e:	465b      	mov	r3, fp
  401f60:	4650      	mov	r0, sl
  401f62:	4659      	mov	r1, fp
  401f64:	f000 ff5e 	bl	402e24 <__aeabi_dmul>
  401f68:	2200      	movs	r2, #0
  401f6a:	4b63      	ldr	r3, [pc, #396]	; (4020f8 <__ieee754_pow+0x538>)
  401f6c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401f70:	f000 fda6 	bl	402ac0 <__adddf3>
  401f74:	4642      	mov	r2, r8
  401f76:	464b      	mov	r3, r9
  401f78:	f000 fda2 	bl	402ac0 <__adddf3>
  401f7c:	9802      	ldr	r0, [sp, #8]
  401f7e:	460f      	mov	r7, r1
  401f80:	4606      	mov	r6, r0
  401f82:	4632      	mov	r2, r6
  401f84:	463b      	mov	r3, r7
  401f86:	4650      	mov	r0, sl
  401f88:	4659      	mov	r1, fp
  401f8a:	f000 ff4b 	bl	402e24 <__aeabi_dmul>
  401f8e:	2200      	movs	r2, #0
  401f90:	4682      	mov	sl, r0
  401f92:	468b      	mov	fp, r1
  401f94:	4b58      	ldr	r3, [pc, #352]	; (4020f8 <__ieee754_pow+0x538>)
  401f96:	4630      	mov	r0, r6
  401f98:	4639      	mov	r1, r7
  401f9a:	f000 fd8f 	bl	402abc <__aeabi_dsub>
  401f9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  401fa2:	f000 fd8b 	bl	402abc <__aeabi_dsub>
  401fa6:	4602      	mov	r2, r0
  401fa8:	460b      	mov	r3, r1
  401faa:	4640      	mov	r0, r8
  401fac:	4649      	mov	r1, r9
  401fae:	f000 fd85 	bl	402abc <__aeabi_dsub>
  401fb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401fb6:	f000 ff35 	bl	402e24 <__aeabi_dmul>
  401fba:	4632      	mov	r2, r6
  401fbc:	4680      	mov	r8, r0
  401fbe:	4689      	mov	r9, r1
  401fc0:	463b      	mov	r3, r7
  401fc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401fc6:	f000 ff2d 	bl	402e24 <__aeabi_dmul>
  401fca:	4602      	mov	r2, r0
  401fcc:	460b      	mov	r3, r1
  401fce:	4640      	mov	r0, r8
  401fd0:	4649      	mov	r1, r9
  401fd2:	f000 fd75 	bl	402ac0 <__adddf3>
  401fd6:	4680      	mov	r8, r0
  401fd8:	4689      	mov	r9, r1
  401fda:	4602      	mov	r2, r0
  401fdc:	460b      	mov	r3, r1
  401fde:	4650      	mov	r0, sl
  401fe0:	4659      	mov	r1, fp
  401fe2:	e9cd ab04 	strd	sl, fp, [sp, #16]
  401fe6:	f000 fd6b 	bl	402ac0 <__adddf3>
  401fea:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401fee:	a338      	add	r3, pc, #224	; (adr r3, 4020d0 <__ieee754_pow+0x510>)
  401ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ff4:	4650      	mov	r0, sl
  401ff6:	460f      	mov	r7, r1
  401ff8:	f000 ff14 	bl	402e24 <__aeabi_dmul>
  401ffc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402000:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402004:	4639      	mov	r1, r7
  402006:	4650      	mov	r0, sl
  402008:	f000 fd58 	bl	402abc <__aeabi_dsub>
  40200c:	4602      	mov	r2, r0
  40200e:	460b      	mov	r3, r1
  402010:	4640      	mov	r0, r8
  402012:	4649      	mov	r1, r9
  402014:	f000 fd52 	bl	402abc <__aeabi_dsub>
  402018:	a32f      	add	r3, pc, #188	; (adr r3, 4020d8 <__ieee754_pow+0x518>)
  40201a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40201e:	f000 ff01 	bl	402e24 <__aeabi_dmul>
  402022:	a32f      	add	r3, pc, #188	; (adr r3, 4020e0 <__ieee754_pow+0x520>)
  402024:	e9d3 2300 	ldrd	r2, r3, [r3]
  402028:	4680      	mov	r8, r0
  40202a:	4689      	mov	r9, r1
  40202c:	4650      	mov	r0, sl
  40202e:	4639      	mov	r1, r7
  402030:	f000 fef8 	bl	402e24 <__aeabi_dmul>
  402034:	4602      	mov	r2, r0
  402036:	460b      	mov	r3, r1
  402038:	4640      	mov	r0, r8
  40203a:	4649      	mov	r1, r9
  40203c:	f000 fd40 	bl	402ac0 <__adddf3>
  402040:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  402044:	f000 fd3c 	bl	402ac0 <__adddf3>
  402048:	4680      	mov	r8, r0
  40204a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40204c:	4689      	mov	r9, r1
  40204e:	f000 fe83 	bl	402d58 <__aeabi_i2d>
  402052:	4642      	mov	r2, r8
  402054:	4606      	mov	r6, r0
  402056:	460f      	mov	r7, r1
  402058:	464b      	mov	r3, r9
  40205a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40205e:	f000 fd2f 	bl	402ac0 <__adddf3>
  402062:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  402066:	f000 fd2b 	bl	402ac0 <__adddf3>
  40206a:	4632      	mov	r2, r6
  40206c:	463b      	mov	r3, r7
  40206e:	f000 fd27 	bl	402ac0 <__adddf3>
  402072:	4632      	mov	r2, r6
  402074:	463b      	mov	r3, r7
  402076:	4650      	mov	r0, sl
  402078:	468b      	mov	fp, r1
  40207a:	f000 fd1f 	bl	402abc <__aeabi_dsub>
  40207e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  402082:	f000 fd1b 	bl	402abc <__aeabi_dsub>
  402086:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40208a:	f000 fd17 	bl	402abc <__aeabi_dsub>
  40208e:	4602      	mov	r2, r0
  402090:	460b      	mov	r3, r1
  402092:	4640      	mov	r0, r8
  402094:	4649      	mov	r1, r9
  402096:	f000 fd11 	bl	402abc <__aeabi_dsub>
  40209a:	4680      	mov	r8, r0
  40209c:	e02e      	b.n	4020fc <__ieee754_pow+0x53c>
  40209e:	bf00      	nop
  4020a0:	4a454eef 	.word	0x4a454eef
  4020a4:	3fca7e28 	.word	0x3fca7e28
  4020a8:	93c9db65 	.word	0x93c9db65
  4020ac:	3fcd864a 	.word	0x3fcd864a
  4020b0:	a91d4101 	.word	0xa91d4101
  4020b4:	3fd17460 	.word	0x3fd17460
  4020b8:	518f264d 	.word	0x518f264d
  4020bc:	3fd55555 	.word	0x3fd55555
  4020c0:	db6fabff 	.word	0xdb6fabff
  4020c4:	3fdb6db6 	.word	0x3fdb6db6
  4020c8:	33333303 	.word	0x33333303
  4020cc:	3fe33333 	.word	0x3fe33333
  4020d0:	e0000000 	.word	0xe0000000
  4020d4:	3feec709 	.word	0x3feec709
  4020d8:	dc3a03fd 	.word	0xdc3a03fd
  4020dc:	3feec709 	.word	0x3feec709
  4020e0:	145b01f5 	.word	0x145b01f5
  4020e4:	be3e2fe0 	.word	0xbe3e2fe0
  4020e8:	43400000 	.word	0x43400000
  4020ec:	0003988e 	.word	0x0003988e
  4020f0:	000bb679 	.word	0x000bb679
  4020f4:	3ff00000 	.word	0x3ff00000
  4020f8:	40080000 	.word	0x40080000
  4020fc:	4689      	mov	r9, r1
  4020fe:	3c01      	subs	r4, #1
  402100:	ea54 0305 	orrs.w	r3, r4, r5
  402104:	e9dd 0100 	ldrd	r0, r1, [sp]
  402108:	bf14      	ite	ne
  40210a:	4cd9      	ldrne	r4, [pc, #868]	; (402470 <__ieee754_pow+0x8b0>)
  40210c:	4cd9      	ldreq	r4, [pc, #868]	; (402474 <__ieee754_pow+0x8b4>)
  40210e:	2300      	movs	r3, #0
  402110:	e9cd 3404 	strd	r3, r4, [sp, #16]
  402114:	4603      	mov	r3, r0
  402116:	460c      	mov	r4, r1
  402118:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40211c:	2300      	movs	r3, #0
  40211e:	9302      	str	r3, [sp, #8]
  402120:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  402124:	4622      	mov	r2, r4
  402126:	462b      	mov	r3, r5
  402128:	f000 fcc8 	bl	402abc <__aeabi_dsub>
  40212c:	4652      	mov	r2, sl
  40212e:	465b      	mov	r3, fp
  402130:	f000 fe78 	bl	402e24 <__aeabi_dmul>
  402134:	e9dd 2300 	ldrd	r2, r3, [sp]
  402138:	4606      	mov	r6, r0
  40213a:	460f      	mov	r7, r1
  40213c:	4640      	mov	r0, r8
  40213e:	4649      	mov	r1, r9
  402140:	f000 fe70 	bl	402e24 <__aeabi_dmul>
  402144:	4602      	mov	r2, r0
  402146:	460b      	mov	r3, r1
  402148:	4630      	mov	r0, r6
  40214a:	4639      	mov	r1, r7
  40214c:	f000 fcb8 	bl	402ac0 <__adddf3>
  402150:	4622      	mov	r2, r4
  402152:	4680      	mov	r8, r0
  402154:	4689      	mov	r9, r1
  402156:	462b      	mov	r3, r5
  402158:	4650      	mov	r0, sl
  40215a:	4659      	mov	r1, fp
  40215c:	e9cd 8900 	strd	r8, r9, [sp]
  402160:	f000 fe60 	bl	402e24 <__aeabi_dmul>
  402164:	460b      	mov	r3, r1
  402166:	4602      	mov	r2, r0
  402168:	4606      	mov	r6, r0
  40216a:	460f      	mov	r7, r1
  40216c:	4640      	mov	r0, r8
  40216e:	4649      	mov	r1, r9
  402170:	f000 fca6 	bl	402ac0 <__adddf3>
  402174:	4bc0      	ldr	r3, [pc, #768]	; (402478 <__ieee754_pow+0x8b8>)
  402176:	4299      	cmp	r1, r3
  402178:	4604      	mov	r4, r0
  40217a:	460d      	mov	r5, r1
  40217c:	468a      	mov	sl, r1
  40217e:	f340 8116 	ble.w	4023ae <__ieee754_pow+0x7ee>
  402182:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  402186:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  40218a:	4303      	orrs	r3, r0
  40218c:	f040 81ea 	bne.w	402564 <__ieee754_pow+0x9a4>
  402190:	a3a3      	add	r3, pc, #652	; (adr r3, 402420 <__ieee754_pow+0x860>)
  402192:	e9d3 2300 	ldrd	r2, r3, [r3]
  402196:	e9dd 0100 	ldrd	r0, r1, [sp]
  40219a:	f000 fc91 	bl	402ac0 <__adddf3>
  40219e:	4632      	mov	r2, r6
  4021a0:	4680      	mov	r8, r0
  4021a2:	4689      	mov	r9, r1
  4021a4:	463b      	mov	r3, r7
  4021a6:	4620      	mov	r0, r4
  4021a8:	4629      	mov	r1, r5
  4021aa:	f000 fc87 	bl	402abc <__aeabi_dsub>
  4021ae:	4602      	mov	r2, r0
  4021b0:	460b      	mov	r3, r1
  4021b2:	4640      	mov	r0, r8
  4021b4:	4649      	mov	r1, r9
  4021b6:	f001 f8c5 	bl	403344 <__aeabi_dcmpgt>
  4021ba:	2800      	cmp	r0, #0
  4021bc:	f040 81d2 	bne.w	402564 <__ieee754_pow+0x9a4>
  4021c0:	46a8      	mov	r8, r5
  4021c2:	ea4f 5328 	mov.w	r3, r8, asr #20
  4021c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4021ca:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  4021ce:	fa42 f303 	asr.w	r3, r2, r3
  4021d2:	4453      	add	r3, sl
  4021d4:	f3c3 520a 	ubfx	r2, r3, #20, #11
  4021d8:	4da8      	ldr	r5, [pc, #672]	; (40247c <__ieee754_pow+0x8bc>)
  4021da:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  4021de:	4115      	asrs	r5, r2
  4021e0:	f3c3 0413 	ubfx	r4, r3, #0, #20
  4021e4:	ea23 0105 	bic.w	r1, r3, r5
  4021e8:	2000      	movs	r0, #0
  4021ea:	f1c2 0b14 	rsb	fp, r2, #20
  4021ee:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4021f2:	f1ba 0f00 	cmp.w	sl, #0
  4021f6:	4602      	mov	r2, r0
  4021f8:	460b      	mov	r3, r1
  4021fa:	fa44 fb0b 	asr.w	fp, r4, fp
  4021fe:	4630      	mov	r0, r6
  402200:	4639      	mov	r1, r7
  402202:	bfb8      	it	lt
  402204:	f1cb 0b00 	rsblt	fp, fp, #0
  402208:	f000 fc58 	bl	402abc <__aeabi_dsub>
  40220c:	4602      	mov	r2, r0
  40220e:	460b      	mov	r3, r1
  402210:	4606      	mov	r6, r0
  402212:	460f      	mov	r7, r1
  402214:	e9dd 0100 	ldrd	r0, r1, [sp]
  402218:	f000 fc52 	bl	402ac0 <__adddf3>
  40221c:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  402220:	460d      	mov	r5, r1
  402222:	2400      	movs	r4, #0
  402224:	a380      	add	r3, pc, #512	; (adr r3, 402428 <__ieee754_pow+0x868>)
  402226:	e9d3 2300 	ldrd	r2, r3, [r3]
  40222a:	4620      	mov	r0, r4
  40222c:	4629      	mov	r1, r5
  40222e:	f000 fdf9 	bl	402e24 <__aeabi_dmul>
  402232:	4632      	mov	r2, r6
  402234:	4680      	mov	r8, r0
  402236:	4689      	mov	r9, r1
  402238:	463b      	mov	r3, r7
  40223a:	4620      	mov	r0, r4
  40223c:	4629      	mov	r1, r5
  40223e:	f000 fc3d 	bl	402abc <__aeabi_dsub>
  402242:	4602      	mov	r2, r0
  402244:	460b      	mov	r3, r1
  402246:	e9dd 0100 	ldrd	r0, r1, [sp]
  40224a:	f000 fc37 	bl	402abc <__aeabi_dsub>
  40224e:	a378      	add	r3, pc, #480	; (adr r3, 402430 <__ieee754_pow+0x870>)
  402250:	e9d3 2300 	ldrd	r2, r3, [r3]
  402254:	f000 fde6 	bl	402e24 <__aeabi_dmul>
  402258:	a377      	add	r3, pc, #476	; (adr r3, 402438 <__ieee754_pow+0x878>)
  40225a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40225e:	4606      	mov	r6, r0
  402260:	460f      	mov	r7, r1
  402262:	4620      	mov	r0, r4
  402264:	4629      	mov	r1, r5
  402266:	f000 fddd 	bl	402e24 <__aeabi_dmul>
  40226a:	4602      	mov	r2, r0
  40226c:	460b      	mov	r3, r1
  40226e:	4630      	mov	r0, r6
  402270:	4639      	mov	r1, r7
  402272:	f000 fc25 	bl	402ac0 <__adddf3>
  402276:	4606      	mov	r6, r0
  402278:	460f      	mov	r7, r1
  40227a:	4602      	mov	r2, r0
  40227c:	460b      	mov	r3, r1
  40227e:	4640      	mov	r0, r8
  402280:	4649      	mov	r1, r9
  402282:	f000 fc1d 	bl	402ac0 <__adddf3>
  402286:	4642      	mov	r2, r8
  402288:	464b      	mov	r3, r9
  40228a:	4604      	mov	r4, r0
  40228c:	460d      	mov	r5, r1
  40228e:	f000 fc15 	bl	402abc <__aeabi_dsub>
  402292:	4602      	mov	r2, r0
  402294:	460b      	mov	r3, r1
  402296:	4630      	mov	r0, r6
  402298:	4639      	mov	r1, r7
  40229a:	f000 fc0f 	bl	402abc <__aeabi_dsub>
  40229e:	4622      	mov	r2, r4
  4022a0:	4680      	mov	r8, r0
  4022a2:	4689      	mov	r9, r1
  4022a4:	462b      	mov	r3, r5
  4022a6:	4620      	mov	r0, r4
  4022a8:	4629      	mov	r1, r5
  4022aa:	f000 fdbb 	bl	402e24 <__aeabi_dmul>
  4022ae:	a364      	add	r3, pc, #400	; (adr r3, 402440 <__ieee754_pow+0x880>)
  4022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4022b4:	4606      	mov	r6, r0
  4022b6:	460f      	mov	r7, r1
  4022b8:	f000 fdb4 	bl	402e24 <__aeabi_dmul>
  4022bc:	a362      	add	r3, pc, #392	; (adr r3, 402448 <__ieee754_pow+0x888>)
  4022be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4022c2:	f000 fbfb 	bl	402abc <__aeabi_dsub>
  4022c6:	4632      	mov	r2, r6
  4022c8:	463b      	mov	r3, r7
  4022ca:	f000 fdab 	bl	402e24 <__aeabi_dmul>
  4022ce:	a360      	add	r3, pc, #384	; (adr r3, 402450 <__ieee754_pow+0x890>)
  4022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4022d4:	f000 fbf4 	bl	402ac0 <__adddf3>
  4022d8:	4632      	mov	r2, r6
  4022da:	463b      	mov	r3, r7
  4022dc:	f000 fda2 	bl	402e24 <__aeabi_dmul>
  4022e0:	a35d      	add	r3, pc, #372	; (adr r3, 402458 <__ieee754_pow+0x898>)
  4022e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4022e6:	f000 fbe9 	bl	402abc <__aeabi_dsub>
  4022ea:	4632      	mov	r2, r6
  4022ec:	463b      	mov	r3, r7
  4022ee:	f000 fd99 	bl	402e24 <__aeabi_dmul>
  4022f2:	a35b      	add	r3, pc, #364	; (adr r3, 402460 <__ieee754_pow+0x8a0>)
  4022f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4022f8:	f000 fbe2 	bl	402ac0 <__adddf3>
  4022fc:	4632      	mov	r2, r6
  4022fe:	463b      	mov	r3, r7
  402300:	f000 fd90 	bl	402e24 <__aeabi_dmul>
  402304:	4602      	mov	r2, r0
  402306:	460b      	mov	r3, r1
  402308:	4620      	mov	r0, r4
  40230a:	4629      	mov	r1, r5
  40230c:	f000 fbd6 	bl	402abc <__aeabi_dsub>
  402310:	4606      	mov	r6, r0
  402312:	460f      	mov	r7, r1
  402314:	4602      	mov	r2, r0
  402316:	460b      	mov	r3, r1
  402318:	4620      	mov	r0, r4
  40231a:	4629      	mov	r1, r5
  40231c:	f000 fd82 	bl	402e24 <__aeabi_dmul>
  402320:	2200      	movs	r2, #0
  402322:	e9cd 0100 	strd	r0, r1, [sp]
  402326:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40232a:	4630      	mov	r0, r6
  40232c:	4639      	mov	r1, r7
  40232e:	f000 fbc5 	bl	402abc <__aeabi_dsub>
  402332:	4602      	mov	r2, r0
  402334:	460b      	mov	r3, r1
  402336:	e9dd 0100 	ldrd	r0, r1, [sp]
  40233a:	f000 fe9d 	bl	403078 <__aeabi_ddiv>
  40233e:	4642      	mov	r2, r8
  402340:	4606      	mov	r6, r0
  402342:	460f      	mov	r7, r1
  402344:	464b      	mov	r3, r9
  402346:	4620      	mov	r0, r4
  402348:	4629      	mov	r1, r5
  40234a:	f000 fd6b 	bl	402e24 <__aeabi_dmul>
  40234e:	4642      	mov	r2, r8
  402350:	464b      	mov	r3, r9
  402352:	f000 fbb5 	bl	402ac0 <__adddf3>
  402356:	4602      	mov	r2, r0
  402358:	460b      	mov	r3, r1
  40235a:	4630      	mov	r0, r6
  40235c:	4639      	mov	r1, r7
  40235e:	f000 fbad 	bl	402abc <__aeabi_dsub>
  402362:	4622      	mov	r2, r4
  402364:	462b      	mov	r3, r5
  402366:	f000 fba9 	bl	402abc <__aeabi_dsub>
  40236a:	4602      	mov	r2, r0
  40236c:	460b      	mov	r3, r1
  40236e:	2000      	movs	r0, #0
  402370:	493f      	ldr	r1, [pc, #252]	; (402470 <__ieee754_pow+0x8b0>)
  402372:	f000 fba3 	bl	402abc <__aeabi_dsub>
  402376:	448a      	add	sl, r1
  402378:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  40237c:	f2c0 8133 	blt.w	4025e6 <__ieee754_pow+0xa26>
  402380:	4651      	mov	r1, sl
  402382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402386:	f000 fd4d 	bl	402e24 <__aeabi_dmul>
  40238a:	e45b      	b.n	401c44 <__ieee754_pow+0x84>
  40238c:	4642      	mov	r2, r8
  40238e:	4640      	mov	r0, r8
  402390:	464b      	mov	r3, r9
  402392:	4649      	mov	r1, r9
  402394:	f000 fd46 	bl	402e24 <__aeabi_dmul>
  402398:	e454      	b.n	401c44 <__ieee754_pow+0x84>
  40239a:	f1ba 0f00 	cmp.w	sl, #0
  40239e:	f6bf ace0 	bge.w	401d62 <__ieee754_pow+0x1a2>
  4023a2:	e9dd 3400 	ldrd	r3, r4, [sp]
  4023a6:	4618      	mov	r0, r3
  4023a8:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  4023ac:	e44a      	b.n	401c44 <__ieee754_pow+0x84>
  4023ae:	4b34      	ldr	r3, [pc, #208]	; (402480 <__ieee754_pow+0x8c0>)
  4023b0:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  4023b4:	4598      	cmp	r8, r3
  4023b6:	f340 80f2 	ble.w	40259e <__ieee754_pow+0x9de>
  4023ba:	4b32      	ldr	r3, [pc, #200]	; (402484 <__ieee754_pow+0x8c4>)
  4023bc:	440b      	add	r3, r1
  4023be:	4303      	orrs	r3, r0
  4023c0:	d10c      	bne.n	4023dc <__ieee754_pow+0x81c>
  4023c2:	4632      	mov	r2, r6
  4023c4:	463b      	mov	r3, r7
  4023c6:	f000 fb79 	bl	402abc <__aeabi_dsub>
  4023ca:	4602      	mov	r2, r0
  4023cc:	460b      	mov	r3, r1
  4023ce:	e9dd 0100 	ldrd	r0, r1, [sp]
  4023d2:	f000 ffa3 	bl	40331c <__aeabi_dcmple>
  4023d6:	2800      	cmp	r0, #0
  4023d8:	f43f aef3 	beq.w	4021c2 <__ieee754_pow+0x602>
  4023dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4023e0:	a321      	add	r3, pc, #132	; (adr r3, 402468 <__ieee754_pow+0x8a8>)
  4023e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4023e6:	f000 fd1d 	bl	402e24 <__aeabi_dmul>
  4023ea:	a31f      	add	r3, pc, #124	; (adr r3, 402468 <__ieee754_pow+0x8a8>)
  4023ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4023f0:	f000 fd18 	bl	402e24 <__aeabi_dmul>
  4023f4:	e426      	b.n	401c44 <__ieee754_pow+0x84>
  4023f6:	4602      	mov	r2, r0
  4023f8:	460b      	mov	r3, r1
  4023fa:	2000      	movs	r0, #0
  4023fc:	491c      	ldr	r1, [pc, #112]	; (402470 <__ieee754_pow+0x8b0>)
  4023fe:	f000 fe3b 	bl	403078 <__aeabi_ddiv>
  402402:	e43c      	b.n	401c7e <__ieee754_pow+0xbe>
  402404:	2200      	movs	r2, #0
  402406:	2300      	movs	r3, #0
  402408:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40240c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  402410:	4b17      	ldr	r3, [pc, #92]	; (402470 <__ieee754_pow+0x8b0>)
  402412:	2200      	movs	r2, #0
  402414:	2700      	movs	r7, #0
  402416:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40241a:	e4e6      	b.n	401dea <__ieee754_pow+0x22a>
  40241c:	f3af 8000 	nop.w
  402420:	652b82fe 	.word	0x652b82fe
  402424:	3c971547 	.word	0x3c971547
  402428:	00000000 	.word	0x00000000
  40242c:	3fe62e43 	.word	0x3fe62e43
  402430:	fefa39ef 	.word	0xfefa39ef
  402434:	3fe62e42 	.word	0x3fe62e42
  402438:	0ca86c39 	.word	0x0ca86c39
  40243c:	be205c61 	.word	0xbe205c61
  402440:	72bea4d0 	.word	0x72bea4d0
  402444:	3e663769 	.word	0x3e663769
  402448:	c5d26bf1 	.word	0xc5d26bf1
  40244c:	3ebbbd41 	.word	0x3ebbbd41
  402450:	af25de2c 	.word	0xaf25de2c
  402454:	3f11566a 	.word	0x3f11566a
  402458:	16bebd93 	.word	0x16bebd93
  40245c:	3f66c16c 	.word	0x3f66c16c
  402460:	5555553e 	.word	0x5555553e
  402464:	3fc55555 	.word	0x3fc55555
  402468:	c2f8f359 	.word	0xc2f8f359
  40246c:	01a56e1f 	.word	0x01a56e1f
  402470:	3ff00000 	.word	0x3ff00000
  402474:	bff00000 	.word	0xbff00000
  402478:	408fffff 	.word	0x408fffff
  40247c:	000fffff 	.word	0x000fffff
  402480:	4090cbff 	.word	0x4090cbff
  402484:	3f6f3400 	.word	0x3f6f3400
  402488:	4b6b      	ldr	r3, [pc, #428]	; (402638 <__ieee754_pow+0xa78>)
  40248a:	429e      	cmp	r6, r3
  40248c:	f77f ac66 	ble.w	401d5c <__ieee754_pow+0x19c>
  402490:	4b6a      	ldr	r3, [pc, #424]	; (40263c <__ieee754_pow+0xa7c>)
  402492:	429e      	cmp	r6, r3
  402494:	f73f ac13 	bgt.w	401cbe <__ieee754_pow+0xfe>
  402498:	2200      	movs	r2, #0
  40249a:	4b68      	ldr	r3, [pc, #416]	; (40263c <__ieee754_pow+0xa7c>)
  40249c:	f000 fb0e 	bl	402abc <__aeabi_dsub>
  4024a0:	a357      	add	r3, pc, #348	; (adr r3, 402600 <__ieee754_pow+0xa40>)
  4024a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024a6:	4606      	mov	r6, r0
  4024a8:	460f      	mov	r7, r1
  4024aa:	f000 fcbb 	bl	402e24 <__aeabi_dmul>
  4024ae:	a356      	add	r3, pc, #344	; (adr r3, 402608 <__ieee754_pow+0xa48>)
  4024b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024b4:	4680      	mov	r8, r0
  4024b6:	4689      	mov	r9, r1
  4024b8:	4630      	mov	r0, r6
  4024ba:	4639      	mov	r1, r7
  4024bc:	f000 fcb2 	bl	402e24 <__aeabi_dmul>
  4024c0:	2200      	movs	r2, #0
  4024c2:	4682      	mov	sl, r0
  4024c4:	468b      	mov	fp, r1
  4024c6:	4b5e      	ldr	r3, [pc, #376]	; (402640 <__ieee754_pow+0xa80>)
  4024c8:	4630      	mov	r0, r6
  4024ca:	4639      	mov	r1, r7
  4024cc:	f000 fcaa 	bl	402e24 <__aeabi_dmul>
  4024d0:	4602      	mov	r2, r0
  4024d2:	460b      	mov	r3, r1
  4024d4:	a14e      	add	r1, pc, #312	; (adr r1, 402610 <__ieee754_pow+0xa50>)
  4024d6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4024da:	f000 faef 	bl	402abc <__aeabi_dsub>
  4024de:	4632      	mov	r2, r6
  4024e0:	463b      	mov	r3, r7
  4024e2:	f000 fc9f 	bl	402e24 <__aeabi_dmul>
  4024e6:	4602      	mov	r2, r0
  4024e8:	460b      	mov	r3, r1
  4024ea:	2000      	movs	r0, #0
  4024ec:	4955      	ldr	r1, [pc, #340]	; (402644 <__ieee754_pow+0xa84>)
  4024ee:	f000 fae5 	bl	402abc <__aeabi_dsub>
  4024f2:	4632      	mov	r2, r6
  4024f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4024f8:	463b      	mov	r3, r7
  4024fa:	4630      	mov	r0, r6
  4024fc:	4639      	mov	r1, r7
  4024fe:	f000 fc91 	bl	402e24 <__aeabi_dmul>
  402502:	4602      	mov	r2, r0
  402504:	460b      	mov	r3, r1
  402506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40250a:	f000 fc8b 	bl	402e24 <__aeabi_dmul>
  40250e:	a342      	add	r3, pc, #264	; (adr r3, 402618 <__ieee754_pow+0xa58>)
  402510:	e9d3 2300 	ldrd	r2, r3, [r3]
  402514:	f000 fc86 	bl	402e24 <__aeabi_dmul>
  402518:	4602      	mov	r2, r0
  40251a:	460b      	mov	r3, r1
  40251c:	4650      	mov	r0, sl
  40251e:	4659      	mov	r1, fp
  402520:	f000 facc 	bl	402abc <__aeabi_dsub>
  402524:	4602      	mov	r2, r0
  402526:	460b      	mov	r3, r1
  402528:	4606      	mov	r6, r0
  40252a:	460f      	mov	r7, r1
  40252c:	4640      	mov	r0, r8
  40252e:	4649      	mov	r1, r9
  402530:	f000 fac6 	bl	402ac0 <__adddf3>
  402534:	4642      	mov	r2, r8
  402536:	464b      	mov	r3, r9
  402538:	2000      	movs	r0, #0
  40253a:	4682      	mov	sl, r0
  40253c:	468b      	mov	fp, r1
  40253e:	f000 fabd 	bl	402abc <__aeabi_dsub>
  402542:	4602      	mov	r2, r0
  402544:	460b      	mov	r3, r1
  402546:	4630      	mov	r0, r6
  402548:	4639      	mov	r1, r7
  40254a:	f000 fab7 	bl	402abc <__aeabi_dsub>
  40254e:	4680      	mov	r8, r0
  402550:	4689      	mov	r9, r1
  402552:	e5d4      	b.n	4020fe <__ieee754_pow+0x53e>
  402554:	4642      	mov	r2, r8
  402556:	464b      	mov	r3, r9
  402558:	2000      	movs	r0, #0
  40255a:	4938      	ldr	r1, [pc, #224]	; (40263c <__ieee754_pow+0xa7c>)
  40255c:	f000 fd8c 	bl	403078 <__aeabi_ddiv>
  402560:	f7ff bb70 	b.w	401c44 <__ieee754_pow+0x84>
  402564:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402568:	a32d      	add	r3, pc, #180	; (adr r3, 402620 <__ieee754_pow+0xa60>)
  40256a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40256e:	f000 fc59 	bl	402e24 <__aeabi_dmul>
  402572:	a32b      	add	r3, pc, #172	; (adr r3, 402620 <__ieee754_pow+0xa60>)
  402574:	e9d3 2300 	ldrd	r2, r3, [r3]
  402578:	f000 fc54 	bl	402e24 <__aeabi_dmul>
  40257c:	f7ff bb62 	b.w	401c44 <__ieee754_pow+0x84>
  402580:	f1be 0f00 	cmp.w	lr, #0
  402584:	f47f ab69 	bne.w	401c5a <__ieee754_pow+0x9a>
  402588:	f1c3 0314 	rsb	r3, r3, #20
  40258c:	fa47 f203 	asr.w	r2, r7, r3
  402590:	fa02 f303 	lsl.w	r3, r2, r3
  402594:	429f      	cmp	r7, r3
  402596:	d02a      	beq.n	4025ee <__ieee754_pow+0xa2e>
  402598:	4674      	mov	r4, lr
  40259a:	f7ff bb36 	b.w	401c0a <__ieee754_pow+0x4a>
  40259e:	4b29      	ldr	r3, [pc, #164]	; (402644 <__ieee754_pow+0xa84>)
  4025a0:	4598      	cmp	r8, r3
  4025a2:	f73f ae0e 	bgt.w	4021c2 <__ieee754_pow+0x602>
  4025a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4025aa:	4692      	mov	sl, r2
  4025ac:	4693      	mov	fp, r2
  4025ae:	e638      	b.n	402222 <__ieee754_pow+0x662>
  4025b0:	4602      	mov	r2, r0
  4025b2:	460b      	mov	r3, r1
  4025b4:	f000 fa82 	bl	402abc <__aeabi_dsub>
  4025b8:	4602      	mov	r2, r0
  4025ba:	460b      	mov	r3, r1
  4025bc:	f000 fd5c 	bl	403078 <__aeabi_ddiv>
  4025c0:	f7ff bb40 	b.w	401c44 <__ieee754_pow+0x84>
  4025c4:	a318      	add	r3, pc, #96	; (adr r3, 402628 <__ieee754_pow+0xa68>)
  4025c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4025ce:	a318      	add	r3, pc, #96	; (adr r3, 402630 <__ieee754_pow+0xa70>)
  4025d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025d4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4025d8:	4b1b      	ldr	r3, [pc, #108]	; (402648 <__ieee754_pow+0xa88>)
  4025da:	2200      	movs	r2, #0
  4025dc:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  4025e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4025e4:	e401      	b.n	401dea <__ieee754_pow+0x22a>
  4025e6:	465a      	mov	r2, fp
  4025e8:	f000 f9de 	bl	4029a8 <scalbn>
  4025ec:	e6c9      	b.n	402382 <__ieee754_pow+0x7c2>
  4025ee:	f002 0201 	and.w	r2, r2, #1
  4025f2:	f1c2 0402 	rsb	r4, r2, #2
  4025f6:	f7ff bb08 	b.w	401c0a <__ieee754_pow+0x4a>
  4025fa:	bf00      	nop
  4025fc:	f3af 8000 	nop.w
  402600:	60000000 	.word	0x60000000
  402604:	3ff71547 	.word	0x3ff71547
  402608:	f85ddf44 	.word	0xf85ddf44
  40260c:	3e54ae0b 	.word	0x3e54ae0b
  402610:	55555555 	.word	0x55555555
  402614:	3fd55555 	.word	0x3fd55555
  402618:	652b82fe 	.word	0x652b82fe
  40261c:	3ff71547 	.word	0x3ff71547
  402620:	8800759c 	.word	0x8800759c
  402624:	7e37e43c 	.word	0x7e37e43c
  402628:	40000000 	.word	0x40000000
  40262c:	3fe2b803 	.word	0x3fe2b803
  402630:	43cfd006 	.word	0x43cfd006
  402634:	3e4cfdeb 	.word	0x3e4cfdeb
  402638:	3feffffe 	.word	0x3feffffe
  40263c:	3ff00000 	.word	0x3ff00000
  402640:	3fd00000 	.word	0x3fd00000
  402644:	3fe00000 	.word	0x3fe00000
  402648:	3ff80000 	.word	0x3ff80000

0040264c <__ieee754_sqrt>:
  40264c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402650:	4f5b      	ldr	r7, [pc, #364]	; (4027c0 <__ieee754_sqrt+0x174>)
  402652:	438f      	bics	r7, r1
  402654:	4605      	mov	r5, r0
  402656:	460c      	mov	r4, r1
  402658:	f000 8092 	beq.w	402780 <__ieee754_sqrt+0x134>
  40265c:	2900      	cmp	r1, #0
  40265e:	460b      	mov	r3, r1
  402660:	4602      	mov	r2, r0
  402662:	dd6f      	ble.n	402744 <__ieee754_sqrt+0xf8>
  402664:	150f      	asrs	r7, r1, #20
  402666:	d07b      	beq.n	402760 <__ieee754_sqrt+0x114>
  402668:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  40266c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  402670:	07f8      	lsls	r0, r7, #31
  402672:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402676:	d45c      	bmi.n	402732 <__ieee754_sqrt+0xe6>
  402678:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  40267c:	2600      	movs	r6, #0
  40267e:	440b      	add	r3, r1
  402680:	107f      	asrs	r7, r7, #1
  402682:	0052      	lsls	r2, r2, #1
  402684:	46b6      	mov	lr, r6
  402686:	2016      	movs	r0, #22
  402688:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  40268c:	eb0e 0401 	add.w	r4, lr, r1
  402690:	429c      	cmp	r4, r3
  402692:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  402696:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40269a:	dc03      	bgt.n	4026a4 <__ieee754_sqrt+0x58>
  40269c:	1b1b      	subs	r3, r3, r4
  40269e:	eb04 0e01 	add.w	lr, r4, r1
  4026a2:	440e      	add	r6, r1
  4026a4:	3801      	subs	r0, #1
  4026a6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  4026aa:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4026ae:	d1ed      	bne.n	40268c <__ieee754_sqrt+0x40>
  4026b0:	4684      	mov	ip, r0
  4026b2:	2420      	movs	r4, #32
  4026b4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4026b8:	e009      	b.n	4026ce <__ieee754_sqrt+0x82>
  4026ba:	d020      	beq.n	4026fe <__ieee754_sqrt+0xb2>
  4026bc:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  4026c0:	3c01      	subs	r4, #1
  4026c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4026c6:	442b      	add	r3, r5
  4026c8:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4026cc:	d020      	beq.n	402710 <__ieee754_sqrt+0xc4>
  4026ce:	4573      	cmp	r3, lr
  4026d0:	eb01 050c 	add.w	r5, r1, ip
  4026d4:	ddf1      	ble.n	4026ba <__ieee754_sqrt+0x6e>
  4026d6:	2d00      	cmp	r5, #0
  4026d8:	eb05 0c01 	add.w	ip, r5, r1
  4026dc:	db09      	blt.n	4026f2 <__ieee754_sqrt+0xa6>
  4026de:	46f0      	mov	r8, lr
  4026e0:	4295      	cmp	r5, r2
  4026e2:	eba3 030e 	sub.w	r3, r3, lr
  4026e6:	d900      	bls.n	4026ea <__ieee754_sqrt+0x9e>
  4026e8:	3b01      	subs	r3, #1
  4026ea:	1b52      	subs	r2, r2, r5
  4026ec:	4408      	add	r0, r1
  4026ee:	46c6      	mov	lr, r8
  4026f0:	e7e4      	b.n	4026bc <__ieee754_sqrt+0x70>
  4026f2:	f1bc 0f00 	cmp.w	ip, #0
  4026f6:	dbf2      	blt.n	4026de <__ieee754_sqrt+0x92>
  4026f8:	f10e 0801 	add.w	r8, lr, #1
  4026fc:	e7f0      	b.n	4026e0 <__ieee754_sqrt+0x94>
  4026fe:	4295      	cmp	r5, r2
  402700:	d8dc      	bhi.n	4026bc <__ieee754_sqrt+0x70>
  402702:	2d00      	cmp	r5, #0
  402704:	eb05 0c01 	add.w	ip, r5, r1
  402708:	db44      	blt.n	402794 <__ieee754_sqrt+0x148>
  40270a:	4698      	mov	r8, r3
  40270c:	2300      	movs	r3, #0
  40270e:	e7ec      	b.n	4026ea <__ieee754_sqrt+0x9e>
  402710:	4313      	orrs	r3, r2
  402712:	d113      	bne.n	40273c <__ieee754_sqrt+0xf0>
  402714:	0840      	lsrs	r0, r0, #1
  402716:	1073      	asrs	r3, r6, #1
  402718:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  40271c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402720:	07f2      	lsls	r2, r6, #31
  402722:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  402726:	bf48      	it	mi
  402728:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  40272c:	4649      	mov	r1, r9
  40272e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402732:	005b      	lsls	r3, r3, #1
  402734:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  402738:	0052      	lsls	r2, r2, #1
  40273a:	e79d      	b.n	402678 <__ieee754_sqrt+0x2c>
  40273c:	1c41      	adds	r1, r0, #1
  40273e:	d02d      	beq.n	40279c <__ieee754_sqrt+0x150>
  402740:	3001      	adds	r0, #1
  402742:	e7e7      	b.n	402714 <__ieee754_sqrt+0xc8>
  402744:	4606      	mov	r6, r0
  402746:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  40274a:	433e      	orrs	r6, r7
  40274c:	d0ef      	beq.n	40272e <__ieee754_sqrt+0xe2>
  40274e:	bb69      	cbnz	r1, 4027ac <__ieee754_sqrt+0x160>
  402750:	460f      	mov	r7, r1
  402752:	0ad3      	lsrs	r3, r2, #11
  402754:	3f15      	subs	r7, #21
  402756:	0552      	lsls	r2, r2, #21
  402758:	2b00      	cmp	r3, #0
  40275a:	d0fa      	beq.n	402752 <__ieee754_sqrt+0x106>
  40275c:	02de      	lsls	r6, r3, #11
  40275e:	d420      	bmi.n	4027a2 <__ieee754_sqrt+0x156>
  402760:	2400      	movs	r4, #0
  402762:	e000      	b.n	402766 <__ieee754_sqrt+0x11a>
  402764:	4604      	mov	r4, r0
  402766:	005b      	lsls	r3, r3, #1
  402768:	02dd      	lsls	r5, r3, #11
  40276a:	f104 0001 	add.w	r0, r4, #1
  40276e:	d5f9      	bpl.n	402764 <__ieee754_sqrt+0x118>
  402770:	f1c0 0120 	rsb	r1, r0, #32
  402774:	fa22 f101 	lsr.w	r1, r2, r1
  402778:	430b      	orrs	r3, r1
  40277a:	1b3f      	subs	r7, r7, r4
  40277c:	4082      	lsls	r2, r0
  40277e:	e773      	b.n	402668 <__ieee754_sqrt+0x1c>
  402780:	4602      	mov	r2, r0
  402782:	460b      	mov	r3, r1
  402784:	f000 fb4e 	bl	402e24 <__aeabi_dmul>
  402788:	462a      	mov	r2, r5
  40278a:	4623      	mov	r3, r4
  40278c:	f000 f998 	bl	402ac0 <__adddf3>
  402790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402794:	f1bc 0f00 	cmp.w	ip, #0
  402798:	daae      	bge.n	4026f8 <__ieee754_sqrt+0xac>
  40279a:	e7b6      	b.n	40270a <__ieee754_sqrt+0xbe>
  40279c:	3601      	adds	r6, #1
  40279e:	4620      	mov	r0, r4
  4027a0:	e7b9      	b.n	402716 <__ieee754_sqrt+0xca>
  4027a2:	2000      	movs	r0, #0
  4027a4:	2120      	movs	r1, #32
  4027a6:	f04f 34ff 	mov.w	r4, #4294967295
  4027aa:	e7e3      	b.n	402774 <__ieee754_sqrt+0x128>
  4027ac:	4602      	mov	r2, r0
  4027ae:	460b      	mov	r3, r1
  4027b0:	f000 f984 	bl	402abc <__aeabi_dsub>
  4027b4:	4602      	mov	r2, r0
  4027b6:	460b      	mov	r3, r1
  4027b8:	f000 fc5e 	bl	403078 <__aeabi_ddiv>
  4027bc:	e7b7      	b.n	40272e <__ieee754_sqrt+0xe2>
  4027be:	bf00      	nop
  4027c0:	7ff00000 	.word	0x7ff00000

004027c4 <__ieee754_sqrtf>:
  4027c4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  4027c8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4027cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4027ce:	4604      	mov	r4, r0
  4027d0:	d22e      	bcs.n	402830 <__ieee754_sqrtf+0x6c>
  4027d2:	b362      	cbz	r2, 40282e <__ieee754_sqrtf+0x6a>
  4027d4:	2800      	cmp	r0, #0
  4027d6:	4603      	mov	r3, r0
  4027d8:	db3d      	blt.n	402856 <__ieee754_sqrtf+0x92>
  4027da:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4027de:	ea4f 50e0 	mov.w	r0, r0, asr #23
  4027e2:	d32c      	bcc.n	40283e <__ieee754_sqrtf+0x7a>
  4027e4:	387f      	subs	r0, #127	; 0x7f
  4027e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4027ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4027ee:	07c2      	lsls	r2, r0, #31
  4027f0:	bf48      	it	mi
  4027f2:	005b      	lslmi	r3, r3, #1
  4027f4:	2600      	movs	r6, #0
  4027f6:	1047      	asrs	r7, r0, #1
  4027f8:	005b      	lsls	r3, r3, #1
  4027fa:	4631      	mov	r1, r6
  4027fc:	2419      	movs	r4, #25
  4027fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402802:	188d      	adds	r5, r1, r2
  402804:	429d      	cmp	r5, r3
  402806:	dc02      	bgt.n	40280e <__ieee754_sqrtf+0x4a>
  402808:	1b5b      	subs	r3, r3, r5
  40280a:	18a9      	adds	r1, r5, r2
  40280c:	4416      	add	r6, r2
  40280e:	3c01      	subs	r4, #1
  402810:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402814:	ea4f 0252 	mov.w	r2, r2, lsr #1
  402818:	d1f3      	bne.n	402802 <__ieee754_sqrtf+0x3e>
  40281a:	b113      	cbz	r3, 402822 <__ieee754_sqrtf+0x5e>
  40281c:	3601      	adds	r6, #1
  40281e:	f026 0601 	bic.w	r6, r6, #1
  402822:	1070      	asrs	r0, r6, #1
  402824:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  402828:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  40282c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40282e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402830:	4601      	mov	r1, r0
  402832:	f000 ff25 	bl	403680 <__aeabi_fmul>
  402836:	4621      	mov	r1, r4
  402838:	f000 fe1a 	bl	403470 <__addsf3>
  40283c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40283e:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  402842:	d001      	beq.n	402848 <__ieee754_sqrtf+0x84>
  402844:	e00e      	b.n	402864 <__ieee754_sqrtf+0xa0>
  402846:	460a      	mov	r2, r1
  402848:	005b      	lsls	r3, r3, #1
  40284a:	021c      	lsls	r4, r3, #8
  40284c:	f102 0101 	add.w	r1, r2, #1
  402850:	d5f9      	bpl.n	402846 <__ieee754_sqrtf+0x82>
  402852:	1a80      	subs	r0, r0, r2
  402854:	e7c6      	b.n	4027e4 <__ieee754_sqrtf+0x20>
  402856:	4601      	mov	r1, r0
  402858:	f000 fe08 	bl	40346c <__aeabi_fsub>
  40285c:	4601      	mov	r1, r0
  40285e:	f000 ffc3 	bl	4037e8 <__aeabi_fdiv>
  402862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402864:	f04f 32ff 	mov.w	r2, #4294967295
  402868:	e7f3      	b.n	402852 <__ieee754_sqrtf+0x8e>
  40286a:	bf00      	nop

0040286c <fabs>:
  40286c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402870:	4770      	bx	lr
  402872:	bf00      	nop

00402874 <finite>:
  402874:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  402878:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  40287c:	0fc0      	lsrs	r0, r0, #31
  40287e:	4770      	bx	lr

00402880 <matherr>:
  402880:	2000      	movs	r0, #0
  402882:	4770      	bx	lr

00402884 <nan>:
  402884:	2000      	movs	r0, #0
  402886:	4901      	ldr	r1, [pc, #4]	; (40288c <nan+0x8>)
  402888:	4770      	bx	lr
  40288a:	bf00      	nop
  40288c:	7ff80000 	.word	0x7ff80000

00402890 <rint>:
  402890:	b5f0      	push	{r4, r5, r6, r7, lr}
  402892:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  402896:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  40289a:	2e13      	cmp	r6, #19
  40289c:	b083      	sub	sp, #12
  40289e:	4602      	mov	r2, r0
  4028a0:	460b      	mov	r3, r1
  4028a2:	460c      	mov	r4, r1
  4028a4:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  4028a8:	4607      	mov	r7, r0
  4028aa:	dc2e      	bgt.n	40290a <rint+0x7a>
  4028ac:	2e00      	cmp	r6, #0
  4028ae:	db49      	blt.n	402944 <rint+0xb4>
  4028b0:	493a      	ldr	r1, [pc, #232]	; (40299c <rint+0x10c>)
  4028b2:	4131      	asrs	r1, r6
  4028b4:	ea03 0001 	and.w	r0, r3, r1
  4028b8:	4310      	orrs	r0, r2
  4028ba:	d02b      	beq.n	402914 <rint+0x84>
  4028bc:	0849      	lsrs	r1, r1, #1
  4028be:	400b      	ands	r3, r1
  4028c0:	ea53 0702 	orrs.w	r7, r3, r2
  4028c4:	d00c      	beq.n	4028e0 <rint+0x50>
  4028c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4028ca:	2e13      	cmp	r6, #19
  4028cc:	ea24 0101 	bic.w	r1, r4, r1
  4028d0:	fa43 f406 	asr.w	r4, r3, r6
  4028d4:	ea44 0401 	orr.w	r4, r4, r1
  4028d8:	bf0c      	ite	eq
  4028da:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  4028de:	2700      	movne	r7, #0
  4028e0:	4b2f      	ldr	r3, [pc, #188]	; (4029a0 <rint+0x110>)
  4028e2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  4028e6:	4621      	mov	r1, r4
  4028e8:	e9d5 4500 	ldrd	r4, r5, [r5]
  4028ec:	4638      	mov	r0, r7
  4028ee:	4622      	mov	r2, r4
  4028f0:	462b      	mov	r3, r5
  4028f2:	f000 f8e5 	bl	402ac0 <__adddf3>
  4028f6:	e9cd 0100 	strd	r0, r1, [sp]
  4028fa:	4622      	mov	r2, r4
  4028fc:	462b      	mov	r3, r5
  4028fe:	e9dd 0100 	ldrd	r0, r1, [sp]
  402902:	f000 f8db 	bl	402abc <__aeabi_dsub>
  402906:	b003      	add	sp, #12
  402908:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40290a:	2e33      	cmp	r6, #51	; 0x33
  40290c:	dd06      	ble.n	40291c <rint+0x8c>
  40290e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  402912:	d040      	beq.n	402996 <rint+0x106>
  402914:	4610      	mov	r0, r2
  402916:	4619      	mov	r1, r3
  402918:	b003      	add	sp, #12
  40291a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40291c:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  402920:	f04f 31ff 	mov.w	r1, #4294967295
  402924:	fa21 f10e 	lsr.w	r1, r1, lr
  402928:	4208      	tst	r0, r1
  40292a:	d0f3      	beq.n	402914 <rint+0x84>
  40292c:	0849      	lsrs	r1, r1, #1
  40292e:	4208      	tst	r0, r1
  402930:	d0d6      	beq.n	4028e0 <rint+0x50>
  402932:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  402936:	ea20 0101 	bic.w	r1, r0, r1
  40293a:	fa43 fe0e 	asr.w	lr, r3, lr
  40293e:	ea4e 0701 	orr.w	r7, lr, r1
  402942:	e7cd      	b.n	4028e0 <rint+0x50>
  402944:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402948:	4301      	orrs	r1, r0
  40294a:	d0e3      	beq.n	402914 <rint+0x84>
  40294c:	f3c3 0113 	ubfx	r1, r3, #0, #20
  402950:	4e13      	ldr	r6, [pc, #76]	; (4029a0 <rint+0x110>)
  402952:	4301      	orrs	r1, r0
  402954:	f1c1 0c00 	rsb	ip, r1, #0
  402958:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  40295c:	e9d6 6700 	ldrd	r6, r7, [r6]
  402960:	ea4c 0c01 	orr.w	ip, ip, r1
  402964:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  402968:	0c5c      	lsrs	r4, r3, #17
  40296a:	0464      	lsls	r4, r4, #17
  40296c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  402970:	ea43 0104 	orr.w	r1, r3, r4
  402974:	4632      	mov	r2, r6
  402976:	463b      	mov	r3, r7
  402978:	f000 f8a2 	bl	402ac0 <__adddf3>
  40297c:	e9cd 0100 	strd	r0, r1, [sp]
  402980:	4632      	mov	r2, r6
  402982:	463b      	mov	r3, r7
  402984:	e9dd 0100 	ldrd	r0, r1, [sp]
  402988:	f000 f898 	bl	402abc <__aeabi_dsub>
  40298c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  402990:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  402994:	e7c0      	b.n	402918 <rint+0x88>
  402996:	f000 f893 	bl	402ac0 <__adddf3>
  40299a:	e7bd      	b.n	402918 <rint+0x88>
  40299c:	000fffff 	.word	0x000fffff
  4029a0:	00403ca0 	.word	0x00403ca0
  4029a4:	00000000 	.word	0x00000000

004029a8 <scalbn>:
  4029a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4029aa:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4029ae:	4604      	mov	r4, r0
  4029b0:	460d      	mov	r5, r1
  4029b2:	460b      	mov	r3, r1
  4029b4:	4617      	mov	r7, r2
  4029b6:	bb0e      	cbnz	r6, 4029fc <scalbn+0x54>
  4029b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4029bc:	4303      	orrs	r3, r0
  4029be:	4686      	mov	lr, r0
  4029c0:	d025      	beq.n	402a0e <scalbn+0x66>
  4029c2:	2200      	movs	r2, #0
  4029c4:	4b34      	ldr	r3, [pc, #208]	; (402a98 <scalbn+0xf0>)
  4029c6:	f000 fa2d 	bl	402e24 <__aeabi_dmul>
  4029ca:	4a34      	ldr	r2, [pc, #208]	; (402a9c <scalbn+0xf4>)
  4029cc:	4297      	cmp	r7, r2
  4029ce:	4604      	mov	r4, r0
  4029d0:	460d      	mov	r5, r1
  4029d2:	460b      	mov	r3, r1
  4029d4:	db2a      	blt.n	402a2c <scalbn+0x84>
  4029d6:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4029da:	3e36      	subs	r6, #54	; 0x36
  4029dc:	443e      	add	r6, r7
  4029de:	f240 72fe 	movw	r2, #2046	; 0x7fe
  4029e2:	4296      	cmp	r6, r2
  4029e4:	dc28      	bgt.n	402a38 <scalbn+0x90>
  4029e6:	2e00      	cmp	r6, #0
  4029e8:	dd12      	ble.n	402a10 <scalbn+0x68>
  4029ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  4029ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  4029f2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  4029f6:	4620      	mov	r0, r4
  4029f8:	4629      	mov	r1, r5
  4029fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4029fc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402a00:	4296      	cmp	r6, r2
  402a02:	d1eb      	bne.n	4029dc <scalbn+0x34>
  402a04:	4602      	mov	r2, r0
  402a06:	460b      	mov	r3, r1
  402a08:	f000 f85a 	bl	402ac0 <__adddf3>
  402a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a10:	f116 0f35 	cmn.w	r6, #53	; 0x35
  402a14:	da1d      	bge.n	402a52 <scalbn+0xaa>
  402a16:	f24c 3350 	movw	r3, #50000	; 0xc350
  402a1a:	429f      	cmp	r7, r3
  402a1c:	4622      	mov	r2, r4
  402a1e:	462b      	mov	r3, r5
  402a20:	dc25      	bgt.n	402a6e <scalbn+0xc6>
  402a22:	a119      	add	r1, pc, #100	; (adr r1, 402a88 <scalbn+0xe0>)
  402a24:	e9d1 0100 	ldrd	r0, r1, [r1]
  402a28:	f000 f83c 	bl	402aa4 <copysign>
  402a2c:	a316      	add	r3, pc, #88	; (adr r3, 402a88 <scalbn+0xe0>)
  402a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a32:	f000 f9f7 	bl	402e24 <__aeabi_dmul>
  402a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a38:	4622      	mov	r2, r4
  402a3a:	462b      	mov	r3, r5
  402a3c:	a114      	add	r1, pc, #80	; (adr r1, 402a90 <scalbn+0xe8>)
  402a3e:	e9d1 0100 	ldrd	r0, r1, [r1]
  402a42:	f000 f82f 	bl	402aa4 <copysign>
  402a46:	a312      	add	r3, pc, #72	; (adr r3, 402a90 <scalbn+0xe8>)
  402a48:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a4c:	f000 f9ea 	bl	402e24 <__aeabi_dmul>
  402a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402a56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402a5a:	3636      	adds	r6, #54	; 0x36
  402a5c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402a60:	4620      	mov	r0, r4
  402a62:	4629      	mov	r1, r5
  402a64:	2200      	movs	r2, #0
  402a66:	4b0e      	ldr	r3, [pc, #56]	; (402aa0 <scalbn+0xf8>)
  402a68:	f000 f9dc 	bl	402e24 <__aeabi_dmul>
  402a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a6e:	a108      	add	r1, pc, #32	; (adr r1, 402a90 <scalbn+0xe8>)
  402a70:	e9d1 0100 	ldrd	r0, r1, [r1]
  402a74:	f000 f816 	bl	402aa4 <copysign>
  402a78:	a305      	add	r3, pc, #20	; (adr r3, 402a90 <scalbn+0xe8>)
  402a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a7e:	f000 f9d1 	bl	402e24 <__aeabi_dmul>
  402a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a84:	f3af 8000 	nop.w
  402a88:	c2f8f359 	.word	0xc2f8f359
  402a8c:	01a56e1f 	.word	0x01a56e1f
  402a90:	8800759c 	.word	0x8800759c
  402a94:	7e37e43c 	.word	0x7e37e43c
  402a98:	43500000 	.word	0x43500000
  402a9c:	ffff3cb0 	.word	0xffff3cb0
  402aa0:	3c900000 	.word	0x3c900000

00402aa4 <copysign>:
  402aa4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  402aa8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  402aac:	ea42 0103 	orr.w	r1, r2, r3
  402ab0:	4770      	bx	lr
  402ab2:	bf00      	nop

00402ab4 <__aeabi_drsub>:
  402ab4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402ab8:	e002      	b.n	402ac0 <__adddf3>
  402aba:	bf00      	nop

00402abc <__aeabi_dsub>:
  402abc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402ac0 <__adddf3>:
  402ac0:	b530      	push	{r4, r5, lr}
  402ac2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402ac6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402aca:	ea94 0f05 	teq	r4, r5
  402ace:	bf08      	it	eq
  402ad0:	ea90 0f02 	teqeq	r0, r2
  402ad4:	bf1f      	itttt	ne
  402ad6:	ea54 0c00 	orrsne.w	ip, r4, r0
  402ada:	ea55 0c02 	orrsne.w	ip, r5, r2
  402ade:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402ae2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402ae6:	f000 80e2 	beq.w	402cae <__adddf3+0x1ee>
  402aea:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402aee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402af2:	bfb8      	it	lt
  402af4:	426d      	neglt	r5, r5
  402af6:	dd0c      	ble.n	402b12 <__adddf3+0x52>
  402af8:	442c      	add	r4, r5
  402afa:	ea80 0202 	eor.w	r2, r0, r2
  402afe:	ea81 0303 	eor.w	r3, r1, r3
  402b02:	ea82 0000 	eor.w	r0, r2, r0
  402b06:	ea83 0101 	eor.w	r1, r3, r1
  402b0a:	ea80 0202 	eor.w	r2, r0, r2
  402b0e:	ea81 0303 	eor.w	r3, r1, r3
  402b12:	2d36      	cmp	r5, #54	; 0x36
  402b14:	bf88      	it	hi
  402b16:	bd30      	pophi	{r4, r5, pc}
  402b18:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402b1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402b20:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402b24:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402b28:	d002      	beq.n	402b30 <__adddf3+0x70>
  402b2a:	4240      	negs	r0, r0
  402b2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402b30:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402b34:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402b38:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402b3c:	d002      	beq.n	402b44 <__adddf3+0x84>
  402b3e:	4252      	negs	r2, r2
  402b40:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402b44:	ea94 0f05 	teq	r4, r5
  402b48:	f000 80a7 	beq.w	402c9a <__adddf3+0x1da>
  402b4c:	f1a4 0401 	sub.w	r4, r4, #1
  402b50:	f1d5 0e20 	rsbs	lr, r5, #32
  402b54:	db0d      	blt.n	402b72 <__adddf3+0xb2>
  402b56:	fa02 fc0e 	lsl.w	ip, r2, lr
  402b5a:	fa22 f205 	lsr.w	r2, r2, r5
  402b5e:	1880      	adds	r0, r0, r2
  402b60:	f141 0100 	adc.w	r1, r1, #0
  402b64:	fa03 f20e 	lsl.w	r2, r3, lr
  402b68:	1880      	adds	r0, r0, r2
  402b6a:	fa43 f305 	asr.w	r3, r3, r5
  402b6e:	4159      	adcs	r1, r3
  402b70:	e00e      	b.n	402b90 <__adddf3+0xd0>
  402b72:	f1a5 0520 	sub.w	r5, r5, #32
  402b76:	f10e 0e20 	add.w	lr, lr, #32
  402b7a:	2a01      	cmp	r2, #1
  402b7c:	fa03 fc0e 	lsl.w	ip, r3, lr
  402b80:	bf28      	it	cs
  402b82:	f04c 0c02 	orrcs.w	ip, ip, #2
  402b86:	fa43 f305 	asr.w	r3, r3, r5
  402b8a:	18c0      	adds	r0, r0, r3
  402b8c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402b90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402b94:	d507      	bpl.n	402ba6 <__adddf3+0xe6>
  402b96:	f04f 0e00 	mov.w	lr, #0
  402b9a:	f1dc 0c00 	rsbs	ip, ip, #0
  402b9e:	eb7e 0000 	sbcs.w	r0, lr, r0
  402ba2:	eb6e 0101 	sbc.w	r1, lr, r1
  402ba6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402baa:	d31b      	bcc.n	402be4 <__adddf3+0x124>
  402bac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402bb0:	d30c      	bcc.n	402bcc <__adddf3+0x10c>
  402bb2:	0849      	lsrs	r1, r1, #1
  402bb4:	ea5f 0030 	movs.w	r0, r0, rrx
  402bb8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402bbc:	f104 0401 	add.w	r4, r4, #1
  402bc0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402bc4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402bc8:	f080 809a 	bcs.w	402d00 <__adddf3+0x240>
  402bcc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402bd0:	bf08      	it	eq
  402bd2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402bd6:	f150 0000 	adcs.w	r0, r0, #0
  402bda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402bde:	ea41 0105 	orr.w	r1, r1, r5
  402be2:	bd30      	pop	{r4, r5, pc}
  402be4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402be8:	4140      	adcs	r0, r0
  402bea:	eb41 0101 	adc.w	r1, r1, r1
  402bee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402bf2:	f1a4 0401 	sub.w	r4, r4, #1
  402bf6:	d1e9      	bne.n	402bcc <__adddf3+0x10c>
  402bf8:	f091 0f00 	teq	r1, #0
  402bfc:	bf04      	itt	eq
  402bfe:	4601      	moveq	r1, r0
  402c00:	2000      	moveq	r0, #0
  402c02:	fab1 f381 	clz	r3, r1
  402c06:	bf08      	it	eq
  402c08:	3320      	addeq	r3, #32
  402c0a:	f1a3 030b 	sub.w	r3, r3, #11
  402c0e:	f1b3 0220 	subs.w	r2, r3, #32
  402c12:	da0c      	bge.n	402c2e <__adddf3+0x16e>
  402c14:	320c      	adds	r2, #12
  402c16:	dd08      	ble.n	402c2a <__adddf3+0x16a>
  402c18:	f102 0c14 	add.w	ip, r2, #20
  402c1c:	f1c2 020c 	rsb	r2, r2, #12
  402c20:	fa01 f00c 	lsl.w	r0, r1, ip
  402c24:	fa21 f102 	lsr.w	r1, r1, r2
  402c28:	e00c      	b.n	402c44 <__adddf3+0x184>
  402c2a:	f102 0214 	add.w	r2, r2, #20
  402c2e:	bfd8      	it	le
  402c30:	f1c2 0c20 	rsble	ip, r2, #32
  402c34:	fa01 f102 	lsl.w	r1, r1, r2
  402c38:	fa20 fc0c 	lsr.w	ip, r0, ip
  402c3c:	bfdc      	itt	le
  402c3e:	ea41 010c 	orrle.w	r1, r1, ip
  402c42:	4090      	lslle	r0, r2
  402c44:	1ae4      	subs	r4, r4, r3
  402c46:	bfa2      	ittt	ge
  402c48:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402c4c:	4329      	orrge	r1, r5
  402c4e:	bd30      	popge	{r4, r5, pc}
  402c50:	ea6f 0404 	mvn.w	r4, r4
  402c54:	3c1f      	subs	r4, #31
  402c56:	da1c      	bge.n	402c92 <__adddf3+0x1d2>
  402c58:	340c      	adds	r4, #12
  402c5a:	dc0e      	bgt.n	402c7a <__adddf3+0x1ba>
  402c5c:	f104 0414 	add.w	r4, r4, #20
  402c60:	f1c4 0220 	rsb	r2, r4, #32
  402c64:	fa20 f004 	lsr.w	r0, r0, r4
  402c68:	fa01 f302 	lsl.w	r3, r1, r2
  402c6c:	ea40 0003 	orr.w	r0, r0, r3
  402c70:	fa21 f304 	lsr.w	r3, r1, r4
  402c74:	ea45 0103 	orr.w	r1, r5, r3
  402c78:	bd30      	pop	{r4, r5, pc}
  402c7a:	f1c4 040c 	rsb	r4, r4, #12
  402c7e:	f1c4 0220 	rsb	r2, r4, #32
  402c82:	fa20 f002 	lsr.w	r0, r0, r2
  402c86:	fa01 f304 	lsl.w	r3, r1, r4
  402c8a:	ea40 0003 	orr.w	r0, r0, r3
  402c8e:	4629      	mov	r1, r5
  402c90:	bd30      	pop	{r4, r5, pc}
  402c92:	fa21 f004 	lsr.w	r0, r1, r4
  402c96:	4629      	mov	r1, r5
  402c98:	bd30      	pop	{r4, r5, pc}
  402c9a:	f094 0f00 	teq	r4, #0
  402c9e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402ca2:	bf06      	itte	eq
  402ca4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402ca8:	3401      	addeq	r4, #1
  402caa:	3d01      	subne	r5, #1
  402cac:	e74e      	b.n	402b4c <__adddf3+0x8c>
  402cae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402cb2:	bf18      	it	ne
  402cb4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402cb8:	d029      	beq.n	402d0e <__adddf3+0x24e>
  402cba:	ea94 0f05 	teq	r4, r5
  402cbe:	bf08      	it	eq
  402cc0:	ea90 0f02 	teqeq	r0, r2
  402cc4:	d005      	beq.n	402cd2 <__adddf3+0x212>
  402cc6:	ea54 0c00 	orrs.w	ip, r4, r0
  402cca:	bf04      	itt	eq
  402ccc:	4619      	moveq	r1, r3
  402cce:	4610      	moveq	r0, r2
  402cd0:	bd30      	pop	{r4, r5, pc}
  402cd2:	ea91 0f03 	teq	r1, r3
  402cd6:	bf1e      	ittt	ne
  402cd8:	2100      	movne	r1, #0
  402cda:	2000      	movne	r0, #0
  402cdc:	bd30      	popne	{r4, r5, pc}
  402cde:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402ce2:	d105      	bne.n	402cf0 <__adddf3+0x230>
  402ce4:	0040      	lsls	r0, r0, #1
  402ce6:	4149      	adcs	r1, r1
  402ce8:	bf28      	it	cs
  402cea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402cee:	bd30      	pop	{r4, r5, pc}
  402cf0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402cf4:	bf3c      	itt	cc
  402cf6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402cfa:	bd30      	popcc	{r4, r5, pc}
  402cfc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d00:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402d04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402d08:	f04f 0000 	mov.w	r0, #0
  402d0c:	bd30      	pop	{r4, r5, pc}
  402d0e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402d12:	bf1a      	itte	ne
  402d14:	4619      	movne	r1, r3
  402d16:	4610      	movne	r0, r2
  402d18:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402d1c:	bf1c      	itt	ne
  402d1e:	460b      	movne	r3, r1
  402d20:	4602      	movne	r2, r0
  402d22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402d26:	bf06      	itte	eq
  402d28:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402d2c:	ea91 0f03 	teqeq	r1, r3
  402d30:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402d34:	bd30      	pop	{r4, r5, pc}
  402d36:	bf00      	nop

00402d38 <__aeabi_ui2d>:
  402d38:	f090 0f00 	teq	r0, #0
  402d3c:	bf04      	itt	eq
  402d3e:	2100      	moveq	r1, #0
  402d40:	4770      	bxeq	lr
  402d42:	b530      	push	{r4, r5, lr}
  402d44:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d48:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d4c:	f04f 0500 	mov.w	r5, #0
  402d50:	f04f 0100 	mov.w	r1, #0
  402d54:	e750      	b.n	402bf8 <__adddf3+0x138>
  402d56:	bf00      	nop

00402d58 <__aeabi_i2d>:
  402d58:	f090 0f00 	teq	r0, #0
  402d5c:	bf04      	itt	eq
  402d5e:	2100      	moveq	r1, #0
  402d60:	4770      	bxeq	lr
  402d62:	b530      	push	{r4, r5, lr}
  402d64:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d68:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d6c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402d70:	bf48      	it	mi
  402d72:	4240      	negmi	r0, r0
  402d74:	f04f 0100 	mov.w	r1, #0
  402d78:	e73e      	b.n	402bf8 <__adddf3+0x138>
  402d7a:	bf00      	nop

00402d7c <__aeabi_f2d>:
  402d7c:	0042      	lsls	r2, r0, #1
  402d7e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402d82:	ea4f 0131 	mov.w	r1, r1, rrx
  402d86:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402d8a:	bf1f      	itttt	ne
  402d8c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402d90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402d94:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402d98:	4770      	bxne	lr
  402d9a:	f092 0f00 	teq	r2, #0
  402d9e:	bf14      	ite	ne
  402da0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402da4:	4770      	bxeq	lr
  402da6:	b530      	push	{r4, r5, lr}
  402da8:	f44f 7460 	mov.w	r4, #896	; 0x380
  402dac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402db0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402db4:	e720      	b.n	402bf8 <__adddf3+0x138>
  402db6:	bf00      	nop

00402db8 <__aeabi_ul2d>:
  402db8:	ea50 0201 	orrs.w	r2, r0, r1
  402dbc:	bf08      	it	eq
  402dbe:	4770      	bxeq	lr
  402dc0:	b530      	push	{r4, r5, lr}
  402dc2:	f04f 0500 	mov.w	r5, #0
  402dc6:	e00a      	b.n	402dde <__aeabi_l2d+0x16>

00402dc8 <__aeabi_l2d>:
  402dc8:	ea50 0201 	orrs.w	r2, r0, r1
  402dcc:	bf08      	it	eq
  402dce:	4770      	bxeq	lr
  402dd0:	b530      	push	{r4, r5, lr}
  402dd2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402dd6:	d502      	bpl.n	402dde <__aeabi_l2d+0x16>
  402dd8:	4240      	negs	r0, r0
  402dda:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402dde:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402de2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402de6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402dea:	f43f aedc 	beq.w	402ba6 <__adddf3+0xe6>
  402dee:	f04f 0203 	mov.w	r2, #3
  402df2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402df6:	bf18      	it	ne
  402df8:	3203      	addne	r2, #3
  402dfa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402dfe:	bf18      	it	ne
  402e00:	3203      	addne	r2, #3
  402e02:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402e06:	f1c2 0320 	rsb	r3, r2, #32
  402e0a:	fa00 fc03 	lsl.w	ip, r0, r3
  402e0e:	fa20 f002 	lsr.w	r0, r0, r2
  402e12:	fa01 fe03 	lsl.w	lr, r1, r3
  402e16:	ea40 000e 	orr.w	r0, r0, lr
  402e1a:	fa21 f102 	lsr.w	r1, r1, r2
  402e1e:	4414      	add	r4, r2
  402e20:	e6c1      	b.n	402ba6 <__adddf3+0xe6>
  402e22:	bf00      	nop

00402e24 <__aeabi_dmul>:
  402e24:	b570      	push	{r4, r5, r6, lr}
  402e26:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402e2a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402e2e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402e32:	bf1d      	ittte	ne
  402e34:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402e38:	ea94 0f0c 	teqne	r4, ip
  402e3c:	ea95 0f0c 	teqne	r5, ip
  402e40:	f000 f8de 	bleq	403000 <__aeabi_dmul+0x1dc>
  402e44:	442c      	add	r4, r5
  402e46:	ea81 0603 	eor.w	r6, r1, r3
  402e4a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402e4e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402e52:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402e56:	bf18      	it	ne
  402e58:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402e5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402e60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402e64:	d038      	beq.n	402ed8 <__aeabi_dmul+0xb4>
  402e66:	fba0 ce02 	umull	ip, lr, r0, r2
  402e6a:	f04f 0500 	mov.w	r5, #0
  402e6e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402e72:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402e76:	fbe0 e503 	umlal	lr, r5, r0, r3
  402e7a:	f04f 0600 	mov.w	r6, #0
  402e7e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402e82:	f09c 0f00 	teq	ip, #0
  402e86:	bf18      	it	ne
  402e88:	f04e 0e01 	orrne.w	lr, lr, #1
  402e8c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402e90:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402e94:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402e98:	d204      	bcs.n	402ea4 <__aeabi_dmul+0x80>
  402e9a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402e9e:	416d      	adcs	r5, r5
  402ea0:	eb46 0606 	adc.w	r6, r6, r6
  402ea4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402ea8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402eac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402eb0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402eb4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402eb8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402ebc:	bf88      	it	hi
  402ebe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402ec2:	d81e      	bhi.n	402f02 <__aeabi_dmul+0xde>
  402ec4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402ec8:	bf08      	it	eq
  402eca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402ece:	f150 0000 	adcs.w	r0, r0, #0
  402ed2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402ed6:	bd70      	pop	{r4, r5, r6, pc}
  402ed8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402edc:	ea46 0101 	orr.w	r1, r6, r1
  402ee0:	ea40 0002 	orr.w	r0, r0, r2
  402ee4:	ea81 0103 	eor.w	r1, r1, r3
  402ee8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402eec:	bfc2      	ittt	gt
  402eee:	ebd4 050c 	rsbsgt	r5, r4, ip
  402ef2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402ef6:	bd70      	popgt	{r4, r5, r6, pc}
  402ef8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402efc:	f04f 0e00 	mov.w	lr, #0
  402f00:	3c01      	subs	r4, #1
  402f02:	f300 80ab 	bgt.w	40305c <__aeabi_dmul+0x238>
  402f06:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402f0a:	bfde      	ittt	le
  402f0c:	2000      	movle	r0, #0
  402f0e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402f12:	bd70      	pople	{r4, r5, r6, pc}
  402f14:	f1c4 0400 	rsb	r4, r4, #0
  402f18:	3c20      	subs	r4, #32
  402f1a:	da35      	bge.n	402f88 <__aeabi_dmul+0x164>
  402f1c:	340c      	adds	r4, #12
  402f1e:	dc1b      	bgt.n	402f58 <__aeabi_dmul+0x134>
  402f20:	f104 0414 	add.w	r4, r4, #20
  402f24:	f1c4 0520 	rsb	r5, r4, #32
  402f28:	fa00 f305 	lsl.w	r3, r0, r5
  402f2c:	fa20 f004 	lsr.w	r0, r0, r4
  402f30:	fa01 f205 	lsl.w	r2, r1, r5
  402f34:	ea40 0002 	orr.w	r0, r0, r2
  402f38:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402f3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402f40:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402f44:	fa21 f604 	lsr.w	r6, r1, r4
  402f48:	eb42 0106 	adc.w	r1, r2, r6
  402f4c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f50:	bf08      	it	eq
  402f52:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f56:	bd70      	pop	{r4, r5, r6, pc}
  402f58:	f1c4 040c 	rsb	r4, r4, #12
  402f5c:	f1c4 0520 	rsb	r5, r4, #32
  402f60:	fa00 f304 	lsl.w	r3, r0, r4
  402f64:	fa20 f005 	lsr.w	r0, r0, r5
  402f68:	fa01 f204 	lsl.w	r2, r1, r4
  402f6c:	ea40 0002 	orr.w	r0, r0, r2
  402f70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402f74:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402f78:	f141 0100 	adc.w	r1, r1, #0
  402f7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f80:	bf08      	it	eq
  402f82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f86:	bd70      	pop	{r4, r5, r6, pc}
  402f88:	f1c4 0520 	rsb	r5, r4, #32
  402f8c:	fa00 f205 	lsl.w	r2, r0, r5
  402f90:	ea4e 0e02 	orr.w	lr, lr, r2
  402f94:	fa20 f304 	lsr.w	r3, r0, r4
  402f98:	fa01 f205 	lsl.w	r2, r1, r5
  402f9c:	ea43 0302 	orr.w	r3, r3, r2
  402fa0:	fa21 f004 	lsr.w	r0, r1, r4
  402fa4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fa8:	fa21 f204 	lsr.w	r2, r1, r4
  402fac:	ea20 0002 	bic.w	r0, r0, r2
  402fb0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402fb4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402fb8:	bf08      	it	eq
  402fba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402fbe:	bd70      	pop	{r4, r5, r6, pc}
  402fc0:	f094 0f00 	teq	r4, #0
  402fc4:	d10f      	bne.n	402fe6 <__aeabi_dmul+0x1c2>
  402fc6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402fca:	0040      	lsls	r0, r0, #1
  402fcc:	eb41 0101 	adc.w	r1, r1, r1
  402fd0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402fd4:	bf08      	it	eq
  402fd6:	3c01      	subeq	r4, #1
  402fd8:	d0f7      	beq.n	402fca <__aeabi_dmul+0x1a6>
  402fda:	ea41 0106 	orr.w	r1, r1, r6
  402fde:	f095 0f00 	teq	r5, #0
  402fe2:	bf18      	it	ne
  402fe4:	4770      	bxne	lr
  402fe6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402fea:	0052      	lsls	r2, r2, #1
  402fec:	eb43 0303 	adc.w	r3, r3, r3
  402ff0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402ff4:	bf08      	it	eq
  402ff6:	3d01      	subeq	r5, #1
  402ff8:	d0f7      	beq.n	402fea <__aeabi_dmul+0x1c6>
  402ffa:	ea43 0306 	orr.w	r3, r3, r6
  402ffe:	4770      	bx	lr
  403000:	ea94 0f0c 	teq	r4, ip
  403004:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403008:	bf18      	it	ne
  40300a:	ea95 0f0c 	teqne	r5, ip
  40300e:	d00c      	beq.n	40302a <__aeabi_dmul+0x206>
  403010:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403014:	bf18      	it	ne
  403016:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40301a:	d1d1      	bne.n	402fc0 <__aeabi_dmul+0x19c>
  40301c:	ea81 0103 	eor.w	r1, r1, r3
  403020:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403024:	f04f 0000 	mov.w	r0, #0
  403028:	bd70      	pop	{r4, r5, r6, pc}
  40302a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40302e:	bf06      	itte	eq
  403030:	4610      	moveq	r0, r2
  403032:	4619      	moveq	r1, r3
  403034:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403038:	d019      	beq.n	40306e <__aeabi_dmul+0x24a>
  40303a:	ea94 0f0c 	teq	r4, ip
  40303e:	d102      	bne.n	403046 <__aeabi_dmul+0x222>
  403040:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403044:	d113      	bne.n	40306e <__aeabi_dmul+0x24a>
  403046:	ea95 0f0c 	teq	r5, ip
  40304a:	d105      	bne.n	403058 <__aeabi_dmul+0x234>
  40304c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403050:	bf1c      	itt	ne
  403052:	4610      	movne	r0, r2
  403054:	4619      	movne	r1, r3
  403056:	d10a      	bne.n	40306e <__aeabi_dmul+0x24a>
  403058:	ea81 0103 	eor.w	r1, r1, r3
  40305c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403060:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403064:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403068:	f04f 0000 	mov.w	r0, #0
  40306c:	bd70      	pop	{r4, r5, r6, pc}
  40306e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403072:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403076:	bd70      	pop	{r4, r5, r6, pc}

00403078 <__aeabi_ddiv>:
  403078:	b570      	push	{r4, r5, r6, lr}
  40307a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40307e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403082:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403086:	bf1d      	ittte	ne
  403088:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40308c:	ea94 0f0c 	teqne	r4, ip
  403090:	ea95 0f0c 	teqne	r5, ip
  403094:	f000 f8a7 	bleq	4031e6 <__aeabi_ddiv+0x16e>
  403098:	eba4 0405 	sub.w	r4, r4, r5
  40309c:	ea81 0e03 	eor.w	lr, r1, r3
  4030a0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4030a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4030a8:	f000 8088 	beq.w	4031bc <__aeabi_ddiv+0x144>
  4030ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4030b0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4030b4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4030b8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4030bc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4030c0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4030c4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4030c8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4030cc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4030d0:	429d      	cmp	r5, r3
  4030d2:	bf08      	it	eq
  4030d4:	4296      	cmpeq	r6, r2
  4030d6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4030da:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4030de:	d202      	bcs.n	4030e6 <__aeabi_ddiv+0x6e>
  4030e0:	085b      	lsrs	r3, r3, #1
  4030e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4030e6:	1ab6      	subs	r6, r6, r2
  4030e8:	eb65 0503 	sbc.w	r5, r5, r3
  4030ec:	085b      	lsrs	r3, r3, #1
  4030ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4030f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4030f6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4030fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4030fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  403102:	bf22      	ittt	cs
  403104:	1ab6      	subcs	r6, r6, r2
  403106:	4675      	movcs	r5, lr
  403108:	ea40 000c 	orrcs.w	r0, r0, ip
  40310c:	085b      	lsrs	r3, r3, #1
  40310e:	ea4f 0232 	mov.w	r2, r2, rrx
  403112:	ebb6 0e02 	subs.w	lr, r6, r2
  403116:	eb75 0e03 	sbcs.w	lr, r5, r3
  40311a:	bf22      	ittt	cs
  40311c:	1ab6      	subcs	r6, r6, r2
  40311e:	4675      	movcs	r5, lr
  403120:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403124:	085b      	lsrs	r3, r3, #1
  403126:	ea4f 0232 	mov.w	r2, r2, rrx
  40312a:	ebb6 0e02 	subs.w	lr, r6, r2
  40312e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403132:	bf22      	ittt	cs
  403134:	1ab6      	subcs	r6, r6, r2
  403136:	4675      	movcs	r5, lr
  403138:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40313c:	085b      	lsrs	r3, r3, #1
  40313e:	ea4f 0232 	mov.w	r2, r2, rrx
  403142:	ebb6 0e02 	subs.w	lr, r6, r2
  403146:	eb75 0e03 	sbcs.w	lr, r5, r3
  40314a:	bf22      	ittt	cs
  40314c:	1ab6      	subcs	r6, r6, r2
  40314e:	4675      	movcs	r5, lr
  403150:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403154:	ea55 0e06 	orrs.w	lr, r5, r6
  403158:	d018      	beq.n	40318c <__aeabi_ddiv+0x114>
  40315a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40315e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403162:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403166:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40316a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40316e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403172:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403176:	d1c0      	bne.n	4030fa <__aeabi_ddiv+0x82>
  403178:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40317c:	d10b      	bne.n	403196 <__aeabi_ddiv+0x11e>
  40317e:	ea41 0100 	orr.w	r1, r1, r0
  403182:	f04f 0000 	mov.w	r0, #0
  403186:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40318a:	e7b6      	b.n	4030fa <__aeabi_ddiv+0x82>
  40318c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403190:	bf04      	itt	eq
  403192:	4301      	orreq	r1, r0
  403194:	2000      	moveq	r0, #0
  403196:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40319a:	bf88      	it	hi
  40319c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4031a0:	f63f aeaf 	bhi.w	402f02 <__aeabi_dmul+0xde>
  4031a4:	ebb5 0c03 	subs.w	ip, r5, r3
  4031a8:	bf04      	itt	eq
  4031aa:	ebb6 0c02 	subseq.w	ip, r6, r2
  4031ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4031b2:	f150 0000 	adcs.w	r0, r0, #0
  4031b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4031ba:	bd70      	pop	{r4, r5, r6, pc}
  4031bc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4031c0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4031c4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4031c8:	bfc2      	ittt	gt
  4031ca:	ebd4 050c 	rsbsgt	r5, r4, ip
  4031ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4031d2:	bd70      	popgt	{r4, r5, r6, pc}
  4031d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4031d8:	f04f 0e00 	mov.w	lr, #0
  4031dc:	3c01      	subs	r4, #1
  4031de:	e690      	b.n	402f02 <__aeabi_dmul+0xde>
  4031e0:	ea45 0e06 	orr.w	lr, r5, r6
  4031e4:	e68d      	b.n	402f02 <__aeabi_dmul+0xde>
  4031e6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4031ea:	ea94 0f0c 	teq	r4, ip
  4031ee:	bf08      	it	eq
  4031f0:	ea95 0f0c 	teqeq	r5, ip
  4031f4:	f43f af3b 	beq.w	40306e <__aeabi_dmul+0x24a>
  4031f8:	ea94 0f0c 	teq	r4, ip
  4031fc:	d10a      	bne.n	403214 <__aeabi_ddiv+0x19c>
  4031fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403202:	f47f af34 	bne.w	40306e <__aeabi_dmul+0x24a>
  403206:	ea95 0f0c 	teq	r5, ip
  40320a:	f47f af25 	bne.w	403058 <__aeabi_dmul+0x234>
  40320e:	4610      	mov	r0, r2
  403210:	4619      	mov	r1, r3
  403212:	e72c      	b.n	40306e <__aeabi_dmul+0x24a>
  403214:	ea95 0f0c 	teq	r5, ip
  403218:	d106      	bne.n	403228 <__aeabi_ddiv+0x1b0>
  40321a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40321e:	f43f aefd 	beq.w	40301c <__aeabi_dmul+0x1f8>
  403222:	4610      	mov	r0, r2
  403224:	4619      	mov	r1, r3
  403226:	e722      	b.n	40306e <__aeabi_dmul+0x24a>
  403228:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40322c:	bf18      	it	ne
  40322e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403232:	f47f aec5 	bne.w	402fc0 <__aeabi_dmul+0x19c>
  403236:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40323a:	f47f af0d 	bne.w	403058 <__aeabi_dmul+0x234>
  40323e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403242:	f47f aeeb 	bne.w	40301c <__aeabi_dmul+0x1f8>
  403246:	e712      	b.n	40306e <__aeabi_dmul+0x24a>

00403248 <__gedf2>:
  403248:	f04f 3cff 	mov.w	ip, #4294967295
  40324c:	e006      	b.n	40325c <__cmpdf2+0x4>
  40324e:	bf00      	nop

00403250 <__ledf2>:
  403250:	f04f 0c01 	mov.w	ip, #1
  403254:	e002      	b.n	40325c <__cmpdf2+0x4>
  403256:	bf00      	nop

00403258 <__cmpdf2>:
  403258:	f04f 0c01 	mov.w	ip, #1
  40325c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403260:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403264:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403268:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40326c:	bf18      	it	ne
  40326e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403272:	d01b      	beq.n	4032ac <__cmpdf2+0x54>
  403274:	b001      	add	sp, #4
  403276:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40327a:	bf0c      	ite	eq
  40327c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403280:	ea91 0f03 	teqne	r1, r3
  403284:	bf02      	ittt	eq
  403286:	ea90 0f02 	teqeq	r0, r2
  40328a:	2000      	moveq	r0, #0
  40328c:	4770      	bxeq	lr
  40328e:	f110 0f00 	cmn.w	r0, #0
  403292:	ea91 0f03 	teq	r1, r3
  403296:	bf58      	it	pl
  403298:	4299      	cmppl	r1, r3
  40329a:	bf08      	it	eq
  40329c:	4290      	cmpeq	r0, r2
  40329e:	bf2c      	ite	cs
  4032a0:	17d8      	asrcs	r0, r3, #31
  4032a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4032a6:	f040 0001 	orr.w	r0, r0, #1
  4032aa:	4770      	bx	lr
  4032ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4032b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032b4:	d102      	bne.n	4032bc <__cmpdf2+0x64>
  4032b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4032ba:	d107      	bne.n	4032cc <__cmpdf2+0x74>
  4032bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4032c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032c4:	d1d6      	bne.n	403274 <__cmpdf2+0x1c>
  4032c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4032ca:	d0d3      	beq.n	403274 <__cmpdf2+0x1c>
  4032cc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4032d0:	4770      	bx	lr
  4032d2:	bf00      	nop

004032d4 <__aeabi_cdrcmple>:
  4032d4:	4684      	mov	ip, r0
  4032d6:	4610      	mov	r0, r2
  4032d8:	4662      	mov	r2, ip
  4032da:	468c      	mov	ip, r1
  4032dc:	4619      	mov	r1, r3
  4032de:	4663      	mov	r3, ip
  4032e0:	e000      	b.n	4032e4 <__aeabi_cdcmpeq>
  4032e2:	bf00      	nop

004032e4 <__aeabi_cdcmpeq>:
  4032e4:	b501      	push	{r0, lr}
  4032e6:	f7ff ffb7 	bl	403258 <__cmpdf2>
  4032ea:	2800      	cmp	r0, #0
  4032ec:	bf48      	it	mi
  4032ee:	f110 0f00 	cmnmi.w	r0, #0
  4032f2:	bd01      	pop	{r0, pc}

004032f4 <__aeabi_dcmpeq>:
  4032f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4032f8:	f7ff fff4 	bl	4032e4 <__aeabi_cdcmpeq>
  4032fc:	bf0c      	ite	eq
  4032fe:	2001      	moveq	r0, #1
  403300:	2000      	movne	r0, #0
  403302:	f85d fb08 	ldr.w	pc, [sp], #8
  403306:	bf00      	nop

00403308 <__aeabi_dcmplt>:
  403308:	f84d ed08 	str.w	lr, [sp, #-8]!
  40330c:	f7ff ffea 	bl	4032e4 <__aeabi_cdcmpeq>
  403310:	bf34      	ite	cc
  403312:	2001      	movcc	r0, #1
  403314:	2000      	movcs	r0, #0
  403316:	f85d fb08 	ldr.w	pc, [sp], #8
  40331a:	bf00      	nop

0040331c <__aeabi_dcmple>:
  40331c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403320:	f7ff ffe0 	bl	4032e4 <__aeabi_cdcmpeq>
  403324:	bf94      	ite	ls
  403326:	2001      	movls	r0, #1
  403328:	2000      	movhi	r0, #0
  40332a:	f85d fb08 	ldr.w	pc, [sp], #8
  40332e:	bf00      	nop

00403330 <__aeabi_dcmpge>:
  403330:	f84d ed08 	str.w	lr, [sp, #-8]!
  403334:	f7ff ffce 	bl	4032d4 <__aeabi_cdrcmple>
  403338:	bf94      	ite	ls
  40333a:	2001      	movls	r0, #1
  40333c:	2000      	movhi	r0, #0
  40333e:	f85d fb08 	ldr.w	pc, [sp], #8
  403342:	bf00      	nop

00403344 <__aeabi_dcmpgt>:
  403344:	f84d ed08 	str.w	lr, [sp, #-8]!
  403348:	f7ff ffc4 	bl	4032d4 <__aeabi_cdrcmple>
  40334c:	bf34      	ite	cc
  40334e:	2001      	movcc	r0, #1
  403350:	2000      	movcs	r0, #0
  403352:	f85d fb08 	ldr.w	pc, [sp], #8
  403356:	bf00      	nop

00403358 <__aeabi_dcmpun>:
  403358:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40335c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403360:	d102      	bne.n	403368 <__aeabi_dcmpun+0x10>
  403362:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403366:	d10a      	bne.n	40337e <__aeabi_dcmpun+0x26>
  403368:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40336c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403370:	d102      	bne.n	403378 <__aeabi_dcmpun+0x20>
  403372:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403376:	d102      	bne.n	40337e <__aeabi_dcmpun+0x26>
  403378:	f04f 0000 	mov.w	r0, #0
  40337c:	4770      	bx	lr
  40337e:	f04f 0001 	mov.w	r0, #1
  403382:	4770      	bx	lr

00403384 <__aeabi_d2uiz>:
  403384:	004a      	lsls	r2, r1, #1
  403386:	d211      	bcs.n	4033ac <__aeabi_d2uiz+0x28>
  403388:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40338c:	d211      	bcs.n	4033b2 <__aeabi_d2uiz+0x2e>
  40338e:	d50d      	bpl.n	4033ac <__aeabi_d2uiz+0x28>
  403390:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403394:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403398:	d40e      	bmi.n	4033b8 <__aeabi_d2uiz+0x34>
  40339a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40339e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4033a2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4033a6:	fa23 f002 	lsr.w	r0, r3, r2
  4033aa:	4770      	bx	lr
  4033ac:	f04f 0000 	mov.w	r0, #0
  4033b0:	4770      	bx	lr
  4033b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4033b6:	d102      	bne.n	4033be <__aeabi_d2uiz+0x3a>
  4033b8:	f04f 30ff 	mov.w	r0, #4294967295
  4033bc:	4770      	bx	lr
  4033be:	f04f 0000 	mov.w	r0, #0
  4033c2:	4770      	bx	lr

004033c4 <__aeabi_d2f>:
  4033c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4033c8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4033cc:	bf24      	itt	cs
  4033ce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4033d2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4033d6:	d90d      	bls.n	4033f4 <__aeabi_d2f+0x30>
  4033d8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4033dc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4033e0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4033e4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4033e8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4033ec:	bf08      	it	eq
  4033ee:	f020 0001 	biceq.w	r0, r0, #1
  4033f2:	4770      	bx	lr
  4033f4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4033f8:	d121      	bne.n	40343e <__aeabi_d2f+0x7a>
  4033fa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4033fe:	bfbc      	itt	lt
  403400:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403404:	4770      	bxlt	lr
  403406:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40340a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40340e:	f1c2 0218 	rsb	r2, r2, #24
  403412:	f1c2 0c20 	rsb	ip, r2, #32
  403416:	fa10 f30c 	lsls.w	r3, r0, ip
  40341a:	fa20 f002 	lsr.w	r0, r0, r2
  40341e:	bf18      	it	ne
  403420:	f040 0001 	orrne.w	r0, r0, #1
  403424:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403428:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40342c:	fa03 fc0c 	lsl.w	ip, r3, ip
  403430:	ea40 000c 	orr.w	r0, r0, ip
  403434:	fa23 f302 	lsr.w	r3, r3, r2
  403438:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40343c:	e7cc      	b.n	4033d8 <__aeabi_d2f+0x14>
  40343e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  403442:	d107      	bne.n	403454 <__aeabi_d2f+0x90>
  403444:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403448:	bf1e      	ittt	ne
  40344a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40344e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  403452:	4770      	bxne	lr
  403454:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403458:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40345c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403460:	4770      	bx	lr
  403462:	bf00      	nop

00403464 <__aeabi_frsub>:
  403464:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  403468:	e002      	b.n	403470 <__addsf3>
  40346a:	bf00      	nop

0040346c <__aeabi_fsub>:
  40346c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00403470 <__addsf3>:
  403470:	0042      	lsls	r2, r0, #1
  403472:	bf1f      	itttt	ne
  403474:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  403478:	ea92 0f03 	teqne	r2, r3
  40347c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  403480:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403484:	d06a      	beq.n	40355c <__addsf3+0xec>
  403486:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40348a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40348e:	bfc1      	itttt	gt
  403490:	18d2      	addgt	r2, r2, r3
  403492:	4041      	eorgt	r1, r0
  403494:	4048      	eorgt	r0, r1
  403496:	4041      	eorgt	r1, r0
  403498:	bfb8      	it	lt
  40349a:	425b      	neglt	r3, r3
  40349c:	2b19      	cmp	r3, #25
  40349e:	bf88      	it	hi
  4034a0:	4770      	bxhi	lr
  4034a2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4034a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4034aa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4034ae:	bf18      	it	ne
  4034b0:	4240      	negne	r0, r0
  4034b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4034b6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4034ba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4034be:	bf18      	it	ne
  4034c0:	4249      	negne	r1, r1
  4034c2:	ea92 0f03 	teq	r2, r3
  4034c6:	d03f      	beq.n	403548 <__addsf3+0xd8>
  4034c8:	f1a2 0201 	sub.w	r2, r2, #1
  4034cc:	fa41 fc03 	asr.w	ip, r1, r3
  4034d0:	eb10 000c 	adds.w	r0, r0, ip
  4034d4:	f1c3 0320 	rsb	r3, r3, #32
  4034d8:	fa01 f103 	lsl.w	r1, r1, r3
  4034dc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4034e0:	d502      	bpl.n	4034e8 <__addsf3+0x78>
  4034e2:	4249      	negs	r1, r1
  4034e4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4034e8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4034ec:	d313      	bcc.n	403516 <__addsf3+0xa6>
  4034ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4034f2:	d306      	bcc.n	403502 <__addsf3+0x92>
  4034f4:	0840      	lsrs	r0, r0, #1
  4034f6:	ea4f 0131 	mov.w	r1, r1, rrx
  4034fa:	f102 0201 	add.w	r2, r2, #1
  4034fe:	2afe      	cmp	r2, #254	; 0xfe
  403500:	d251      	bcs.n	4035a6 <__addsf3+0x136>
  403502:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  403506:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40350a:	bf08      	it	eq
  40350c:	f020 0001 	biceq.w	r0, r0, #1
  403510:	ea40 0003 	orr.w	r0, r0, r3
  403514:	4770      	bx	lr
  403516:	0049      	lsls	r1, r1, #1
  403518:	eb40 0000 	adc.w	r0, r0, r0
  40351c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  403520:	f1a2 0201 	sub.w	r2, r2, #1
  403524:	d1ed      	bne.n	403502 <__addsf3+0x92>
  403526:	fab0 fc80 	clz	ip, r0
  40352a:	f1ac 0c08 	sub.w	ip, ip, #8
  40352e:	ebb2 020c 	subs.w	r2, r2, ip
  403532:	fa00 f00c 	lsl.w	r0, r0, ip
  403536:	bfaa      	itet	ge
  403538:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40353c:	4252      	neglt	r2, r2
  40353e:	4318      	orrge	r0, r3
  403540:	bfbc      	itt	lt
  403542:	40d0      	lsrlt	r0, r2
  403544:	4318      	orrlt	r0, r3
  403546:	4770      	bx	lr
  403548:	f092 0f00 	teq	r2, #0
  40354c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  403550:	bf06      	itte	eq
  403552:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  403556:	3201      	addeq	r2, #1
  403558:	3b01      	subne	r3, #1
  40355a:	e7b5      	b.n	4034c8 <__addsf3+0x58>
  40355c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403560:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403564:	bf18      	it	ne
  403566:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40356a:	d021      	beq.n	4035b0 <__addsf3+0x140>
  40356c:	ea92 0f03 	teq	r2, r3
  403570:	d004      	beq.n	40357c <__addsf3+0x10c>
  403572:	f092 0f00 	teq	r2, #0
  403576:	bf08      	it	eq
  403578:	4608      	moveq	r0, r1
  40357a:	4770      	bx	lr
  40357c:	ea90 0f01 	teq	r0, r1
  403580:	bf1c      	itt	ne
  403582:	2000      	movne	r0, #0
  403584:	4770      	bxne	lr
  403586:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40358a:	d104      	bne.n	403596 <__addsf3+0x126>
  40358c:	0040      	lsls	r0, r0, #1
  40358e:	bf28      	it	cs
  403590:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  403594:	4770      	bx	lr
  403596:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40359a:	bf3c      	itt	cc
  40359c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4035a0:	4770      	bxcc	lr
  4035a2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4035a6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4035aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4035ae:	4770      	bx	lr
  4035b0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4035b4:	bf16      	itet	ne
  4035b6:	4608      	movne	r0, r1
  4035b8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4035bc:	4601      	movne	r1, r0
  4035be:	0242      	lsls	r2, r0, #9
  4035c0:	bf06      	itte	eq
  4035c2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4035c6:	ea90 0f01 	teqeq	r0, r1
  4035ca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4035ce:	4770      	bx	lr

004035d0 <__aeabi_ui2f>:
  4035d0:	f04f 0300 	mov.w	r3, #0
  4035d4:	e004      	b.n	4035e0 <__aeabi_i2f+0x8>
  4035d6:	bf00      	nop

004035d8 <__aeabi_i2f>:
  4035d8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4035dc:	bf48      	it	mi
  4035de:	4240      	negmi	r0, r0
  4035e0:	ea5f 0c00 	movs.w	ip, r0
  4035e4:	bf08      	it	eq
  4035e6:	4770      	bxeq	lr
  4035e8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4035ec:	4601      	mov	r1, r0
  4035ee:	f04f 0000 	mov.w	r0, #0
  4035f2:	e01c      	b.n	40362e <__aeabi_l2f+0x2a>

004035f4 <__aeabi_ul2f>:
  4035f4:	ea50 0201 	orrs.w	r2, r0, r1
  4035f8:	bf08      	it	eq
  4035fa:	4770      	bxeq	lr
  4035fc:	f04f 0300 	mov.w	r3, #0
  403600:	e00a      	b.n	403618 <__aeabi_l2f+0x14>
  403602:	bf00      	nop

00403604 <__aeabi_l2f>:
  403604:	ea50 0201 	orrs.w	r2, r0, r1
  403608:	bf08      	it	eq
  40360a:	4770      	bxeq	lr
  40360c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  403610:	d502      	bpl.n	403618 <__aeabi_l2f+0x14>
  403612:	4240      	negs	r0, r0
  403614:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403618:	ea5f 0c01 	movs.w	ip, r1
  40361c:	bf02      	ittt	eq
  40361e:	4684      	moveq	ip, r0
  403620:	4601      	moveq	r1, r0
  403622:	2000      	moveq	r0, #0
  403624:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  403628:	bf08      	it	eq
  40362a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40362e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  403632:	fabc f28c 	clz	r2, ip
  403636:	3a08      	subs	r2, #8
  403638:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40363c:	db10      	blt.n	403660 <__aeabi_l2f+0x5c>
  40363e:	fa01 fc02 	lsl.w	ip, r1, r2
  403642:	4463      	add	r3, ip
  403644:	fa00 fc02 	lsl.w	ip, r0, r2
  403648:	f1c2 0220 	rsb	r2, r2, #32
  40364c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403650:	fa20 f202 	lsr.w	r2, r0, r2
  403654:	eb43 0002 	adc.w	r0, r3, r2
  403658:	bf08      	it	eq
  40365a:	f020 0001 	biceq.w	r0, r0, #1
  40365e:	4770      	bx	lr
  403660:	f102 0220 	add.w	r2, r2, #32
  403664:	fa01 fc02 	lsl.w	ip, r1, r2
  403668:	f1c2 0220 	rsb	r2, r2, #32
  40366c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  403670:	fa21 f202 	lsr.w	r2, r1, r2
  403674:	eb43 0002 	adc.w	r0, r3, r2
  403678:	bf08      	it	eq
  40367a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40367e:	4770      	bx	lr

00403680 <__aeabi_fmul>:
  403680:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403684:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403688:	bf1e      	ittt	ne
  40368a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40368e:	ea92 0f0c 	teqne	r2, ip
  403692:	ea93 0f0c 	teqne	r3, ip
  403696:	d06f      	beq.n	403778 <__aeabi_fmul+0xf8>
  403698:	441a      	add	r2, r3
  40369a:	ea80 0c01 	eor.w	ip, r0, r1
  40369e:	0240      	lsls	r0, r0, #9
  4036a0:	bf18      	it	ne
  4036a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4036a6:	d01e      	beq.n	4036e6 <__aeabi_fmul+0x66>
  4036a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4036ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4036b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4036b4:	fba0 3101 	umull	r3, r1, r0, r1
  4036b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4036bc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4036c0:	bf3e      	ittt	cc
  4036c2:	0049      	lslcc	r1, r1, #1
  4036c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4036c8:	005b      	lslcc	r3, r3, #1
  4036ca:	ea40 0001 	orr.w	r0, r0, r1
  4036ce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4036d2:	2afd      	cmp	r2, #253	; 0xfd
  4036d4:	d81d      	bhi.n	403712 <__aeabi_fmul+0x92>
  4036d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4036da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4036de:	bf08      	it	eq
  4036e0:	f020 0001 	biceq.w	r0, r0, #1
  4036e4:	4770      	bx	lr
  4036e6:	f090 0f00 	teq	r0, #0
  4036ea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4036ee:	bf08      	it	eq
  4036f0:	0249      	lsleq	r1, r1, #9
  4036f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4036f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  4036fa:	3a7f      	subs	r2, #127	; 0x7f
  4036fc:	bfc2      	ittt	gt
  4036fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403702:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403706:	4770      	bxgt	lr
  403708:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40370c:	f04f 0300 	mov.w	r3, #0
  403710:	3a01      	subs	r2, #1
  403712:	dc5d      	bgt.n	4037d0 <__aeabi_fmul+0x150>
  403714:	f112 0f19 	cmn.w	r2, #25
  403718:	bfdc      	itt	le
  40371a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40371e:	4770      	bxle	lr
  403720:	f1c2 0200 	rsb	r2, r2, #0
  403724:	0041      	lsls	r1, r0, #1
  403726:	fa21 f102 	lsr.w	r1, r1, r2
  40372a:	f1c2 0220 	rsb	r2, r2, #32
  40372e:	fa00 fc02 	lsl.w	ip, r0, r2
  403732:	ea5f 0031 	movs.w	r0, r1, rrx
  403736:	f140 0000 	adc.w	r0, r0, #0
  40373a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40373e:	bf08      	it	eq
  403740:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403744:	4770      	bx	lr
  403746:	f092 0f00 	teq	r2, #0
  40374a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40374e:	bf02      	ittt	eq
  403750:	0040      	lsleq	r0, r0, #1
  403752:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  403756:	3a01      	subeq	r2, #1
  403758:	d0f9      	beq.n	40374e <__aeabi_fmul+0xce>
  40375a:	ea40 000c 	orr.w	r0, r0, ip
  40375e:	f093 0f00 	teq	r3, #0
  403762:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403766:	bf02      	ittt	eq
  403768:	0049      	lsleq	r1, r1, #1
  40376a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40376e:	3b01      	subeq	r3, #1
  403770:	d0f9      	beq.n	403766 <__aeabi_fmul+0xe6>
  403772:	ea41 010c 	orr.w	r1, r1, ip
  403776:	e78f      	b.n	403698 <__aeabi_fmul+0x18>
  403778:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40377c:	ea92 0f0c 	teq	r2, ip
  403780:	bf18      	it	ne
  403782:	ea93 0f0c 	teqne	r3, ip
  403786:	d00a      	beq.n	40379e <__aeabi_fmul+0x11e>
  403788:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40378c:	bf18      	it	ne
  40378e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  403792:	d1d8      	bne.n	403746 <__aeabi_fmul+0xc6>
  403794:	ea80 0001 	eor.w	r0, r0, r1
  403798:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40379c:	4770      	bx	lr
  40379e:	f090 0f00 	teq	r0, #0
  4037a2:	bf17      	itett	ne
  4037a4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4037a8:	4608      	moveq	r0, r1
  4037aa:	f091 0f00 	teqne	r1, #0
  4037ae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4037b2:	d014      	beq.n	4037de <__aeabi_fmul+0x15e>
  4037b4:	ea92 0f0c 	teq	r2, ip
  4037b8:	d101      	bne.n	4037be <__aeabi_fmul+0x13e>
  4037ba:	0242      	lsls	r2, r0, #9
  4037bc:	d10f      	bne.n	4037de <__aeabi_fmul+0x15e>
  4037be:	ea93 0f0c 	teq	r3, ip
  4037c2:	d103      	bne.n	4037cc <__aeabi_fmul+0x14c>
  4037c4:	024b      	lsls	r3, r1, #9
  4037c6:	bf18      	it	ne
  4037c8:	4608      	movne	r0, r1
  4037ca:	d108      	bne.n	4037de <__aeabi_fmul+0x15e>
  4037cc:	ea80 0001 	eor.w	r0, r0, r1
  4037d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4037d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4037d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4037dc:	4770      	bx	lr
  4037de:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4037e2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4037e6:	4770      	bx	lr

004037e8 <__aeabi_fdiv>:
  4037e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4037ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4037f0:	bf1e      	ittt	ne
  4037f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4037f6:	ea92 0f0c 	teqne	r2, ip
  4037fa:	ea93 0f0c 	teqne	r3, ip
  4037fe:	d069      	beq.n	4038d4 <__aeabi_fdiv+0xec>
  403800:	eba2 0203 	sub.w	r2, r2, r3
  403804:	ea80 0c01 	eor.w	ip, r0, r1
  403808:	0249      	lsls	r1, r1, #9
  40380a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40380e:	d037      	beq.n	403880 <__aeabi_fdiv+0x98>
  403810:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403814:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403818:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40381c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403820:	428b      	cmp	r3, r1
  403822:	bf38      	it	cc
  403824:	005b      	lslcc	r3, r3, #1
  403826:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40382a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40382e:	428b      	cmp	r3, r1
  403830:	bf24      	itt	cs
  403832:	1a5b      	subcs	r3, r3, r1
  403834:	ea40 000c 	orrcs.w	r0, r0, ip
  403838:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40383c:	bf24      	itt	cs
  40383e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  403842:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403846:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40384a:	bf24      	itt	cs
  40384c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  403850:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403854:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  403858:	bf24      	itt	cs
  40385a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40385e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403862:	011b      	lsls	r3, r3, #4
  403864:	bf18      	it	ne
  403866:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40386a:	d1e0      	bne.n	40382e <__aeabi_fdiv+0x46>
  40386c:	2afd      	cmp	r2, #253	; 0xfd
  40386e:	f63f af50 	bhi.w	403712 <__aeabi_fmul+0x92>
  403872:	428b      	cmp	r3, r1
  403874:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403878:	bf08      	it	eq
  40387a:	f020 0001 	biceq.w	r0, r0, #1
  40387e:	4770      	bx	lr
  403880:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403884:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403888:	327f      	adds	r2, #127	; 0x7f
  40388a:	bfc2      	ittt	gt
  40388c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403890:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403894:	4770      	bxgt	lr
  403896:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40389a:	f04f 0300 	mov.w	r3, #0
  40389e:	3a01      	subs	r2, #1
  4038a0:	e737      	b.n	403712 <__aeabi_fmul+0x92>
  4038a2:	f092 0f00 	teq	r2, #0
  4038a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4038aa:	bf02      	ittt	eq
  4038ac:	0040      	lsleq	r0, r0, #1
  4038ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4038b2:	3a01      	subeq	r2, #1
  4038b4:	d0f9      	beq.n	4038aa <__aeabi_fdiv+0xc2>
  4038b6:	ea40 000c 	orr.w	r0, r0, ip
  4038ba:	f093 0f00 	teq	r3, #0
  4038be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4038c2:	bf02      	ittt	eq
  4038c4:	0049      	lsleq	r1, r1, #1
  4038c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4038ca:	3b01      	subeq	r3, #1
  4038cc:	d0f9      	beq.n	4038c2 <__aeabi_fdiv+0xda>
  4038ce:	ea41 010c 	orr.w	r1, r1, ip
  4038d2:	e795      	b.n	403800 <__aeabi_fdiv+0x18>
  4038d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4038d8:	ea92 0f0c 	teq	r2, ip
  4038dc:	d108      	bne.n	4038f0 <__aeabi_fdiv+0x108>
  4038de:	0242      	lsls	r2, r0, #9
  4038e0:	f47f af7d 	bne.w	4037de <__aeabi_fmul+0x15e>
  4038e4:	ea93 0f0c 	teq	r3, ip
  4038e8:	f47f af70 	bne.w	4037cc <__aeabi_fmul+0x14c>
  4038ec:	4608      	mov	r0, r1
  4038ee:	e776      	b.n	4037de <__aeabi_fmul+0x15e>
  4038f0:	ea93 0f0c 	teq	r3, ip
  4038f4:	d104      	bne.n	403900 <__aeabi_fdiv+0x118>
  4038f6:	024b      	lsls	r3, r1, #9
  4038f8:	f43f af4c 	beq.w	403794 <__aeabi_fmul+0x114>
  4038fc:	4608      	mov	r0, r1
  4038fe:	e76e      	b.n	4037de <__aeabi_fmul+0x15e>
  403900:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403904:	bf18      	it	ne
  403906:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40390a:	d1ca      	bne.n	4038a2 <__aeabi_fdiv+0xba>
  40390c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403910:	f47f af5c 	bne.w	4037cc <__aeabi_fmul+0x14c>
  403914:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403918:	f47f af3c 	bne.w	403794 <__aeabi_fmul+0x114>
  40391c:	e75f      	b.n	4037de <__aeabi_fmul+0x15e>
  40391e:	bf00      	nop

00403920 <__gesf2>:
  403920:	f04f 3cff 	mov.w	ip, #4294967295
  403924:	e006      	b.n	403934 <__cmpsf2+0x4>
  403926:	bf00      	nop

00403928 <__lesf2>:
  403928:	f04f 0c01 	mov.w	ip, #1
  40392c:	e002      	b.n	403934 <__cmpsf2+0x4>
  40392e:	bf00      	nop

00403930 <__cmpsf2>:
  403930:	f04f 0c01 	mov.w	ip, #1
  403934:	f84d cd04 	str.w	ip, [sp, #-4]!
  403938:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40393c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403940:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403944:	bf18      	it	ne
  403946:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40394a:	d011      	beq.n	403970 <__cmpsf2+0x40>
  40394c:	b001      	add	sp, #4
  40394e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  403952:	bf18      	it	ne
  403954:	ea90 0f01 	teqne	r0, r1
  403958:	bf58      	it	pl
  40395a:	ebb2 0003 	subspl.w	r0, r2, r3
  40395e:	bf88      	it	hi
  403960:	17c8      	asrhi	r0, r1, #31
  403962:	bf38      	it	cc
  403964:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403968:	bf18      	it	ne
  40396a:	f040 0001 	orrne.w	r0, r0, #1
  40396e:	4770      	bx	lr
  403970:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403974:	d102      	bne.n	40397c <__cmpsf2+0x4c>
  403976:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40397a:	d105      	bne.n	403988 <__cmpsf2+0x58>
  40397c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403980:	d1e4      	bne.n	40394c <__cmpsf2+0x1c>
  403982:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403986:	d0e1      	beq.n	40394c <__cmpsf2+0x1c>
  403988:	f85d 0b04 	ldr.w	r0, [sp], #4
  40398c:	4770      	bx	lr
  40398e:	bf00      	nop

00403990 <__aeabi_cfrcmple>:
  403990:	4684      	mov	ip, r0
  403992:	4608      	mov	r0, r1
  403994:	4661      	mov	r1, ip
  403996:	e7ff      	b.n	403998 <__aeabi_cfcmpeq>

00403998 <__aeabi_cfcmpeq>:
  403998:	b50f      	push	{r0, r1, r2, r3, lr}
  40399a:	f7ff ffc9 	bl	403930 <__cmpsf2>
  40399e:	2800      	cmp	r0, #0
  4039a0:	bf48      	it	mi
  4039a2:	f110 0f00 	cmnmi.w	r0, #0
  4039a6:	bd0f      	pop	{r0, r1, r2, r3, pc}

004039a8 <__aeabi_fcmpeq>:
  4039a8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039ac:	f7ff fff4 	bl	403998 <__aeabi_cfcmpeq>
  4039b0:	bf0c      	ite	eq
  4039b2:	2001      	moveq	r0, #1
  4039b4:	2000      	movne	r0, #0
  4039b6:	f85d fb08 	ldr.w	pc, [sp], #8
  4039ba:	bf00      	nop

004039bc <__aeabi_fcmplt>:
  4039bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039c0:	f7ff ffea 	bl	403998 <__aeabi_cfcmpeq>
  4039c4:	bf34      	ite	cc
  4039c6:	2001      	movcc	r0, #1
  4039c8:	2000      	movcs	r0, #0
  4039ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4039ce:	bf00      	nop

004039d0 <__aeabi_fcmple>:
  4039d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039d4:	f7ff ffe0 	bl	403998 <__aeabi_cfcmpeq>
  4039d8:	bf94      	ite	ls
  4039da:	2001      	movls	r0, #1
  4039dc:	2000      	movhi	r0, #0
  4039de:	f85d fb08 	ldr.w	pc, [sp], #8
  4039e2:	bf00      	nop

004039e4 <__aeabi_fcmpge>:
  4039e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039e8:	f7ff ffd2 	bl	403990 <__aeabi_cfrcmple>
  4039ec:	bf94      	ite	ls
  4039ee:	2001      	movls	r0, #1
  4039f0:	2000      	movhi	r0, #0
  4039f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4039f6:	bf00      	nop

004039f8 <__aeabi_fcmpgt>:
  4039f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4039fc:	f7ff ffc8 	bl	403990 <__aeabi_cfrcmple>
  403a00:	bf34      	ite	cc
  403a02:	2001      	movcc	r0, #1
  403a04:	2000      	movcs	r0, #0
  403a06:	f85d fb08 	ldr.w	pc, [sp], #8
  403a0a:	bf00      	nop

00403a0c <__aeabi_fcmpun>:
  403a0c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403a10:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403a14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403a18:	d102      	bne.n	403a20 <__aeabi_fcmpun+0x14>
  403a1a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403a1e:	d108      	bne.n	403a32 <__aeabi_fcmpun+0x26>
  403a20:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403a24:	d102      	bne.n	403a2c <__aeabi_fcmpun+0x20>
  403a26:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403a2a:	d102      	bne.n	403a32 <__aeabi_fcmpun+0x26>
  403a2c:	f04f 0000 	mov.w	r0, #0
  403a30:	4770      	bx	lr
  403a32:	f04f 0001 	mov.w	r0, #1
  403a36:	4770      	bx	lr

00403a38 <__aeabi_f2uiz>:
  403a38:	0042      	lsls	r2, r0, #1
  403a3a:	d20e      	bcs.n	403a5a <__aeabi_f2uiz+0x22>
  403a3c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403a40:	d30b      	bcc.n	403a5a <__aeabi_f2uiz+0x22>
  403a42:	f04f 039e 	mov.w	r3, #158	; 0x9e
  403a46:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403a4a:	d409      	bmi.n	403a60 <__aeabi_f2uiz+0x28>
  403a4c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403a50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403a54:	fa23 f002 	lsr.w	r0, r3, r2
  403a58:	4770      	bx	lr
  403a5a:	f04f 0000 	mov.w	r0, #0
  403a5e:	4770      	bx	lr
  403a60:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403a64:	d101      	bne.n	403a6a <__aeabi_f2uiz+0x32>
  403a66:	0242      	lsls	r2, r0, #9
  403a68:	d102      	bne.n	403a70 <__aeabi_f2uiz+0x38>
  403a6a:	f04f 30ff 	mov.w	r0, #4294967295
  403a6e:	4770      	bx	lr
  403a70:	f04f 0000 	mov.w	r0, #0
  403a74:	4770      	bx	lr
  403a76:	bf00      	nop

00403a78 <__errno>:
  403a78:	4b01      	ldr	r3, [pc, #4]	; (403a80 <__errno+0x8>)
  403a7a:	6818      	ldr	r0, [r3, #0]
  403a7c:	4770      	bx	lr
  403a7e:	bf00      	nop
  403a80:	2000000c 	.word	0x2000000c

00403a84 <__libc_init_array>:
  403a84:	b570      	push	{r4, r5, r6, lr}
  403a86:	4e0f      	ldr	r6, [pc, #60]	; (403ac4 <__libc_init_array+0x40>)
  403a88:	4d0f      	ldr	r5, [pc, #60]	; (403ac8 <__libc_init_array+0x44>)
  403a8a:	1b76      	subs	r6, r6, r5
  403a8c:	10b6      	asrs	r6, r6, #2
  403a8e:	bf18      	it	ne
  403a90:	2400      	movne	r4, #0
  403a92:	d005      	beq.n	403aa0 <__libc_init_array+0x1c>
  403a94:	3401      	adds	r4, #1
  403a96:	f855 3b04 	ldr.w	r3, [r5], #4
  403a9a:	4798      	blx	r3
  403a9c:	42a6      	cmp	r6, r4
  403a9e:	d1f9      	bne.n	403a94 <__libc_init_array+0x10>
  403aa0:	4e0a      	ldr	r6, [pc, #40]	; (403acc <__libc_init_array+0x48>)
  403aa2:	4d0b      	ldr	r5, [pc, #44]	; (403ad0 <__libc_init_array+0x4c>)
  403aa4:	1b76      	subs	r6, r6, r5
  403aa6:	f000 f905 	bl	403cb4 <_init>
  403aaa:	10b6      	asrs	r6, r6, #2
  403aac:	bf18      	it	ne
  403aae:	2400      	movne	r4, #0
  403ab0:	d006      	beq.n	403ac0 <__libc_init_array+0x3c>
  403ab2:	3401      	adds	r4, #1
  403ab4:	f855 3b04 	ldr.w	r3, [r5], #4
  403ab8:	4798      	blx	r3
  403aba:	42a6      	cmp	r6, r4
  403abc:	d1f9      	bne.n	403ab2 <__libc_init_array+0x2e>
  403abe:	bd70      	pop	{r4, r5, r6, pc}
  403ac0:	bd70      	pop	{r4, r5, r6, pc}
  403ac2:	bf00      	nop
  403ac4:	00403cc0 	.word	0x00403cc0
  403ac8:	00403cc0 	.word	0x00403cc0
  403acc:	00403cc8 	.word	0x00403cc8
  403ad0:	00403cc0 	.word	0x00403cc0

00403ad4 <memset>:
  403ad4:	b470      	push	{r4, r5, r6}
  403ad6:	0786      	lsls	r6, r0, #30
  403ad8:	d046      	beq.n	403b68 <memset+0x94>
  403ada:	1e54      	subs	r4, r2, #1
  403adc:	2a00      	cmp	r2, #0
  403ade:	d041      	beq.n	403b64 <memset+0x90>
  403ae0:	b2ca      	uxtb	r2, r1
  403ae2:	4603      	mov	r3, r0
  403ae4:	e002      	b.n	403aec <memset+0x18>
  403ae6:	f114 34ff 	adds.w	r4, r4, #4294967295
  403aea:	d33b      	bcc.n	403b64 <memset+0x90>
  403aec:	f803 2b01 	strb.w	r2, [r3], #1
  403af0:	079d      	lsls	r5, r3, #30
  403af2:	d1f8      	bne.n	403ae6 <memset+0x12>
  403af4:	2c03      	cmp	r4, #3
  403af6:	d92e      	bls.n	403b56 <memset+0x82>
  403af8:	b2cd      	uxtb	r5, r1
  403afa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403afe:	2c0f      	cmp	r4, #15
  403b00:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403b04:	d919      	bls.n	403b3a <memset+0x66>
  403b06:	f103 0210 	add.w	r2, r3, #16
  403b0a:	4626      	mov	r6, r4
  403b0c:	3e10      	subs	r6, #16
  403b0e:	2e0f      	cmp	r6, #15
  403b10:	f842 5c10 	str.w	r5, [r2, #-16]
  403b14:	f842 5c0c 	str.w	r5, [r2, #-12]
  403b18:	f842 5c08 	str.w	r5, [r2, #-8]
  403b1c:	f842 5c04 	str.w	r5, [r2, #-4]
  403b20:	f102 0210 	add.w	r2, r2, #16
  403b24:	d8f2      	bhi.n	403b0c <memset+0x38>
  403b26:	f1a4 0210 	sub.w	r2, r4, #16
  403b2a:	f022 020f 	bic.w	r2, r2, #15
  403b2e:	f004 040f 	and.w	r4, r4, #15
  403b32:	3210      	adds	r2, #16
  403b34:	2c03      	cmp	r4, #3
  403b36:	4413      	add	r3, r2
  403b38:	d90d      	bls.n	403b56 <memset+0x82>
  403b3a:	461e      	mov	r6, r3
  403b3c:	4622      	mov	r2, r4
  403b3e:	3a04      	subs	r2, #4
  403b40:	2a03      	cmp	r2, #3
  403b42:	f846 5b04 	str.w	r5, [r6], #4
  403b46:	d8fa      	bhi.n	403b3e <memset+0x6a>
  403b48:	1f22      	subs	r2, r4, #4
  403b4a:	f022 0203 	bic.w	r2, r2, #3
  403b4e:	3204      	adds	r2, #4
  403b50:	4413      	add	r3, r2
  403b52:	f004 0403 	and.w	r4, r4, #3
  403b56:	b12c      	cbz	r4, 403b64 <memset+0x90>
  403b58:	b2c9      	uxtb	r1, r1
  403b5a:	441c      	add	r4, r3
  403b5c:	f803 1b01 	strb.w	r1, [r3], #1
  403b60:	429c      	cmp	r4, r3
  403b62:	d1fb      	bne.n	403b5c <memset+0x88>
  403b64:	bc70      	pop	{r4, r5, r6}
  403b66:	4770      	bx	lr
  403b68:	4614      	mov	r4, r2
  403b6a:	4603      	mov	r3, r0
  403b6c:	e7c2      	b.n	403af4 <memset+0x20>
  403b6e:	bf00      	nop

00403b70 <register_fini>:
  403b70:	4b02      	ldr	r3, [pc, #8]	; (403b7c <register_fini+0xc>)
  403b72:	b113      	cbz	r3, 403b7a <register_fini+0xa>
  403b74:	4802      	ldr	r0, [pc, #8]	; (403b80 <register_fini+0x10>)
  403b76:	f000 b805 	b.w	403b84 <atexit>
  403b7a:	4770      	bx	lr
  403b7c:	00000000 	.word	0x00000000
  403b80:	00403b91 	.word	0x00403b91

00403b84 <atexit>:
  403b84:	2300      	movs	r3, #0
  403b86:	4601      	mov	r1, r0
  403b88:	461a      	mov	r2, r3
  403b8a:	4618      	mov	r0, r3
  403b8c:	f000 b81e 	b.w	403bcc <__register_exitproc>

00403b90 <__libc_fini_array>:
  403b90:	b538      	push	{r3, r4, r5, lr}
  403b92:	4c0a      	ldr	r4, [pc, #40]	; (403bbc <__libc_fini_array+0x2c>)
  403b94:	4d0a      	ldr	r5, [pc, #40]	; (403bc0 <__libc_fini_array+0x30>)
  403b96:	1b64      	subs	r4, r4, r5
  403b98:	10a4      	asrs	r4, r4, #2
  403b9a:	d00a      	beq.n	403bb2 <__libc_fini_array+0x22>
  403b9c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403ba0:	3b01      	subs	r3, #1
  403ba2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403ba6:	3c01      	subs	r4, #1
  403ba8:	f855 3904 	ldr.w	r3, [r5], #-4
  403bac:	4798      	blx	r3
  403bae:	2c00      	cmp	r4, #0
  403bb0:	d1f9      	bne.n	403ba6 <__libc_fini_array+0x16>
  403bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403bb6:	f000 b887 	b.w	403cc8 <_fini>
  403bba:	bf00      	nop
  403bbc:	00403cd8 	.word	0x00403cd8
  403bc0:	00403cd4 	.word	0x00403cd4

00403bc4 <__retarget_lock_acquire_recursive>:
  403bc4:	4770      	bx	lr
  403bc6:	bf00      	nop

00403bc8 <__retarget_lock_release_recursive>:
  403bc8:	4770      	bx	lr
  403bca:	bf00      	nop

00403bcc <__register_exitproc>:
  403bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403bd0:	4d2c      	ldr	r5, [pc, #176]	; (403c84 <__register_exitproc+0xb8>)
  403bd2:	4606      	mov	r6, r0
  403bd4:	6828      	ldr	r0, [r5, #0]
  403bd6:	4698      	mov	r8, r3
  403bd8:	460f      	mov	r7, r1
  403bda:	4691      	mov	r9, r2
  403bdc:	f7ff fff2 	bl	403bc4 <__retarget_lock_acquire_recursive>
  403be0:	4b29      	ldr	r3, [pc, #164]	; (403c88 <__register_exitproc+0xbc>)
  403be2:	681c      	ldr	r4, [r3, #0]
  403be4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403be8:	2b00      	cmp	r3, #0
  403bea:	d03e      	beq.n	403c6a <__register_exitproc+0x9e>
  403bec:	685a      	ldr	r2, [r3, #4]
  403bee:	2a1f      	cmp	r2, #31
  403bf0:	dc1c      	bgt.n	403c2c <__register_exitproc+0x60>
  403bf2:	f102 0e01 	add.w	lr, r2, #1
  403bf6:	b176      	cbz	r6, 403c16 <__register_exitproc+0x4a>
  403bf8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403bfc:	2401      	movs	r4, #1
  403bfe:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403c02:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403c06:	4094      	lsls	r4, r2
  403c08:	4320      	orrs	r0, r4
  403c0a:	2e02      	cmp	r6, #2
  403c0c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403c10:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403c14:	d023      	beq.n	403c5e <__register_exitproc+0x92>
  403c16:	3202      	adds	r2, #2
  403c18:	f8c3 e004 	str.w	lr, [r3, #4]
  403c1c:	6828      	ldr	r0, [r5, #0]
  403c1e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403c22:	f7ff ffd1 	bl	403bc8 <__retarget_lock_release_recursive>
  403c26:	2000      	movs	r0, #0
  403c28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c2c:	4b17      	ldr	r3, [pc, #92]	; (403c8c <__register_exitproc+0xc0>)
  403c2e:	b30b      	cbz	r3, 403c74 <__register_exitproc+0xa8>
  403c30:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403c34:	f3af 8000 	nop.w
  403c38:	4603      	mov	r3, r0
  403c3a:	b1d8      	cbz	r0, 403c74 <__register_exitproc+0xa8>
  403c3c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403c40:	6002      	str	r2, [r0, #0]
  403c42:	2100      	movs	r1, #0
  403c44:	6041      	str	r1, [r0, #4]
  403c46:	460a      	mov	r2, r1
  403c48:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403c4c:	f04f 0e01 	mov.w	lr, #1
  403c50:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403c54:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403c58:	2e00      	cmp	r6, #0
  403c5a:	d0dc      	beq.n	403c16 <__register_exitproc+0x4a>
  403c5c:	e7cc      	b.n	403bf8 <__register_exitproc+0x2c>
  403c5e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403c62:	430c      	orrs	r4, r1
  403c64:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403c68:	e7d5      	b.n	403c16 <__register_exitproc+0x4a>
  403c6a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403c6e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403c72:	e7bb      	b.n	403bec <__register_exitproc+0x20>
  403c74:	6828      	ldr	r0, [r5, #0]
  403c76:	f7ff ffa7 	bl	403bc8 <__retarget_lock_release_recursive>
  403c7a:	f04f 30ff 	mov.w	r0, #4294967295
  403c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c82:	bf00      	nop
  403c84:	20000438 	.word	0x20000438
  403c88:	00403cb0 	.word	0x00403cb0
  403c8c:	00000000 	.word	0x00000000
  403c90:	00776f70 	.word	0x00776f70
  403c94:	74727173 	.word	0x74727173
  403c98:	00000066 	.word	0x00000066
  403c9c:	00000000 	.word	0x00000000

00403ca0 <TWO52>:
  403ca0:	00000000 43300000 00000000 c3300000     ......0C......0.

00403cb0 <_global_impure_ptr>:
  403cb0:	20000010                                ... 

00403cb4 <_init>:
  403cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403cb6:	bf00      	nop
  403cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403cba:	bc08      	pop	{r3}
  403cbc:	469e      	mov	lr, r3
  403cbe:	4770      	bx	lr

00403cc0 <__init_array_start>:
  403cc0:	00403b71 	.word	0x00403b71

00403cc4 <__frame_dummy_init_array_entry>:
  403cc4:	004000f1                                ..@.

00403cc8 <_fini>:
  403cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403cca:	bf00      	nop
  403ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403cce:	bc08      	pop	{r3}
  403cd0:	469e      	mov	lr, r3
  403cd2:	4770      	bx	lr

00403cd4 <__fini_array_start>:
  403cd4:	004000cd 	.word	0x004000cd
