<head>
<link type="text/css" rel="stylesheet" href="stylesheets/main.css" />
</head>
<body>
<center> <div class="idcard">
  <div class="cardimage"><img src="https://i.ibb.co/XDG5kZ8/44359090-247579859215996-3696274977794511444-n.png" style="width:90%;"></div>
  <h3>Nisa BostancÄ±</h3>
  <h4><b>MSc Student</b> @ TOBB ETU<br>
    <span style="font-size:1rem;">email: f.bostanci [at] etu.edu.tr</span></h4>
  <a href="https://github.com/nisabostanci">github.</a> | <a href="https://www.linkedin.com/in/nisa-bostanci" style="">linkedin.</a>
   </div>
 <div id="content">
  <div class="contentarea" style="height:100%;">
    <div class="contenttxt">
      <h1>ABOUT</h1>
      I am currently a Research and Teaching Assistant at <a href="https://www.etu.edu.tr">TOBB University of Economics and Technology</a>. I am broadly interested in <emph>computer architecture</emph>. I worked on memory (DRAM and hybrid memory systems), and hardware software codesigns, and I am currently interested in hardware security and machine learning solutions for computer architecture problems. Most recently, my paper  <emph>"DR-STRANGE: End-to-End System Design for DRAM True Random Number Generators"</emph> got accepted to <a href="https://hpca-conf.org/2022/">HPCA 2022</a>. 
      
      <p>I joined <a href="https://www.kasirgalabs.com/en/">Kasirga Microprocessors' Lab</a> in 2016 during my first year as a Bachelor's student at TOBB ETU. Since then, I had the chance to work on many exciting projects including two <emph>RISC-V</emph> processor design projects using <emph>Chisel3</emph> and <emph>Verilog</emph>. Besides the hardware design projects, I worked on system- and memory-level simulation using system and DRAM simulators for an <emph>energy-efficient DRAM refresh mechanism</emph> project.
  
      <p>I joined <a href="https://safari.ethz.ch/">Safari Research Group</a> led by <a href="https://people.inf.ethz.ch/omutlu/">Prof. Onur Mutlu</a> at <a href="https://ethz.ch/de.html">ETH Zurich </a>in 2018. During my internships, I worked <i>(i)</i> on  a hardware design project focused on cross-layer communication, and <i>(ii)</i> on software tools to enable accurate and fast system-level simulation. I contributed to <a href="https://arxiv.org/abs/2105.08123">a metadata management infrastructure</a> project that has a RISC-V prototype. I built <emph>a CPU and memory trace generator tool</emph> based on <emph>Intel Pin</emph> to alleviate simulation overheads and created data dependency and cache models to increase simulation accuracy. I also worked on extending <a href="https://github.com/CMU-SAFARI/ramulator">Ramulator</a>, a cycle accurate DRAM simulator, with emerging memory technologies such as <emph>STT-RAM</emph> and <emph>PCM</emph> enabling accurate simulations for these devices. 
   <div class="divider">   </div>
      <h1>Publications</h1>
      (1) <u>N. Bostanci</u>, A. Olgun, L. Orosa, A. G. Yaglikci, J. S. Kim, H. Hassan, O. Ergin, and O. Mutlu, 
"DR-STRANGE: End-to-End System Design for DRAM-based True Random Number Generators", The 28th IEEE International Symposium on High-Performance Computer Architecture (HPCA-28), Accepted, 2022. (No preprint available) <br>
      (2) A. Olgun, M. Patel, A. G. Yaglikci, H. Luo, J. S. Kim, <u>N. Bostanci</u>, N. Vijaykumar, O. Ergin, and O. Mutlu,  "QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips,", 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021, pp. 944-957, doi: 10.1109/ISCA52012.2021.00078. (Link: https://arxiv.org/abs/2105.08955)<br>
      (3) N. Vijaykumar, A. Olgun, K. Kanellopoulos, <u>N. Bostanci</u>, H. Hassan, M. Lotfi, P. B. Gibbons, and O. Mutlu, "MetaSys: A Practical Open-Source Metadata Management System to Implement and Evaluate Cross-Layer Optimizations." arXiv preprint arXiv:2105.08123 (2021). <br>
(Link: https://arxiv.org/abs/2105.08123)
    </div>
   </div>
  </div>
</center>
</body>
