FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/* Altera TSE SGDMA and MSGDMA Linux driver
 * Copyright (C) 2014 Altera Corporation. All rights reserved
 */
/* bench 26723.3.0 dad3c1c47f04 */
/* bench 26723.3.1 3377d9db852a */
/* bench 26723.3.2 027ef6d18eed */
/* bench 26723.3.3 f1fa0af538c8 */
/* bench 26723.3.4 0d5a1a147049 */
/* bench 26723.3.5 ec6ddb7a3849 */
/* bench 26723.3.6 fd41b89b3a15 */
/* bench 26723.3.7 53ed26550fd2 */
/* bench 26723.3.8 01858e93638e */
#include "altera_utils.h"

void tse_set_bit(void __iomem *ioaddr, size_t offs, u32 bit_mask)
{
	u32 value = csrrd32(ioaddr, offs);
	value |= bit_mask;
	csrwr32(value, ioaddr, offs);
}

void tse_clear_bit(void __iomem *ioaddr, size_t offs, u32 bit_mask)
{
	u32 value = csrrd32(ioaddr, offs);
	value &= ~bit_mask;
	csrwr32(value, ioaddr, offs);
}

int tse_bit_is_set(void __iomem *ioaddr, size_t offs, u32 bit_mask)
{
	u32 value = csrrd32(ioaddr, offs);
	return (value & bit_mask) ? 1 : 0;
}

int tse_bit_is_clear(void __iomem *ioaddr, size_t offs, u32 bit_mask)
{
	u32 value = csrrd32(ioaddr, offs);
	return (value & bit_mask) ? 0 : 1;
}
