

================================================================
== Vivado HLS Report for 'dense_forward'
================================================================
* Date:           Mon Jul 15 22:02:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls
* Solution:       default
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.848|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  148610|  148610|  148610|  148610|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  147712|  147712|      1154|          -|          -|   128|    no    |
        | + Loop 1.1  |    1152|    1152|         9|          -|          -|   128|    no    |
        |- Loop 2     |     896|     896|         7|          -|          -|   128|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	12  / (exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 19 [1/1] (1.17ns)   --->   "br label %.loopexit" [src/rnn.cpp:315]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_24, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.33ns)   --->   "%exitcond2 = icmp eq i8 %i, -128" [src/rnn.cpp:315]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.62ns)   --->   "%i_24 = add i8 %i, 1" [src/rnn.cpp:315]   --->   Operation 23 'add' 'i_24' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %1" [src/rnn.cpp:315]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i8 %i to i64" [src/rnn.cpp:317]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %i to i16" [src/rnn.cpp:317]   --->   Operation 26 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dense_output_addr = getelementptr inbounds [128 x float]* @dense_output, i64 0, i64 %tmp" [src/rnn.cpp:317]   --->   Operation 27 'getelementptr' 'dense_output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.17ns)   --->   "br label %2" [src/rnn.cpp:318]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 1.17>
ST_2 : Operation 29 [1/1] (1.17ns)   --->   "br label %.preheader" [src/rnn.cpp:322]   --->   Operation 29 'br' <Predicate = (exitcond2)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%storemerge1 = phi float [ 0.000000e+00, %1 ], [ %tmp_109, %3 ]" [src/rnn.cpp:319]   --->   Operation 30 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %1 ], [ %j_11, %3 ]"   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.41ns)   --->   "store float %storemerge1, float* %dense_output_addr, align 4" [src/rnn.cpp:319]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 33 [1/1] (1.33ns)   --->   "%exitcond1 = icmp eq i8 %j, -128" [src/rnn.cpp:318]   --->   Operation 33 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 34 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.62ns)   --->   "%j_11 = add i8 %j, 1" [src/rnn.cpp:318]   --->   Operation 35 'add' 'j_11' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %3" [src/rnn.cpp:318]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_107 = zext i8 %j to i64" [src/rnn.cpp:319]   --->   Operation 37 'zext' 'tmp_107' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_149 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %j, i7 0)" [src/rnn.cpp:318]   --->   Operation 38 'bitconcatenate' 'tmp_149' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i15 %tmp_149 to i16" [src/rnn.cpp:319]   --->   Operation 39 'zext' 'tmp_162_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.63ns)   --->   "%tmp_151 = add i16 %tmp_cast, %tmp_162_cast" [src/rnn.cpp:319]   --->   Operation 40 'add' 'tmp_151' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i16 %tmp_151 to i64" [src/rnn.cpp:319]   --->   Operation 41 'zext' 'tmp_163_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dense_kernel_addr = getelementptr [16384 x float]* @dense_kernel, i64 0, i64 %tmp_163_cast" [src/rnn.cpp:319]   --->   Operation 42 'getelementptr' 'dense_kernel_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.41ns)   --->   "%dense_kernel_load = load float* %dense_kernel_addr, align 4" [src/rnn.cpp:319]   --->   Operation 43 'load' 'dense_kernel_load' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%h_addr = getelementptr [128 x float]* %h, i64 0, i64 %tmp_107" [src/rnn.cpp:319]   --->   Operation 44 'getelementptr' 'h_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.41ns)   --->   "%h_load = load float* %h_addr, align 4" [src/rnn.cpp:319]   --->   Operation 45 'load' 'h_load' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 47 [1/2] (2.41ns)   --->   "%dense_kernel_load = load float* %dense_kernel_addr, align 4" [src/rnn.cpp:319]   --->   Operation 47 'load' 'dense_kernel_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_4 : Operation 48 [1/2] (2.41ns)   --->   "%h_load = load float* %h_addr, align 4" [src/rnn.cpp:319]   --->   Operation 48 'load' 'h_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 7.59>
ST_5 : Operation 49 [3/3] (7.59ns)   --->   "%tmp_108 = fmul float %dense_kernel_load, %h_load" [src/rnn.cpp:319]   --->   Operation 49 'fmul' 'tmp_108' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 50 [2/3] (7.59ns)   --->   "%tmp_108 = fmul float %dense_kernel_load, %h_load" [src/rnn.cpp:319]   --->   Operation 50 'fmul' 'tmp_108' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.59>
ST_7 : Operation 51 [1/3] (7.59ns)   --->   "%tmp_108 = fmul float %dense_kernel_load, %h_load" [src/rnn.cpp:319]   --->   Operation 51 'fmul' 'tmp_108' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 52 [4/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 52 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 53 [3/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 53 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 54 [2/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 54 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 55 [1/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 55 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [src/rnn.cpp:318]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.41>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%i1 = phi i8 [ %i_25, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.33ns)   --->   "%exitcond = icmp eq i8 %i1, -128" [src/rnn.cpp:322]   --->   Operation 58 'icmp' 'exitcond' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 59 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (1.62ns)   --->   "%i_25 = add i8 %i1, 1" [src/rnn.cpp:322]   --->   Operation 60 'add' 'i_25' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %._crit_edge" [src/rnn.cpp:322]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_105 = zext i8 %i1 to i64" [src/rnn.cpp:324]   --->   Operation 62 'zext' 'tmp_105' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%dense_bias_addr = getelementptr inbounds [128 x float]* @dense_bias, i64 0, i64 %tmp_105" [src/rnn.cpp:324]   --->   Operation 63 'getelementptr' 'dense_bias_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 64 [2/2] (2.41ns)   --->   "%dense_bias_load = load float* %dense_bias_addr, align 4" [src/rnn.cpp:324]   --->   Operation 64 'load' 'dense_bias_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%dense_output_addr_1 = getelementptr inbounds [128 x float]* @dense_output, i64 0, i64 %tmp_105" [src/rnn.cpp:324]   --->   Operation 65 'getelementptr' 'dense_output_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (2.41ns)   --->   "%dense_output_load = load float* %dense_output_addr_1, align 4" [src/rnn.cpp:324]   --->   Operation 66 'load' 'dense_output_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [src/rnn.cpp:331]   --->   Operation 67 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.41>
ST_13 : Operation 68 [1/2] (2.41ns)   --->   "%dense_bias_load = load float* %dense_bias_addr, align 4" [src/rnn.cpp:324]   --->   Operation 68 'load' 'dense_bias_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_13 : Operation 69 [1/2] (2.41ns)   --->   "%dense_output_load = load float* %dense_output_addr_1, align 4" [src/rnn.cpp:324]   --->   Operation 69 'load' 'dense_output_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 4> <Delay = 7.28>
ST_14 : Operation 70 [4/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 70 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 7.28>
ST_15 : Operation 71 [3/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 71 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 7.28>
ST_16 : Operation 72 [2/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 72 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 7.28>
ST_17 : Operation 73 [1/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 73 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 7.84>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_106_to_int = bitcast float %tmp_106 to i32" [src/rnn.cpp:326]   --->   Operation 74 'bitcast' 'tmp_106_to_int' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_106_to_int, i32 23, i32 30)" [src/rnn.cpp:326]   --->   Operation 75 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i32 %tmp_106_to_int to i23" [src/rnn.cpp:326]   --->   Operation 76 'trunc' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (1.33ns)   --->   "%notlhs = icmp ne i8 %tmp_145, -1" [src/rnn.cpp:326]   --->   Operation 77 'icmp' 'notlhs' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (1.83ns)   --->   "%notrhs = icmp eq i23 %tmp_150, 0" [src/rnn.cpp:326]   --->   Operation 78 'icmp' 'notrhs' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_s = or i1 %notrhs, %notlhs" [src/rnn.cpp:326]   --->   Operation 79 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [1/1] (4.71ns)   --->   "%tmp_147 = fcmp olt float %tmp_106, 0.000000e+00" [src/rnn.cpp:326]   --->   Operation 80 'fcmp' 'tmp_147' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_148 = and i1 %tmp_s, %tmp_147" [src/rnn.cpp:326]   --->   Operation 81 'and' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.71ns) (out node of the LUT)   --->   "%storemerge = select i1 %tmp_148, float 0.000000e+00, float %tmp_106" [src/rnn.cpp:326]   --->   Operation 82 'select' 'storemerge' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (2.41ns)   --->   "store float %storemerge, float* %dense_output_addr_1, align 4" [src/rnn.cpp:324]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [src/rnn.cpp:322]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:315) [7]  (1.18 ns)

 <State 2>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:315) [7]  (0 ns)
	'add' operation ('i', src/rnn.cpp:315) [10]  (1.63 ns)

 <State 3>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:318) [19]  (0 ns)
	'add' operation ('tmp_151', src/rnn.cpp:319) [29]  (1.63 ns)
	'getelementptr' operation ('dense_kernel_addr', src/rnn.cpp:319) [31]  (0 ns)
	'load' operation ('dense_kernel_load', src/rnn.cpp:319) on array 'dense_kernel' [32]  (2.42 ns)

 <State 4>: 2.42ns
The critical path consists of the following:
	'load' operation ('dense_kernel_load', src/rnn.cpp:319) on array 'dense_kernel' [32]  (2.42 ns)

 <State 5>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', src/rnn.cpp:319) [35]  (7.59 ns)

 <State 6>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', src/rnn.cpp:319) [35]  (7.59 ns)

 <State 7>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', src/rnn.cpp:319) [35]  (7.59 ns)

 <State 8>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_109', src/rnn.cpp:319) [36]  (7.28 ns)

 <State 9>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_109', src/rnn.cpp:319) [36]  (7.28 ns)

 <State 10>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_109', src/rnn.cpp:319) [36]  (7.28 ns)

 <State 11>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_109', src/rnn.cpp:319) [36]  (7.28 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:322) [43]  (0 ns)
	'getelementptr' operation ('dense_bias_addr', src/rnn.cpp:324) [50]  (0 ns)
	'load' operation ('dense_bias_load', src/rnn.cpp:324) on array 'dense_bias' [51]  (2.42 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	'load' operation ('dense_bias_load', src/rnn.cpp:324) on array 'dense_bias' [51]  (2.42 ns)

 <State 14>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_106', src/rnn.cpp:324) [54]  (7.28 ns)

 <State 15>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_106', src/rnn.cpp:324) [54]  (7.28 ns)

 <State 16>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_106', src/rnn.cpp:324) [54]  (7.28 ns)

 <State 17>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_106', src/rnn.cpp:324) [54]  (7.28 ns)

 <State 18>: 7.85ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', src/rnn.cpp:326) [61]  (4.72 ns)
	'and' operation ('tmp_148', src/rnn.cpp:326) [62]  (0 ns)
	'select' operation ('storemerge', src/rnn.cpp:326) [63]  (0.712 ns)
	'store' operation (src/rnn.cpp:324) of variable 'storemerge', src/rnn.cpp:326 on array 'dense_output' [64]  (2.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
