Command: synth_design -mode out_of_context -flatten_hierarchy full -top sap -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28578 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.211 ; gain = 163.137 ; free physical = 6653 ; free virtual = 31164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sap' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:25]
INFO: [Synth 8-3491] module 'AC' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:11' bound to instance 'Accumulator' of component 'AC' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:179]
INFO: [Synth 8-638] synthesizing module 'AC' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AC' (1#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:11' bound to instance 'AddSub' of component 'ALU' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:19]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:24]
WARNING: [Synth 8-614] signal 'sub' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:19]
INFO: [Synth 8-3491] module 'B_Reg' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:10' bound to instance 'BReg' of component 'B_Reg' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:197]
INFO: [Synth 8-638] synthesizing module 'B_Reg' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'B_Reg' (3#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:18]
INFO: [Synth 8-3491] module 'CU' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:14' bound to instance 'CPU' of component 'CU' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:205]
INFO: [Synth 8-638] synthesizing module 'CU' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CU' (4#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:29]
INFO: [Synth 8-3491] module 'IR' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:20' bound to instance 'IRReg' of component 'IR' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:215]
INFO: [Synth 8-638] synthesizing module 'IR' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:30]
WARNING: [Synth 8-614] signal 'd' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:30]
INFO: [Synth 8-3491] module 'IRDec' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:8' bound to instance 'IRDecoder' of component 'IRDec' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:225]
INFO: [Synth 8-638] synthesizing module 'IRDec' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IRDec' (6#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:18]
INFO: [Synth 8-3491] module 'MAR' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:11' bound to instance 'MemoryAddressReg' of component 'MAR' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MAR' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MAR' (7#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:19]
INFO: [Synth 8-3491] module 'PC' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:14' bound to instance 'ProgramCounter' of component 'PC' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:242]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:22]
INFO: [Synth 8-3491] module 'ROM_16_8' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:10' bound to instance 'ROM' of component 'ROM_16_8' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:250]
INFO: [Synth 8-638] synthesizing module 'ROM_16_8' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:16]
WARNING: [Synth 8-614] signal 'rom' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ROM_16_8' (9#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:16]
INFO: [Synth 8-3491] module 'O' declared at '/home/sean/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:9' bound to instance 'OReg' of component 'O' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:256]
INFO: [Synth 8-638] synthesizing module 'O' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'O' (10#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sap' (11#1) [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:25]
WARNING: [Synth 8-3331] design AC has unconnected port ea
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.648 ; gain = 203.574 ; free physical = 6611 ; free virtual = 31122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.648 ; gain = 203.574 ; free physical = 6611 ; free virtual = 31122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1096.652 ; gain = 211.578 ; free physical = 6611 ; free virtual = 31122
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'q_data_reg[7:0]' into 'q_alu_reg[7:0]' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:27]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [/home/sean/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.668 ; gain = 227.594 ; free physical = 6585 ; free virtual = 31096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AC 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module B_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module IRDec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MAR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ROM_16_8 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module O 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.676 ; gain = 302.602 ; free physical = 6493 ; free virtual = 30998
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.684 ; gain = 310.609 ; free physical = 6486 ; free virtual = 30991
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.684 ; gain = 310.609 ; free physical = 6486 ; free virtual = 30991

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (IRDecoder/instruction_reg[4]) is unused and will be removed from module sap.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_7' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     3|
|3     |LUT2   |     9|
|4     |LUT3   |     2|
|5     |LUT4   |    32|
|6     |LUT6   |    18|
|7     |FDCE   |    40|
|8     |LD     |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   111|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.715 ; gain = 328.641 ; free physical = 6469 ; free virtual = 30974
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.715 ; gain = 239.500 ; free physical = 6469 ; free virtual = 30974
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.723 ; gain = 328.648 ; free physical = 6469 ; free virtual = 30974
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 7 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.586 ; gain = 412.957 ; free physical = 6402 ; free virtual = 30908
