@W: MT530 :"e:\practice\hello_regs\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v":51:4:51:9|Found inferred clock hello_regs_FCCC_0_FCCC|GL1_net_inferred_clock which controls 209 sequential elements including CoreAPB3_0.g_iaddr_reg\.genblk3\.iaddr_reg.IADDR_REG[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
