Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 16:19:56 2015
| Host              : xsjrdevl11 running 64-bit Red Hat Enterprise Linux Workstation release 6.1 (Santiago)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : LU64PEEng
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[13]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.104ns (50.937%)  route 0.100ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[13]/Q
                         net (fo=2, unplaced)         0.100     0.924    DTU/mem_addr5_reg[13]
                         SRL16E                                       r  DTU/mem_addr2_reg[13]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[13]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[13]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[17]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.104ns (50.937%)  route 0.100ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[17]/Q
                         net (fo=2, unplaced)         0.100     0.924    DTU/mem_addr5_reg[17]
                         SRL16E                                       r  DTU/mem_addr2_reg[17]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[17]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[17]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[21]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.104ns (50.937%)  route 0.100ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[21]/Q
                         net (fo=2, unplaced)         0.100     0.924    DTU/mem_addr5_reg[21]
                         SRL16E                                       r  DTU/mem_addr2_reg[21]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[21]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[21]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[5]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.104ns (50.937%)  route 0.100ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[5]/Q
                         net (fo=2, unplaced)         0.100     0.924    DTU/mem_addr5_reg[5]
                         SRL16E                                       r  DTU/mem_addr2_reg[5]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[5]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[5]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[9]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.104ns (50.937%)  route 0.100ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[9]/Q
                         net (fo=2, unplaced)         0.100     0.924    DTU/mem_addr5_reg[9]
                         SRL16E                                       r  DTU/mem_addr2_reg[9]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[9]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[9]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[0]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.569%)  route 0.102ns (49.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.925    DTU/mem_addr5_reg[0]
                         SRL16E                                       r  DTU/mem_addr2_reg[0]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[0]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[0]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[12]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.569%)  route 0.102ns (49.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[12]/Q
                         net (fo=2, unplaced)         0.102     0.925    DTU/mem_addr5_reg[12]
                         SRL16E                                       r  DTU/mem_addr2_reg[12]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[12]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[12]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[16]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.569%)  route 0.102ns (49.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[16]/Q
                         net (fo=2, unplaced)         0.102     0.925    DTU/mem_addr5_reg[16]
                         SRL16E                                       r  DTU/mem_addr2_reg[16]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[16]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[16]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[20]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.569%)  route 0.102ns (49.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[20]/Q
                         net (fo=2, unplaced)         0.102     0.925    DTU/mem_addr5_reg[20]
                         SRL16E                                       r  DTU/mem_addr2_reg[20]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[20]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[20]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DTU/mem_addr2_reg[4]_srl3___mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.569%)  route 0.102ns (49.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.231     0.720    DTU/clk
                                                                      r  DTU/mem_addr5_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  DTU/mem_addr5_reg[4]/Q
                         net (fo=2, unplaced)         0.102     0.925    DTU/mem_addr5_reg[4]
                         SRL16E                                       r  DTU/mem_addr2_reg[4]_srl3___mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=43684, unplaced)     0.243     0.915    DTU/clk
                                                                      r  DTU/mem_addr2_reg[4]_srl3___mem_addr2_reg_r/CLK
                         clock pessimism             -0.183     0.732    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    DTU/mem_addr2_reg[4]_srl3___mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.091    




