// Seed: 227602861
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri id_10,
    output wire id_11,
    input tri0 id_12,
    input wire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output tri id_17,
    input wor id_18,
    output wire id_19,
    output wand id_20,
    input tri0 id_21
);
  id_23(
      1
  );
  wire id_24;
  logic [7:0] id_25;
  wand id_26;
  wire id_27;
  wire id_28;
  parameter id_29 = -1;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_27,
      id_28,
      id_27,
      id_24,
      id_24,
      id_26,
      id_24
  );
  id_30 :
  assert property (@(posedge id_10) -1)
  else $display;
  tri id_31, id_32;
  assign id_25[-1] = -1;
  uwire id_33;
  assign id_14 = 1;
  wire id_34, id_35;
  wire id_36, id_37;
  wire id_38;
  wire id_39, id_40;
  assign id_19 = 1;
  wire id_41;
endmodule
