#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f30f80c6c0 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 3;
 .timescale 0 0;
v0x55f30f823f90_0 .var "CLOCK", 0 0;
v0x55f30f824080_0 .net "inst", 31 0, v0x55f30f8230f0_0;  1 drivers
v0x55f30f824190_0 .var "rst", 0 0;
S_0x55f30f80c840 .scope module, "inst_fetch_tb" "inst_fetch" 2 23, 3 4 0, S_0x55f30f80c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55f30f823b40_0 .net "ce_wire", 0 0, v0x55f30f7e3b00_0;  1 drivers
v0x55f30f823c30_0 .net "clk_i", 0 0, v0x55f30f823f90_0;  1 drivers
v0x55f30f823cf0_0 .net "inst_o", 31 0, v0x55f30f8230f0_0;  alias, 1 drivers
v0x55f30f823d90_0 .net "pc_wire", 31 0, v0x55f30f822850_0;  1 drivers
v0x55f30f823e80_0 .net "rst_i", 0 0, v0x55f30f824190_0;  1 drivers
S_0x55f30f806470 .scope module, "pc_reg0" "pc_reg" 3 12, 4 13 0, S_0x55f30f80c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /OUTPUT 32 "pc_o"
    .port_info 3 /OUTPUT 1 "ce_o"
v0x55f30f7e3b00_0 .var "ce_o", 0 0;
v0x55f30f822790_0 .net "clk_i", 0 0, v0x55f30f823f90_0;  alias, 1 drivers
v0x55f30f822850_0 .var "pc_o", 31 0;
v0x55f30f822910_0 .net "rst_i", 0 0, v0x55f30f824190_0;  alias, 1 drivers
E_0x55f30f7d08d0 .event posedge, v0x55f30f822790_0;
S_0x55f30f822a50 .scope module, "rom0" "rom" 3 19, 5 14 0, S_0x55f30f80c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55f30f822ed0_0 .net "addr_i", 31 0, v0x55f30f822850_0;  alias, 1 drivers
v0x55f30f822fb0_0 .net "ce_i", 0 0, v0x55f30f7e3b00_0;  alias, 1 drivers
v0x55f30f823050_0 .var/i "i", 31 0;
v0x55f30f8230f0_0 .var "inst_o", 31 0;
v0x55f30f8231b0 .array "rom", 0 63, 31 0;
v0x55f30f8231b0_0 .array/port v0x55f30f8231b0, 0;
v0x55f30f8231b0_1 .array/port v0x55f30f8231b0, 1;
E_0x55f30f805540/0 .event edge, v0x55f30f7e3b00_0, v0x55f30f822850_0, v0x55f30f8231b0_0, v0x55f30f8231b0_1;
v0x55f30f8231b0_2 .array/port v0x55f30f8231b0, 2;
v0x55f30f8231b0_3 .array/port v0x55f30f8231b0, 3;
v0x55f30f8231b0_4 .array/port v0x55f30f8231b0, 4;
v0x55f30f8231b0_5 .array/port v0x55f30f8231b0, 5;
E_0x55f30f805540/1 .event edge, v0x55f30f8231b0_2, v0x55f30f8231b0_3, v0x55f30f8231b0_4, v0x55f30f8231b0_5;
v0x55f30f8231b0_6 .array/port v0x55f30f8231b0, 6;
v0x55f30f8231b0_7 .array/port v0x55f30f8231b0, 7;
v0x55f30f8231b0_8 .array/port v0x55f30f8231b0, 8;
v0x55f30f8231b0_9 .array/port v0x55f30f8231b0, 9;
E_0x55f30f805540/2 .event edge, v0x55f30f8231b0_6, v0x55f30f8231b0_7, v0x55f30f8231b0_8, v0x55f30f8231b0_9;
v0x55f30f8231b0_10 .array/port v0x55f30f8231b0, 10;
v0x55f30f8231b0_11 .array/port v0x55f30f8231b0, 11;
v0x55f30f8231b0_12 .array/port v0x55f30f8231b0, 12;
v0x55f30f8231b0_13 .array/port v0x55f30f8231b0, 13;
E_0x55f30f805540/3 .event edge, v0x55f30f8231b0_10, v0x55f30f8231b0_11, v0x55f30f8231b0_12, v0x55f30f8231b0_13;
v0x55f30f8231b0_14 .array/port v0x55f30f8231b0, 14;
v0x55f30f8231b0_15 .array/port v0x55f30f8231b0, 15;
v0x55f30f8231b0_16 .array/port v0x55f30f8231b0, 16;
v0x55f30f8231b0_17 .array/port v0x55f30f8231b0, 17;
E_0x55f30f805540/4 .event edge, v0x55f30f8231b0_14, v0x55f30f8231b0_15, v0x55f30f8231b0_16, v0x55f30f8231b0_17;
v0x55f30f8231b0_18 .array/port v0x55f30f8231b0, 18;
v0x55f30f8231b0_19 .array/port v0x55f30f8231b0, 19;
v0x55f30f8231b0_20 .array/port v0x55f30f8231b0, 20;
v0x55f30f8231b0_21 .array/port v0x55f30f8231b0, 21;
E_0x55f30f805540/5 .event edge, v0x55f30f8231b0_18, v0x55f30f8231b0_19, v0x55f30f8231b0_20, v0x55f30f8231b0_21;
v0x55f30f8231b0_22 .array/port v0x55f30f8231b0, 22;
v0x55f30f8231b0_23 .array/port v0x55f30f8231b0, 23;
v0x55f30f8231b0_24 .array/port v0x55f30f8231b0, 24;
v0x55f30f8231b0_25 .array/port v0x55f30f8231b0, 25;
E_0x55f30f805540/6 .event edge, v0x55f30f8231b0_22, v0x55f30f8231b0_23, v0x55f30f8231b0_24, v0x55f30f8231b0_25;
v0x55f30f8231b0_26 .array/port v0x55f30f8231b0, 26;
v0x55f30f8231b0_27 .array/port v0x55f30f8231b0, 27;
v0x55f30f8231b0_28 .array/port v0x55f30f8231b0, 28;
v0x55f30f8231b0_29 .array/port v0x55f30f8231b0, 29;
E_0x55f30f805540/7 .event edge, v0x55f30f8231b0_26, v0x55f30f8231b0_27, v0x55f30f8231b0_28, v0x55f30f8231b0_29;
v0x55f30f8231b0_30 .array/port v0x55f30f8231b0, 30;
v0x55f30f8231b0_31 .array/port v0x55f30f8231b0, 31;
v0x55f30f8231b0_32 .array/port v0x55f30f8231b0, 32;
v0x55f30f8231b0_33 .array/port v0x55f30f8231b0, 33;
E_0x55f30f805540/8 .event edge, v0x55f30f8231b0_30, v0x55f30f8231b0_31, v0x55f30f8231b0_32, v0x55f30f8231b0_33;
v0x55f30f8231b0_34 .array/port v0x55f30f8231b0, 34;
v0x55f30f8231b0_35 .array/port v0x55f30f8231b0, 35;
v0x55f30f8231b0_36 .array/port v0x55f30f8231b0, 36;
v0x55f30f8231b0_37 .array/port v0x55f30f8231b0, 37;
E_0x55f30f805540/9 .event edge, v0x55f30f8231b0_34, v0x55f30f8231b0_35, v0x55f30f8231b0_36, v0x55f30f8231b0_37;
v0x55f30f8231b0_38 .array/port v0x55f30f8231b0, 38;
v0x55f30f8231b0_39 .array/port v0x55f30f8231b0, 39;
v0x55f30f8231b0_40 .array/port v0x55f30f8231b0, 40;
v0x55f30f8231b0_41 .array/port v0x55f30f8231b0, 41;
E_0x55f30f805540/10 .event edge, v0x55f30f8231b0_38, v0x55f30f8231b0_39, v0x55f30f8231b0_40, v0x55f30f8231b0_41;
v0x55f30f8231b0_42 .array/port v0x55f30f8231b0, 42;
v0x55f30f8231b0_43 .array/port v0x55f30f8231b0, 43;
v0x55f30f8231b0_44 .array/port v0x55f30f8231b0, 44;
v0x55f30f8231b0_45 .array/port v0x55f30f8231b0, 45;
E_0x55f30f805540/11 .event edge, v0x55f30f8231b0_42, v0x55f30f8231b0_43, v0x55f30f8231b0_44, v0x55f30f8231b0_45;
v0x55f30f8231b0_46 .array/port v0x55f30f8231b0, 46;
v0x55f30f8231b0_47 .array/port v0x55f30f8231b0, 47;
v0x55f30f8231b0_48 .array/port v0x55f30f8231b0, 48;
v0x55f30f8231b0_49 .array/port v0x55f30f8231b0, 49;
E_0x55f30f805540/12 .event edge, v0x55f30f8231b0_46, v0x55f30f8231b0_47, v0x55f30f8231b0_48, v0x55f30f8231b0_49;
v0x55f30f8231b0_50 .array/port v0x55f30f8231b0, 50;
v0x55f30f8231b0_51 .array/port v0x55f30f8231b0, 51;
v0x55f30f8231b0_52 .array/port v0x55f30f8231b0, 52;
v0x55f30f8231b0_53 .array/port v0x55f30f8231b0, 53;
E_0x55f30f805540/13 .event edge, v0x55f30f8231b0_50, v0x55f30f8231b0_51, v0x55f30f8231b0_52, v0x55f30f8231b0_53;
v0x55f30f8231b0_54 .array/port v0x55f30f8231b0, 54;
v0x55f30f8231b0_55 .array/port v0x55f30f8231b0, 55;
v0x55f30f8231b0_56 .array/port v0x55f30f8231b0, 56;
v0x55f30f8231b0_57 .array/port v0x55f30f8231b0, 57;
E_0x55f30f805540/14 .event edge, v0x55f30f8231b0_54, v0x55f30f8231b0_55, v0x55f30f8231b0_56, v0x55f30f8231b0_57;
v0x55f30f8231b0_58 .array/port v0x55f30f8231b0, 58;
v0x55f30f8231b0_59 .array/port v0x55f30f8231b0, 59;
v0x55f30f8231b0_60 .array/port v0x55f30f8231b0, 60;
v0x55f30f8231b0_61 .array/port v0x55f30f8231b0, 61;
E_0x55f30f805540/15 .event edge, v0x55f30f8231b0_58, v0x55f30f8231b0_59, v0x55f30f8231b0_60, v0x55f30f8231b0_61;
v0x55f30f8231b0_62 .array/port v0x55f30f8231b0, 62;
v0x55f30f8231b0_63 .array/port v0x55f30f8231b0, 63;
E_0x55f30f805540/16 .event edge, v0x55f30f8231b0_62, v0x55f30f8231b0_63;
E_0x55f30f805540 .event/or E_0x55f30f805540/0, E_0x55f30f805540/1, E_0x55f30f805540/2, E_0x55f30f805540/3, E_0x55f30f805540/4, E_0x55f30f805540/5, E_0x55f30f805540/6, E_0x55f30f805540/7, E_0x55f30f805540/8, E_0x55f30f805540/9, E_0x55f30f805540/10, E_0x55f30f805540/11, E_0x55f30f805540/12, E_0x55f30f805540/13, E_0x55f30f805540/14, E_0x55f30f805540/15, E_0x55f30f805540/16;
    .scope S_0x55f30f806470;
T_0 ;
    %wait E_0x55f30f7d08d0;
    %load/vec4 v0x55f30f822910_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f30f7e3b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f30f7e3b00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f30f806470;
T_1 ;
    %wait E_0x55f30f7d08d0;
    %load/vec4 v0x55f30f7e3b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55f30f822850_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f30f822850_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f30f822850_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f30f822a50;
T_2 ;
    %vpi_call 5 21 "$readmemh", "data/rom.data", v0x55f30f8231b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f30f822a50;
T_3 ;
    %vpi_call 5 24 "$display", "data:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f30f823050_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55f30f823050_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 5 26 "$display", "%d:%h", v0x55f30f823050_0, &A<v0x55f30f8231b0, v0x55f30f823050_0 > {0 0 0};
    %load/vec4 v0x55f30f823050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f30f823050_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x55f30f822a50;
T_4 ;
    %wait E_0x55f30f805540;
    %load/vec4 v0x55f30f822fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v0x55f30f822ed0_0;
    %load/vec4a v0x55f30f8231b0, 4;
    %store/vec4 v0x55f30f8230f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f30f8230f0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f30f80c6c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f30f823f90_0, 0, 1;
T_5.0 ;
    %delay 10, 0;
    %load/vec4 v0x55f30f823f90_0;
    %inv;
    %store/vec4 v0x55f30f823f90_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55f30f80c6c0;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "debug.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f30f824190_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f30f824190_0, 0, 1;
    %delay 900, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 20 "$stop" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testing_module.v";
    "if_id.v";
    "pc_reg.v";
    "rom.v";
