<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1023" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1023{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1023{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1023{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1023{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_1023{left:152px;bottom:1083px;letter-spacing:0.13px;word-spacing:0.01px;}
#t6_1023{left:70px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t7_1023{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t8_1023{left:70px;bottom:1015px;}
#t9_1023{left:96px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#ta_1023{left:163px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tb_1023{left:550px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tc_1023{left:690px;bottom:1019px;letter-spacing:-0.19px;word-spacing:-0.84px;}
#td_1023{left:96px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_1023{left:70px;bottom:976px;}
#tf_1023{left:96px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tg_1023{left:96px;bottom:955px;}
#th_1023{left:122px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ti_1023{left:122px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tj_1023{left:122px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_1023{left:96px;bottom:897px;}
#tl_1023{left:122px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_1023{left:122px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_1023{left:122px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_1023{left:70px;bottom:837px;}
#tp_1023{left:96px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_1023{left:96px;bottom:816px;}
#tr_1023{left:122px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ts_1023{left:122px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_1023{left:122px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_1023{left:122px;bottom:765px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tv_1023{left:96px;bottom:741px;}
#tw_1023{left:122px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_1023{left:122px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_1023{left:122px;bottom:698px;}
#tz_1023{left:148px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t10_1023{left:147px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t11_1023{left:147px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_1023{left:122px;bottom:639px;}
#t13_1023{left:148px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t14_1023{left:147px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t15_1023{left:147px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t16_1023{left:147px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_1023{left:96px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t18_1023{left:70px;bottom:542px;}
#t19_1023{left:96px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_1023{left:96px;bottom:521px;}
#t1b_1023{left:122px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_1023{left:122px;bottom:504px;letter-spacing:-0.34px;word-spacing:0.3px;}
#t1d_1023{left:96px;bottom:480px;}
#t1e_1023{left:122px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1f_1023{left:122px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_1023{left:70px;bottom:404px;letter-spacing:0.13px;}
#t1h_1023{left:152px;bottom:404px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1i_1023{left:70px;bottom:380px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#t1j_1023{left:70px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_1023{left:70px;bottom:337px;}
#t1l_1023{left:96px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1m_1023{left:96px;bottom:324px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1n_1023{left:96px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1o_1023{left:70px;bottom:281px;}
#t1p_1023{left:96px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1q_1023{left:96px;bottom:267px;letter-spacing:-0.12px;word-spacing:-0.95px;}
#t1r_1023{left:214px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t1s_1023{left:712px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#t1t_1023{left:96px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_1023{left:96px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1v_1023{left:96px;bottom:217px;letter-spacing:-0.16px;}
#t1w_1023{left:166px;bottom:224px;}
#t1x_1023{left:178px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1y_1023{left:231px;bottom:224px;}
#t1z_1023{left:246px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_1023{left:96px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t21_1023{left:267px;bottom:207px;}
#t22_1023{left:283px;bottom:200px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t23_1023{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t24_1023{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t25_1023{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t26_1023{left:431px;bottom:123px;}
#t27_1023{left:445px;bottom:116px;letter-spacing:-0.12px;}

.s1_1023{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1023{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1023{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1023{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1023{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1023{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1023{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1023{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1023" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1023Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1023" style="-webkit-user-select: none;"><object width="935" height="1210" data="1023/1023.svg" type="image/svg+xml" id="pdf1023" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1023" class="t s1_1023">Vol. 3C </span><span id="t2_1023" class="t s1_1023">27-23 </span>
<span id="t3_1023" class="t s2_1023">VM ENTRIES </span>
<span id="t4_1023" class="t s3_1023">27.7.1 </span><span id="t5_1023" class="t s3_1023">Interruptibility State </span>
<span id="t6_1023" class="t s4_1023">The interruptibility-state field in the guest-state area (see Table 25-3) contains bits that control blocking by STI, </span>
<span id="t7_1023" class="t s4_1023">blocking by MOV SS, and blocking by NMI. This field impacts event blocking after VM entry as follows: </span>
<span id="t8_1023" class="t s5_1023">• </span><span id="t9_1023" class="t s4_1023">If the VM </span><span id="ta_1023" class="t s4_1023">entry is vectoring, there is no blocking by STI or by MOV </span><span id="tb_1023" class="t s4_1023">SS following the VM </span><span id="tc_1023" class="t s4_1023">entry, regardless of the </span>
<span id="td_1023" class="t s4_1023">contents of the interruptibility-state field. </span>
<span id="te_1023" class="t s5_1023">• </span><span id="tf_1023" class="t s4_1023">If the VM entry is not vectoring, the following apply: </span>
<span id="tg_1023" class="t s4_1023">— </span><span id="th_1023" class="t s4_1023">Events are blocked by STI if and only if bit 0 in the interruptibility-state field is 1. This blocking is cleared </span>
<span id="ti_1023" class="t s4_1023">after the guest executes one instruction or incurs an exception (including a debug exception made pending </span>
<span id="tj_1023" class="t s4_1023">by VM entry; see Section 27.7.3). </span>
<span id="tk_1023" class="t s4_1023">— </span><span id="tl_1023" class="t s4_1023">Events are blocked by MOV SS if and only if bit 1 in the interruptibility-state field is 1. This may affect the </span>
<span id="tm_1023" class="t s4_1023">treatment of pending debug exceptions; see Section 27.7.3. This blocking is cleared after the guest </span>
<span id="tn_1023" class="t s4_1023">executes one instruction or incurs an exception (including a debug exception made pending by VM entry). </span>
<span id="to_1023" class="t s5_1023">• </span><span id="tp_1023" class="t s4_1023">The blocking of non-maskable interrupts (NMIs) is determined as follows: </span>
<span id="tq_1023" class="t s4_1023">— </span><span id="tr_1023" class="t s4_1023">If the “virtual NMIs” VM-execution control is 0, NMIs are blocked if and only if bit 3 (blocking by NMI) in the </span>
<span id="ts_1023" class="t s4_1023">interruptibility-state field is 1. If the “NMI exiting” VM-execution control is 0, execution of the IRET </span>
<span id="tt_1023" class="t s4_1023">instruction removes this blocking (even if the instruction generates a fault). If the “NMI exiting” control is </span>
<span id="tu_1023" class="t s4_1023">1, IRET does not affect this blocking. </span>
<span id="tv_1023" class="t s4_1023">— </span><span id="tw_1023" class="t s4_1023">The following items describe the use of bit 3 (blocking by NMI) in the interruptibility-state field if the </span>
<span id="tx_1023" class="t s4_1023">“virtual NMIs” VM-execution control is 1: </span>
<span id="ty_1023" class="t s6_1023">• </span><span id="tz_1023" class="t s4_1023">The bit’s value does not affect the blocking of NMIs after VM entry. NMIs are not blocked in VMX non- </span>
<span id="t10_1023" class="t s4_1023">root operation (except for ordinary blocking for other reasons, such as by the MOV SS instruction, the </span>
<span id="t11_1023" class="t s4_1023">wait-for-SIPI state, etc.) </span>
<span id="t12_1023" class="t s6_1023">• </span><span id="t13_1023" class="t s4_1023">The bit’s value determines whether there is virtual-NMI blocking after VM entry. If the bit is 1, virtual- </span>
<span id="t14_1023" class="t s4_1023">NMI blocking is in effect after VM entry. If the bit is 0, there is no virtual-NMI blocking after VM entry </span>
<span id="t15_1023" class="t s4_1023">unless the VM entry is injecting an NMI (see Section 27.6.1.1). Execution of IRET removes virtual-NMI </span>
<span id="t16_1023" class="t s4_1023">blocking (even if the instruction generates a fault). </span>
<span id="t17_1023" class="t s4_1023">If the “NMI exiting” VM-execution control is 0, the “virtual NMIs” control must be 0; see Section 27.2.1.1. </span>
<span id="t18_1023" class="t s5_1023">• </span><span id="t19_1023" class="t s4_1023">Blocking of system-management interrupts (SMIs) is determined as follows: </span>
<span id="t1a_1023" class="t s4_1023">— </span><span id="t1b_1023" class="t s4_1023">If the VM entry was not executed in system-management mode (SMM), SMI blocking is unchanged by </span>
<span id="t1c_1023" class="t s4_1023">VM entry. </span>
<span id="t1d_1023" class="t s4_1023">— </span><span id="t1e_1023" class="t s4_1023">If the VM entry was executed in SMM, SMIs are blocked after VM entry if and only if the bit 2 in the inter- </span>
<span id="t1f_1023" class="t s4_1023">ruptibility-state field is 1. </span>
<span id="t1g_1023" class="t s3_1023">27.7.2 </span><span id="t1h_1023" class="t s3_1023">Activity State </span>
<span id="t1i_1023" class="t s4_1023">The activity-state field in the guest-state area controls whether, after VM entry, the logical processor is active or in </span>
<span id="t1j_1023" class="t s4_1023">one of the inactive states identified in Section 25.4.2. The use of this field is determined as follows: </span>
<span id="t1k_1023" class="t s5_1023">• </span><span id="t1l_1023" class="t s4_1023">If the VM entry is vectoring, the logical processor is in the active state after VM entry. While the consistency </span>
<span id="t1m_1023" class="t s4_1023">checks described in Section 27.3.1.5 on the activity-state field do apply in this case, the contents of the </span>
<span id="t1n_1023" class="t s4_1023">activity-state field do not determine the activity state after VM entry. </span>
<span id="t1o_1023" class="t s5_1023">• </span><span id="t1p_1023" class="t s4_1023">If the VM entry is not vectoring, the logical processor ends VM entry in the activity state specified in the guest- </span>
<span id="t1q_1023" class="t s4_1023">state area. If VM </span><span id="t1r_1023" class="t s4_1023">entry ends with the logical processor in an inactive activity state, the VM </span><span id="t1s_1023" class="t s4_1023">entry generates any </span>
<span id="t1t_1023" class="t s4_1023">special bus cycle that is normally generated when that activity state is entered from the active state. If </span>
<span id="t1u_1023" class="t s4_1023">VM entry would end with the logical processor in the shutdown state and the logical processor is in SMX </span>
<span id="t1v_1023" class="t s4_1023">operation, </span>
<span id="t1w_1023" class="t s7_1023">1 </span>
<span id="t1x_1023" class="t s4_1023">an Intel </span>
<span id="t1y_1023" class="t s7_1023">® </span>
<span id="t1z_1023" class="t s4_1023">TXT shutdown condition occurs. The error code used is 0000H, indicating “legacy </span>
<span id="t20_1023" class="t s4_1023">shutdown.” See the Intel </span>
<span id="t21_1023" class="t s7_1023">® </span>
<span id="t22_1023" class="t s4_1023">Trusted Execution Technology Preliminary Architecture Specification. </span>
<span id="t23_1023" class="t s8_1023">1. </span><span id="t24_1023" class="t s8_1023">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. See </span>
<span id="t25_1023" class="t s8_1023">Chapter 6, “Safer Mode Extensions Reference,” in the Intel </span>
<span id="t26_1023" class="t s7_1023">® </span>
<span id="t27_1023" class="t s8_1023">64 and IA-32 Architectures Software Developer’s Manual, Volume 2B. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
