
---------- Begin Simulation Statistics ----------
host_inst_rate                                 613693                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387892                       # Number of bytes of host memory used
host_seconds                                    32.59                       # Real time elapsed on the host
host_tick_rate                              568431868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018526                       # Number of seconds simulated
sim_ticks                                 18526091000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 53939.952349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 49144.591771                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1448935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12985                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    681979500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80828.318466                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 88258.406076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4186260270                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51792                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2318195294                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21360.055911                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 62167.520004                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.145354                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9348                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     90160796                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    581141977                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 71645.374298                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 74737.184416                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7028976                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5635195270                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011066                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78654                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   3000174794                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965679                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.855013                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 71645.374298                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 74737.184416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7028976                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5635195270                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011066                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78654                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   3000174794                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.855013                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7051757                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505761520000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11285545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14189.969926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11386.998777                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11209733                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1075770000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006718                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75812                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              3063                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828370000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 58666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 154.087795                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       176000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11285545                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14189.969926                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11386.998777                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11209733                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1075770000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006718                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75812                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               3063                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809827                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.631563                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11285545                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14189.969926                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11386.998777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11209733                       # number of overall hits
system.cpu.icache.overall_miss_latency     1075770000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006718                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75812                       # number of overall misses
system.cpu.icache.overall_mshr_hits              3063                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828370000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.631563                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11209733                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 109138.305410                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2019386065                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 18503                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     116022.521851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 100765.600185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1195                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1630116432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.921614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14050                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                      16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1414144433                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.920564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14034                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       91819.696496                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  76303.837118                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80234                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              586911500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.073788                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6392                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         487200000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.073708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6385                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11021                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56860.502223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40923.792033                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           626659595                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11021                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      451021112                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11021                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.380628                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        108454.551022                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   93116.432391                       # average overall mshr miss latency
system.l2.demand_hits                           81429                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2217027932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.200666                       # miss rate for demand accesses
system.l2.demand_misses                         20442                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1901344433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.200440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    20419                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.279807                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.066953                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4584.365217                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1096.950639                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       108454.551022                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  100733.017265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          81429                       # number of overall hits
system.l2.overall_miss_latency             2217027932                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.200666                       # miss rate for overall accesses
system.l2.overall_misses                        20442                       # number of overall misses
system.l2.overall_mshr_hits                        21                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        3920730498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.382071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   38922                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.896071                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         16580                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        35037                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             134                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        53825                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            18503                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          151                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          10002                       # number of replacements
system.l2.sampled_refs                          18191                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5681.315856                       # Cycle average of tags in use
system.l2.total_refs                            97879                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8790                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30223315                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         265881                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       433076                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40326                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       494622                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         512042                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5855                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373205                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6358255                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.598793                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.373930                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3406639     53.58%     53.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906343     14.25%     67.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416731      6.55%     74.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401731      6.32%     80.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404112      6.36%     87.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191992      3.02%     90.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144028      2.27%     92.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113474      1.78%     94.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373205      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6358255                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40297                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1355434                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.682886                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.682886                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1001421                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11517                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13521193                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3408340                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1936067                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       258468                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12426                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4085053                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4083440                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1613                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2494159                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2493921                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              238                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1590894                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1589519                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1375                       # DTB write misses
system.switch_cpus_1.fetch.Branches            512042                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1285448                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3259489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        60151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13696049                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        169992                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.074982                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1285448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       271736                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.005611                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6616723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.069914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.353168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4642701     70.17%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          38111      0.58%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76595      1.16%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          69654      1.05%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         174314      2.63%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61001      0.92%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50729      0.77%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39793      0.60%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1463825     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6616723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                212143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         380635                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179204                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.598649                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4306725                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1640537                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7589548                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10579685                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753334                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5717464                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.549259                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10585078                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42297                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66694                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2745405                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       479306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1840315                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11523252                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2666188                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       127030                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10916961                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          358                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       258468                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4750                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       325032                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38684                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3531                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       432352                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       370419                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3531                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.464373                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.464373                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4093962     37.07%     37.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389209      3.52%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331678     12.06%     52.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18334      0.17%     52.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851417      7.71%     60.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2694809     24.40%     84.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1658421     15.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11043992                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       391257                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035427                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51347     13.12%     13.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52967     13.54%     26.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16474      4.21%     30.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98271     25.12%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       120240     30.73%     86.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        51958     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6616723                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.669103                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.005001                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2950916     44.60%     44.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1008777     15.25%     59.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       673352     10.18%     70.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589592      8.91%     78.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       636055      9.61%     88.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       359580      5.43%     93.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       253551      3.83%     97.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102891      1.56%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42009      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6616723                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.617251                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11344048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11043992                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1343845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37038                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       901842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1285470                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1285448                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       660292                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       496215                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2745405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1840315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6828866                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       506091                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57408                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3533163                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1077                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19788017                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13076535                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9925146                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1819869                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       258468                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499131                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1912609                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       962912                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28552                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
