INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/BCD_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/BCD_to_Cathodes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_Cathodes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/anode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/freq_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/refreshcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refreshcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
