D:/research/VScode/test_bench_practice/L02_LogicFunc/tb/tb_topmodule.v {1 {vlog -work work -stats=none D:/research/VScode/test_bench_practice/L02_LogicFunc/tb/tb_topmodule.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_topmodule

Top level modules:
	tb_topmodule

} {} {}} D:/research/VScode/test_bench_practice/L02_LogicFunc/src/TopModule.v {1 {vlog -work work -stats=none D:/research/VScode/test_bench_practice/L02_LogicFunc/src/TopModule.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TopModule

Top level modules:
	TopModule

} {} {}} D:/research/VScode/test_bench_practice/L02_LogicFunc/src/LogicFunc.v {1 {vlog -work work -stats=none D:/research/VScode/test_bench_practice/L02_LogicFunc/src/LogicFunc.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module m_and
-- Compiling module m_or
-- Compiling module m_not
-- Compiling module m_xor

Top level modules:
	m_and
	m_or
	m_not
	m_xor

} {} {}}
