// Seed: 3361808344
module module_0 (
    id_1
);
  input wire id_1;
  wand id_2, id_3;
  assign id_3 = 1 + id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3
    , id_12,
    input tri id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10
);
  assign id_5 = id_9;
  uwire id_13, id_14;
  assign id_13 = 1;
  assign id_0  = !id_4 ^ id_12;
  wire id_15, id_16;
  module_0 modCall_1 (id_16);
  wire id_17;
endmodule
