#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 21 20:52:15 2024
# Process ID: 10236
# Current directory: C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23596 C:\Users\Hammad\Desktop\final-project-main\final task3 -2\task 3\task 3.xpr
# Log file: C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/vivado.log
# Journal file: C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1209.035 ; gain = 0.000
set_property is_enabled false [get_files  {{C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v}}]
file mkdir C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new
file mkdir C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new
file mkdir C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new
file mkdir C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new
file mkdir C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new
file mkdir {C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new}
close [ open {C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v} w ]
add_files -fileset sim_1 {{C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v}}
update_compile_order -fileset sim_1
set_property top RISC_V_Processor_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_Processor_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_Processor_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.RISC_V_Processor_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_Processor_test_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_Processor_test_behav -key {Behavioral:sim_1:Functional:RISC_V_Processor_test} -tclbatch {RISC_V_Processor_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_Processor_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_Processor_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_Processor_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_Processor_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.RISC_V_Processor_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_Processor_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_Processor_test_behav -key {Behavioral:sim_1:Functional:RISC_V_Processor_test} -tclbatch {RISC_V_Processor_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_Processor_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_Processor_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_Processor_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_Processor_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_Processor_test_behav -key {Behavioral:sim_1:Functional:RISC_V_Processor_test} -tclbatch {RISC_V_Processor_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_Processor_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_Processor_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_Processor_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_Processor_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.RISC_V_Processor_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_Processor_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_Processor_test_behav -key {Behavioral:sim_1:Functional:RISC_V_Processor_test} -tclbatch {RISC_V_Processor_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_Processor_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_Processor_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_Processor_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_Processor_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_test_behav xil_defaultlib.RISC_V_Processor_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.RISC_V_Processor_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_Processor_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_Processor_test_behav -key {Behavioral:sim_1:Functional:RISC_V_Processor_test} -tclbatch {RISC_V_Processor_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RISC_V_Processor_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_Processor_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1209.035 ; gain = 0.000
set_property is_enabled false [get_files  {{C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v}}]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled true [get_files  {{C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v}}]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/2_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twox1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/ThreebyOneMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreebyOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sources_1/imports/task3/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/new/RISC_V_Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.srcs/sim_1/imports/task3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
"xelab -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a692b5e035bd4334a1f9002fcab3aea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_flush
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Parser
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.data_extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ThreebyOneMux
Compiling module xil_defaultlib.twox1Mux
Compiling module xil_defaultlib.Alu64
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hammad/Desktop/final-project-main/final task3 -2/task 3/task 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 21:27:56 2024...
