# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p13.srcs/sources_1/new/Nivel.vhd" \
"../../../../p13.srcs/sim_1/new/NivelBTH.vhd" \

# Do not sort compile order
nosort
