package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for pow10Govaluate kernel
var pow10Govaluate_code cu.Function

// Stores the arguments for pow10Govaluate kernel invocation
type pow10Govaluate_args_t struct {
	arg_value unsafe.Pointer
	arg_N     int
	argptr    [2]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for pow10Govaluate kernel invocation
var pow10Govaluate_args pow10Govaluate_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	pow10Govaluate_args.argptr[0] = unsafe.Pointer(&pow10Govaluate_args.arg_value)
	pow10Govaluate_args.argptr[1] = unsafe.Pointer(&pow10Govaluate_args.arg_N)
}

// Wrapper for pow10Govaluate CUDA kernel, asynchronous.
func k_pow10Govaluate_async(value unsafe.Pointer, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("pow10Govaluate")
	}

	pow10Govaluate_args.Lock()
	defer pow10Govaluate_args.Unlock()

	if pow10Govaluate_code == 0 {
		pow10Govaluate_code = fatbinLoad(pow10Govaluate_map, "pow10Govaluate")
	}

	pow10Govaluate_args.arg_value = value
	pow10Govaluate_args.arg_N = N

	args := pow10Govaluate_args.argptr[:]
	cu.LaunchKernel(pow10Govaluate_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("pow10Govaluate")
	}
}

// maps compute capability on PTX code for pow10Govaluate kernel.
var pow10Govaluate_map = map[int]string{0: "",
	50: pow10Govaluate_ptx_50,
	52: pow10Govaluate_ptx_52,
	53: pow10Govaluate_ptx_53,
	60: pow10Govaluate_ptx_60,
	61: pow10Govaluate_ptx_61,
	62: pow10Govaluate_ptx_62,
	70: pow10Govaluate_ptx_70,
	72: pow10Govaluate_ptx_72,
	75: pow10Govaluate_ptx_75,
	80: pow10Govaluate_ptx_80}

// pow10Govaluate PTX code for various compute capabilities.
const (
	pow10Govaluate_ptx_50 = `
.version 8.2
.target sm_50
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_52 = `
.version 8.2
.target sm_52
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_53 = `
.version 8.2
.target sm_53
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_60 = `
.version 8.2
.target sm_60
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_61 = `
.version 8.2
.target sm_61
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_62 = `
.version 8.2
.target sm_62
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_70 = `
.version 8.2
.target sm_70
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_72 = `
.version 8.2
.target sm_72
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_75 = `
.version 8.2
.target sm_75
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
	pow10Govaluate_ptx_80 = `
.version 8.2
.target sm_80
.address_size 64

	// .globl	pow10Govaluate

.visible .entry pow10Govaluate(
	.param .u64 pow10Govaluate_param_0,
	.param .u32 pow10Govaluate_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [pow10Govaluate_param_0];
	ld.param.u32 	%r2, [pow10Govaluate_param_1];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_5;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.f32 	%f6, [%rd1];
	cvt.rzi.s32.f32 	%r9, %f6;
	cvt.rn.f32.s32 	%f1, %r9;
	setp.eq.s32 	%p2, %r9, 0;
	mov.f32 	%f72, 0f3F800000;
	@%p2 bra 	$L__BB0_4;

	mov.f32 	%f7, 0f40100000;
	rcp.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f9;
	mul.f32 	%f11, %f8, 0fBF000000;
	mov.f32 	%f12, 0f3E800000;
	sub.f32 	%f13, %f12, %f9;
	add.f32 	%f14, %f13, %f13;
	fma.rn.f32 	%f15, %f11, %f12, %f14;
	mul.rn.f32 	%f16, %f8, %f15;
	mov.f32 	%f17, 0f3B52E7DB;
	mov.f32 	%f18, 0f3A2C32E4;
	fma.rn.f32 	%f19, %f18, %f10, %f17;
	mov.f32 	%f20, 0f3C93BB73;
	fma.rn.f32 	%f21, %f19, %f10, %f20;
	mov.f32 	%f22, 0f3DF6384F;
	fma.rn.f32 	%f23, %f21, %f10, %f22;
	mul.rn.f32 	%f24, %f23, %f10;
	mov.f32 	%f25, 0f00000000;
	mov.f32 	%f26, 0f34000000;
	mov.f32 	%f27, 0f4BC00000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	fma.rn.f32 	%f30, %f9, %f29, %f28;
	mul.f32 	%f31, %f24, 0f40400000;
	sub.f32 	%f32, %f28, %f30;
	fma.rn.f32 	%f33, %f9, %f29, %f32;
	fma.rn.f32 	%f34, %f16, %f29, %f33;
	mov.f32 	%f35, 0f32A55E34;
	fma.rn.f32 	%f36, %f9, %f35, %f34;
	fma.rn.f32 	%f37, %f31, %f16, %f36;
	fma.rn.f32 	%f38, %f24, %f9, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	mul.rn.f32 	%f40, %f39, %f1;
	cvt.rni.f32.f32 	%f41, %f40;
	sub.f32 	%f42, %f40, %f41;
	neg.f32 	%f43, %f40;
	fma.rn.f32 	%f44, %f39, %f1, %f43;
	neg.f32 	%f45, %f30;
	add.rn.f32 	%f46, %f39, %f45;
	neg.f32 	%f47, %f46;
	add.rn.f32 	%f48, %f38, %f47;
	fma.rn.f32 	%f49, %f48, %f1, %f44;
	add.f32 	%f50, %f49, %f42;
	setp.gt.f32 	%p3, %f41, 0f00000000;
	selp.b32 	%r10, 0, -2097152000, %p3;
	abs.f32 	%f51, %f1;
	setp.le.f32 	%p4, %f51, 0f7F800000;
	setp.lt.f32 	%p5, %f40, 0f00000000;
	selp.f32 	%f52, 0f00000000, 0f7F800000, %p5;
	abs.f32 	%f53, %f40;
	setp.gt.f32 	%p6, %f53, 0f43180000;
	cvt.rzi.s32.f32 	%r11, %f41;
	shl.b32 	%r12, %r11, 23;
	sub.s32 	%r13, %r12, %r10;
	mov.b32 	%f54, %r13;
	add.s32 	%r14, %r10, 2130706432;
	mov.b32 	%f55, %r14;
	mov.f32 	%f56, 0f3AAF85ED;
	mov.f32 	%f57, 0f391FCB8E;
	fma.rn.f32 	%f58, %f57, %f50, %f56;
	mov.f32 	%f59, 0f3C1D9856;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f3D6357BB;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	mov.f32 	%f63, 0f3E75FDEC;
	fma.rn.f32 	%f64, %f62, %f50, %f63;
	mov.f32 	%f65, 0f3F317218;
	fma.rn.f32 	%f66, %f64, %f50, %f65;
	mov.f32 	%f67, 0f3F800000;
	fma.rn.f32 	%f68, %f66, %f50, %f67;
	mul.f32 	%f69, %f68, %f55;
	mul.f32 	%f70, %f69, %f54;
	selp.f32 	%f72, %f52, %f70, %p6;
	@%p4 bra 	$L__BB0_4;

	mov.f32 	%f71, 0f41200000;
	add.rn.f32 	%f72, %f71, %f1;

$L__BB0_4:
	st.global.f32 	[%rd1], %f72;

$L__BB0_5:
	ret;

}

`
)
