v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 42000 48000 1 0 0 dtl_ph_latch-1.sym
{
T 42000 50600 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 43400 50100 5 10 1 1 0 0 1
refdes=Latch0
}
C 42000 45500 1 0 0 dtl_ph_latch-1.sym
{
T 42000 48100 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 43400 47600 5 10 1 1 0 0 1
refdes=Latch1
}
C 42000 43000 1 0 0 dtl_ph_latch-1.sym
{
T 42000 45600 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 43400 45100 5 10 1 1 0 0 1
refdes=Latch2
}
C 42000 40500 1 0 0 dtl_ph_latch-1.sym
{
T 42000 43100 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 43400 42600 5 10 1 1 0 0 1
refdes=Latch3
}
C 46500 48000 1 0 0 dtl_ph_latch-1.sym
{
T 46500 50600 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 47900 50100 5 10 1 1 0 0 1
refdes=Latch4
}
C 46500 45500 1 0 0 dtl_ph_latch-1.sym
{
T 46500 48100 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 47900 47600 5 10 1 1 0 0 1
refdes=Latch5
}
C 46500 43000 1 0 0 dtl_ph_latch-1.sym
{
T 46500 45600 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 47900 45100 5 10 1 1 0 0 1
refdes=Latch6
}
C 46500 40500 1 0 0 dtl_ph_latch-1.sym
{
T 46500 43100 5 10 0 0 0 0 1
device=DTL Polarity Hold Latch
T 47900 42600 5 10 1 1 0 0 1
refdes=Latch7
}
C 53500 41500 1 0 1 dtl_ph_latch-1.sym
{
T 53500 44100 5 10 0 0 0 6 1
device=DTL Polarity Hold Latch
T 53000 43600 5 10 1 1 0 6 1
refdes=Latch8
}
C 40100 47900 1 0 0 input-2.sym
{
T 40100 48100 5 10 0 0 0 0 1
net=SetA:1
T 40700 48600 5 10 0 0 0 0 1
device=none
T 40600 48000 5 10 1 1 0 7 1
value=SetA
}
C 40100 48900 1 0 0 input-2.sym
{
T 40100 49100 5 10 0 0 0 0 1
net=Din0:1
T 40700 49600 5 10 0 0 0 0 1
device=none
T 40600 49000 5 10 1 1 0 7 1
value=Din0
}
C 40100 47400 1 0 0 input-2.sym
{
T 40100 47600 5 10 0 0 0 0 1
net=ClrA:1
T 40700 48100 5 10 0 0 0 0 1
device=none
T 40600 47500 5 10 1 1 0 7 1
value=\_ClrA\_
}
C 40100 46400 1 0 0 input-2.sym
{
T 40100 46600 5 10 0 0 0 0 1
net=Din1:1
T 40700 47100 5 10 0 0 0 0 1
device=none
T 40600 46500 5 10 1 1 0 7 1
value=Din1
}
C 40100 43900 1 0 0 input-2.sym
{
T 40100 44100 5 10 0 0 0 0 1
net=Din2:1
T 40700 44600 5 10 0 0 0 0 1
device=none
T 40600 44000 5 10 1 1 0 7 1
value=Din2
}
C 40100 41400 1 0 0 input-2.sym
{
T 40100 41600 5 10 0 0 0 0 1
net=Din3:1
T 40700 42100 5 10 0 0 0 0 1
device=none
T 40600 41500 5 10 1 1 0 7 1
value=Din3
}
C 44600 47900 1 0 0 input-2.sym
{
T 44600 48100 5 10 0 0 0 0 1
net=SetB:1
T 45200 48600 5 10 0 0 0 0 1
device=none
T 45100 48000 5 10 1 1 0 7 1
value=SetB
}
C 44600 47400 1 0 0 input-2.sym
{
T 44600 47600 5 10 0 0 0 0 1
net=ClrB:1
T 45200 48100 5 10 0 0 0 0 1
device=none
T 45100 47500 5 10 1 1 0 7 1
value=\_ClrB\_
}
C 44600 48900 1 0 0 input-2.sym
{
T 44600 49100 5 10 0 0 0 0 1
net=Din4:1
T 45200 49600 5 10 0 0 0 0 1
device=none
T 45100 49000 5 10 1 1 0 7 1
value=Din4
}
C 44600 46400 1 0 0 input-2.sym
{
T 44600 46600 5 10 0 0 0 0 1
net=Din5:1
T 45200 47100 5 10 0 0 0 0 1
device=none
T 45100 46500 5 10 1 1 0 7 1
value=Din5
}
C 44600 43900 1 0 0 input-2.sym
{
T 44600 44100 5 10 0 0 0 0 1
net=Din6:1
T 45200 44600 5 10 0 0 0 0 1
device=none
T 45100 44000 5 10 1 1 0 7 1
value=Din6
}
C 44600 41400 1 0 0 input-2.sym
{
T 44600 41600 5 10 0 0 0 0 1
net=Din7:1
T 45200 42100 5 10 0 0 0 0 1
device=none
T 45100 41500 5 10 1 1 0 7 1
value=Din7
}
N 41500 49000 42000 49000 4
N 41500 46500 42000 46500 4
N 41500 44000 42000 44000 4
N 41500 41500 42000 41500 4
N 46000 49000 46500 49000 4
N 46000 46500 46500 46500 4
N 46000 44000 46500 44000 4
N 46000 41500 46500 41500 4
N 42000 49500 41600 49500 4
N 41600 42000 41600 49500 4
N 41500 48000 41600 48000 4
N 41600 47000 42000 47000 4
N 41500 47500 41900 47500 4
N 41900 41000 41900 48500 4
N 41900 48500 42000 48500 4
N 41600 44500 42000 44500 4
N 41600 42000 42000 42000 4
N 41900 46000 42000 46000 4
N 41900 43500 42000 43500 4
N 41900 41000 42000 41000 4
N 46500 49500 46100 49500 4
N 46100 42000 46100 49500 4
N 46100 48000 46000 48000 4
N 46500 48500 46400 48500 4
N 46400 41000 46400 48500 4
N 46400 47500 46000 47500 4
N 46100 47000 46500 47000 4
N 46100 44500 46500 44500 4
N 46100 42000 46500 42000 4
N 46400 46000 46500 46000 4
N 46400 43500 46500 43500 4
N 46400 41000 46500 41000 4
C 56500 42200 1 0 1 bob_conn39.sym
{
T 56400 50300 5 10 1 1 0 6 1
refdes=J1
T 56500 42200 5 10 0 1 0 0 1
footprint=conn_39x1
}
N 55900 42600 53900 42600 4
{
T 54700 42600 5 10 0 1 0 0 1
net=Clr8
}
N 53900 42600 53900 42000 4
N 53900 42000 53500 42000 4
N 53500 42500 53700 42500 4
N 53700 42500 53700 42800 4
N 53700 42800 55900 42800 4
{
T 54700 42800 5 10 0 1 0 0 1
net=Din8
}
N 55900 43000 53500 43000 4
{
T 54600 43000 5 10 0 1 0 0 1
net=Set8
}
N 51000 43000 51000 43800 4
N 51000 43800 53500 43800 4
N 53500 43800 53500 43200 4
N 53500 43200 55900 43200 4
{
T 54700 43200 5 10 0 1 0 0 1
net=Q8
}
N 51000 42000 50800 42000 4
N 50800 42000 50800 44000 4
N 50800 44000 53700 44000 4
N 53700 44000 53700 43400 4
N 53700 43400 55900 43400 4
{
T 53700 43400 5 10 0 1 0 0 1
net=notQ8
}
C 55200 43500 1 0 1 output-2.sym
{
T 54300 43700 5 10 0 0 0 6 1
net=Din7:1
T 55000 44200 5 10 0 0 0 6 1
device=none
T 54300 43600 5 10 1 1 0 7 1
value=Din7
}
N 55200 43600 55900 43600 4
N 55900 43800 55500 43800 4
N 55500 43800 55500 50400 4
C 55300 50400 1 0 0 vcc-1.sym
C 55600 41900 1 0 0 gnd-1.sym
N 55900 42400 55700 42400 4
N 55700 42200 55700 50000 4
N 55700 50000 55900 50000 4
C 55200 44300 1 0 1 output-2.sym
{
T 54300 44500 5 10 0 0 0 6 1
net=Din6:1
T 55000 45000 5 10 0 0 0 6 1
device=none
T 54300 44400 5 10 1 1 0 7 1
value=Din6
}
N 55200 44400 55900 44400 4
C 53800 43900 1 0 0 input-2.sym
{
T 53800 44100 5 10 0 0 0 0 1
net=Q7:1
T 54400 44600 5 10 0 0 0 0 1
device=none
T 54300 44000 5 10 1 1 0 7 1
value=Q7
}
C 52600 44100 1 0 0 input-2.sym
{
T 52600 44300 5 10 0 0 0 0 1
net=notQ7:1
T 53200 44800 5 10 0 0 0 0 1
device=none
T 53100 44200 5 10 1 1 0 7 1
value=\_Q7\_
}
C 53800 44700 1 0 0 input-2.sym
{
T 53800 44900 5 10 0 0 0 0 1
net=Q6:1
T 54400 45400 5 10 0 0 0 0 1
device=none
T 54300 44800 5 10 1 1 0 7 1
value=Q6
}
C 52600 44900 1 0 0 input-2.sym
{
T 52600 45100 5 10 0 0 0 0 1
net=notQ6:1
T 53200 45600 5 10 0 0 0 0 1
device=none
T 53100 45000 5 10 1 1 0 7 1
value=\_Q6\_
}
N 55200 44000 55900 44000 4
N 54000 44200 55900 44200 4
C 54000 44500 1 0 1 output-2.sym
{
T 53100 44700 5 10 0 0 0 6 1
net=ClrB:1
T 53800 45200 5 10 0 0 0 6 1
device=none
T 53100 44600 5 10 1 1 0 7 1
value=\_ClrB\_
}
N 54000 44600 55900 44600 4
N 55200 44800 55900 44800 4
N 54000 45000 55900 45000 4
C 55200 45100 1 0 1 output-2.sym
{
T 54300 45300 5 10 0 0 0 6 1
net=Din5:1
T 55000 45800 5 10 0 0 0 6 1
device=none
T 54300 45200 5 10 1 1 0 7 1
value=Din5
}
N 55200 45200 55900 45200 4
C 49300 41600 1 0 0 output-2.sym
{
T 50200 41800 5 10 0 0 0 0 1
net=notQ7:1
T 49500 42300 5 10 0 0 0 0 1
device=none
T 50200 41700 5 10 1 1 0 1 1
value=\_Q7\_
}
N 49000 41000 49100 41000 4
N 49100 41000 49100 41700 4
N 49100 41700 49300 41700 4
C 49300 41900 1 0 0 output-2.sym
{
T 50200 42100 5 10 0 0 0 0 1
net=Q7:1
T 49500 42600 5 10 0 0 0 0 1
device=none
T 50200 42000 5 10 1 1 0 1 1
value=Q7
}
N 49000 42000 49300 42000 4
C 49300 44400 1 0 0 output-2.sym
{
T 50200 44600 5 10 0 0 0 0 1
net=Q6:1
T 49500 45100 5 10 0 0 0 0 1
device=none
T 50200 44500 5 10 1 1 0 1 1
value=Q6
}
C 49300 43400 1 0 0 output-2.sym
{
T 50200 43600 5 10 0 0 0 0 1
net=notQ6:1
T 49500 44100 5 10 0 0 0 0 1
device=none
T 50200 43500 5 10 1 1 0 1 1
value=\_Q6\_
}
N 49000 44500 49300 44500 4
N 49000 43500 49300 43500 4
C 54000 45300 1 0 1 output-2.sym
{
T 53100 45500 5 10 0 0 0 6 1
net=SetB:1
T 53800 46000 5 10 0 0 0 6 1
device=none
T 53100 45400 5 10 1 1 0 7 1
value=SetB
}
N 55900 46200 55500 46200 4
N 55900 45400 54000 45400 4
N 49000 47000 50500 47000 4
{
T 49000 47000 5 10 0 1 0 0 1
net=Q5
}
N 50500 47000 50500 45600 4
{
T 50500 47000 5 10 0 1 0 0 1
net=Q5
}
N 50500 45600 55900 45600 4
{
T 50500 45600 5 10 0 1 0 0 1
net=Q5
}
N 55900 45800 50800 45800 4
{
T 55900 45800 5 10 0 1 0 0 1
net=notQ5
}
N 50800 45800 50800 46000 4
N 50800 46000 49000 46000 4
C 55200 45900 1 0 1 output-2.sym
{
T 54300 46100 5 10 0 0 0 6 1
net=Din4:1
T 55000 46600 5 10 0 0 0 6 1
device=none
T 54300 46000 5 10 1 1 0 7 1
value=Din4
}
N 55200 46000 55900 46000 4
N 55900 49400 55500 49400 4
N 49000 49500 50800 49500 4
N 50800 49500 50800 46400 4
N 50800 46400 55900 46400 4
{
T 50800 46400 5 10 1 1 0 0 1
net=Q4
}
N 55900 46600 51100 46600 4
{
T 55900 46600 5 10 0 1 0 0 1
net=notQ4
}
N 51100 46600 51100 48500 4
N 51100 48500 49000 48500 4
C 55200 46700 1 0 1 output-2.sym
{
T 54300 46900 5 10 0 0 0 6 1
net=Din3:1
T 55000 47400 5 10 0 0 0 6 1
device=none
T 54300 46800 5 10 1 1 0 7 1
value=Din3
}
C 55200 47500 1 0 1 output-2.sym
{
T 54300 47700 5 10 0 0 0 6 1
net=Din2:1
T 55000 48200 5 10 0 0 0 6 1
device=none
T 54300 47600 5 10 1 1 0 7 1
value=Din2
}
C 55200 48300 1 0 1 output-2.sym
{
T 54300 48500 5 10 0 0 0 6 1
net=Din1:1
T 55000 49000 5 10 0 0 0 6 1
device=none
T 54300 48400 5 10 1 1 0 7 1
value=Din1
}
C 55200 49100 1 0 1 output-2.sym
{
T 54300 49300 5 10 0 0 0 6 1
net=Din0:1
T 55000 49800 5 10 0 0 0 6 1
device=none
T 54300 49200 5 10 1 1 0 7 1
value=Din0
}
N 55200 49200 55900 49200 4
N 55200 48400 55900 48400 4
N 55200 47600 55900 47600 4
N 55200 46800 55900 46800 4
C 53800 47100 1 0 0 input-2.sym
{
T 53800 47300 5 10 0 0 0 0 1
net=Q3:1
T 54400 47800 5 10 0 0 0 0 1
device=none
T 54300 47200 5 10 1 1 0 7 1
value=Q3
}
C 53800 47900 1 0 0 input-2.sym
{
T 53800 48100 5 10 0 0 0 0 1
net=Q2:1
T 54400 48600 5 10 0 0 0 0 1
device=none
T 54300 48000 5 10 1 1 0 7 1
value=Q2
}
C 53800 48700 1 0 0 input-2.sym
{
T 53800 48900 5 10 0 0 0 0 1
net=Q1:1
T 54400 49400 5 10 0 0 0 0 1
device=none
T 54300 48800 5 10 1 1 0 7 1
value=Q1
}
C 53800 49500 1 0 0 input-2.sym
{
T 53800 49700 5 10 0 0 0 0 1
net=Q0:1
T 54400 50200 5 10 0 0 0 0 1
device=none
T 54300 49600 5 10 1 1 0 7 1
value=Q0
}
N 55200 49600 55900 49600 4
N 55200 48800 55900 48800 4
N 55200 48000 55900 48000 4
N 55200 47200 55900 47200 4
C 52600 47300 1 0 0 input-2.sym
{
T 52600 47500 5 10 0 0 0 0 1
net=notQ3:1
T 53200 48000 5 10 0 0 0 0 1
device=none
T 53100 47400 5 10 1 1 0 7 1
value=\_Q3\_
}
C 52600 48100 1 0 0 input-2.sym
{
T 52600 48300 5 10 0 0 0 0 1
net=notQ2:1
T 53200 48800 5 10 0 0 0 0 1
device=none
T 53100 48200 5 10 1 1 0 7 1
value=\_Q2\_
}
C 52600 48900 1 0 0 input-2.sym
{
T 52600 49100 5 10 0 0 0 0 1
net=notQ1:1
T 53200 49600 5 10 0 0 0 0 1
device=none
T 53100 49000 5 10 1 1 0 7 1
value=\_Q1\_
}
C 52600 49700 1 0 0 input-2.sym
{
T 52600 49900 5 10 0 0 0 0 1
net=notQ0:1
T 53200 50400 5 10 0 0 0 0 1
device=none
T 53100 49800 5 10 1 1 0 7 1
value=\_Q0\_
}
N 54000 49800 55900 49800 4
N 54000 49000 55900 49000 4
N 54000 48200 55900 48200 4
N 54000 47400 55900 47400 4
C 54000 48500 1 0 1 output-2.sym
{
T 53100 48700 5 10 0 0 0 6 1
net=SetA:1
T 53800 49200 5 10 0 0 0 6 1
device=none
T 53100 48600 5 10 1 1 0 7 1
value=SetA
}
C 54000 47700 1 0 1 output-2.sym
{
T 53100 47900 5 10 0 0 0 6 1
net=ClrA:1
T 53800 48400 5 10 0 0 0 6 1
device=none
T 53100 47800 5 10 1 1 0 7 1
value=\_ClrA\_
}
N 54000 48600 55900 48600 4
N 54000 47800 55900 47800 4
C 44500 49400 1 0 0 output-2.sym
{
T 45400 49600 5 10 0 0 0 0 1
net=Q0:1
T 44700 50100 5 10 0 0 0 0 1
device=none
T 45400 49500 5 10 1 1 0 1 1
value=Q0
}
C 44500 48400 1 0 0 output-2.sym
{
T 45400 48600 5 10 0 0 0 0 1
net=notQ0:1
T 44700 49100 5 10 0 0 0 0 1
device=none
T 45400 48500 5 10 1 1 0 1 1
value=\_Q0\_
}
C 44500 45900 1 0 0 output-2.sym
{
T 45400 46100 5 10 0 0 0 0 1
net=notQ1:1
T 44700 46600 5 10 0 0 0 0 1
device=none
T 45400 46000 5 10 1 1 0 1 1
value=\_Q1\_
}
C 44500 43400 1 0 0 output-2.sym
{
T 45400 43600 5 10 0 0 0 0 1
net=notQ2:1
T 44700 44100 5 10 0 0 0 0 1
device=none
T 45400 43500 5 10 1 1 0 1 1
value=\_Q2\_
}
C 44500 40900 1 0 0 output-2.sym
{
T 45400 41100 5 10 0 0 0 0 1
net=notQ3:1
T 44700 41600 5 10 0 0 0 0 1
device=none
T 45400 41000 5 10 1 1 0 1 1
value=\_Q3\_
}
C 44500 46900 1 0 0 output-2.sym
{
T 45400 47100 5 10 0 0 0 0 1
net=Q1:1
T 44700 47600 5 10 0 0 0 0 1
device=none
T 45400 47000 5 10 1 1 0 1 1
value=Q1
}
C 44500 44400 1 0 0 output-2.sym
{
T 45400 44600 5 10 0 0 0 0 1
net=Q2:1
T 44700 45100 5 10 0 0 0 0 1
device=none
T 45400 44500 5 10 1 1 0 1 1
value=Q2
}
C 44500 41900 1 0 0 output-2.sym
{
T 45400 42100 5 10 0 0 0 0 1
net=Q3:1
T 44700 42600 5 10 0 0 0 0 1
device=none
T 45400 42000 5 10 1 1 0 1 1
value=Q3
}
T 50500 40900 9 20 1 0 0 0 1
PerspiC 1 4+4+1-bit Register
T 50000 40400 9 10 1 0 0 0 1
Perspic1_Reg.sch
T 50500 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
1
T 53900 40400 9 10 1 0 0 0 1
0.1
T 53900 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Sept. 2012
C 51200 50200 1 270 0 capacitor-2.sym
{
T 51900 50000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 51700 50100 5 10 1 1 270 0 1
refdes=C1
T 52100 50000 5 10 0 0 270 0 1
symversion=0.1
T 51400 49800 5 10 0 1 0 0 1
footprint=RCY100P
}
C 51800 50200 1 270 0 capacitor-2.sym
{
T 52500 50000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 52300 50100 5 10 1 1 270 0 1
refdes=C2
T 52700 50000 5 10 0 0 270 0 1
symversion=0.1
T 52100 49700 5 10 0 1 0 0 1
footprint=RCY100P
}
C 51500 50300 1 0 0 vcc-1.sym
C 51600 48900 1 0 0 gnd-1.sym
N 51400 50200 51400 50300 4
N 51400 50300 52000 50300 4
N 52000 50300 52000 50200 4
N 51400 49300 51400 49200 4
N 51400 49200 52000 49200 4
N 52000 49200 52000 49300 4
