<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>PnR Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">PnR Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">PnR Summaries</a></li>-->
<li><a href="#PnR_Details" style=" font-size: 16px;">PnR Details</a>
<ul>
<li><a href="#Placer" style=" font-size: 14px;">Placer</a></li>
<li><a href="#Resource_Usage_Summary" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#I/O_Bank_Usage_Summary" style=" font-size: 14px;">I/O Bank Usage Summary</a></li>
<li><a href="#Router" style=" font-size: 14px;">Router</a></li>
<li><a href="#Global_Clock_Usage_Summary" style=" font-size: 14px;">Global Clock Usage Summary</a></li>
<li><a href="#Global_Clock_Signals" style=" font-size: 14px;">Global Clock Signals</a></li>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
<li><a href="#Memory_Usage" style=" font-size: 14px;">Memory Usage</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">PnR Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin PnR Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN Version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 29 06:48:31 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="PnR_Details">PnR Details</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<h2><a name="Placer">Placer:</a></h2>
<p style="font-size: 14px;">Starting Placer:</p>
<p style="font-size: 14px;">&nbsp &nbsp  Placement Phase 0 ...  &nbsp  REAL time: 0.125 secs</p>
<p style="font-size: 14px;">&nbsp &nbsp  Placement Phase 1 ...  &nbsp  REAL time: 0.047 secs</p>
<p style="font-size: 14px;">&nbsp &nbsp  Placement Phase 2 ...  &nbsp  REAL time: 0.344 secs</p>
<p style="font-size: 14px;">&nbsp &nbsp  Placement Phase 3 ...  &nbsp  REAL time: 1.078 secs</p>
<p style="font-size: 14px;">Total REAL time to Placement completion: 1.594 secs.<p><br/>
<h2><a name="Resource_Usage_Summary">Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logics</td>
<td>488/1152</td>
<td>42%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --LUTs,ALUs,ROM16s</td>
<td>488(442 LUTs, 46 ALUs, 0 ROM16s)</td>
<td>-</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --SSRAMs(RAM16s)</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>325/1050</td>
<td>30%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --logic Registers</td>
<td>299/864</td>
<td>34%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Registers</td>
<td>26/186</td>
<td>13%</td>
</tr>
<tr>
<td class="label">CLSs</td>
<td>327/576</td>
<td>56%</td>
</tr>
<tr>
<td class="label">I/O Ports</td>
<td>49</td>
<td>-</td>
</tr>
<tr>
<td class="label">I/O Bufs</td>
<td>49</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Input Bufs</td>
<td>21</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Output Bufs</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Inout Bufs</td>
<td>8</td>
<td>-</td>
</tr>
<tr>
<td class="label">IOLOGICs</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td class="label">IODELAYs</td>
<td>0/62</td>
<td>0%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>1/4</td>
<td>25%</td>
</tr>
<tr>
<td class="label">PLLs</td>
<td>0/1</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DCSs</td>
<td>0/4</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DQCEs</td>
<td>0/12</td>
<td>0%</td>
</tr>
<tr>
<td class="label">OSCs</td>
<td>0/1</td>
<td>0%</td>
</tr>
<tr>
<td class="label">User Flashes</td>
<td>0/1</td>
<td>0%</td>
</tr>
<tr>
<td class="label">CLKDIVs</td>
<td>0/2</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DLLDLYs</td>
<td>0/2</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DHCENs</td>
<td>0/4</td>
<td>0%</td>
</tr>
</table>
<h2><a name="I/O_Bank_Usage_Summary">I/O Bank Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Bank</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label">bank 0</td>
<td>21/22(95%)</td>
</tr>
<tr>
<td class="label">bank 1</td>
<td>9/18(50%)</td>
</tr>
<tr>
<td class="label">bank 2</td>
<td>12/22(54%)</td>
</tr>
<tr>
<td class="label">bank 3</td>
<td>7/18(38%)</td>
</tr>
</table>
<br/>
<h2><a name="Router">Router:</a></h2>
<p  style="font-size: 14px;">Starting Router:</p>
<p  style="font-size: 14px;">&nbsp &nbsp  Route Phase 0: 1031 unrouted; &nbsp REAL time: 0 secs</p>
<p  style="font-size: 14px;">&nbsp &nbsp  Route Phase 1: 690 unrouted; &nbsp REAL time: 0.031 secs</p>
<p  style="font-size: 14px;">&nbsp &nbsp  Route Phase 2: 0 unrouted; &nbsp REAL time: 0.157 secs</p>
<p  style="font-size: 14px;">  Total REAL time to Router completion: 0.188 secs.</p><br/>
<h2><a name="Global_Clock_Usage_Summary">Global Clock Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Global Clock</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label">PRIMARY</td>
<td>1/8(12%)</td>
</tr>
<tr>
<td class="label">SECONDARY</td>
<td>1/8(12%)</td>
</tr>
<tr>
<td class="label">GCLK_PIN</td>
<td>5/5(100%)</td>
</tr>
<tr>
<td class="label">PLL</td>
<td>0/1(0%)</td>
</tr>
<tr>
<td class="label">CLKDIV</td>
<td>0/2(0%)</td>
</tr>
<tr>
<td class="label">DLLDLY</td>
<td>0/2(0%)</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Signals">Global Clock Signals:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Signal</b></td>
<td><b>Global Clock</b></td>
<td><b>Location</b></td>
</tr>
<tr>
<td class="label">clk_3</td>
<td>PRIMARY</td>
<td>LEFT</td>
</tr>
<tr>
<td class="label">slot_nreset_3</td>
<td>SECONDARY</td>
<td> -</td>
</tr>
</table>
<br/>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>I/O Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>Slew Rate</b></td>
<td><b>Clamp</b></td>
<td><b>OpenDrain</b></td>
<td><b>VREF</b></td>
<td><b>BankVccio</b></td>
</tr>
<tr>
<td class="label">slot_a[0]</td>
<td>47/2</td>
<td>in</td>
<td>IOB16[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[1]</td>
<td>48/2</td>
<td>in</td>
<td>IOB17[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[2]</td>
<td>50/2</td>
<td>in</td>
<td>IOB19[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[3]</td>
<td>85/0</td>
<td>in</td>
<td>IOT12[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[4]</td>
<td>86/0</td>
<td>in</td>
<td>IOT12[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[5]</td>
<td>10/3</td>
<td>in</td>
<td>IOL6[C]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[6]</td>
<td>18/3</td>
<td>in</td>
<td>IOL7[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[7]</td>
<td>43/2</td>
<td>in</td>
<td>IOB12[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[8]</td>
<td>53/1</td>
<td>in</td>
<td>IOR10[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[9]</td>
<td>55/1</td>
<td>in</td>
<td>IOR10[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[10]</td>
<td>44/2</td>
<td>in</td>
<td>IOB14[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[11]</td>
<td>56/1</td>
<td>in</td>
<td>IOR7[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[12]</td>
<td>57/1</td>
<td>in</td>
<td>IOR7[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[13]</td>
<td>46/2</td>
<td>in</td>
<td>IOB16[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_a[14]</td>
<td>59/1</td>
<td>in</td>
<td>IOR6[I]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">clk</td>
<td>17/3</td>
<td>in</td>
<td>IOL7[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_nreset</td>
<td>41/2</td>
<td>in</td>
<td>IOB11[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_nsltsl</td>
<td>7/3</td>
<td>in</td>
<td>IOL5[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_nmerq</td>
<td>6/3</td>
<td>in</td>
<td>IOL5[A]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_nrd</td>
<td>5/3</td>
<td>in</td>
<td>IOL2[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_nwr</td>
<td>45/2</td>
<td>in</td>
<td>IOB14[B]</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[0]</td>
<td>49/2</td>
<td>out</td>
<td>IOB17[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[1]</td>
<td>69/1</td>
<td>out</td>
<td>IOR5[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[2]</td>
<td>72/1</td>
<td>out</td>
<td>IOR2[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[3]</td>
<td>77/0</td>
<td>out</td>
<td>IOT17[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[4]</td>
<td>73/1</td>
<td>out</td>
<td>IOR2[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[5]</td>
<td>70/1</td>
<td>out</td>
<td>IOR5[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[6]</td>
<td>79/0</td>
<td>out</td>
<td>IOT16[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_a[7]</td>
<td>78/0</td>
<td>out</td>
<td>IOT17[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[0]</td>
<td>98/0</td>
<td>out</td>
<td>IOT4[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[1]</td>
<td>99/0</td>
<td>out</td>
<td>IOT4[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[2]</td>
<td>96/0</td>
<td>out</td>
<td>IOT5[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[3]</td>
<td>97/0</td>
<td>out</td>
<td>IOT5[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[4]</td>
<td>94/0</td>
<td>out</td>
<td>IOT7[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[5]</td>
<td>95/0</td>
<td>out</td>
<td>IOT7[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[6]</td>
<td>92/0</td>
<td>out</td>
<td>IOT9[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[7]</td>
<td>93/0</td>
<td>out</td>
<td>IOT9[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[8]</td>
<td>90/0</td>
<td>out</td>
<td>IOT10[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[9]</td>
<td>91/0</td>
<td>out</td>
<td>IOT10[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">sound_out[10]</td>
<td>89/0</td>
<td>out</td>
<td>IOT11[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mem_ncs</td>
<td>3/3</td>
<td>out</td>
<td>IOL2[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[0]</td>
<td>83/0</td>
<td>io</td>
<td>IOT14[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[1]</td>
<td>84/0</td>
<td>io</td>
<td>IOT14[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[2]</td>
<td>81/0</td>
<td>io</td>
<td>IOT15[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[3]</td>
<td>82/0</td>
<td>io</td>
<td>IOT15[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[4]</td>
<td>42/2</td>
<td>io</td>
<td>IOB11[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[5]</td>
<td>80/0</td>
<td>io</td>
<td>IOT16[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[6]</td>
<td>40/2</td>
<td>io</td>
<td>IOB10[B]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">slot_d[7]</td>
<td>39/2</td>
<td>io</td>
<td>IOB10[A]</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>FAST</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>Io Type</b></td>
<td><b>Pull Mode</b></td>
<td><b>Hysteresis</b></td>
<td><b>DiffResistor</b></td>
<td><b>SingleResistor</b></td>
</tr>
<td class="label">100/0</td>
<td>UNUSED</td>
<td>-</td>
<td>IOT2[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">99/0</td>
<td>sound_out[1]</td>
<td>out</td>
<td>IOT4[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">98/0</td>
<td>sound_out[0]</td>
<td>out</td>
<td>IOT4[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">97/0</td>
<td>sound_out[3]</td>
<td>out</td>
<td>IOT5[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">96/0</td>
<td>sound_out[2]</td>
<td>out</td>
<td>IOT5[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">95/0</td>
<td>sound_out[5]</td>
<td>out</td>
<td>IOT7[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">94/0</td>
<td>sound_out[4]</td>
<td>out</td>
<td>IOT7[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">93/0</td>
<td>sound_out[7]</td>
<td>out</td>
<td>IOT9[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">92/0</td>
<td>sound_out[6]</td>
<td>out</td>
<td>IOT9[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">91/0</td>
<td>sound_out[9]</td>
<td>out</td>
<td>IOT10[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">90/0</td>
<td>sound_out[8]</td>
<td>out</td>
<td>IOT10[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">89/0</td>
<td>sound_out[10]</td>
<td>out</td>
<td>IOT11[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">86/0</td>
<td>slot_a[4]</td>
<td>in</td>
<td>IOT12[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">85/0</td>
<td>slot_a[3]</td>
<td>in</td>
<td>IOT12[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">84/0</td>
<td>slot_d[1]</td>
<td>io</td>
<td>IOT14[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">83/0</td>
<td>slot_d[0]</td>
<td>io</td>
<td>IOT14[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">82/0</td>
<td>slot_d[3]</td>
<td>io</td>
<td>IOT15[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">81/0</td>
<td>slot_d[2]</td>
<td>io</td>
<td>IOT15[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">80/0</td>
<td>slot_d[5]</td>
<td>io</td>
<td>IOT16[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">79/0</td>
<td>mem_a[6]</td>
<td>out</td>
<td>IOT16[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">78/0</td>
<td>mem_a[7]</td>
<td>out</td>
<td>IOT17[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">77/0</td>
<td>mem_a[3]</td>
<td>out</td>
<td>IOT17[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">27/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB2[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">28/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB2[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">29/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB3[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">30/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB3[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">31/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB5[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">32/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB5[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">33/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB6[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">34/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB7[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">35/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB8[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">36/2</td>
<td>UNUSED</td>
<td>-</td>
<td>IOB8[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">39/2</td>
<td>slot_d[7]</td>
<td>io</td>
<td>IOB10[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">40/2</td>
<td>slot_d[6]</td>
<td>io</td>
<td>IOB10[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">41/2</td>
<td>slot_nreset</td>
<td>in</td>
<td>IOB11[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">42/2</td>
<td>slot_d[4]</td>
<td>io</td>
<td>IOB11[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">43/2</td>
<td>slot_a[7]</td>
<td>in</td>
<td>IOB12[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">44/2</td>
<td>slot_a[10]</td>
<td>in</td>
<td>IOB14[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">45/2</td>
<td>slot_nwr</td>
<td>in</td>
<td>IOB14[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">46/2</td>
<td>slot_a[13]</td>
<td>in</td>
<td>IOB16[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">47/2</td>
<td>slot_a[0]</td>
<td>in</td>
<td>IOB16[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">48/2</td>
<td>slot_a[1]</td>
<td>in</td>
<td>IOB17[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">49/2</td>
<td>mem_a[0]</td>
<td>out</td>
<td>IOB17[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">50/2</td>
<td>slot_a[2]</td>
<td>in</td>
<td>IOB19[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">3/3</td>
<td>mem_ncs</td>
<td>out</td>
<td>IOL2[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">5/3</td>
<td>slot_nrd</td>
<td>in</td>
<td>IOL2[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">6/3</td>
<td>slot_nmerq</td>
<td>in</td>
<td>IOL5[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">7/3</td>
<td>slot_nsltsl</td>
<td>in</td>
<td>IOL5[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">8/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">9/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">10/3</td>
<td>slot_a[5]</td>
<td>in</td>
<td>IOL6[C]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">11/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[D]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">12/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[E]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">14/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[F]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">15/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[G]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">16/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL6[H]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">17/3</td>
<td>clk</td>
<td>in</td>
<td>IOL7[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">18/3</td>
<td>slot_a[6]</td>
<td>in</td>
<td>IOL7[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">19/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL8[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">20/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL8[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">22/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL10[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">23/3</td>
<td>UNUSED</td>
<td>-</td>
<td>IOL10[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">73/1</td>
<td>mem_a[4]</td>
<td>out</td>
<td>IOR2[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">72/1</td>
<td>mem_a[2]</td>
<td>out</td>
<td>IOR2[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">70/1</td>
<td>mem_a[5]</td>
<td>out</td>
<td>IOR5[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">69/1</td>
<td>mem_a[1]</td>
<td>out</td>
<td>IOR5[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">68/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[A]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">67/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[B]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">66/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[C]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">65/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[D]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">64/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[E]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">62/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[F]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">61/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[G]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">60/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[H]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">59/1</td>
<td>slot_a[14]</td>
<td>in</td>
<td>IOR6[I]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">58/1</td>
<td>UNUSED</td>
<td>-</td>
<td>IOR6[J]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<td class="label">57/1</td>
<td>slot_a[12]</td>
<td>in</td>
<td>IOR7[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">56/1</td>
<td>slot_a[11]</td>
<td>in</td>
<td>IOR7[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">55/1</td>
<td>slot_a[9]</td>
<td>in</td>
<td>IOR10[A]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
<td class="label">53/1</td>
<td>slot_a[8]</td>
<td>in</td>
<td>IOR10[B]</td>
<td>LVCMOS18</td>
<td>UP</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
</tr>
</table>
<br/>
<p style="font-size: 16px;"><b>  Placement and routing completed.</b></p>
<p style="font-size: 16px;"><b><a name="Memory_Usage">Memory usage: 88MB.</a></b></p>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
