# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../teste.srcs/sources_1/imports/new/sha_hw.vhd" \
"../../../../teste.srcs/sim_1/imports/new/sha_hw_simu.vhd" \

# Do not sort compile order
nosort
