<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="0" showClockDomains="0">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library,Project/Custom" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
