module tflipflop(input t, input clk, input reset, output q);
reg q;
always @(posedge clk or posedge reset)
 begin 
  if (!reset)
    q<=0;  
  else
      if(!t)
       q<=q;
      else
       q<=~q;
  end
endmodule