// Seed: 1163923531
module module_0;
  id_1(
      .id_0(id_1), .id_1(1), .id_2(id_1)
  ); id_3(
      id_4, 1, 1'h0, 1 != 1
  );
  wire id_5, id_6;
  id_7(
      1'b0 - 1, ""
  );
  wire id_8;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  reg id_3 = 1, id_4;
  assign id_3 = id_4;
  reg id_5;
  always
    if (id_4) begin
      if (id_4) id_4 <= 1;
    end else;
  id_6 :
  assert property (@(posedge 1 or(id_3) or negedge (id_1)) id_6.id_3);
  wire id_7;
  assign {id_1, id_5, 1, 1} = id_4;
  module_0();
endmodule
