Analysis & Synthesis report for riscv-CCMM
Sun Jul 09 08:49:22 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |riscv_top|riscv_wishbone:cpu|wshbn_master:wbus|state
 12. State Machine - |riscv_top|riscv_wishbone:cpu|interrupt_controller:int_ctrl|state
 13. State Machine - |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component|altsyncram_hia1:auto_generated
 20. Source assignments for riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1
 21. Parameter Settings for User Entity Instance: pll_50:pll_50|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: button_debouncer:debouncer
 23. Parameter Settings for User Entity Instance: riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile
 25. Parameter Settings for User Entity Instance: riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "riscv_wishbone:cpu|wshbn_timer:SLV1"
 31. Port Connectivity Checks: "riscv_wishbone:cpu|wshbn_master:wbus"
 32. Port Connectivity Checks: "riscv_wishbone:cpu|interrupt_controller:int_ctrl"
 33. Port Connectivity Checks: "riscv_wishbone:cpu|mem_ctrl:mem_controller"
 34. Port Connectivity Checks: "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder"
 35. Port Connectivity Checks: "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div"
 36. Port Connectivity Checks: "riscv_wishbone:cpu|riscv_cpu_no:cpu1"
 37. Port Connectivity Checks: "riscv_wishbone:cpu|inst_mem_ctrl:inst_mem"
 38. Port Connectivity Checks: "riscv_wishbone:cpu"
 39. Port Connectivity Checks: "button_debouncer:debouncer"
 40. Port Connectivity Checks: "pll_50:pll_50"
 41. In-System Memory Content Editor Settings
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 09 08:49:21 2017       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; riscv-CCMM                                  ;
; Top-level Entity Name              ; riscv_top                                   ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 27,766                                      ;
;     Total combinational functions  ; 17,799                                      ;
;     Dedicated logic registers      ; 10,966                                      ;
; Total registers                    ; 10966                                       ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; riscv_top          ; riscv-CCMM         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; ../wsbn/wshbn_timer.vhd                 ; yes             ; User VHDL File                         ; C:/Workspace/TG/riscv_sv_integracao - 2/wsbn/wshbn_timer.vhd                 ;         ;
; ../wsbn/wshbn_pio.vhd                   ; yes             ; User VHDL File                         ; C:/Workspace/TG/riscv_sv_integracao - 2/wsbn/wshbn_pio.vhd                   ;         ;
; ../wsbn/wshbn_master_no.vhd             ; yes             ; User VHDL File                         ; C:/Workspace/TG/riscv_sv_integracao - 2/wsbn/wshbn_master_no.vhd             ;         ;
; pll_50.v                                ; yes             ; User Wizard-Generated File             ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/pll_50.v                  ;         ;
; ../cache/cache_parameters.sv            ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cache/cache_parameters.sv            ;         ;
; ../cache/cache.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cache/cache.sv                       ;         ;
; ../cpu/riscv_regfile.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/riscv_regfile.sv                 ;         ;
; ../cpu/riscv_fetch.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/riscv_fetch.sv                   ;         ;
; ../cpu/riscv_div.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/riscv_div.sv                     ;         ;
; ../cpu/riscv_decoder.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/riscv_decoder.sv                 ;         ;
; ../cpu/riscv_cpu_no.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/riscv_cpu_no.sv                  ;         ;
; ../cpu/riscv_alu.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/riscv_alu.sv                     ;         ;
; ../cpu/memory_mapping.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/memory_mapping.sv                ;         ;
; ../cpu/mem_ctrl.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/mem_ctrl.sv                      ;         ;
; ../cpu/interrupt_controller.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/interrupt_controller.sv          ;         ;
; ../cpu/inst_mem_ctrl.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/inst_mem_ctrl.sv                 ;         ;
; ../cpu/comparator.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/cpu/comparator.sv                    ;         ;
; ../wsbn_ram_cache/wshbn_slave_ram.sv    ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/wsbn_ram_cache/wshbn_slave_ram.sv    ;         ;
; ../wsbn_ram_cache/wshbn_master_cache.sv ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/wsbn_ram_cache/wshbn_master_cache.sv ;         ;
; ../riscv_wishbone.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/riscv_wishbone.sv                    ;         ;
; ../riscv_top.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Workspace/TG/riscv_sv_integracao - 2/riscv_top.sv                         ;         ;
; ../button_debouncer.v                   ; yes             ; User Verilog HDL File                  ; C:/Workspace/TG/riscv_sv_integracao - 2/button_debouncer.v                   ;         ;
; ram.v                                   ; yes             ; User Wizard-Generated File             ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/ram.v                     ;         ;
; rom.v                                   ; yes             ; User Wizard-Generated File             ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/rom.v                     ;         ;
; altpll.tdf                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; aglobal131.inc                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/pll_50_altpll.v                      ; yes             ; Auto-Generated Megafunction            ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/db/pll_50_altpll.v        ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_hia1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/db/altsyncram_hia1.tdf    ;         ;
; /workspace/tg/isa-test/lw/rom.mif       ; yes             ; Auto-Found Memory Initialization File  ; /workspace/tg/isa-test/lw/rom.mif                                            ;         ;
; db/altsyncram_epk1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/db/altsyncram_epk1.tdf    ;         ;
; db/altsyncram_35b2.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/db/altsyncram_35b2.tdf    ;         ;
; /workspace/tg/isa-test/lw/ram.mif       ; yes             ; Auto-Found Memory Initialization File  ; /workspace/tg/isa-test/lw/ram.mif                                            ;         ;
; sld_mod_ram_rom.vhd                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd           ;         ;
; sld_rom_sr.vhd                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                ;         ;
; sld_hub.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                   ;         ;
; sld_jtag_hub.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd              ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                  ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; multcore.inc                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                  ;         ;
; bypassff.inc                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                  ;         ;
; altshift.inc                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                  ;         ;
; db/mult_1ht.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/db/mult_1ht.tdf           ;         ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                    ;
+--------------------------+-------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                               ;
+--------------------------+-------------------------------------------------------------------------------------+
; I/O pins                 ; 30                                                                                  ;
; Total memory bits        ; 131072                                                                              ;
; DSP block 9-bit elements ; 8                                                                                   ;
; Total PLLs               ; 1                                                                                   ;
;     -- PLLs              ; 1                                                                                   ;
;                          ;                                                                                     ;
; Maximum fan-out node     ; pll_50:pll_50|altpll:altpll_component|pll_50_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 10887                                                                               ;
; Total fan-out            ; 104464                                                                              ;
; Average fan-out          ; 3.61                                                                                ;
+--------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |riscv_top                                                                ; 17799 (17)        ; 10966 (21)   ; 131072      ; 8            ; 0       ; 4         ; 0         ; 30   ; 0            ; |riscv_top                                                                                                                                                                                                 ; work         ;
;    |button_debouncer:debouncer|                                           ; 50 (50)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|button_debouncer:debouncer                                                                                                                                                                      ; work         ;
;    |pll_50:pll_50|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|pll_50:pll_50                                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|pll_50:pll_50|altpll:altpll_component                                                                                                                                                           ; work         ;
;          |pll_50_altpll:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|pll_50:pll_50|altpll:altpll_component|pll_50_altpll:auto_generated                                                                                                                              ; work         ;
;    |riscv_wishbone:cpu|                                                   ; 17618 (1)         ; 10839 (0)    ; 131072      ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu                                                                                                                                                                              ; work         ;
;       |cache:M1|                                                          ; 13347 (13347)     ; 9216 (9216)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|cache:M1                                                                                                                                                                     ; work         ;
;       |inst_mem_ctrl:inst_mem|                                            ; 44 (44)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|inst_mem_ctrl:inst_mem                                                                                                                                                       ; work         ;
;       |interrupt_controller:int_ctrl|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|interrupt_controller:int_ctrl                                                                                                                                                ; work         ;
;       |mem_ctrl:mem_controller|                                           ; 55 (55)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller                                                                                                                                                      ; work         ;
;       |riscv_cpu_no:cpu1|                                                 ; 3873 (1960)       ; 1370 (169)   ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1                                                                                                                                                            ; work         ;
;          |riscv_alu:riscv_alu|                                            ; 1249 (778)        ; 110 (0)      ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu                                                                                                                                        ; work         ;
;             |comparator:comparator|                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|comparator:comparator                                                                                                                  ; work         ;
;             |lpm_mult:Mult0|                                              ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0                                                                                                                         ; work         ;
;                |mult_1ht:auto_generated|                                  ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0|mult_1ht:auto_generated                                                                                                 ; work         ;
;             |riscv_div:riscv_div|                                         ; 360 (360)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div                                                                                                                    ; work         ;
;          |riscv_decoder:riscv_decoder|                                    ; 183 (183)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder                                                                                                                                ; work         ;
;          |riscv_fetch:riscv_fetch|                                        ; 420 (420)         ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch                                                                                                                                    ; work         ;
;          |riscv_regfile:riscv_regfile|                                    ; 61 (61)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile                                                                                                                                ; work         ;
;       |rom:M0|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|rom:M0                                                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component                                                                                                                                       ; work         ;
;             |altsyncram_hia1:auto_generated|                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component|altsyncram_hia1:auto_generated                                                                                                        ; work         ;
;       |wshbn_master:wbus|                                                 ; 11 (11)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_master:wbus                                                                                                                                                            ; work         ;
;       |wshbn_master_cache:MST_CACHE|                                      ; 27 (27)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_master_cache:MST_CACHE                                                                                                                                                 ; work         ;
;       |wshbn_pio:SLV0|                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_pio:SLV0                                                                                                                                                               ; work         ;
;       |wshbn_slave_ram:SLV_RAM|                                           ; 165 (70)          ; 66 (2)       ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM                                                                                                                                                      ; work         ;
;          |ram:ram1|                                                       ; 95 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                             ; 95 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_epk1:auto_generated|                           ; 95 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated                                                                              ; work         ;
;                   |altsyncram_35b2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 95 (72)           ; 64 (55)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |wshbn_timer:SLV1|                                                  ; 92 (92)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|riscv_wishbone:cpu|wshbn_timer:SLV1                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                     ; 114 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|sld_hub:auto_hub                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 113 (76)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                         ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component|altsyncram_hia1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; ROM            ; 2048         ; 32           ; --           ; --           ; 65536 ; ../../isa-test/lw/rom.mif ;
; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; ../../isa-test/lw/ram.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |riscv_top|riscv_wishbone:cpu|rom:M0                           ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/rom.v    ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1 ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/ram.v    ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |riscv_top|pll_50:pll_50                                       ; C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/pll_50.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |riscv_top|riscv_wishbone:cpu|wshbn_master:wbus|state                        ;
+------------+-----------+-----------+-----------+----------+----------+----------+------------+
; Name       ; state.rd2 ; state.rd1 ; state.rd0 ; state.c2 ; state.c1 ; state.c0 ; state.idle ;
+------------+-----------+-----------+-----------+----------+----------+----------+------------+
; state.idle ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0          ;
; state.c0   ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 1          ;
; state.c1   ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 1          ;
; state.c2   ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 1          ;
; state.rd0  ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 1          ;
; state.rd1  ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 1          ;
; state.rd2  ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1          ;
+------------+-----------+-----------+-----------+----------+----------+----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |riscv_top|riscv_wishbone:cpu|interrupt_controller:int_ctrl|state ;
+----------+----------+----------+--------------------------------------------------+
; Name     ; state.s0 ; state.s2 ; state.s1                                         ;
+----------+----------+----------+--------------------------------------------------+
; state.s0 ; 0        ; 0        ; 0                                                ;
; state.s1 ; 1        ; 0        ; 1                                                ;
; state.s2 ; 1        ; 1        ; 0                                                ;
+----------+----------+----------+--------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state ;
+-------------+-----------+-------------+-------------------------------------------------------+
; Name        ; state.rst ; state.ready ; state.idle                                            ;
+-------------+-----------+-------------+-------------------------------------------------------+
; state.rst   ; 0         ; 0           ; 0                                                     ;
; state.idle  ; 1         ; 0           ; 1                                                     ;
; state.ready ; 1         ; 1           ; 0                                                     ;
+-------------+-----------+-------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                     ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
; HEX0_D[6]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; HEX0_D[1]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; HEX1_D[0]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; HEX2_D[3]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; HEX2_D[0]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; HEX3_D[5]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; HEX3_D[4]~reg0                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|state[2..31]                         ; Stuck at GND due to stuck port data_in                                 ;
; riscv_wishbone:cpu|wshbn_master_cache:MST_CACHE|state[1..31]                    ; Stuck at GND due to stuck port data_in                                 ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[4..31]                        ; Stuck at GND due to stuck port data_in                                 ;
; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[4..31]                  ; Stuck at GND due to stuck port data_in                                 ;
; riscv_wishbone:cpu|cache:M1|state[3..31]                                        ; Stuck at GND due to stuck port data_in                                 ;
; riscv_wishbone:cpu|cache:M1|rep_buf.addr[0]                                     ; Stuck at GND due to stuck port data_in                                 ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[1..3]                         ; Merged with riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]       ;
; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[1..3]                   ; Merged with riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0] ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][31] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][30] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][29] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][28] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][27] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][26] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][25] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][24] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][23] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][22] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][21] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][20] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][19] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][18] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][17] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][16] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][15] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][14] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][13] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][12] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][11] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][10] ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][9]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][8]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][7]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][6]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][5]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][4]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][3]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][2]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][1]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[0][0]  ; Stuck at GND due to stuck port clock_enable                            ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.idle         ; Lost fanout                                                            ;
; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s2                       ; Lost fanout                                                            ;
; Total Number of Removed Registers = 194                                         ;                                                                        ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                      ;
+-------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[31] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[31] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[30] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[30] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[29] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[29] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[28] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[28] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[27] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[27] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[26] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[26] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[25] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[25] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[24] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[24] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[23] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[23] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[22] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[22] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[21] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[21] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[20] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[20] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[19] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[19] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[18] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[18] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[17] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[17] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[16] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[16] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[15] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[15] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[14] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[14] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[13] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[13] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[12] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[12] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[11] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[11] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[10] ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[10] ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[9]  ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[9]  ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[8]  ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[8]  ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[7]  ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[7]  ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[6]  ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[6]  ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[5]  ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[5]  ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[4]  ; Stuck at GND              ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[4]  ;
;                                                       ; due to stuck port data_in ;                                                             ;
; riscv_wishbone:cpu|cache:M1|state[31]                 ; Stuck at GND              ; riscv_wishbone:cpu|cache:M1|rep_buf.addr[0]                 ;
;                                                       ; due to stuck port data_in ;                                                             ;
+-------------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10966 ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 1537  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10514 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                    ;
+---------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------+---------+
; riscv_wishbone:cpu|cache:M1|state[2]                                                  ; 21      ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[2]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[3]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[4]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[5]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[6]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[7]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[8]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]       ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[10]      ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[11]      ; 5       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[12]      ; 5       ;
; button_debouncer:debouncer|counter[16]                                                ; 2       ;
; button_debouncer:debouncer|counter[15]                                                ; 2       ;
; button_debouncer:debouncer|counter[10]                                                ; 2       ;
; button_debouncer:debouncer|counter[9]                                                 ; 2       ;
; button_debouncer:debouncer|counter[7]                                                 ; 2       ;
; button_debouncer:debouncer|counter[5]                                                 ; 2       ;
; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[0] ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]          ; 3       ;
; Total number of inverted registers = 22                                               ;         ;
+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[13]                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|wshbn_master_cache:MST_CACHE|offset_counter[0]                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[127][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[126][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[125][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[124][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[123][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[122][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[121][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[120][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[119][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[118][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[117][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[116][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[115][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[114][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[113][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[112][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[111][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[110][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[109][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[108][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[107][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[106][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[105][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[104][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[103][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[102][0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[101][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[100][-1]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[99][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[98][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[97][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[96][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[95][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[94][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[93][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[92][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[91][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[90][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[89][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[88][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[87][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[86][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[85][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[84][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[83][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[82][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[81][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[80][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[79][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[78][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[77][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[76][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[75][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[74][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[73][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[72][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[71][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[70][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[69][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[68][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[67][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[66][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[65][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[64][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[63][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[62][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[61][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[60][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[59][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[58][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[57][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[56][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[55][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[54][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[53][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[52][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[51][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[50][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[49][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[48][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[47][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[46][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[45][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[44][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[43][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[42][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[41][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[40][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[39][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[38][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[37][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[36][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[35][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[34][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[33][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[32][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[31][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[30][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[29][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[28][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[27][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[26][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[25][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[24][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[23][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[22][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[21][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[20][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[19][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[18][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[17][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[16][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[15][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[14][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[13][0]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[12][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[11][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[10][-1]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[9][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[8][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[7][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[6][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[5][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[4][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[3][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[2][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[1][-1]                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|set_to_replace[0][-1]                                                                                                                                                               ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[127][0][30]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[127][1][31]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[126][0][5]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[126][1][11]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[125][0][0]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[125][1][23]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[124][0][13]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[124][1][3]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[123][0][30]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[123][1][25]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[122][0][31]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[122][1][12]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[121][0][30]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[121][1][25]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[120][0][15]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[120][1][30]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[119][0][31]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[119][1][28]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[118][0][1]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[118][1][24]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[117][0][8]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[117][1][16]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[116][0][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[116][1][1]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[115][0][5]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[115][1][6]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[114][0][8]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[114][1][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[113][0][11]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[113][1][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[112][0][28]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[112][1][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[111][0][28]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[111][1][23]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[110][0][20]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[110][1][17]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[109][0][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[109][1][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[108][0][10]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[108][1][9]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[107][0][21]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[107][1][14]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[106][0][18]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[106][1][6]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[105][0][7]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[105][1][18]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[104][0][30]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[104][1][21]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[103][0][23]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[103][1][25]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[102][0][6]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[102][1][3]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[101][0][28]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[101][1][11]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[100][0][12]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[100][1][18]                                                                                                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[99][0][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[99][1][3]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[98][0][5]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[98][1][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[97][0][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[97][1][5]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[96][0][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[96][1][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[95][0][25]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[95][1][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[94][0][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[94][1][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[93][0][23]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[93][1][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[92][0][18]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[92][1][0]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[91][0][19]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[91][1][4]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[90][0][13]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[90][1][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[89][0][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[89][1][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[88][0][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[88][1][7]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[87][0][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[87][1][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[86][0][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[86][1][2]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[85][0][21]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[85][1][7]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[84][0][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[84][1][4]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[83][0][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[83][1][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[82][0][7]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[82][1][6]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[81][0][4]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[81][1][6]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[80][0][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[80][1][13]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[79][0][19]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[79][1][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[78][0][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[78][1][4]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[77][0][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[77][1][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[76][0][3]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[76][1][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[75][0][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[75][1][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[74][0][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[74][1][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[73][0][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[73][1][21]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[72][0][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[72][1][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[71][0][0]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[71][1][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[70][0][25]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[70][1][15]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[69][0][25]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[69][1][19]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[68][0][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[68][1][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[67][0][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[67][1][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[66][0][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[66][1][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[65][0][0]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[65][1][15]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[64][0][12]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[64][1][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[63][0][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[63][1][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[62][0][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[62][1][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[61][0][7]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[61][1][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[60][0][28]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[60][1][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[59][0][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[59][1][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[58][0][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[58][1][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[57][0][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[57][1][7]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[56][0][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[56][1][19]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[55][0][22]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[55][1][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[54][0][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[54][1][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[53][0][17]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[53][1][28]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[52][0][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[52][1][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[51][0][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[51][1][18]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[50][0][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[50][1][5]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[49][0][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[49][1][18]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[48][0][22]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[48][1][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[47][0][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[47][1][26]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[46][0][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[46][1][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[45][0][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[45][1][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[44][0][3]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[44][1][19]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[43][0][13]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[43][1][12]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[42][0][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[42][1][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[41][0][22]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[41][1][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[40][0][27]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[40][1][15]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[39][0][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[39][1][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[38][0][28]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[38][1][6]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[37][0][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[37][1][7]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[36][0][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[36][1][26]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[35][0][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[35][1][3]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[34][0][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[34][1][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[33][0][22]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[33][1][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[32][0][22]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[32][1][26]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[31][0][14]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[31][1][6]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[30][0][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[30][1][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[29][0][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[29][1][0]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[28][0][19]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[28][1][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[27][0][26]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[27][1][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[26][0][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[26][1][1]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[25][0][6]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[25][1][25]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[24][0][23]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[24][1][23]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[23][0][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[23][1][23]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[22][0][9]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[22][1][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[21][0][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[21][1][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[20][0][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[20][1][20]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[19][0][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[19][1][8]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[18][0][23]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[18][1][28]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[17][0][4]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[17][1][23]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[16][0][31]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[16][1][24]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[15][0][6]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[15][1][29]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[14][0][30]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[14][1][10]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[13][0][21]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[13][1][18]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[12][0][15]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[12][1][11]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[11][0][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[11][1][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[10][0][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[10][1][16]                                                                                                                                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[9][0][2]                                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[9][1][11]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[8][0][11]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[8][1][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[7][0][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[7][1][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[6][0][4]                                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[6][1][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[5][0][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[5][1][27]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[4][0][21]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[4][1][4]                                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[3][0][1]                                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[3][1][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[2][0][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[2][1][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[1][0][30]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[1][1][13]                                                                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[0][0][2]                                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|sets[0].data[0][1][13]                                                                                                                                                              ;
; 10:1               ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_r[20]                                                                                                                          ;
; 11:1               ; 32 bits   ; 224 LEs       ; 96 LEs               ; 128 LEs                ; Yes        ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[30]                                                                                                                          ;
; 256:1              ; 32 bits   ; 5440 LEs      ; 5440 LEs             ; 0 LEs                  ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|proc_res.data[9]                                                                                                                                                                    ;
; 256:1              ; 67 bits   ; 11390 LEs     ; 5762 LEs             ; 5628 LEs               ; Yes        ; |riscv_top|riscv_wishbone:cpu|cache:M1|rep_buf.data[1][31]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder|Selector5                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux130                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|inst_reg_mux[6]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller|mem0_wr                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_rd                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux147                                                                                                                                                                     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux161                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux96                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux107                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux112                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux122                                                                                                                                                                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux90                                                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux92                                                                                                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|addr                                                                                                                                                                 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux196                                                                                                                                                                     ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux76                                                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux153                                                                                                                                                                     ;
; 64:1               ; 30 bits   ; 1260 LEs      ; 360 LEs              ; 900 LEs                ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|Selector15                                                                                                                                         ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux58                                                                                                                                                                      ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux26                                                                                                                                                                      ;
; 128:1              ; 4 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|cache:M1|Mux2                                                                                                                                                                                ;
; 128:1              ; 4 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |riscv_top|riscv_wishbone:cpu|cache:M1|Mux106                                                                                                                                                                              ;
; 9:1                ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|data_in                                                                                                                                                              ;
; 129:1              ; 2 bits    ; 172 LEs       ; 2 LEs                ; 170 LEs                ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder|Selector1                                                                                                                                      ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux191                                                                                                                                                                     ;
; 11:1               ; 15 bits   ; 105 LEs       ; 60 LEs               ; 45 LEs                 ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|Mux181                                                                                                                                                                     ;
; 129:1              ; 2 bits    ; 172 LEs       ; 2 LEs                ; 170 LEs                ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder|Selector13                                                                                                                                     ;
; 132:1              ; 2 bits    ; 176 LEs       ; 2 LEs                ; 174 LEs                ; No         ; |riscv_top|riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder|Selector14                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |riscv_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component|altsyncram_hia1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_50:pll_50|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_50 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; pll_50_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV GX            ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:debouncer ;
+----------------+-----------------------+--------------------------------+
; Parameter Name ; Value                 ; Type                           ;
+----------------+-----------------------+--------------------------------+
; preset_val     ; 0                     ; Unsigned Binary                ;
; counter_max    ; 000011000011010100000 ; Unsigned Binary                ;
+----------------+-----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------+
; Parameter Name                     ; Value                     ; Type                                  ;
+------------------------------------+---------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                               ;
; OPERATION_MODE                     ; ROM                       ; Untyped                               ;
; WIDTH_A                            ; 32                        ; Signed Integer                        ;
; WIDTHAD_A                          ; 11                        ; Signed Integer                        ;
; NUMWORDS_A                         ; 2048                      ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                               ;
; WIDTH_B                            ; 1                         ; Untyped                               ;
; WIDTHAD_B                          ; 1                         ; Untyped                               ;
; NUMWORDS_B                         ; 1                         ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                               ;
; BYTE_SIZE                          ; 8                         ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                               ;
; INIT_FILE                          ; ../../isa-test/lw/rom.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_hia1           ; Untyped                               ;
+------------------------------------+---------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; TAM            ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                            ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                         ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                        ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                      ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; WIDTH_B                            ; 1                         ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                         ;
; INIT_FILE                          ; ../../isa-test/lw/ram.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX             ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_epk1           ; Untyped                                                         ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                    ;
+------------------------------------------------+---------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 32            ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 32            ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 64            ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 64            ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                 ;
; LATENCY                                        ; 0             ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                 ;
; USE_EAB                                        ; OFF           ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_1ht      ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                 ;
+------------------------------------------------+---------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_50:pll_50|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                   ;
; Entity Instance                           ; riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------+
; Name                                  ; Value                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                       ;
; Entity Instance                       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                      ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|wshbn_timer:SLV1"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|wshbn_master:wbus"                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; stall_cpu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; st        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|interrupt_controller:int_ctrl" ;
+------------+-------+----------+----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                      ;
+------------+-------+----------+----------------------------------------------+
; interrupt1 ; Input ; Info     ; Stuck at GND                                 ;
; interrupt2 ; Input ; Info     ; Stuck at GND                                 ;
; interrupt3 ; Input ; Info     ; Stuck at GND                                 ;
+------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|mem_ctrl:mem_controller"                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; wshbn_addr_o[29..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem0_addr_o[29..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_rd             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_wr             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_addr_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_data_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder"                                  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_unalign_add_mux ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div"           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; div_zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|riscv_cpu_no:cpu1"                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_clken        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_av          ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_counter_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_counter_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; branch_counter_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu|inst_mem_ctrl:inst_mem"                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem0_rd             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem0_addr_o[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem0_addr_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_rd             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_addr_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_wishbone:cpu"                                                                                                 ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pio_0_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pio_0_in[3..0]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; pio_0_in[15..4] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cmp             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sp              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ra              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ir              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; result          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; spi_tx          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ssp_en_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ssp_mosi_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ssp_clk_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; uart_tx         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; uart_full       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; uart_empty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:debouncer" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; data_in ; Input ; Info     ; Stuck at VCC              ;
+---------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_50:pll_50"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                 ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0              ; ram1        ; 32    ; 2048  ; Read/Write ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:06:39     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jul 09 08:42:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-CCMM -c riscv-CCMM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/wsbn/wshbn_timer.vhd
    Info (12022): Found design unit 1: wshbn_timer-v1
    Info (12023): Found entity 1: wshbn_timer
Info (12021): Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/wsbn/wshbn_pio.vhd
    Info (12022): Found design unit 1: wshbn_pio-v1
    Info (12023): Found entity 1: wshbn_pio
Info (12021): Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/wsbn/wshbn_master_no.vhd
    Info (12022): Found design unit 1: wshbn_master-v1
    Info (12023): Found entity 1: wshbn_master
Info (12021): Found 1 design units, including 1 entities, in source file pll_50.v
    Info (12023): Found entity 1: pll_50
Info (12021): Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cache/cache_parameters.sv
    Info (12022): Found design unit 1: cache_parameters (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cache/cache.sv
    Info (12023): Found entity 1: cache
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/sram_mux.sv
    Info (12023): Found entity 1: sram_mux
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/riscv_regfile.sv
    Info (12023): Found entity 1: riscv_regfile
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/riscv_fetch.sv
    Info (12023): Found entity 1: riscv_fetch
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/riscv_div.sv
    Info (12023): Found entity 1: riscv_div
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/riscv_decoder.sv
    Info (12023): Found entity 1: riscv_decoder
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/riscv_cpu_no.sv
    Info (12023): Found entity 1: riscv_cpu_no
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/riscv_alu.sv
    Info (12023): Found entity 1: riscv_alu
Info (12021): Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/memory_mapping.sv
    Info (12022): Found design unit 1: memory_mapping (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/mem_ctrl.sv
    Info (12023): Found entity 1: mem_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/interrupt_controller.sv
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/inst_mem_ctrl.sv
    Info (12023): Found entity 1: inst_mem_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/i_cache.vhd
    Info (12022): Found design unit 1: i_cache-SYN
    Info (12023): Found entity 1: i_cache
Info (12021): Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/d_cache.vhd
    Info (12022): Found design unit 1: d_cache-SYN
    Info (12023): Found entity 1: d_cache
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/cpu/comparator.sv
    Info (12023): Found entity 1: comparator
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/wsbn_ram_cache/wshbn_slave_ram.sv
    Info (12023): Found entity 1: wshbn_slave_ram
Info (12021): Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao - 2/wsbn_ram_cache/wshbn_ports_defs.sv
    Info (12022): Found design unit 1: wshbn_ports_defs (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/wsbn_ram_cache/wshbn_master_cache.sv
    Info (12023): Found entity 1: wshbn_master_cache
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/riscv_wishbone.sv
    Info (12023): Found entity 1: riscv_wishbone
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/riscv_top.sv
    Info (12023): Found entity 1: riscv_top
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao - 2/button_debouncer.v
    Info (12023): Found entity 1: button_debouncer
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Warning (10236): Verilog HDL Implicit Net warning at riscv_wishbone.sv(218): created implicit net for "whbn_stb"
Info (12127): Elaborating entity "riscv_top" for the top level hierarchy
Info (12128): Elaborating entity "pll_50" for hierarchy "pll_50:pll_50"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_50:pll_50|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_50:pll_50|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_50:pll_50|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50_altpll.v
    Info (12023): Found entity 1: pll_50_altpll
Info (12128): Elaborating entity "pll_50_altpll" for hierarchy "pll_50:pll_50|altpll:altpll_component|pll_50_altpll:auto_generated"
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:debouncer"
Info (12128): Elaborating entity "riscv_wishbone" for hierarchy "riscv_wishbone:cpu"
Warning (10230): Verilog HDL assignment warning at riscv_wishbone.sv(145): truncated value with size 30 to match size of target (11)
Warning (10034): Output port "spi_tx" at riscv_wishbone.sv(29) has no driver
Warning (10034): Output port "ssp_en_o" at riscv_wishbone.sv(30) has no driver
Warning (10034): Output port "ssp_mosi_o" at riscv_wishbone.sv(31) has no driver
Warning (10034): Output port "ssp_clk_o" at riscv_wishbone.sv(33) has no driver
Warning (10034): Output port "uart_tx" at riscv_wishbone.sv(36) has no driver
Warning (10034): Output port "uart_full" at riscv_wishbone.sv(37) has no driver
Warning (10034): Output port "uart_empty" at riscv_wishbone.sv(38) has no driver
Info (12128): Elaborating entity "inst_mem_ctrl" for hierarchy "riscv_wishbone:cpu|inst_mem_ctrl:inst_mem"
Info (12128): Elaborating entity "rom" for hierarchy "riscv_wishbone:cpu|rom:M0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../isa-test/lw/rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hia1.tdf
    Info (12023): Found entity 1: altsyncram_hia1
Info (12128): Elaborating entity "altsyncram_hia1" for hierarchy "riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component|altsyncram_hia1:auto_generated"
Info (12128): Elaborating entity "cache" for hierarchy "riscv_wishbone:cpu|cache:M1"
Warning (10036): Verilog HDL or VHDL warning at cache.sv(50): object "hit" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at cache.sv(168): truncated value with size 7 to match size of target (2)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sets" into its bus
Info (12128): Elaborating entity "riscv_cpu_no" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1"
Info (12128): Elaborating entity "riscv_regfile" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile"
Info (12128): Elaborating entity "riscv_alu" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu"
Info (12128): Elaborating entity "comparator" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|comparator:comparator"
Info (12128): Elaborating entity "riscv_div" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div"
Info (12128): Elaborating entity "riscv_decoder" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_decoder:riscv_decoder"
Info (12128): Elaborating entity "riscv_fetch" for hierarchy "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch"
Info (12128): Elaborating entity "mem_ctrl" for hierarchy "riscv_wishbone:cpu|mem_ctrl:mem_controller"
Warning (10235): Verilog HDL Always Construct warning at mem_ctrl.sv(88): variable "addr_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mem_ctrl.sv(107): variable "addr_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10264): Verilog HDL Case Statement information at mem_ctrl.sv(118): all case item expressions in this case statement are onehot
Warning (10034): Output port "mem1_addr_o" at mem_ctrl.sv(42) has no driver
Warning (10034): Output port "mem1_rd" at mem_ctrl.sv(40) has no driver
Warning (10034): Output port "mem1_wr" at mem_ctrl.sv(41) has no driver
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "riscv_wishbone:cpu|interrupt_controller:int_ctrl"
Info (12128): Elaborating entity "wshbn_master" for hierarchy "riscv_wishbone:cpu|wshbn_master:wbus"
Info (12128): Elaborating entity "wshbn_pio" for hierarchy "riscv_wishbone:cpu|wshbn_pio:SLV0"
Info (12128): Elaborating entity "wshbn_timer" for hierarchy "riscv_wishbone:cpu|wshbn_timer:SLV1"
Info (12128): Elaborating entity "wshbn_master_cache" for hierarchy "riscv_wishbone:cpu|wshbn_master_cache:MST_CACHE"
Warning (10230): Verilog HDL assignment warning at wshbn_master_cache.sv(52): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "wshbn_slave_ram" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM"
Info (12128): Elaborating entity "ram" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../isa-test/lw/ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epk1.tdf
    Info (12023): Found entity 1: altsyncram_epk1
Info (12128): Elaborating entity "altsyncram_epk1" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35b2.tdf
    Info (12023): Found entity 1: altsyncram_35b2
Info (12128): Elaborating entity "altsyncram_35b2" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987569"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "riscv_wishbone:cpu|cache:M1|proc_res_data[31]" feeding internal logic into a wire
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|Mult0"
Info (12130): Elaborated megafunction instantiation "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf
    Info (12023): Found entity 1: mult_1ht
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[5]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/output_files/riscv-CCMM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 28101 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 27993 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 892 megabytes
    Info: Processing ended: Sun Jul 09 08:49:22 2017
    Info: Elapsed time: 00:07:11
    Info: Total CPU time (on all processors): 00:07:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Workspace/TG/riscv_sv_integracao - 2/work_sint2/output_files/riscv-CCMM.map.smsg.


