
SENSORS_V6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  08006a8c  08006a8c  00016a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006d5c  08006d5c  00016d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006d64  08006d64  00016d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006d68  08006d68  00016d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001fc  20000000  08006d6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004430  200001fc  08006f68  000201fc  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  2000462c  08006f68  0002462c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024483  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000438b  00000000  00000000  000446af  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00012ba0  00000000  00000000  00048a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001240  00000000  00000000  0005b5e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001b58  00000000  00000000  0005c820  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b578  00000000  00000000  0005e378  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006b20  00000000  00000000  000698f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00070410  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003c94  00000000  00000000  0007048c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a74 	.word	0x08006a74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08006a74 	.word	0x08006a74

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <HAL_InitTick+0x2c>)
{
 8000594:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a0:	f000 fcc6 	bl	8000f30 <HAL_SYSTICK_Config>
 80005a4:	4604      	mov	r4, r0
 80005a6:	b938      	cbnz	r0, 80005b8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005a8:	4602      	mov	r2, r0
 80005aa:	4629      	mov	r1, r5
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 fc8a 	bl	8000ec8 <HAL_NVIC_SetPriority>
 80005b4:	4620      	mov	r0, r4
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000028 	.word	0x20000028

080005c0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_Init+0x28>)
 80005c2:	6813      	ldr	r3, [r2, #0]
 80005c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005c8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ca:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ce:	f000 fc69 	bl	8000ea4 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d2:	2000      	movs	r0, #0
 80005d4:	f7ff ffdc 	bl	8000590 <HAL_InitTick>
 80005d8:	4604      	mov	r4, r0
 80005da:	b918      	cbnz	r0, 80005e4 <HAL_Init+0x24>
    HAL_MspInit();
 80005dc:	f005 fbba 	bl	8005d54 <HAL_MspInit>
}
 80005e0:	4620      	mov	r0, r4
 80005e2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005e4:	2401      	movs	r4, #1
 80005e6:	e7fb      	b.n	80005e0 <HAL_Init+0x20>
 80005e8:	40022000 	.word	0x40022000

080005ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005ec:	4a02      	ldr	r2, [pc, #8]	; (80005f8 <HAL_IncTick+0xc>)
 80005ee:	6813      	ldr	r3, [r2, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	20000258 	.word	0x20000258

080005fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005fc:	4b01      	ldr	r3, [pc, #4]	; (8000604 <HAL_GetTick+0x8>)
 80005fe:	6818      	ldr	r0, [r3, #0]
}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000258 	.word	0x20000258

08000608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000608:	b538      	push	{r3, r4, r5, lr}
 800060a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff fff6 	bl	80005fc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000610:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000612:	4605      	mov	r5, r0
  {
    wait++;
 8000614:	bf18      	it	ne
 8000616:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000618:	f7ff fff0 	bl	80005fc <HAL_GetTick>
 800061c:	1b40      	subs	r0, r0, r5
 800061e:	4284      	cmp	r4, r0
 8000620:	d8fa      	bhi.n	8000618 <HAL_Delay+0x10>
  {
  }
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}

08000624 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000624:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000626:	0dcc      	lsrs	r4, r1, #23
 8000628:	f004 0404 	and.w	r4, r4, #4
 800062c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800062e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000632:	2307      	movs	r3, #7
 8000634:	fa03 f501 	lsl.w	r5, r3, r1
 8000638:	5823      	ldr	r3, [r4, r0]
 800063a:	fa02 f101 	lsl.w	r1, r2, r1
 800063e:	ea23 0305 	bic.w	r3, r3, r5
 8000642:	4319      	orrs	r1, r3
 8000644:	5021      	str	r1, [r4, r0]
 8000646:	bd30      	pop	{r4, r5, pc}

08000648 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000648:	6880      	ldr	r0, [r0, #8]
}
 800064a:	f000 0001 	and.w	r0, r0, #1
 800064e:	4770      	bx	lr

08000650 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000650:	6880      	ldr	r0, [r0, #8]
}
 8000652:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000656:	4770      	bx	lr

08000658 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000658:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800065e:	4604      	mov	r4, r0
 8000660:	2800      	cmp	r0, #0
 8000662:	f000 8085 	beq.w	8000770 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000666:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000668:	b925      	cbnz	r5, 8000674 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800066a:	f004 facd 	bl	8004c08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800066e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000670:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000674:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000676:	6883      	ldr	r3, [r0, #8]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	d47b      	bmi.n	8000774 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800067c:	6883      	ldr	r3, [r0, #8]
 800067e:	00dd      	lsls	r5, r3, #3
 8000680:	d57f      	bpl.n	8000782 <HAL_ADC_Init+0x12a>
 8000682:	6883      	ldr	r3, [r0, #8]
 8000684:	00d9      	lsls	r1, r3, #3
 8000686:	f140 808a 	bpl.w	800079e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800068a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800068c:	f7ff ffe0 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000690:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000692:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000696:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000698:	d167      	bne.n	800076a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800069a:	2800      	cmp	r0, #0
 800069c:	d165      	bne.n	800076a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800069e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80006a8:	6820      	ldr	r0, [r4, #0]
 80006aa:	f7ff ffcd 	bl	8000648 <LL_ADC_IsEnabled>
 80006ae:	b998      	cbnz	r0, 80006d8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006b0:	4852      	ldr	r0, [pc, #328]	; (80007fc <HAL_ADC_Init+0x1a4>)
 80006b2:	f7ff ffc9 	bl	8000648 <LL_ADC_IsEnabled>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4851      	ldr	r0, [pc, #324]	; (8000800 <HAL_ADC_Init+0x1a8>)
 80006ba:	f7ff ffc5 	bl	8000648 <LL_ADC_IsEnabled>
 80006be:	4303      	orrs	r3, r0
 80006c0:	4850      	ldr	r0, [pc, #320]	; (8000804 <HAL_ADC_Init+0x1ac>)
 80006c2:	f7ff ffc1 	bl	8000648 <LL_ADC_IsEnabled>
 80006c6:	4303      	orrs	r3, r0
 80006c8:	d106      	bne.n	80006d8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ca:	4a4f      	ldr	r2, [pc, #316]	; (8000808 <HAL_ADC_Init+0x1b0>)
 80006cc:	6860      	ldr	r0, [r4, #4]
 80006ce:	6893      	ldr	r3, [r2, #8]
 80006d0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006d4:	4303      	orrs	r3, r0
 80006d6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006d8:	68e0      	ldr	r0, [r4, #12]
 80006da:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006dc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006e0:	4303      	orrs	r3, r0
 80006e2:	68a0      	ldr	r0, [r4, #8]
 80006e4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006e6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006e8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006ea:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006f2:	bf02      	ittt	eq
 80006f4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006f6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006fa:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000700:	b122      	cbz	r2, 800070c <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8000702:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000704:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000708:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800070a:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 800070c:	6820      	ldr	r0, [r4, #0]
 800070e:	4a3f      	ldr	r2, [pc, #252]	; (800080c <HAL_ADC_Init+0x1b4>)
 8000710:	68c5      	ldr	r5, [r0, #12]
 8000712:	402a      	ands	r2, r5
 8000714:	4313      	orrs	r3, r2
 8000716:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000718:	f7ff ff9a 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800071c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	0712      	lsls	r2, r2, #28
 8000722:	d546      	bpl.n	80007b2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000724:	6922      	ldr	r2, [r4, #16]
 8000726:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000728:	bf05      	ittet	eq
 800072a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800072c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000730:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000734:	bf06      	itte	eq
 8000736:	f020 000f 	biceq.w	r0, r0, #15
 800073a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800073c:	f022 020f 	bicne.w	r2, r2, #15
 8000740:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000742:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000744:	f023 0303 	bic.w	r3, r3, #3
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800074e:	4608      	mov	r0, r1
 8000750:	b003      	add	sp, #12
 8000752:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000754:	9b01      	ldr	r3, [sp, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1f9      	bne.n	8000754 <HAL_ADC_Init+0xfc>
 8000760:	e78f      	b.n	8000682 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000762:	691a      	ldr	r2, [r3, #16]
 8000764:	f022 0201 	bic.w	r2, r2, #1
 8000768:	e045      	b.n	80007f6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800076a:	f043 0310 	orr.w	r3, r3, #16
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000770:	2101      	movs	r1, #1
 8000772:	e7ec      	b.n	800074e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000774:	6883      	ldr	r3, [r0, #8]
 8000776:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	6083      	str	r3, [r0, #8]
 8000780:	e77c      	b.n	800067c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000782:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000784:	4a22      	ldr	r2, [pc, #136]	; (8000810 <HAL_ADC_Init+0x1b8>)
 8000786:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800078a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000792:	6083      	str	r3, [r0, #8]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_ADC_Init+0x1bc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	fbb3 f3f2 	udiv	r3, r3, r2
 800079c:	e7dc      	b.n	8000758 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800079e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80007a0:	f043 0310 	orr.w	r3, r3, #16
 80007a4:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80007ae:	2101      	movs	r1, #1
 80007b0:	e76c      	b.n	800068c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1b6      	bne.n	8000724 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007b8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007bc:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007be:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007c4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c8:	f020 0002 	bic.w	r0, r0, #2
 80007cc:	4302      	orrs	r2, r0
 80007ce:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007d0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007d4:	2a01      	cmp	r2, #1
 80007d6:	d1c4      	bne.n	8000762 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007d8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007da:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007dc:	6918      	ldr	r0, [r3, #16]
 80007de:	432a      	orrs	r2, r5
 80007e0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007e2:	f042 0201 	orr.w	r2, r2, #1
 80007e6:	432a      	orrs	r2, r5
 80007e8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007ea:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007ee:	432a      	orrs	r2, r5
 80007f0:	f020 0004 	bic.w	r0, r0, #4
 80007f4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	e794      	b.n	8000724 <HAL_ADC_Init+0xcc>
 80007fa:	bf00      	nop
 80007fc:	50040000 	.word	0x50040000
 8000800:	50040100 	.word	0x50040100
 8000804:	50040200 	.word	0x50040200
 8000808:	50040300 	.word	0x50040300
 800080c:	fff0c007 	.word	0xfff0c007
 8000810:	00030d40 	.word	0x00030d40
 8000814:	20000028 	.word	0x20000028

08000818 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000818:	6803      	ldr	r3, [r0, #0]
 800081a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800081c:	4770      	bx	lr
	...

08000820 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000820:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000826:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800082a:	2b01      	cmp	r3, #1
{
 800082c:	4605      	mov	r5, r0
 800082e:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8000830:	f000 8187 	beq.w	8000b42 <HAL_ADC_ConfigChannel+0x322>
 8000834:	2301      	movs	r3, #1
 8000836:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800083a:	6800      	ldr	r0, [r0, #0]
 800083c:	f7ff ff08 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000840:	2800      	cmp	r0, #0
 8000842:	f040 8178 	bne.w	8000b36 <HAL_ADC_ConfigChannel+0x316>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8000846:	684b      	ldr	r3, [r1, #4]
 8000848:	2b05      	cmp	r3, #5
 800084a:	d808      	bhi.n	800085e <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 800084c:	3b02      	subs	r3, #2
 800084e:	2b03      	cmp	r3, #3
 8000850:	d865      	bhi.n	800091e <HAL_ADC_ConfigChannel+0xfe>
 8000852:	e8df f003 	tbb	[pc, r3]
 8000856:	5d02      	.short	0x5d02
 8000858:	615f      	.short	0x615f
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 800085a:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800085c:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800085e:	6861      	ldr	r1, [r4, #4]
 8000860:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000862:	098e      	lsrs	r6, r1, #6
 8000864:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8000868:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 800086c:	f001 011f 	and.w	r1, r1, #31
 8000870:	231f      	movs	r3, #31
 8000872:	fa03 f201 	lsl.w	r2, r3, r1
 8000876:	59f3      	ldr	r3, [r6, r7]
 8000878:	ea23 0302 	bic.w	r3, r3, r2
 800087c:	6822      	ldr	r2, [r4, #0]
 800087e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000882:	408a      	lsls	r2, r1
 8000884:	4313      	orrs	r3, r2
 8000886:	51f3      	str	r3, [r6, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000888:	f7ff fee2 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800088c:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800088e:	689a      	ldr	r2, [r3, #8]
 8000890:	0711      	lsls	r1, r2, #28
 8000892:	f140 8158 	bpl.w	8000b46 <HAL_ADC_ConfigChannel+0x326>
    }
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000896:	6828      	ldr	r0, [r5, #0]
 8000898:	f7ff fed6 	bl	8000648 <LL_ADC_IsEnabled>
 800089c:	2800      	cmp	r0, #0
 800089e:	f040 80d7 	bne.w	8000a50 <HAL_ADC_ConfigChannel+0x230>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80008a2:	68e6      	ldr	r6, [r4, #12]
 80008a4:	6828      	ldr	r0, [r5, #0]
 80008a6:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80008a8:	4ac3      	ldr	r2, [pc, #780]	; (8000bb8 <HAL_ADC_ConfigChannel+0x398>)
 80008aa:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 80008ae:	f006 0e18 	and.w	lr, r6, #24
 80008b2:	f3c3 0712 	ubfx	r7, r3, #0, #19
 80008b6:	fa22 f20e 	lsr.w	r2, r2, lr
 80008ba:	401a      	ands	r2, r3
 80008bc:	ea21 0107 	bic.w	r1, r1, r7
 80008c0:	430a      	orrs	r2, r1
 80008c2:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      
      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80008c6:	4abd      	ldr	r2, [pc, #756]	; (8000bbc <HAL_ADC_ConfigChannel+0x39c>)
 80008c8:	4296      	cmp	r6, r2
 80008ca:	f040 80c1 	bne.w	8000a50 <HAL_ADC_ConfigChannel+0x230>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80008ce:	2f00      	cmp	r7, #0
 80008d0:	f040 8093 	bne.w	80009fa <HAL_ADC_ConfigChannel+0x1da>
 80008d4:	0e9e      	lsrs	r6, r3, #26
 80008d6:	3601      	adds	r6, #1
 80008d8:	f006 021f 	and.w	r2, r6, #31
 80008dc:	2a09      	cmp	r2, #9
 80008de:	f04f 0101 	mov.w	r1, #1
 80008e2:	ea4f 6686 	mov.w	r6, r6, lsl #26
 80008e6:	f240 80a2 	bls.w	8000a2e <HAL_ADC_ConfigChannel+0x20e>
 80008ea:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80008ee:	4091      	lsls	r1, r2
 80008f0:	ea41 0206 	orr.w	r2, r1, r6
 80008f4:	2f00      	cmp	r7, #0
 80008f6:	f040 80cb 	bne.w	8000a90 <HAL_ADC_ConfigChannel+0x270>
 80008fa:	0e9b      	lsrs	r3, r3, #26
 80008fc:	3301      	adds	r3, #1
 80008fe:	f003 031f 	and.w	r3, r3, #31
 8000902:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000906:	391e      	subs	r1, #30
 8000908:	0509      	lsls	r1, r1, #20
 800090a:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800090e:	e09b      	b.n	8000a48 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8000910:	2312      	movs	r3, #18
 8000912:	e7a3      	b.n	800085c <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8000914:	2318      	movs	r3, #24
 8000916:	e7a1      	b.n	800085c <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8000918:	f44f 7380 	mov.w	r3, #256	; 0x100
 800091c:	e79e      	b.n	800085c <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800091e:	2306      	movs	r3, #6
 8000920:	e79c      	b.n	800085c <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000922:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000926:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800092a:	f3c1 6784 	ubfx	r7, r1, #26, #5
 800092e:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 8000932:	2800      	cmp	r0, #0
 8000934:	d13a      	bne.n	80009ac <HAL_ADC_ConfigChannel+0x18c>
 8000936:	f3c3 6084 	ubfx	r0, r3, #26, #5
 800093a:	4287      	cmp	r7, r0
 800093c:	f040 8128 	bne.w	8000b90 <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 8000940:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000944:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000948:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800094a:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 800094e:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000952:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000956:	bb9f      	cbnz	r7, 80009c0 <HAL_ADC_ConfigChannel+0x1a0>
 8000958:	f3c3 6384 	ubfx	r3, r3, #26, #5
 800095c:	4283      	cmp	r3, r0
 800095e:	f040 811c 	bne.w	8000b9a <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 8000962:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000966:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000968:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800096a:	6891      	ldr	r1, [r2, #8]
 800096c:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000970:	f102 0608 	add.w	r6, r2, #8
 8000974:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000978:	bb77      	cbnz	r7, 80009d8 <HAL_ADC_ConfigChannel+0x1b8>
 800097a:	f3c3 6384 	ubfx	r3, r3, #26, #5
 800097e:	4283      	cmp	r3, r0
 8000980:	f040 8112 	bne.w	8000ba8 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000984:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000988:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800098a:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800098c:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000990:	68d2      	ldr	r2, [r2, #12]
 8000992:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000996:	f3c2 6184 	ubfx	r1, r2, #26, #5
 800099a:	bb4e      	cbnz	r6, 80009f0 <HAL_ADC_ConfigChannel+0x1d0>
 800099c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80009a0:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 80009a2:	bf04      	itt	eq
 80009a4:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 80009a8:	6002      	streq	r2, [r0, #0]
 80009aa:	e774      	b.n	8000896 <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ac:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009b0:	fab0 f080 	clz	r0, r0
 80009b4:	4287      	cmp	r7, r0
 80009b6:	d0c3      	beq.n	8000940 <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009b8:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009bc:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009c0:	fa93 f3a3 	rbit	r3, r3
 80009c4:	fab3 f383 	clz	r3, r3
 80009c8:	4283      	cmp	r3, r0
 80009ca:	d0ca      	beq.n	8000962 <HAL_ADC_ConfigChannel+0x142>
 80009cc:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009ce:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009d0:	f102 0608 	add.w	r6, r2, #8
 80009d4:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009d8:	fa93 f3a3 	rbit	r3, r3
 80009dc:	fab3 f383 	clz	r3, r3
 80009e0:	4283      	cmp	r3, r0
 80009e2:	d0cf      	beq.n	8000984 <HAL_ADC_ConfigChannel+0x164>
 80009e4:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009e8:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009ea:	6823      	ldr	r3, [r4, #0]
 80009ec:	f3c2 6184 	ubfx	r1, r2, #26, #5
 80009f0:	fa93 f3a3 	rbit	r3, r3
 80009f4:	fab3 f383 	clz	r3, r3
 80009f8:	e7d2      	b.n	80009a0 <HAL_ADC_ConfigChannel+0x180>
 80009fa:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80009fe:	fab2 f282 	clz	r2, r2
 8000a02:	3201      	adds	r2, #1
 8000a04:	f002 021f 	and.w	r2, r2, #31
 8000a08:	2a09      	cmp	r2, #9
 8000a0a:	d830      	bhi.n	8000a6e <HAL_ADC_ConfigChannel+0x24e>
 8000a0c:	fa93 f6a3 	rbit	r6, r3
 8000a10:	fab6 f686 	clz	r6, r6
 8000a14:	3601      	adds	r6, #1
 8000a16:	06b6      	lsls	r6, r6, #26
 8000a18:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000a1c:	fa93 f1a3 	rbit	r1, r3
 8000a20:	fab1 f181 	clz	r1, r1
 8000a24:	3101      	adds	r1, #1
 8000a26:	f001 021f 	and.w	r2, r1, #31
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	e001      	b.n	8000a32 <HAL_ADC_ConfigChannel+0x212>
 8000a2e:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000a32:	4091      	lsls	r1, r2
 8000a34:	ea41 0206 	orr.w	r2, r1, r6
 8000a38:	b9a7      	cbnz	r7, 8000a64 <HAL_ADC_ConfigChannel+0x244>
 8000a3a:	0e99      	lsrs	r1, r3, #26
 8000a3c:	3101      	adds	r1, #1
 8000a3e:	f001 011f 	and.w	r1, r1, #31
 8000a42:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000a46:	0509      	lsls	r1, r1, #20
 8000a48:	4311      	orrs	r1, r2
 8000a4a:	68a2      	ldr	r2, [r4, #8]
 8000a4c:	f7ff fdea 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */
    
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000a50:	6822      	ldr	r2, [r4, #0]
 8000a52:	4b5b      	ldr	r3, [pc, #364]	; (8000bc0 <HAL_ADC_ConfigChannel+0x3a0>)
 8000a54:	421a      	tst	r2, r3
 8000a56:	d120      	bne.n	8000a9a <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a58:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
  
  /* Return function status */
  return tmp_hal_status;
}
 8000a60:	b003      	add	sp, #12
 8000a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a64:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000a68:	fab1 f181 	clz	r1, r1
 8000a6c:	e7e6      	b.n	8000a3c <HAL_ADC_ConfigChannel+0x21c>
 8000a6e:	fa93 f2a3 	rbit	r2, r3
 8000a72:	fab2 f282 	clz	r2, r2
 8000a76:	3201      	adds	r2, #1
 8000a78:	0692      	lsls	r2, r2, #26
 8000a7a:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000a7e:	fa93 f1a3 	rbit	r1, r3
 8000a82:	fab1 f181 	clz	r1, r1
 8000a86:	3101      	adds	r1, #1
 8000a88:	f001 021f 	and.w	r2, r1, #31
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	e72e      	b.n	80008ee <HAL_ADC_ConfigChannel+0xce>
 8000a90:	fa93 f3a3 	rbit	r3, r3
 8000a94:	fab3 f383 	clz	r3, r3
 8000a98:	e730      	b.n	80008fc <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000a9a:	494a      	ldr	r1, [pc, #296]	; (8000bc4 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000a9c:	4b4a      	ldr	r3, [pc, #296]	; (8000bc8 <HAL_ADC_ConfigChannel+0x3a8>)
 8000a9e:	6888      	ldr	r0, [r1, #8]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000aa6:	460c      	mov	r4, r1
 8000aa8:	d11e      	bne.n	8000ae8 <HAL_ADC_ConfigChannel+0x2c8>
 8000aaa:	0202      	lsls	r2, r0, #8
 8000aac:	d4d4      	bmi.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000aae:	682b      	ldr	r3, [r5, #0]
 8000ab0:	4a46      	ldr	r2, [pc, #280]	; (8000bcc <HAL_ADC_ConfigChannel+0x3ac>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d003      	beq.n	8000abe <HAL_ADC_ConfigChannel+0x29e>
 8000ab6:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d1cc      	bne.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000abe:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000ac0:	4a43      	ldr	r2, [pc, #268]	; (8000bd0 <HAL_ADC_ConfigChannel+0x3b0>)
 8000ac2:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000ac6:	4333      	orrs	r3, r6
 8000ac8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000acc:	60a3      	str	r3, [r4, #8]
 8000ace:	4b41      	ldr	r3, [pc, #260]	; (8000bd4 <HAL_ADC_ConfigChannel+0x3b4>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	4353      	muls	r3, r2
            wait_loop_index--;
 8000ada:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000adc:	9b01      	ldr	r3, [sp, #4]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d0ba      	beq.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000ae2:	9b01      	ldr	r3, [sp, #4]
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	e7f8      	b.n	8000ada <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000ae8:	4b3b      	ldr	r3, [pc, #236]	; (8000bd8 <HAL_ADC_ConfigChannel+0x3b8>)
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d111      	bne.n	8000b12 <HAL_ADC_ConfigChannel+0x2f2>
 8000aee:	01c3      	lsls	r3, r0, #7
 8000af0:	d4b2      	bmi.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000af2:	682b      	ldr	r3, [r5, #0]
 8000af4:	4a35      	ldr	r2, [pc, #212]	; (8000bcc <HAL_ADC_ConfigChannel+0x3ac>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d003      	beq.n	8000b02 <HAL_ADC_ConfigChannel+0x2e2>
 8000afa:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d1aa      	bne.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
 8000b02:	68a3      	ldr	r3, [r4, #8]
 8000b04:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b08:	4333      	orrs	r3, r6
 8000b0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b0e:	60a3      	str	r3, [r4, #8]
 8000b10:	e7a2      	b.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000b12:	4b32      	ldr	r3, [pc, #200]	; (8000bdc <HAL_ADC_ConfigChannel+0x3bc>)
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d19f      	bne.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
 8000b18:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000b1c:	d19c      	bne.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000b1e:	682a      	ldr	r2, [r5, #0]
 8000b20:	4b2a      	ldr	r3, [pc, #168]	; (8000bcc <HAL_ADC_ConfigChannel+0x3ac>)
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d198      	bne.n	8000a58 <HAL_ADC_ConfigChannel+0x238>
 8000b26:	688b      	ldr	r3, [r1, #8]
 8000b28:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b2c:	4333      	orrs	r3, r6
 8000b2e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b32:	608b      	str	r3, [r1, #8]
 8000b34:	e791      	b.n	8000a5a <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b36:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000b38:	f042 0220 	orr.w	r2, r2, #32
 8000b3c:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000b3e:	4618      	mov	r0, r3
 8000b40:	e78b      	b.n	8000a5a <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000b42:	2002      	movs	r0, #2
 8000b44:	e78c      	b.n	8000a60 <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000b46:	2800      	cmp	r0, #0
 8000b48:	f47f aea5 	bne.w	8000896 <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000b4c:	68a2      	ldr	r2, [r4, #8]
 8000b4e:	6821      	ldr	r1, [r4, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fd67 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000b56:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000b58:	f8d5 e000 	ldr.w	lr, [r5]
 8000b5c:	6823      	ldr	r3, [r4, #0]
 8000b5e:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000b62:	2e04      	cmp	r6, #4
 8000b64:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000b68:	f43f aedb 	beq.w	8000922 <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000b6c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000b70:	0048      	lsls	r0, r1, #1
 8000b72:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000b74:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000b78:	4081      	lsls	r1, r0
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	4319      	orrs	r1, r3
 8000b80:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000b84:	4b16      	ldr	r3, [pc, #88]	; (8000be0 <HAL_ADC_ConfigChannel+0x3c0>)
 8000b86:	4003      	ands	r3, r0
 8000b88:	4319      	orrs	r1, r3
 8000b8a:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000b8e:	e682      	b.n	8000896 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b90:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b94:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000b98:	e6de      	b.n	8000958 <HAL_ADC_ConfigChannel+0x138>
 8000b9a:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b9c:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b9e:	f102 0608 	add.w	r6, r2, #8
 8000ba2:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000ba6:	e6e8      	b.n	800097a <HAL_ADC_ConfigChannel+0x15a>
 8000ba8:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000bac:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000bb4:	e6f2      	b.n	800099c <HAL_ADC_ConfigChannel+0x17c>
 8000bb6:	bf00      	nop
 8000bb8:	0007ffff 	.word	0x0007ffff
 8000bbc:	407f0000 	.word	0x407f0000
 8000bc0:	80080000 	.word	0x80080000
 8000bc4:	50040300 	.word	0x50040300
 8000bc8:	c7520000 	.word	0xc7520000
 8000bcc:	50040000 	.word	0x50040000
 8000bd0:	00030d40 	.word	0x00030d40
 8000bd4:	20000028 	.word	0x20000028
 8000bd8:	cb840000 	.word	0xcb840000
 8000bdc:	80000001 	.word	0x80000001
 8000be0:	03fff000 	.word	0x03fff000

08000be4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000be4:	b570      	push	{r4, r5, r6, lr}
 8000be6:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000be8:	6800      	ldr	r0, [r0, #0]
 8000bea:	f7ff fd2d 	bl	8000648 <LL_ADC_IsEnabled>
 8000bee:	b108      	cbz	r0, 8000bf4 <ADC_Enable+0x10>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000bf0:	2000      	movs	r0, #0
 8000bf2:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000bf4:	6822      	ldr	r2, [r4, #0]
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <ADC_Enable+0x68>)
 8000bf8:	6891      	ldr	r1, [r2, #8]
 8000bfa:	4219      	tst	r1, r3
 8000bfc:	d009      	beq.n	8000c12 <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bfe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c00:	f043 0310 	orr.w	r3, r3, #16
 8000c04:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000c0e:	2001      	movs	r0, #1
 8000c10:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000c12:	6893      	ldr	r3, [r2, #8]
 8000c14:	4d0e      	ldr	r5, [pc, #56]	; (8000c50 <ADC_Enable+0x6c>)
 8000c16:	402b      	ands	r3, r5
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000c1e:	f7ff fced 	bl	80005fc <HAL_GetTick>
 8000c22:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000c24:	6820      	ldr	r0, [r4, #0]
 8000c26:	6803      	ldr	r3, [r0, #0]
 8000c28:	07db      	lsls	r3, r3, #31
 8000c2a:	d4e1      	bmi.n	8000bf0 <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c2c:	f7ff fd0c 	bl	8000648 <LL_ADC_IsEnabled>
 8000c30:	b928      	cbnz	r0, 8000c3e <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000c32:	6822      	ldr	r2, [r4, #0]
 8000c34:	6893      	ldr	r3, [r2, #8]
 8000c36:	402b      	ands	r3, r5
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c3e:	f7ff fcdd 	bl	80005fc <HAL_GetTick>
 8000c42:	1b80      	subs	r0, r0, r6
 8000c44:	2802      	cmp	r0, #2
 8000c46:	d9ed      	bls.n	8000c24 <ADC_Enable+0x40>
 8000c48:	e7d9      	b.n	8000bfe <ADC_Enable+0x1a>
 8000c4a:	bf00      	nop
 8000c4c:	8000003f 	.word	0x8000003f
 8000c50:	7fffffc0 	.word	0x7fffffc0

08000c54 <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000c54:	4b50      	ldr	r3, [pc, #320]	; (8000d98 <HAL_ADC_Start_IT+0x144>)
{
 8000c56:	b570      	push	{r4, r5, r6, lr}
 8000c58:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c5a:	6800      	ldr	r0, [r0, #0]
 8000c5c:	689e      	ldr	r6, [r3, #8]
 8000c5e:	f7ff fcf7 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000c62:	4605      	mov	r5, r0
 8000c64:	2800      	cmp	r0, #0
 8000c66:	f040 8090 	bne.w	8000d8a <HAL_ADC_Start_IT+0x136>
    __HAL_LOCK(hadc);
 8000c6a:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	f000 808b 	beq.w	8000d8a <HAL_ADC_Start_IT+0x136>
 8000c74:	2301      	movs	r3, #1
 8000c76:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000c7a:	4620      	mov	r0, r4
 8000c7c:	f7ff ffb2 	bl	8000be4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000c80:	2800      	cmp	r0, #0
 8000c82:	d17f      	bne.n	8000d84 <HAL_ADC_Start_IT+0x130>
      ADC_STATE_CLR_SET(hadc->State,
 8000c84:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000c86:	4a45      	ldr	r2, [pc, #276]	; (8000d9c <HAL_ADC_Start_IT+0x148>)
      ADC_STATE_CLR_SET(hadc->State,
 8000c88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c8c:	f023 0301 	bic.w	r3, r3, #1
 8000c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c94:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000c96:	6823      	ldr	r3, [r4, #0]
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	f006 011f 	and.w	r1, r6, #31
 8000c9e:	d076      	beq.n	8000d8e <HAL_ADC_Start_IT+0x13a>
 8000ca0:	461e      	mov	r6, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ca2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ca4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000ca8:	6562      	str	r2, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000caa:	6d62      	ldr	r2, [r4, #84]	; 0x54
      switch(hadc->Init.EOCSelection)
 8000cac:	6965      	ldr	r5, [r4, #20]
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000cae:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 8000cb2:	bf1c      	itt	ne
 8000cb4:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000cb6:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000cba:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000cbc:	221c      	movs	r2, #28
 8000cbe:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8000cc6:	685a      	ldr	r2, [r3, #4]
 8000cc8:	f022 021c 	bic.w	r2, r2, #28
 8000ccc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000cce:	685a      	ldr	r2, [r3, #4]
      switch(hadc->Init.EOCSelection)
 8000cd0:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000cd2:	bf0c      	ite	eq
 8000cd4:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000cd8:	f042 0204 	orrne.w	r2, r2, #4
 8000cdc:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000cde:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000ce0:	b91a      	cbnz	r2, 8000cea <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);  
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	f042 0210 	orr.w	r2, r2, #16
 8000ce8:	605a      	str	r2, [r3, #4]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000cea:	42b3      	cmp	r3, r6
 8000cec:	d008      	beq.n	8000d00 <HAL_ADC_Start_IT+0xac>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000cee:	2909      	cmp	r1, #9
 8000cf0:	bf9d      	ittte	ls
 8000cf2:	f240 2221 	movwls	r2, #545	; 0x221
 8000cf6:	40ca      	lsrls	r2, r1
 8000cf8:	43d2      	mvnls	r2, r2
 8000cfa:	2201      	movhi	r2, #1
 8000cfc:	07d2      	lsls	r2, r2, #31
 8000cfe:	d422      	bmi.n	8000d46 <HAL_ADC_Start_IT+0xf2>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d00:	68da      	ldr	r2, [r3, #12]
 8000d02:	0191      	lsls	r1, r2, #6
 8000d04:	d516      	bpl.n	8000d34 <HAL_ADC_Start_IT+0xe0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d06:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d08:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000d0c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d10:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d12:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8000d14:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d16:	bf0b      	itete	eq
 8000d18:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8000d1c:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d20:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8000d22:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000d24:	bf0b      	itete	eq
 8000d26:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000d28:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000d2a:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000d2e:	f042 0220 	orrne.w	r2, r2, #32
 8000d32:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d3a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000d3e:	f042 0204 	orr.w	r2, r2, #4
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d46:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d48:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000d4c:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d4e:	68f2      	ldr	r2, [r6, #12]
 8000d50:	0192      	lsls	r2, r2, #6
 8000d52:	d520      	bpl.n	8000d96 <HAL_ADC_Start_IT+0x142>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d54:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d56:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000d5a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d5e:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d60:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8000d62:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d64:	bf0b      	itete	eq
 8000d66:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8000d6a:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d6e:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8000d70:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000d72:	bf0b      	itete	eq
 8000d74:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000d76:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000d78:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000d7c:	f042 0220 	orrne.w	r2, r2, #32
 8000d80:	605a      	str	r2, [r3, #4]
            break;
 8000d82:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000d84:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000d88:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000d8a:	2002      	movs	r0, #2
 8000d8c:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d8e:	4e04      	ldr	r6, [pc, #16]	; (8000da0 <HAL_ADC_Start_IT+0x14c>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d90:	2900      	cmp	r1, #0
 8000d92:	d086      	beq.n	8000ca2 <HAL_ADC_Start_IT+0x4e>
 8000d94:	e789      	b.n	8000caa <HAL_ADC_Start_IT+0x56>
}
 8000d96:	bd70      	pop	{r4, r5, r6, pc}
 8000d98:	50040300 	.word	0x50040300
 8000d9c:	50040100 	.word	0x50040100
 8000da0:	50040000 	.word	0x50040000

08000da4 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000da4:	6880      	ldr	r0, [r0, #8]
}
 8000da6:	f000 0001 	and.w	r0, r0, #1
 8000daa:	4770      	bx	lr

08000dac <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000dac:	6880      	ldr	r0, [r0, #8]
}
 8000dae:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000db2:	4770      	bx	lr

08000db4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000db4:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000db6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000dba:	2b01      	cmp	r3, #1
{
 8000dbc:	b09b      	sub	sp, #108	; 0x6c
 8000dbe:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000dc0:	d066      	beq.n	8000e90 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000dc8:	4b32      	ldr	r3, [pc, #200]	; (8000e94 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000dca:	6800      	ldr	r0, [r0, #0]
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	bf0c      	ite	eq
 8000dd0:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000dd4:	2300      	movne	r3, #0
 8000dd6:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8000dd8:	9801      	ldr	r0, [sp, #4]
 8000dda:	b940      	cbnz	r0, 8000dee <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ddc:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000dde:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000de2:	f043 0320 	orr.w	r3, r3, #32
 8000de6:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8000de8:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8000dea:	b01b      	add	sp, #108	; 0x6c
 8000dec:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8000dee:	f7ff ffdd 	bl	8000dac <LL_ADC_REG_IsConversionOngoing>
 8000df2:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8000df4:	6810      	ldr	r0, [r2, #0]
 8000df6:	f7ff ffd9 	bl	8000dac <LL_ADC_REG_IsConversionOngoing>
 8000dfa:	2800      	cmp	r0, #0
 8000dfc:	d142      	bne.n	8000e84 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d140      	bne.n	8000e84 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000e02:	680b      	ldr	r3, [r1, #0]
 8000e04:	4c24      	ldr	r4, [pc, #144]	; (8000e98 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8000e06:	b333      	cbz	r3, 8000e56 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8000e08:	68a3      	ldr	r3, [r4, #8]
 8000e0a:	6848      	ldr	r0, [r1, #4]
 8000e0c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e10:	4303      	orrs	r3, r0
 8000e12:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8000e16:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8000e1a:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e1c:	481d      	ldr	r0, [pc, #116]	; (8000e94 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000e1e:	f7ff ffc1 	bl	8000da4 <LL_ADC_IsEnabled>
 8000e22:	4603      	mov	r3, r0
 8000e24:	481d      	ldr	r0, [pc, #116]	; (8000e9c <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000e26:	f7ff ffbd 	bl	8000da4 <LL_ADC_IsEnabled>
 8000e2a:	4303      	orrs	r3, r0
 8000e2c:	481c      	ldr	r0, [pc, #112]	; (8000ea0 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000e2e:	f7ff ffb9 	bl	8000da4 <LL_ADC_IsEnabled>
 8000e32:	4318      	orrs	r0, r3
 8000e34:	d004      	beq.n	8000e40 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e36:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8000e3e:	e7d4      	b.n	8000dea <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8000e40:	680b      	ldr	r3, [r1, #0]
 8000e42:	68a5      	ldr	r5, [r4, #8]
 8000e44:	6889      	ldr	r1, [r1, #8]
 8000e46:	430b      	orrs	r3, r1
 8000e48:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8000e4c:	f021 010f 	bic.w	r1, r1, #15
 8000e50:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000e52:	60a3      	str	r3, [r4, #8]
 8000e54:	e7f0      	b.n	8000e38 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000e56:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e58:	480e      	ldr	r0, [pc, #56]	; (8000e94 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000e5a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e5e:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e60:	f7ff ffa0 	bl	8000da4 <LL_ADC_IsEnabled>
 8000e64:	4603      	mov	r3, r0
 8000e66:	480d      	ldr	r0, [pc, #52]	; (8000e9c <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000e68:	f7ff ff9c 	bl	8000da4 <LL_ADC_IsEnabled>
 8000e6c:	4303      	orrs	r3, r0
 8000e6e:	480c      	ldr	r0, [pc, #48]	; (8000ea0 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000e70:	f7ff ff98 	bl	8000da4 <LL_ADC_IsEnabled>
 8000e74:	4318      	orrs	r0, r3
 8000e76:	d1de      	bne.n	8000e36 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000e78:	68a3      	ldr	r3, [r4, #8]
 8000e7a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000e7e:	f023 030f 	bic.w	r3, r3, #15
 8000e82:	e7e6      	b.n	8000e52 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e84:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000e86:	f043 0320 	orr.w	r3, r3, #32
 8000e8a:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	e7d3      	b.n	8000e38 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 8000e90:	2002      	movs	r0, #2
 8000e92:	e7aa      	b.n	8000dea <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8000e94:	50040000 	.word	0x50040000
 8000e98:	50040300 	.word	0x50040300
 8000e9c:	50040100 	.word	0x50040100
 8000ea0:	50040200 	.word	0x50040200

08000ea4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4a07      	ldr	r2, [pc, #28]	; (8000ec4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ea6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000eac:	041b      	lsls	r3, r3, #16
 8000eae:	0c1b      	lsrs	r3, r3, #16
 8000eb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000eb4:	0200      	lsls	r0, r0, #8
 8000eb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000ebe:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000ec0:	60d3      	str	r3, [r2, #12]
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec8:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eca:	b530      	push	{r4, r5, lr}
 8000ecc:	68dc      	ldr	r4, [r3, #12]
 8000ece:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed8:	2b04      	cmp	r3, #4
 8000eda:	bf28      	it	cs
 8000edc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ede:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 0501 	mov.w	r5, #1
 8000ee4:	fa05 f303 	lsl.w	r3, r5, r3
 8000ee8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eec:	bf8c      	ite	hi
 8000eee:	3c03      	subhi	r4, #3
 8000ef0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef2:	4019      	ands	r1, r3
 8000ef4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef6:	fa05 f404 	lsl.w	r4, r5, r4
 8000efa:	3c01      	subs	r4, #1
 8000efc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000efe:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f00:	ea42 0201 	orr.w	r2, r2, r1
 8000f04:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f08:	bfaf      	iteee	ge
 8000f0a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0e:	f000 000f 	andlt.w	r0, r0, #15
 8000f12:	4b06      	ldrlt	r3, [pc, #24]	; (8000f2c <HAL_NVIC_SetPriority+0x64>)
 8000f14:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f16:	bfa5      	ittet	ge
 8000f18:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000f1c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f20:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000f24:	bd30      	pop	{r4, r5, pc}
 8000f26:	bf00      	nop
 8000f28:	e000ed00 	.word	0xe000ed00
 8000f2c:	e000ed14 	.word	0xe000ed14

08000f30 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f30:	3801      	subs	r0, #1
 8000f32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f36:	d20a      	bcs.n	8000f4e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3a:	4a07      	ldr	r2, [pc, #28]	; (8000f58 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f3c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3e:	21f0      	movs	r1, #240	; 0xf0
 8000f40:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f44:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f46:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f48:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f4e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	e000e010 	.word	0xe000e010
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f60:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f62:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f64:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001110 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000f68:	4c67      	ldr	r4, [pc, #412]	; (8001108 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f6a:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8000f6c:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f6e:	9a01      	ldr	r2, [sp, #4]
 8000f70:	40da      	lsrs	r2, r3
 8000f72:	d102      	bne.n	8000f7a <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8000f74:	b005      	add	sp, #20
 8000f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f7a:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8000f7c:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f7e:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8000f80:	ea12 0e06 	ands.w	lr, r2, r6
 8000f84:	f000 80b1 	beq.w	80010ea <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f88:	684a      	ldr	r2, [r1, #4]
 8000f8a:	f022 0710 	bic.w	r7, r2, #16
 8000f8e:	2f02      	cmp	r7, #2
 8000f90:	d116      	bne.n	8000fc0 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8000f92:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8000f96:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f9a:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000f9e:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fa2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000fa6:	f04f 0c0f 	mov.w	ip, #15
 8000faa:	fa0c fc0a 	lsl.w	ip, ip, sl
 8000fae:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fb2:	690d      	ldr	r5, [r1, #16]
 8000fb4:	fa05 f50a 	lsl.w	r5, r5, sl
 8000fb8:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8000fbc:	f8c9 5020 	str.w	r5, [r9, #32]
 8000fc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fc4:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000fc6:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fca:	fa05 f50c 	lsl.w	r5, r5, ip
 8000fce:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fd0:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fd4:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fd8:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fdc:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fde:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fe2:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000fe4:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fe8:	d811      	bhi.n	800100e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8000fea:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fec:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ff0:	68cf      	ldr	r7, [r1, #12]
 8000ff2:	fa07 f70c 	lsl.w	r7, r7, ip
 8000ff6:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8000ffa:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ffc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ffe:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001002:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001006:	409f      	lsls	r7, r3
 8001008:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 800100c:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800100e:	f1ba 0f03 	cmp.w	sl, #3
 8001012:	d107      	bne.n	8001024 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001014:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001016:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800101a:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800101e:	409f      	lsls	r7, r3
 8001020:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001022:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001024:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001026:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001028:	688e      	ldr	r6, [r1, #8]
 800102a:	fa06 f60c 	lsl.w	r6, r6, ip
 800102e:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001030:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001032:	00d5      	lsls	r5, r2, #3
 8001034:	d559      	bpl.n	80010ea <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800103a:	f045 0501 	orr.w	r5, r5, #1
 800103e:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001042:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001046:	f023 0603 	bic.w	r6, r3, #3
 800104a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800104e:	f005 0501 	and.w	r5, r5, #1
 8001052:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001056:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001058:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105c:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800105e:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001060:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001064:	270f      	movs	r7, #15
 8001066:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800106a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800106e:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001072:	d03c      	beq.n	80010ee <HAL_GPIO_Init+0x192>
 8001074:	4d25      	ldr	r5, [pc, #148]	; (800110c <HAL_GPIO_Init+0x1b0>)
 8001076:	42a8      	cmp	r0, r5
 8001078:	d03b      	beq.n	80010f2 <HAL_GPIO_Init+0x196>
 800107a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800107e:	42a8      	cmp	r0, r5
 8001080:	d039      	beq.n	80010f6 <HAL_GPIO_Init+0x19a>
 8001082:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001086:	42a8      	cmp	r0, r5
 8001088:	d037      	beq.n	80010fa <HAL_GPIO_Init+0x19e>
 800108a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800108e:	42a8      	cmp	r0, r5
 8001090:	d035      	beq.n	80010fe <HAL_GPIO_Init+0x1a2>
 8001092:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001096:	42a8      	cmp	r0, r5
 8001098:	d033      	beq.n	8001102 <HAL_GPIO_Init+0x1a6>
 800109a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800109e:	42a8      	cmp	r0, r5
 80010a0:	bf14      	ite	ne
 80010a2:	2507      	movne	r5, #7
 80010a4:	2506      	moveq	r5, #6
 80010a6:	fa05 f50c 	lsl.w	r5, r5, ip
 80010aa:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010ac:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80010ae:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80010b0:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010b4:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80010b6:	bf54      	ite	pl
 80010b8:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80010ba:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80010be:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80010c0:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010c2:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80010c4:	bf54      	ite	pl
 80010c6:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80010c8:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80010cc:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80010ce:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010d0:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80010d2:	bf54      	ite	pl
 80010d4:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80010d6:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80010da:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80010dc:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010de:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80010e0:	bf54      	ite	pl
 80010e2:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80010e4:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80010e8:	60e5      	str	r5, [r4, #12]
    position++;
 80010ea:	3301      	adds	r3, #1
 80010ec:	e73f      	b.n	8000f6e <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010ee:	2500      	movs	r5, #0
 80010f0:	e7d9      	b.n	80010a6 <HAL_GPIO_Init+0x14a>
 80010f2:	2501      	movs	r5, #1
 80010f4:	e7d7      	b.n	80010a6 <HAL_GPIO_Init+0x14a>
 80010f6:	2502      	movs	r5, #2
 80010f8:	e7d5      	b.n	80010a6 <HAL_GPIO_Init+0x14a>
 80010fa:	2503      	movs	r5, #3
 80010fc:	e7d3      	b.n	80010a6 <HAL_GPIO_Init+0x14a>
 80010fe:	2504      	movs	r5, #4
 8001100:	e7d1      	b.n	80010a6 <HAL_GPIO_Init+0x14a>
 8001102:	2505      	movs	r5, #5
 8001104:	e7cf      	b.n	80010a6 <HAL_GPIO_Init+0x14a>
 8001106:	bf00      	nop
 8001108:	40010400 	.word	0x40010400
 800110c:	48000400 	.word	0x48000400
 8001110:	40021000 	.word	0x40021000

08001114 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001114:	b10a      	cbz	r2, 800111a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001116:	6181      	str	r1, [r0, #24]
 8001118:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800111a:	6281      	str	r1, [r0, #40]	; 0x28
 800111c:	4770      	bx	lr

0800111e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800111e:	6943      	ldr	r3, [r0, #20]
 8001120:	4059      	eors	r1, r3
 8001122:	6141      	str	r1, [r0, #20]
 8001124:	4770      	bx	lr

08001126 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001126:	6803      	ldr	r3, [r0, #0]
 8001128:	699a      	ldr	r2, [r3, #24]
 800112a:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 800112c:	bf44      	itt	mi
 800112e:	2200      	movmi	r2, #0
 8001130:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001132:	699a      	ldr	r2, [r3, #24]
 8001134:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001136:	bf5e      	ittt	pl
 8001138:	699a      	ldrpl	r2, [r3, #24]
 800113a:	f042 0201 	orrpl.w	r2, r2, #1
 800113e:	619a      	strpl	r2, [r3, #24]
 8001140:	4770      	bx	lr

08001142 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001142:	b530      	push	{r4, r5, lr}
 8001144:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001146:	6805      	ldr	r5, [r0, #0]
 8001148:	4323      	orrs	r3, r4
 800114a:	0d64      	lsrs	r4, r4, #21
 800114c:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001150:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001154:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001158:	6868      	ldr	r0, [r5, #4]
 800115a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800115e:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001162:	4319      	orrs	r1, r3
 8001164:	f044 0403 	orr.w	r4, r4, #3
 8001168:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800116c:	ea20 0404 	bic.w	r4, r0, r4
 8001170:	4321      	orrs	r1, r4
 8001172:	6069      	str	r1, [r5, #4]
 8001174:	bd30      	pop	{r4, r5, pc}

08001176 <I2C_WaitOnFlagUntilTimeout>:
{
 8001176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800117a:	9f06      	ldr	r7, [sp, #24]
 800117c:	4604      	mov	r4, r0
 800117e:	4688      	mov	r8, r1
 8001180:	4616      	mov	r6, r2
 8001182:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001184:	6822      	ldr	r2, [r4, #0]
 8001186:	6993      	ldr	r3, [r2, #24]
 8001188:	ea38 0303 	bics.w	r3, r8, r3
 800118c:	bf0c      	ite	eq
 800118e:	2301      	moveq	r3, #1
 8001190:	2300      	movne	r3, #0
 8001192:	42b3      	cmp	r3, r6
 8001194:	d002      	beq.n	800119c <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001196:	2000      	movs	r0, #0
}
 8001198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800119c:	1c6b      	adds	r3, r5, #1
 800119e:	d0f2      	beq.n	8001186 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011a0:	f7ff fa2c 	bl	80005fc <HAL_GetTick>
 80011a4:	1bc0      	subs	r0, r0, r7
 80011a6:	4285      	cmp	r5, r0
 80011a8:	d301      	bcc.n	80011ae <I2C_WaitOnFlagUntilTimeout+0x38>
 80011aa:	2d00      	cmp	r5, #0
 80011ac:	d1ea      	bne.n	8001184 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80011ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011b0:	f043 0320 	orr.w	r3, r3, #32
 80011b4:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80011b6:	2320      	movs	r3, #32
 80011b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80011bc:	2300      	movs	r3, #0
 80011be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80011c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80011c6:	2001      	movs	r0, #1
 80011c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080011cc <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80011cc:	6803      	ldr	r3, [r0, #0]
{
 80011ce:	b570      	push	{r4, r5, r6, lr}
 80011d0:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80011d2:	6998      	ldr	r0, [r3, #24]
 80011d4:	f010 0010 	ands.w	r0, r0, #16
{
 80011d8:	460d      	mov	r5, r1
 80011da:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80011dc:	d116      	bne.n	800120c <I2C_IsAcknowledgeFailed+0x40>
 80011de:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 80011e0:	1c69      	adds	r1, r5, #1
 80011e2:	d014      	beq.n	800120e <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011e4:	f7ff fa0a 	bl	80005fc <HAL_GetTick>
 80011e8:	1b80      	subs	r0, r0, r6
 80011ea:	4285      	cmp	r5, r0
 80011ec:	d300      	bcc.n	80011f0 <I2C_IsAcknowledgeFailed+0x24>
 80011ee:	b96d      	cbnz	r5, 800120c <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80011f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011f2:	f043 0320 	orr.w	r3, r3, #32
 80011f6:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80011f8:	2320      	movs	r3, #32
 80011fa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80011fe:	2300      	movs	r3, #0
 8001200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001204:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001208:	2001      	movs	r0, #1
}
 800120a:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800120c:	6823      	ldr	r3, [r4, #0]
 800120e:	6999      	ldr	r1, [r3, #24]
 8001210:	068a      	lsls	r2, r1, #26
 8001212:	d5e5      	bpl.n	80011e0 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001214:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001216:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001218:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800121a:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800121c:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800121e:	f7ff ff82 	bl	8001126 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001222:	6822      	ldr	r2, [r4, #0]
 8001224:	6853      	ldr	r3, [r2, #4]
 8001226:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800122a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800122e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001232:	f023 0301 	bic.w	r3, r3, #1
 8001236:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001238:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800123a:	f043 0304 	orr.w	r3, r3, #4
 800123e:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001240:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001244:	e7db      	b.n	80011fe <I2C_IsAcknowledgeFailed+0x32>

08001246 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001246:	b570      	push	{r4, r5, r6, lr}
 8001248:	4604      	mov	r4, r0
 800124a:	460d      	mov	r5, r1
 800124c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800124e:	6823      	ldr	r3, [r4, #0]
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	079b      	lsls	r3, r3, #30
 8001254:	d501      	bpl.n	800125a <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001256:	2000      	movs	r0, #0
 8001258:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800125a:	4632      	mov	r2, r6
 800125c:	4629      	mov	r1, r5
 800125e:	4620      	mov	r0, r4
 8001260:	f7ff ffb4 	bl	80011cc <I2C_IsAcknowledgeFailed>
 8001264:	b9a0      	cbnz	r0, 8001290 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8001266:	1c6a      	adds	r2, r5, #1
 8001268:	d0f1      	beq.n	800124e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800126a:	f7ff f9c7 	bl	80005fc <HAL_GetTick>
 800126e:	1b80      	subs	r0, r0, r6
 8001270:	4285      	cmp	r5, r0
 8001272:	d301      	bcc.n	8001278 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001274:	2d00      	cmp	r5, #0
 8001276:	d1ea      	bne.n	800124e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001278:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800127a:	f043 0320 	orr.w	r3, r3, #32
 800127e:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001280:	2320      	movs	r3, #32
 8001282:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001286:	2300      	movs	r3, #0
 8001288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800128c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
}
 8001292:	bd70      	pop	{r4, r5, r6, pc}

08001294 <I2C_RequestMemoryWrite>:
{
 8001294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001296:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001298:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800129a:	4b16      	ldr	r3, [pc, #88]	; (80012f4 <I2C_RequestMemoryWrite+0x60>)
 800129c:	9300      	str	r3, [sp, #0]
{
 800129e:	4605      	mov	r5, r0
 80012a0:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80012a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012a6:	b2fa      	uxtb	r2, r7
 80012a8:	f7ff ff4b 	bl	8001142 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012ac:	4632      	mov	r2, r6
 80012ae:	9908      	ldr	r1, [sp, #32]
 80012b0:	4628      	mov	r0, r5
 80012b2:	f7ff ffc8 	bl	8001246 <I2C_WaitOnTXISFlagUntilTimeout>
 80012b6:	b110      	cbz	r0, 80012be <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 80012b8:	2001      	movs	r0, #1
}
 80012ba:	b003      	add	sp, #12
 80012bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80012be:	2f01      	cmp	r7, #1
 80012c0:	682b      	ldr	r3, [r5, #0]
 80012c2:	d10c      	bne.n	80012de <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80012c4:	b2e4      	uxtb	r4, r4
 80012c6:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80012c8:	9b08      	ldr	r3, [sp, #32]
 80012ca:	9600      	str	r6, [sp, #0]
 80012cc:	2200      	movs	r2, #0
 80012ce:	2180      	movs	r1, #128	; 0x80
 80012d0:	4628      	mov	r0, r5
 80012d2:	f7ff ff50 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80012d6:	3000      	adds	r0, #0
 80012d8:	bf18      	it	ne
 80012da:	2001      	movne	r0, #1
 80012dc:	e7ed      	b.n	80012ba <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80012de:	0a22      	lsrs	r2, r4, #8
 80012e0:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012e2:	9908      	ldr	r1, [sp, #32]
 80012e4:	4632      	mov	r2, r6
 80012e6:	4628      	mov	r0, r5
 80012e8:	f7ff ffad 	bl	8001246 <I2C_WaitOnTXISFlagUntilTimeout>
 80012ec:	2800      	cmp	r0, #0
 80012ee:	d1e3      	bne.n	80012b8 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80012f0:	682b      	ldr	r3, [r5, #0]
 80012f2:	e7e7      	b.n	80012c4 <I2C_RequestMemoryWrite+0x30>
 80012f4:	80002000 	.word	0x80002000

080012f8 <I2C_RequestMemoryRead>:
{
 80012f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80012fa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80012fc:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80012fe:	4b16      	ldr	r3, [pc, #88]	; (8001358 <I2C_RequestMemoryRead+0x60>)
 8001300:	9300      	str	r3, [sp, #0]
{
 8001302:	4605      	mov	r5, r0
 8001304:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001306:	2300      	movs	r3, #0
 8001308:	b2fa      	uxtb	r2, r7
 800130a:	f7ff ff1a 	bl	8001142 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800130e:	4632      	mov	r2, r6
 8001310:	9908      	ldr	r1, [sp, #32]
 8001312:	4628      	mov	r0, r5
 8001314:	f7ff ff97 	bl	8001246 <I2C_WaitOnTXISFlagUntilTimeout>
 8001318:	b110      	cbz	r0, 8001320 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 800131a:	2001      	movs	r0, #1
}
 800131c:	b003      	add	sp, #12
 800131e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001320:	2f01      	cmp	r7, #1
 8001322:	682b      	ldr	r3, [r5, #0]
 8001324:	d10c      	bne.n	8001340 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001326:	b2e4      	uxtb	r4, r4
 8001328:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800132a:	9b08      	ldr	r3, [sp, #32]
 800132c:	9600      	str	r6, [sp, #0]
 800132e:	2200      	movs	r2, #0
 8001330:	2140      	movs	r1, #64	; 0x40
 8001332:	4628      	mov	r0, r5
 8001334:	f7ff ff1f 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001338:	3000      	adds	r0, #0
 800133a:	bf18      	it	ne
 800133c:	2001      	movne	r0, #1
 800133e:	e7ed      	b.n	800131c <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001340:	0a22      	lsrs	r2, r4, #8
 8001342:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001344:	9908      	ldr	r1, [sp, #32]
 8001346:	4632      	mov	r2, r6
 8001348:	4628      	mov	r0, r5
 800134a:	f7ff ff7c 	bl	8001246 <I2C_WaitOnTXISFlagUntilTimeout>
 800134e:	2800      	cmp	r0, #0
 8001350:	d1e3      	bne.n	800131a <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001352:	682b      	ldr	r3, [r5, #0]
 8001354:	e7e7      	b.n	8001326 <I2C_RequestMemoryRead+0x2e>
 8001356:	bf00      	nop
 8001358:	80002000 	.word	0x80002000

0800135c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800135c:	b570      	push	{r4, r5, r6, lr}
 800135e:	4604      	mov	r4, r0
 8001360:	460d      	mov	r5, r1
 8001362:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001364:	6823      	ldr	r3, [r4, #0]
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	069b      	lsls	r3, r3, #26
 800136a:	d501      	bpl.n	8001370 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 800136c:	2000      	movs	r0, #0
 800136e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001370:	4632      	mov	r2, r6
 8001372:	4629      	mov	r1, r5
 8001374:	4620      	mov	r0, r4
 8001376:	f7ff ff29 	bl	80011cc <I2C_IsAcknowledgeFailed>
 800137a:	b990      	cbnz	r0, 80013a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800137c:	f7ff f93e 	bl	80005fc <HAL_GetTick>
 8001380:	1b80      	subs	r0, r0, r6
 8001382:	4285      	cmp	r5, r0
 8001384:	d301      	bcc.n	800138a <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8001386:	2d00      	cmp	r5, #0
 8001388:	d1ec      	bne.n	8001364 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800138a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800138c:	f043 0320 	orr.w	r3, r3, #32
 8001390:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001392:	2320      	movs	r3, #32
 8001394:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001398:	2300      	movs	r3, #0
 800139a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800139e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80013a2:	2001      	movs	r0, #1
}
 80013a4:	bd70      	pop	{r4, r5, r6, pc}

080013a6 <HAL_I2C_Init>:
{
 80013a6:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 80013a8:	4604      	mov	r4, r0
 80013aa:	2800      	cmp	r0, #0
 80013ac:	d04a      	beq.n	8001444 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013ae:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80013b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013b6:	b91b      	cbnz	r3, 80013c0 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80013b8:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80013bc:	f003 fd2c 	bl	8004e18 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80013c0:	2324      	movs	r3, #36	; 0x24
 80013c2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80013c6:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013c8:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	f022 0201 	bic.w	r2, r2, #1
 80013d0:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80013d2:	6862      	ldr	r2, [r4, #4]
 80013d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013d8:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013da:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013dc:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013e6:	d124      	bne.n	8001432 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013ec:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80013ee:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80013f0:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80013f2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80013f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013fa:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80013fc:	68da      	ldr	r2, [r3, #12]
 80013fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001402:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001404:	6922      	ldr	r2, [r4, #16]
 8001406:	430a      	orrs	r2, r1
 8001408:	69a1      	ldr	r1, [r4, #24]
 800140a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800140e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001410:	6a21      	ldr	r1, [r4, #32]
 8001412:	69e2      	ldr	r2, [r4, #28]
 8001414:	430a      	orrs	r2, r1
 8001416:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001420:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001422:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001424:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001426:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800142a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800142c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001430:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001432:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001436:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001438:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800143a:	bf04      	itt	eq
 800143c:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001440:	605a      	streq	r2, [r3, #4]
 8001442:	e7d4      	b.n	80013ee <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001444:	2001      	movs	r0, #1
}
 8001446:	bd10      	pop	{r4, pc}

08001448 <HAL_I2C_Mem_Write>:
{
 8001448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800144c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800144e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001452:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001454:	2b20      	cmp	r3, #32
{
 8001456:	4604      	mov	r4, r0
 8001458:	460f      	mov	r7, r1
 800145a:	9203      	str	r2, [sp, #12]
 800145c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001460:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001464:	f040 80a5 	bne.w	80015b2 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8001468:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800146a:	b113      	cbz	r3, 8001472 <HAL_I2C_Mem_Write+0x2a>
 800146c:	f1ba 0f00 	cmp.w	sl, #0
 8001470:	d106      	bne.n	8001480 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001472:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001476:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001478:	2001      	movs	r0, #1
}
 800147a:	b005      	add	sp, #20
 800147c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001480:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001484:	2b01      	cmp	r3, #1
 8001486:	f000 8094 	beq.w	80015b2 <HAL_I2C_Mem_Write+0x16a>
 800148a:	2501      	movs	r5, #1
 800148c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001490:	f7ff f8b4 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001494:	2319      	movs	r3, #25
 8001496:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001498:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800149a:	462a      	mov	r2, r5
 800149c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014a0:	4620      	mov	r0, r4
 80014a2:	f7ff fe68 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
 80014a6:	4681      	mov	r9, r0
 80014a8:	2800      	cmp	r0, #0
 80014aa:	d1e5      	bne.n	8001478 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80014ac:	2321      	movs	r3, #33	; 0x21
 80014ae:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80014b2:	2340      	movs	r3, #64	; 0x40
 80014b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80014b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014ba:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80014bc:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80014be:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80014c0:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014c4:	9601      	str	r6, [sp, #4]
 80014c6:	f8cd 8000 	str.w	r8, [sp]
 80014ca:	465b      	mov	r3, fp
 80014cc:	9a03      	ldr	r2, [sp, #12]
 80014ce:	4639      	mov	r1, r7
 80014d0:	4620      	mov	r0, r4
 80014d2:	f7ff fedf 	bl	8001294 <I2C_RequestMemoryWrite>
 80014d6:	b110      	cbz	r0, 80014de <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 80014d8:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80014dc:	e7cc      	b.n	8001478 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	2bff      	cmp	r3, #255	; 0xff
 80014e4:	d955      	bls.n	8001592 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80014e6:	22ff      	movs	r2, #255	; 0xff
 80014e8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80014ea:	9000      	str	r0, [sp, #0]
 80014ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80014f0:	4639      	mov	r1, r7
 80014f2:	4620      	mov	r0, r4
 80014f4:	f7ff fe25 	bl	8001142 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014f8:	4632      	mov	r2, r6
 80014fa:	4641      	mov	r1, r8
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff fea2 	bl	8001246 <I2C_WaitOnTXISFlagUntilTimeout>
 8001502:	2800      	cmp	r0, #0
 8001504:	d1b8      	bne.n	8001478 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001508:	6822      	ldr	r2, [r4, #0]
 800150a:	f813 1b01 	ldrb.w	r1, [r3], #1
 800150e:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001510:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001512:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001514:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001516:	3b01      	subs	r3, #1
 8001518:	b29b      	uxth	r3, r3
 800151a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800151c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800151e:	3a01      	subs	r2, #1
 8001520:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001522:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001524:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001526:	b1ab      	cbz	r3, 8001554 <HAL_I2C_Mem_Write+0x10c>
 8001528:	b9a2      	cbnz	r2, 8001554 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800152a:	9600      	str	r6, [sp, #0]
 800152c:	4643      	mov	r3, r8
 800152e:	2180      	movs	r1, #128	; 0x80
 8001530:	4620      	mov	r0, r4
 8001532:	f7ff fe20 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
 8001536:	2800      	cmp	r0, #0
 8001538:	d19e      	bne.n	8001478 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800153a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800153c:	b29b      	uxth	r3, r3
 800153e:	2bff      	cmp	r3, #255	; 0xff
 8001540:	d92f      	bls.n	80015a2 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001542:	22ff      	movs	r2, #255	; 0xff
 8001544:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001546:	9000      	str	r0, [sp, #0]
 8001548:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800154c:	4639      	mov	r1, r7
 800154e:	4620      	mov	r0, r4
 8001550:	f7ff fdf7 	bl	8001142 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001554:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001556:	b29b      	uxth	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1cd      	bne.n	80014f8 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800155c:	4632      	mov	r2, r6
 800155e:	4641      	mov	r1, r8
 8001560:	4620      	mov	r0, r4
 8001562:	f7ff fefb 	bl	800135c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001566:	2800      	cmp	r0, #0
 8001568:	d186      	bne.n	8001478 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	2120      	movs	r1, #32
 800156e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001576:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800157a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800157e:	f022 0201 	bic.w	r2, r2, #1
 8001582:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001584:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001588:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800158c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001590:	e773      	b.n	800147a <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001592:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001594:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001596:	b292      	uxth	r2, r2
 8001598:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800159a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	e7a6      	b.n	80014f0 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 80015a2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80015a4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80015a6:	b292      	uxth	r2, r2
 80015a8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80015aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	e7cc      	b.n	800154c <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 80015b2:	2002      	movs	r0, #2
 80015b4:	e761      	b.n	800147a <HAL_I2C_Mem_Write+0x32>
	...

080015b8 <HAL_I2C_Mem_Read>:
{
 80015b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015bc:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015be:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80015c2:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015c4:	2b20      	cmp	r3, #32
{
 80015c6:	4604      	mov	r4, r0
 80015c8:	460f      	mov	r7, r1
 80015ca:	9203      	str	r2, [sp, #12]
 80015cc:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80015d0:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015d4:	f040 80a9 	bne.w	800172a <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 80015d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80015da:	b113      	cbz	r3, 80015e2 <HAL_I2C_Mem_Read+0x2a>
 80015dc:	f1ba 0f00 	cmp.w	sl, #0
 80015e0:	d106      	bne.n	80015f0 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80015e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015e6:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80015e8:	2001      	movs	r0, #1
}
 80015ea:	b005      	add	sp, #20
 80015ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80015f0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	f000 8098 	beq.w	800172a <HAL_I2C_Mem_Read+0x172>
 80015fa:	2501      	movs	r5, #1
 80015fc:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001600:	f7fe fffc 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001604:	2319      	movs	r3, #25
 8001606:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001608:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800160a:	462a      	mov	r2, r5
 800160c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001610:	4620      	mov	r0, r4
 8001612:	f7ff fdb0 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
 8001616:	4681      	mov	r9, r0
 8001618:	2800      	cmp	r0, #0
 800161a:	d1e5      	bne.n	80015e8 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800161c:	2322      	movs	r3, #34	; 0x22
 800161e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001622:	2340      	movs	r3, #64	; 0x40
 8001624:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800162a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800162c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800162e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001630:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001634:	9601      	str	r6, [sp, #4]
 8001636:	f8cd 8000 	str.w	r8, [sp]
 800163a:	465b      	mov	r3, fp
 800163c:	9a03      	ldr	r2, [sp, #12]
 800163e:	4639      	mov	r1, r7
 8001640:	4620      	mov	r0, r4
 8001642:	f7ff fe59 	bl	80012f8 <I2C_RequestMemoryRead>
 8001646:	b110      	cbz	r0, 800164e <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8001648:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 800164c:	e7cc      	b.n	80015e8 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800164e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001650:	b29b      	uxth	r3, r3
 8001652:	2bff      	cmp	r3, #255	; 0xff
 8001654:	4b36      	ldr	r3, [pc, #216]	; (8001730 <HAL_I2C_Mem_Read+0x178>)
 8001656:	d958      	bls.n	800170a <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001658:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800165a:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800165c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800165e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001662:	4639      	mov	r1, r7
 8001664:	4620      	mov	r0, r4
 8001666:	f7ff fd6c 	bl	8001142 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800166a:	9600      	str	r6, [sp, #0]
 800166c:	4643      	mov	r3, r8
 800166e:	2200      	movs	r2, #0
 8001670:	2104      	movs	r1, #4
 8001672:	4620      	mov	r0, r4
 8001674:	f7ff fd7f 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
 8001678:	2800      	cmp	r0, #0
 800167a:	d1b5      	bne.n	80015e8 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800167c:	6822      	ldr	r2, [r4, #0]
 800167e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001680:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001682:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001684:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001686:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001688:	3301      	adds	r3, #1
 800168a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800168c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800168e:	3b01      	subs	r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001694:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001696:	3a01      	subs	r2, #1
 8001698:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800169a:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800169c:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800169e:	b1ab      	cbz	r3, 80016cc <HAL_I2C_Mem_Read+0x114>
 80016a0:	b9a2      	cbnz	r2, 80016cc <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016a2:	9600      	str	r6, [sp, #0]
 80016a4:	4643      	mov	r3, r8
 80016a6:	2180      	movs	r1, #128	; 0x80
 80016a8:	4620      	mov	r0, r4
 80016aa:	f7ff fd64 	bl	8001176 <I2C_WaitOnFlagUntilTimeout>
 80016ae:	2800      	cmp	r0, #0
 80016b0:	d19a      	bne.n	80015e8 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	2bff      	cmp	r3, #255	; 0xff
 80016b8:	d92f      	bls.n	800171a <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016ba:	22ff      	movs	r2, #255	; 0xff
 80016bc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016be:	9000      	str	r0, [sp, #0]
 80016c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80016c4:	4639      	mov	r1, r7
 80016c6:	4620      	mov	r0, r4
 80016c8:	f7ff fd3b 	bl	8001142 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80016cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1ca      	bne.n	800166a <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016d4:	4632      	mov	r2, r6
 80016d6:	4641      	mov	r1, r8
 80016d8:	4620      	mov	r0, r4
 80016da:	f7ff fe3f 	bl	800135c <I2C_WaitOnSTOPFlagUntilTimeout>
 80016de:	2800      	cmp	r0, #0
 80016e0:	d182      	bne.n	80015e8 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016e2:	6823      	ldr	r3, [r4, #0]
 80016e4:	2120      	movs	r1, #32
 80016e6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80016ee:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80016f2:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80016f6:	f022 0201 	bic.w	r2, r2, #1
 80016fa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80016fc:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001700:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001704:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001708:	e76f      	b.n	80015ea <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800170a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800170c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800170e:	b292      	uxth	r2, r2
 8001710:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001712:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	e7a3      	b.n	8001662 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 800171a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800171c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800171e:	b292      	uxth	r2, r2
 8001720:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001722:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	e7cc      	b.n	80016c4 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 800172a:	2002      	movs	r0, #2
 800172c:	e75d      	b.n	80015ea <HAL_I2C_Mem_Read+0x32>
 800172e:	bf00      	nop
 8001730:	80002400 	.word	0x80002400

08001734 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001734:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	2a20      	cmp	r2, #32
{
 800173c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800173e:	d11d      	bne.n	800177c <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001740:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001744:	2b01      	cmp	r3, #1
 8001746:	d019      	beq.n	800177c <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001748:	2324      	movs	r3, #36	; 0x24
 800174a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800174e:	6803      	ldr	r3, [r0, #0]
 8001750:	681c      	ldr	r4, [r3, #0]
 8001752:	f024 0401 	bic.w	r4, r4, #1
 8001756:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001758:	681c      	ldr	r4, [r3, #0]
 800175a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800175e:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001760:	681c      	ldr	r4, [r3, #0]
 8001762:	4321      	orrs	r1, r4
 8001764:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001766:	6819      	ldr	r1, [r3, #0]
 8001768:	f041 0101 	orr.w	r1, r1, #1
 800176c:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800176e:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001770:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001774:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001778:	4618      	mov	r0, r3
 800177a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800177c:	2002      	movs	r0, #2
  }
}
 800177e:	bd10      	pop	{r4, pc}

08001780 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001780:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001782:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001786:	b2e4      	uxtb	r4, r4
 8001788:	2c20      	cmp	r4, #32
 800178a:	d11c      	bne.n	80017c6 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800178c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001790:	2b01      	cmp	r3, #1
 8001792:	d018      	beq.n	80017c6 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001794:	2324      	movs	r3, #36	; 0x24
 8001796:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800179a:	6803      	ldr	r3, [r0, #0]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	f022 0201 	bic.w	r2, r2, #1
 80017a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80017a4:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80017a6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80017aa:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80017ae:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	f042 0201 	orr.w	r2, r2, #1
 80017b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017b8:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80017ba:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017be:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80017c2:	4618      	mov	r0, r3
 80017c4:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80017c6:	2002      	movs	r0, #2
  }
}
 80017c8:	bd10      	pop	{r4, pc}
	...

080017cc <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017cc:	4b02      	ldr	r3, [pc, #8]	; (80017d8 <HAL_PWREx_GetVoltageRange+0xc>)
 80017ce:	6818      	ldr	r0, [r3, #0]
#endif
}
 80017d0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40007000 	.word	0x40007000

080017dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017dc:	4b17      	ldr	r3, [pc, #92]	; (800183c <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017de:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017e0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017e4:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017e8:	d11c      	bne.n	8001824 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017ea:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80017ee:	d015      	beq.n	800181c <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80017f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017fa:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017fc:	4a10      	ldr	r2, [pc, #64]	; (8001840 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80017fe:	6811      	ldr	r1, [r2, #0]
 8001800:	2232      	movs	r2, #50	; 0x32
 8001802:	434a      	muls	r2, r1
 8001804:	490f      	ldr	r1, [pc, #60]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001806:	fbb2 f2f1 	udiv	r2, r2, r1
 800180a:	4619      	mov	r1, r3
 800180c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800180e:	6958      	ldr	r0, [r3, #20]
 8001810:	0540      	lsls	r0, r0, #21
 8001812:	d500      	bpl.n	8001816 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001814:	b922      	cbnz	r2, 8001820 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001816:	694b      	ldr	r3, [r1, #20]
 8001818:	055b      	lsls	r3, r3, #21
 800181a:	d40d      	bmi.n	8001838 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800181c:	2000      	movs	r0, #0
 800181e:	4770      	bx	lr
        wait_loop_index--;
 8001820:	3a01      	subs	r2, #1
 8001822:	e7f4      	b.n	800180e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001824:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001828:	bf1f      	itttt	ne
 800182a:	681a      	ldrne	r2, [r3, #0]
 800182c:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001830:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001834:	601a      	strne	r2, [r3, #0]
 8001836:	e7f1      	b.n	800181c <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001838:	2003      	movs	r0, #3
}
 800183a:	4770      	bx	lr
 800183c:	40007000 	.word	0x40007000
 8001840:	20000028 	.word	0x20000028
 8001844:	000f4240 	.word	0x000f4240

08001848 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001848:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800184a:	4d1e      	ldr	r5, [pc, #120]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 800184c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800184e:	00da      	lsls	r2, r3, #3
{
 8001850:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001852:	d518      	bpl.n	8001886 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001854:	f7ff ffba 	bl	80017cc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001858:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800185c:	d123      	bne.n	80018a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 800185e:	2c80      	cmp	r4, #128	; 0x80
 8001860:	d929      	bls.n	80018b6 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001862:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001864:	bf8c      	ite	hi
 8001866:	2002      	movhi	r0, #2
 8001868:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800186a:	4a17      	ldr	r2, [pc, #92]	; (80018c8 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 800186c:	6813      	ldr	r3, [r2, #0]
 800186e:	f023 0307 	bic.w	r3, r3, #7
 8001872:	4303      	orrs	r3, r0
 8001874:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001876:	6813      	ldr	r3, [r2, #0]
 8001878:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800187c:	1a18      	subs	r0, r3, r0
 800187e:	bf18      	it	ne
 8001880:	2001      	movne	r0, #1
 8001882:	b003      	add	sp, #12
 8001884:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800188c:	65ab      	str	r3, [r5, #88]	; 0x58
 800188e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001894:	9301      	str	r3, [sp, #4]
 8001896:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001898:	f7ff ff98 	bl	80017cc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800189c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800189e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018a2:	65ab      	str	r3, [r5, #88]	; 0x58
 80018a4:	e7d8      	b.n	8001858 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 80018a6:	2c80      	cmp	r4, #128	; 0x80
 80018a8:	d807      	bhi.n	80018ba <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80018aa:	d008      	beq.n	80018be <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80018ac:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80018b0:	4258      	negs	r0, r3
 80018b2:	4158      	adcs	r0, r3
 80018b4:	e7d9      	b.n	800186a <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80018b6:	2000      	movs	r0, #0
 80018b8:	e7d7      	b.n	800186a <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80018ba:	2003      	movs	r0, #3
 80018bc:	e7d5      	b.n	800186a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80018be:	2002      	movs	r0, #2
 80018c0:	e7d3      	b.n	800186a <RCC_SetFlashLatencyFromMSIRange+0x22>
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000
 80018c8:	40022000 	.word	0x40022000

080018cc <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018cc:	4b25      	ldr	r3, [pc, #148]	; (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 80018ce:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018d0:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018d2:	f012 020c 	ands.w	r2, r2, #12
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_GetSysClockFreq+0x18>
 80018d8:	2a0c      	cmp	r2, #12
 80018da:	d115      	bne.n	8001908 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018dc:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80018e0:	2901      	cmp	r1, #1
 80018e2:	d118      	bne.n	8001916 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80018e4:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80018e6:	4820      	ldr	r0, [pc, #128]	; (8001968 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80018e8:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80018ea:	bf55      	itete	pl
 80018ec:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80018f0:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80018f2:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80018f6:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80018fa:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018fe:	b382      	cbz	r2, 8001962 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001900:	2a0c      	cmp	r2, #12
 8001902:	d009      	beq.n	8001918 <HAL_RCC_GetSysClockFreq+0x4c>
 8001904:	2000      	movs	r0, #0
  return sysclockfreq;
 8001906:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001908:	2a04      	cmp	r2, #4
 800190a:	d029      	beq.n	8001960 <HAL_RCC_GetSysClockFreq+0x94>
 800190c:	2a08      	cmp	r2, #8
 800190e:	4817      	ldr	r0, [pc, #92]	; (800196c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001910:	bf18      	it	ne
 8001912:	2000      	movne	r0, #0
 8001914:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001916:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001918:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800191a:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800191c:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001920:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001924:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001926:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 800192a:	d005      	beq.n	8001938 <HAL_RCC_GetSysClockFreq+0x6c>
 800192c:	2903      	cmp	r1, #3
 800192e:	d012      	beq.n	8001956 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001930:	68d9      	ldr	r1, [r3, #12]
 8001932:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001936:	e003      	b.n	8001940 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001938:	68d9      	ldr	r1, [r3, #12]
 800193a:	480d      	ldr	r0, [pc, #52]	; (8001970 <HAL_RCC_GetSysClockFreq+0xa4>)
 800193c:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001940:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001942:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001946:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800194a:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800194c:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800194e:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001950:	fbb0 f0f3 	udiv	r0, r0, r3
 8001954:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001956:	68d9      	ldr	r1, [r3, #12]
 8001958:	4804      	ldr	r0, [pc, #16]	; (800196c <HAL_RCC_GetSysClockFreq+0xa0>)
 800195a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800195e:	e7ef      	b.n	8001940 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001960:	4803      	ldr	r0, [pc, #12]	; (8001970 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001962:	4770      	bx	lr
 8001964:	40021000 	.word	0x40021000
 8001968:	08006bc8 	.word	0x08006bc8
 800196c:	007a1200 	.word	0x007a1200
 8001970:	00f42400 	.word	0x00f42400

08001974 <HAL_RCC_OscConfig>:
{
 8001974:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001978:	4605      	mov	r5, r0
 800197a:	b918      	cbnz	r0, 8001984 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800197c:	2001      	movs	r0, #1
}
 800197e:	b003      	add	sp, #12
 8001980:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001984:	4ca5      	ldr	r4, [pc, #660]	; (8001c1c <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001986:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001988:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800198a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800198c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800198e:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001992:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001996:	d53c      	bpl.n	8001a12 <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001998:	b11e      	cbz	r6, 80019a2 <HAL_RCC_OscConfig+0x2e>
 800199a:	2e0c      	cmp	r6, #12
 800199c:	d163      	bne.n	8001a66 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800199e:	2f01      	cmp	r7, #1
 80019a0:	d161      	bne.n	8001a66 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019a2:	6823      	ldr	r3, [r4, #0]
 80019a4:	0798      	lsls	r0, r3, #30
 80019a6:	d502      	bpl.n	80019ae <HAL_RCC_OscConfig+0x3a>
 80019a8:	69ab      	ldr	r3, [r5, #24]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0e6      	beq.n	800197c <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80019ae:	6823      	ldr	r3, [r4, #0]
 80019b0:	6a28      	ldr	r0, [r5, #32]
 80019b2:	0719      	lsls	r1, r3, #28
 80019b4:	bf56      	itet	pl
 80019b6:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80019ba:	6823      	ldrmi	r3, [r4, #0]
 80019bc:	091b      	lsrpl	r3, r3, #4
 80019be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019c2:	4283      	cmp	r3, r0
 80019c4:	d23a      	bcs.n	8001a3c <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019c6:	f7ff ff3f 	bl	8001848 <RCC_SetFlashLatencyFromMSIRange>
 80019ca:	2800      	cmp	r0, #0
 80019cc:	d1d6      	bne.n	800197c <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ce:	6823      	ldr	r3, [r4, #0]
 80019d0:	f043 0308 	orr.w	r3, r3, #8
 80019d4:	6023      	str	r3, [r4, #0]
 80019d6:	6823      	ldr	r3, [r4, #0]
 80019d8:	6a2a      	ldr	r2, [r5, #32]
 80019da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019de:	4313      	orrs	r3, r2
 80019e0:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019e2:	6863      	ldr	r3, [r4, #4]
 80019e4:	69ea      	ldr	r2, [r5, #28]
 80019e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80019ea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80019ee:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019f0:	f7ff ff6c 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 80019f4:	68a3      	ldr	r3, [r4, #8]
 80019f6:	4a8a      	ldr	r2, [pc, #552]	; (8001c20 <HAL_RCC_OscConfig+0x2ac>)
 80019f8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80019fc:	5cd3      	ldrb	r3, [r2, r3]
 80019fe:	f003 031f 	and.w	r3, r3, #31
 8001a02:	40d8      	lsrs	r0, r3
 8001a04:	4b87      	ldr	r3, [pc, #540]	; (8001c24 <HAL_RCC_OscConfig+0x2b0>)
 8001a06:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7fe fdc1 	bl	8000590 <HAL_InitTick>
        if(status != HAL_OK)
 8001a0e:	2800      	cmp	r0, #0
 8001a10:	d1b5      	bne.n	800197e <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a12:	682b      	ldr	r3, [r5, #0]
 8001a14:	07d8      	lsls	r0, r3, #31
 8001a16:	d45d      	bmi.n	8001ad4 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a18:	682b      	ldr	r3, [r5, #0]
 8001a1a:	0799      	lsls	r1, r3, #30
 8001a1c:	f100 809c 	bmi.w	8001b58 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a20:	682b      	ldr	r3, [r5, #0]
 8001a22:	0718      	lsls	r0, r3, #28
 8001a24:	f100 80d0 	bmi.w	8001bc8 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a28:	682b      	ldr	r3, [r5, #0]
 8001a2a:	0759      	lsls	r1, r3, #29
 8001a2c:	f100 80fc 	bmi.w	8001c28 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a30:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f040 8165 	bne.w	8001d02 <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001a38:	2000      	movs	r0, #0
 8001a3a:	e7a0      	b.n	800197e <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a3c:	6823      	ldr	r3, [r4, #0]
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6023      	str	r3, [r4, #0]
 8001a44:	6823      	ldr	r3, [r4, #0]
 8001a46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a4a:	4303      	orrs	r3, r0
 8001a4c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a4e:	6863      	ldr	r3, [r4, #4]
 8001a50:	69ea      	ldr	r2, [r5, #28]
 8001a52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a56:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001a5a:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a5c:	f7ff fef4 	bl	8001848 <RCC_SetFlashLatencyFromMSIRange>
 8001a60:	2800      	cmp	r0, #0
 8001a62:	d0c5      	beq.n	80019f0 <HAL_RCC_OscConfig+0x7c>
 8001a64:	e78a      	b.n	800197c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a66:	69ab      	ldr	r3, [r5, #24]
 8001a68:	b31b      	cbz	r3, 8001ab2 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001a6a:	6823      	ldr	r3, [r4, #0]
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a72:	f7fe fdc3 	bl	80005fc <HAL_GetTick>
 8001a76:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a78:	6823      	ldr	r3, [r4, #0]
 8001a7a:	079a      	lsls	r2, r3, #30
 8001a7c:	d511      	bpl.n	8001aa2 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a7e:	6823      	ldr	r3, [r4, #0]
 8001a80:	f043 0308 	orr.w	r3, r3, #8
 8001a84:	6023      	str	r3, [r4, #0]
 8001a86:	6823      	ldr	r3, [r4, #0]
 8001a88:	6a2a      	ldr	r2, [r5, #32]
 8001a8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a92:	6863      	ldr	r3, [r4, #4]
 8001a94:	69ea      	ldr	r2, [r5, #28]
 8001a96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a9a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001a9e:	6063      	str	r3, [r4, #4]
 8001aa0:	e7b7      	b.n	8001a12 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aa2:	f7fe fdab 	bl	80005fc <HAL_GetTick>
 8001aa6:	eba0 0008 	sub.w	r0, r0, r8
 8001aaa:	2802      	cmp	r0, #2
 8001aac:	d9e4      	bls.n	8001a78 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001aae:	2003      	movs	r0, #3
 8001ab0:	e765      	b.n	800197e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8001ab2:	6823      	ldr	r3, [r4, #0]
 8001ab4:	f023 0301 	bic.w	r3, r3, #1
 8001ab8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001aba:	f7fe fd9f 	bl	80005fc <HAL_GetTick>
 8001abe:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ac0:	6823      	ldr	r3, [r4, #0]
 8001ac2:	079b      	lsls	r3, r3, #30
 8001ac4:	d5a5      	bpl.n	8001a12 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ac6:	f7fe fd99 	bl	80005fc <HAL_GetTick>
 8001aca:	eba0 0008 	sub.w	r0, r0, r8
 8001ace:	2802      	cmp	r0, #2
 8001ad0:	d9f6      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x14c>
 8001ad2:	e7ec      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ad4:	2e08      	cmp	r6, #8
 8001ad6:	d003      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x16c>
 8001ad8:	2e0c      	cmp	r6, #12
 8001ada:	d108      	bne.n	8001aee <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001adc:	2f03      	cmp	r7, #3
 8001ade:	d106      	bne.n	8001aee <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	039a      	lsls	r2, r3, #14
 8001ae4:	d598      	bpl.n	8001a18 <HAL_RCC_OscConfig+0xa4>
 8001ae6:	686b      	ldr	r3, [r5, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d195      	bne.n	8001a18 <HAL_RCC_OscConfig+0xa4>
 8001aec:	e746      	b.n	800197c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aee:	686b      	ldr	r3, [r5, #4]
 8001af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af4:	d110      	bne.n	8001b18 <HAL_RCC_OscConfig+0x1a4>
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001afc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001afe:	f7fe fd7d 	bl	80005fc <HAL_GetTick>
 8001b02:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b04:	6823      	ldr	r3, [r4, #0]
 8001b06:	039b      	lsls	r3, r3, #14
 8001b08:	d486      	bmi.n	8001a18 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b0a:	f7fe fd77 	bl	80005fc <HAL_GetTick>
 8001b0e:	eba0 0008 	sub.w	r0, r0, r8
 8001b12:	2864      	cmp	r0, #100	; 0x64
 8001b14:	d9f6      	bls.n	8001b04 <HAL_RCC_OscConfig+0x190>
 8001b16:	e7ca      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b1c:	d104      	bne.n	8001b28 <HAL_RCC_OscConfig+0x1b4>
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b24:	6023      	str	r3, [r4, #0]
 8001b26:	e7e6      	b.n	8001af6 <HAL_RCC_OscConfig+0x182>
 8001b28:	6822      	ldr	r2, [r4, #0]
 8001b2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b2e:	6022      	str	r2, [r4, #0]
 8001b30:	6822      	ldr	r2, [r4, #0]
 8001b32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b36:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1e0      	bne.n	8001afe <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001b3c:	f7fe fd5e 	bl	80005fc <HAL_GetTick>
 8001b40:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b42:	6823      	ldr	r3, [r4, #0]
 8001b44:	0398      	lsls	r0, r3, #14
 8001b46:	f57f af67 	bpl.w	8001a18 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b4a:	f7fe fd57 	bl	80005fc <HAL_GetTick>
 8001b4e:	eba0 0008 	sub.w	r0, r0, r8
 8001b52:	2864      	cmp	r0, #100	; 0x64
 8001b54:	d9f5      	bls.n	8001b42 <HAL_RCC_OscConfig+0x1ce>
 8001b56:	e7aa      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b58:	2e04      	cmp	r6, #4
 8001b5a:	d003      	beq.n	8001b64 <HAL_RCC_OscConfig+0x1f0>
 8001b5c:	2e0c      	cmp	r6, #12
 8001b5e:	d110      	bne.n	8001b82 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001b60:	2f02      	cmp	r7, #2
 8001b62:	d10e      	bne.n	8001b82 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b64:	6823      	ldr	r3, [r4, #0]
 8001b66:	0559      	lsls	r1, r3, #21
 8001b68:	d503      	bpl.n	8001b72 <HAL_RCC_OscConfig+0x1fe>
 8001b6a:	68eb      	ldr	r3, [r5, #12]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f43f af05 	beq.w	800197c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b72:	6863      	ldr	r3, [r4, #4]
 8001b74:	692a      	ldr	r2, [r5, #16]
 8001b76:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001b7a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b7e:	6063      	str	r3, [r4, #4]
 8001b80:	e74e      	b.n	8001a20 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b82:	68eb      	ldr	r3, [r5, #12]
 8001b84:	b17b      	cbz	r3, 8001ba6 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001b86:	6823      	ldr	r3, [r4, #0]
 8001b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b8c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b8e:	f7fe fd35 	bl	80005fc <HAL_GetTick>
 8001b92:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b94:	6823      	ldr	r3, [r4, #0]
 8001b96:	055a      	lsls	r2, r3, #21
 8001b98:	d4eb      	bmi.n	8001b72 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9a:	f7fe fd2f 	bl	80005fc <HAL_GetTick>
 8001b9e:	1bc0      	subs	r0, r0, r7
 8001ba0:	2802      	cmp	r0, #2
 8001ba2:	d9f7      	bls.n	8001b94 <HAL_RCC_OscConfig+0x220>
 8001ba4:	e783      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8001ba6:	6823      	ldr	r3, [r4, #0]
 8001ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bac:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001bae:	f7fe fd25 	bl	80005fc <HAL_GetTick>
 8001bb2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	055b      	lsls	r3, r3, #21
 8001bb8:	f57f af32 	bpl.w	8001a20 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbc:	f7fe fd1e 	bl	80005fc <HAL_GetTick>
 8001bc0:	1bc0      	subs	r0, r0, r7
 8001bc2:	2802      	cmp	r0, #2
 8001bc4:	d9f6      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x240>
 8001bc6:	e772      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bc8:	696b      	ldr	r3, [r5, #20]
 8001bca:	b19b      	cbz	r3, 8001bf4 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001bcc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001bd8:	f7fe fd10 	bl	80005fc <HAL_GetTick>
 8001bdc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bde:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001be2:	079a      	lsls	r2, r3, #30
 8001be4:	f53f af20 	bmi.w	8001a28 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be8:	f7fe fd08 	bl	80005fc <HAL_GetTick>
 8001bec:	1bc0      	subs	r0, r0, r7
 8001bee:	2802      	cmp	r0, #2
 8001bf0:	d9f5      	bls.n	8001bde <HAL_RCC_OscConfig+0x26a>
 8001bf2:	e75c      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8001bf4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001bf8:	f023 0301 	bic.w	r3, r3, #1
 8001bfc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001c00:	f7fe fcfc 	bl	80005fc <HAL_GetTick>
 8001c04:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c06:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001c0a:	079b      	lsls	r3, r3, #30
 8001c0c:	f57f af0c 	bpl.w	8001a28 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c10:	f7fe fcf4 	bl	80005fc <HAL_GetTick>
 8001c14:	1bc0      	subs	r0, r0, r7
 8001c16:	2802      	cmp	r0, #2
 8001c18:	d9f5      	bls.n	8001c06 <HAL_RCC_OscConfig+0x292>
 8001c1a:	e748      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	08006bb0 	.word	0x08006bb0
 8001c24:	20000028 	.word	0x20000028
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c2a:	00d8      	lsls	r0, r3, #3
 8001c2c:	d429      	bmi.n	8001c82 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c34:	65a3      	str	r3, [r4, #88]	; 0x58
 8001c36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c40:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c44:	4f5d      	ldr	r7, [pc, #372]	; (8001dbc <HAL_RCC_OscConfig+0x448>)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	05d9      	lsls	r1, r3, #23
 8001c4a:	d51d      	bpl.n	8001c88 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c4c:	68ab      	ldr	r3, [r5, #8]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d12b      	bne.n	8001caa <HAL_RCC_OscConfig+0x336>
 8001c52:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001c56:	f043 0301 	orr.w	r3, r3, #1
 8001c5a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001c5e:	f7fe fccd 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c62:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001c66:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c68:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001c6c:	079b      	lsls	r3, r3, #30
 8001c6e:	d542      	bpl.n	8001cf6 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001c70:	f1b8 0f00 	cmp.w	r8, #0
 8001c74:	f43f aedc 	beq.w	8001a30 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c7e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001c80:	e6d6      	b.n	8001a30 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8001c82:	f04f 0800 	mov.w	r8, #0
 8001c86:	e7dd      	b.n	8001c44 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001c90:	f7fe fcb4 	bl	80005fc <HAL_GetTick>
 8001c94:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	05da      	lsls	r2, r3, #23
 8001c9a:	d4d7      	bmi.n	8001c4c <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c9c:	f7fe fcae 	bl	80005fc <HAL_GetTick>
 8001ca0:	eba0 0009 	sub.w	r0, r0, r9
 8001ca4:	2802      	cmp	r0, #2
 8001ca6:	d9f6      	bls.n	8001c96 <HAL_RCC_OscConfig+0x322>
 8001ca8:	e701      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001caa:	2b05      	cmp	r3, #5
 8001cac:	d106      	bne.n	8001cbc <HAL_RCC_OscConfig+0x348>
 8001cae:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001cb2:	f043 0304 	orr.w	r3, r3, #4
 8001cb6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001cba:	e7ca      	b.n	8001c52 <HAL_RCC_OscConfig+0x2de>
 8001cbc:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001cc0:	f022 0201 	bic.w	r2, r2, #1
 8001cc4:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001cc8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001ccc:	f022 0204 	bic.w	r2, r2, #4
 8001cd0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1c2      	bne.n	8001c5e <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8001cd8:	f7fe fc90 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cdc:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ce0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ce2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001ce6:	0798      	lsls	r0, r3, #30
 8001ce8:	d5c2      	bpl.n	8001c70 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cea:	f7fe fc87 	bl	80005fc <HAL_GetTick>
 8001cee:	1bc0      	subs	r0, r0, r7
 8001cf0:	4548      	cmp	r0, r9
 8001cf2:	d9f6      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x36e>
 8001cf4:	e6db      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf6:	f7fe fc81 	bl	80005fc <HAL_GetTick>
 8001cfa:	1bc0      	subs	r0, r0, r7
 8001cfc:	4548      	cmp	r0, r9
 8001cfe:	d9b3      	bls.n	8001c68 <HAL_RCC_OscConfig+0x2f4>
 8001d00:	e6d5      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d02:	2e0c      	cmp	r6, #12
 8001d04:	f43f ae3a 	beq.w	800197c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d08:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001d0a:	6823      	ldr	r3, [r4, #0]
 8001d0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d10:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d12:	d137      	bne.n	8001d84 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8001d14:	f7fe fc72 	bl	80005fc <HAL_GetTick>
 8001d18:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d1a:	6823      	ldr	r3, [r4, #0]
 8001d1c:	0199      	lsls	r1, r3, #6
 8001d1e:	d42b      	bmi.n	8001d78 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d20:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001d22:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001d24:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d28:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001d2a:	3a01      	subs	r2, #1
 8001d2c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001d30:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001d32:	0912      	lsrs	r2, r2, #4
 8001d34:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001d38:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001d3a:	0852      	lsrs	r2, r2, #1
 8001d3c:	3a01      	subs	r2, #1
 8001d3e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001d42:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001d44:	0852      	lsrs	r2, r2, #1
 8001d46:	3a01      	subs	r2, #1
 8001d48:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001d4c:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001d4e:	6823      	ldr	r3, [r4, #0]
 8001d50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d54:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d56:	68e3      	ldr	r3, [r4, #12]
 8001d58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d5c:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001d5e:	f7fe fc4d 	bl	80005fc <HAL_GetTick>
 8001d62:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d64:	6823      	ldr	r3, [r4, #0]
 8001d66:	019a      	lsls	r2, r3, #6
 8001d68:	f53f ae66 	bmi.w	8001a38 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6c:	f7fe fc46 	bl	80005fc <HAL_GetTick>
 8001d70:	1b40      	subs	r0, r0, r5
 8001d72:	2802      	cmp	r0, #2
 8001d74:	d9f6      	bls.n	8001d64 <HAL_RCC_OscConfig+0x3f0>
 8001d76:	e69a      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d78:	f7fe fc40 	bl	80005fc <HAL_GetTick>
 8001d7c:	1b80      	subs	r0, r0, r6
 8001d7e:	2802      	cmp	r0, #2
 8001d80:	d9cb      	bls.n	8001d1a <HAL_RCC_OscConfig+0x3a6>
 8001d82:	e694      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001d8a:	bf02      	ittt	eq
 8001d8c:	68e3      	ldreq	r3, [r4, #12]
 8001d8e:	f023 0303 	biceq.w	r3, r3, #3
 8001d92:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d94:	68e3      	ldr	r3, [r4, #12]
 8001d96:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d9e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001da0:	f7fe fc2c 	bl	80005fc <HAL_GetTick>
 8001da4:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001da6:	6823      	ldr	r3, [r4, #0]
 8001da8:	019b      	lsls	r3, r3, #6
 8001daa:	f57f ae45 	bpl.w	8001a38 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dae:	f7fe fc25 	bl	80005fc <HAL_GetTick>
 8001db2:	1b40      	subs	r0, r0, r5
 8001db4:	2802      	cmp	r0, #2
 8001db6:	d9f6      	bls.n	8001da6 <HAL_RCC_OscConfig+0x432>
 8001db8:	e679      	b.n	8001aae <HAL_RCC_OscConfig+0x13a>
 8001dba:	bf00      	nop
 8001dbc:	40007000 	.word	0x40007000

08001dc0 <HAL_RCC_ClockConfig>:
{
 8001dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dc4:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8001dc6:	4604      	mov	r4, r0
 8001dc8:	b910      	cbnz	r0, 8001dd0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001dca:	2001      	movs	r0, #1
 8001dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd0:	4a40      	ldr	r2, [pc, #256]	; (8001ed4 <HAL_RCC_ClockConfig+0x114>)
 8001dd2:	6813      	ldr	r3, [r2, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	428b      	cmp	r3, r1
 8001dda:	d329      	bcc.n	8001e30 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	07d9      	lsls	r1, r3, #31
 8001de0:	d431      	bmi.n	8001e46 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de2:	6821      	ldr	r1, [r4, #0]
 8001de4:	078a      	lsls	r2, r1, #30
 8001de6:	d45b      	bmi.n	8001ea0 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001de8:	4a3a      	ldr	r2, [pc, #232]	; (8001ed4 <HAL_RCC_ClockConfig+0x114>)
 8001dea:	6813      	ldr	r3, [r2, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	429e      	cmp	r6, r3
 8001df2:	d35d      	bcc.n	8001eb0 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df4:	f011 0f04 	tst.w	r1, #4
 8001df8:	4d37      	ldr	r5, [pc, #220]	; (8001ed8 <HAL_RCC_ClockConfig+0x118>)
 8001dfa:	d164      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfc:	070b      	lsls	r3, r1, #28
 8001dfe:	d506      	bpl.n	8001e0e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e00:	68ab      	ldr	r3, [r5, #8]
 8001e02:	6922      	ldr	r2, [r4, #16]
 8001e04:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001e08:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e0c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e0e:	f7ff fd5d 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 8001e12:	68ab      	ldr	r3, [r5, #8]
 8001e14:	4a31      	ldr	r2, [pc, #196]	; (8001edc <HAL_RCC_ClockConfig+0x11c>)
 8001e16:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001e1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e1e:	5cd3      	ldrb	r3, [r2, r3]
 8001e20:	f003 031f 	and.w	r3, r3, #31
 8001e24:	40d8      	lsrs	r0, r3
 8001e26:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_RCC_ClockConfig+0x120>)
 8001e28:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f7fe bbb0 	b.w	8000590 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e30:	6813      	ldr	r3, [r2, #0]
 8001e32:	f023 0307 	bic.w	r3, r3, #7
 8001e36:	430b      	orrs	r3, r1
 8001e38:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e3a:	6813      	ldr	r3, [r2, #0]
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	4299      	cmp	r1, r3
 8001e42:	d1c2      	bne.n	8001dca <HAL_RCC_ClockConfig+0xa>
 8001e44:	e7ca      	b.n	8001ddc <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e46:	6862      	ldr	r2, [r4, #4]
 8001e48:	4d23      	ldr	r5, [pc, #140]	; (8001ed8 <HAL_RCC_ClockConfig+0x118>)
 8001e4a:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e4c:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e4e:	d11b      	bne.n	8001e88 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e50:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e54:	d0b9      	beq.n	8001dca <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e56:	68ab      	ldr	r3, [r5, #8]
 8001e58:	f023 0303 	bic.w	r3, r3, #3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001e60:	f7fe fbcc 	bl	80005fc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e64:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001e68:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6a:	68ab      	ldr	r3, [r5, #8]
 8001e6c:	6862      	ldr	r2, [r4, #4]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001e76:	d0b4      	beq.n	8001de2 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e78:	f7fe fbc0 	bl	80005fc <HAL_GetTick>
 8001e7c:	1bc0      	subs	r0, r0, r7
 8001e7e:	4540      	cmp	r0, r8
 8001e80:	d9f3      	bls.n	8001e6a <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8001e82:	2003      	movs	r0, #3
}
 8001e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e88:	2a02      	cmp	r2, #2
 8001e8a:	d102      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e8c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e90:	e7e0      	b.n	8001e54 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e92:	b912      	cbnz	r2, 8001e9a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e94:	f013 0f02 	tst.w	r3, #2
 8001e98:	e7dc      	b.n	8001e54 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e9a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001e9e:	e7d9      	b.n	8001e54 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <HAL_RCC_ClockConfig+0x118>)
 8001ea2:	68a0      	ldr	r0, [r4, #8]
 8001ea4:	6893      	ldr	r3, [r2, #8]
 8001ea6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001eaa:	4303      	orrs	r3, r0
 8001eac:	6093      	str	r3, [r2, #8]
 8001eae:	e79b      	b.n	8001de8 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb0:	6813      	ldr	r3, [r2, #0]
 8001eb2:	f023 0307 	bic.w	r3, r3, #7
 8001eb6:	4333      	orrs	r3, r6
 8001eb8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eba:	6813      	ldr	r3, [r2, #0]
 8001ebc:	f003 0307 	and.w	r3, r3, #7
 8001ec0:	429e      	cmp	r6, r3
 8001ec2:	d182      	bne.n	8001dca <HAL_RCC_ClockConfig+0xa>
 8001ec4:	e796      	b.n	8001df4 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec6:	68ab      	ldr	r3, [r5, #8]
 8001ec8:	68e2      	ldr	r2, [r4, #12]
 8001eca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	60ab      	str	r3, [r5, #8]
 8001ed2:	e793      	b.n	8001dfc <HAL_RCC_ClockConfig+0x3c>
 8001ed4:	40022000 	.word	0x40022000
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	08006bb0 	.word	0x08006bb0
 8001ee0:	20000028 	.word	0x20000028

08001ee4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ee4:	4b05      	ldr	r3, [pc, #20]	; (8001efc <HAL_RCC_GetPCLK1Freq+0x18>)
 8001ee6:	4a06      	ldr	r2, [pc, #24]	; (8001f00 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001eee:	5cd3      	ldrb	r3, [r2, r3]
 8001ef0:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ef2:	6810      	ldr	r0, [r2, #0]
 8001ef4:	f003 031f 	and.w	r3, r3, #31
}
 8001ef8:	40d8      	lsrs	r0, r3
 8001efa:	4770      	bx	lr
 8001efc:	40021000 	.word	0x40021000
 8001f00:	08006bc0 	.word	0x08006bc0
 8001f04:	20000028 	.word	0x20000028

08001f08 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f08:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f0a:	4a06      	ldr	r2, [pc, #24]	; (8001f24 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001f12:	5cd3      	ldrb	r3, [r2, r3]
 8001f14:	4a04      	ldr	r2, [pc, #16]	; (8001f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f16:	6810      	ldr	r0, [r2, #0]
 8001f18:	f003 031f 	and.w	r3, r3, #31
}
 8001f1c:	40d8      	lsrs	r0, r3
 8001f1e:	4770      	bx	lr
 8001f20:	40021000 	.word	0x40021000
 8001f24:	08006bc0 	.word	0x08006bc0
 8001f28:	20000028 	.word	0x20000028

08001f2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001f2e:	4b45      	ldr	r3, [pc, #276]	; (8002044 <RCCEx_PLLSAI1_Config+0x118>)
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	f012 0f03 	tst.w	r2, #3
{
 8001f36:	4605      	mov	r5, r0
 8001f38:	460e      	mov	r6, r1
 8001f3a:	461c      	mov	r4, r3
 8001f3c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001f3e:	d02a      	beq.n	8001f96 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	f002 0203 	and.w	r2, r2, #3
 8001f46:	4282      	cmp	r2, r0
 8001f48:	d13c      	bne.n	8001fc4 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001f4a:	2a00      	cmp	r2, #0
 8001f4c:	d03a      	beq.n	8001fc4 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001f4e:	68db      	ldr	r3, [r3, #12]
       ||
 8001f50:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001f52:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001f56:	3301      	adds	r3, #1
       ||
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d133      	bne.n	8001fc4 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001f5c:	6823      	ldr	r3, [r4, #0]
 8001f5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001f62:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f64:	f7fe fb4a 	bl	80005fc <HAL_GetTick>
 8001f68:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001f6a:	6823      	ldr	r3, [r4, #0]
 8001f6c:	011a      	lsls	r2, r3, #4
 8001f6e:	d432      	bmi.n	8001fd6 <RCCEx_PLLSAI1_Config+0xaa>
 8001f70:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001f72:	2e00      	cmp	r6, #0
 8001f74:	d036      	beq.n	8001fe4 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001f76:	2e01      	cmp	r6, #1
 8001f78:	d150      	bne.n	800201c <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001f7a:	6922      	ldr	r2, [r4, #16]
 8001f7c:	6928      	ldr	r0, [r5, #16]
 8001f7e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001f82:	0840      	lsrs	r0, r0, #1
 8001f84:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001f88:	3801      	subs	r0, #1
 8001f8a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001f8e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8001f92:	6122      	str	r2, [r4, #16]
 8001f94:	e032      	b.n	8001ffc <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8001f96:	2802      	cmp	r0, #2
 8001f98:	d010      	beq.n	8001fbc <RCCEx_PLLSAI1_Config+0x90>
 8001f9a:	2803      	cmp	r0, #3
 8001f9c:	d014      	beq.n	8001fc8 <RCCEx_PLLSAI1_Config+0x9c>
 8001f9e:	2801      	cmp	r0, #1
 8001fa0:	d110      	bne.n	8001fc4 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	079f      	lsls	r7, r3, #30
 8001fa6:	d538      	bpl.n	800201a <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001fa8:	68e3      	ldr	r3, [r4, #12]
 8001faa:	686a      	ldr	r2, [r5, #4]
 8001fac:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001fb0:	3a01      	subs	r2, #1
 8001fb2:	4318      	orrs	r0, r3
 8001fb4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001fb8:	60e0      	str	r0, [r4, #12]
 8001fba:	e7cf      	b.n	8001f5c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001fc2:	d1f1      	bne.n	8001fa8 <RCCEx_PLLSAI1_Config+0x7c>
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	0391      	lsls	r1, r2, #14
 8001fcc:	d4ec      	bmi.n	8001fa8 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001fd4:	e7f5      	b.n	8001fc2 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001fd6:	f7fe fb11 	bl	80005fc <HAL_GetTick>
 8001fda:	1bc0      	subs	r0, r0, r7
 8001fdc:	2802      	cmp	r0, #2
 8001fde:	d9c4      	bls.n	8001f6a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001fe4:	6921      	ldr	r1, [r4, #16]
 8001fe6:	68eb      	ldr	r3, [r5, #12]
 8001fe8:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8001fec:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001ff0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8001ff4:	091b      	lsrs	r3, r3, #4
 8001ff6:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8001ffa:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001ffc:	6823      	ldr	r3, [r4, #0]
 8001ffe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002002:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002004:	f7fe fafa 	bl	80005fc <HAL_GetTick>
 8002008:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800200a:	6823      	ldr	r3, [r4, #0]
 800200c:	011b      	lsls	r3, r3, #4
 800200e:	d513      	bpl.n	8002038 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002010:	6923      	ldr	r3, [r4, #16]
 8002012:	69aa      	ldr	r2, [r5, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	6123      	str	r3, [r4, #16]
 8002018:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800201a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800201c:	6923      	ldr	r3, [r4, #16]
 800201e:	6968      	ldr	r0, [r5, #20]
 8002020:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002024:	0840      	lsrs	r0, r0, #1
 8002026:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800202a:	3801      	subs	r0, #1
 800202c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002030:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002034:	6123      	str	r3, [r4, #16]
 8002036:	e7e1      	b.n	8001ffc <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002038:	f7fe fae0 	bl	80005fc <HAL_GetTick>
 800203c:	1b80      	subs	r0, r0, r6
 800203e:	2802      	cmp	r0, #2
 8002040:	d9e3      	bls.n	800200a <RCCEx_PLLSAI1_Config+0xde>
 8002042:	e7cd      	b.n	8001fe0 <RCCEx_PLLSAI1_Config+0xb4>
 8002044:	40021000 	.word	0x40021000

08002048 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800204a:	4b3d      	ldr	r3, [pc, #244]	; (8002140 <RCCEx_PLLSAI2_Config+0xf8>)
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	f012 0f03 	tst.w	r2, #3
{
 8002052:	4605      	mov	r5, r0
 8002054:	460e      	mov	r6, r1
 8002056:	461c      	mov	r4, r3
 8002058:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800205a:	d028      	beq.n	80020ae <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	f002 0203 	and.w	r2, r2, #3
 8002062:	4282      	cmp	r2, r0
 8002064:	d13a      	bne.n	80020dc <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002066:	2a00      	cmp	r2, #0
 8002068:	d038      	beq.n	80020dc <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800206a:	68db      	ldr	r3, [r3, #12]
       ||
 800206c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800206e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002072:	3301      	adds	r3, #1
       ||
 8002074:	4293      	cmp	r3, r2
 8002076:	d131      	bne.n	80020dc <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800207e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002080:	f7fe fabc 	bl	80005fc <HAL_GetTick>
 8002084:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002086:	6823      	ldr	r3, [r4, #0]
 8002088:	009a      	lsls	r2, r3, #2
 800208a:	d430      	bmi.n	80020ee <RCCEx_PLLSAI2_Config+0xa6>
 800208c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800208e:	2e00      	cmp	r6, #0
 8002090:	d034      	beq.n	80020fc <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002092:	6963      	ldr	r3, [r4, #20]
 8002094:	6929      	ldr	r1, [r5, #16]
 8002096:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800209a:	0849      	lsrs	r1, r1, #1
 800209c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80020a0:	3901      	subs	r1, #1
 80020a2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80020a6:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80020aa:	6163      	str	r3, [r4, #20]
 80020ac:	e032      	b.n	8002114 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 80020ae:	2802      	cmp	r0, #2
 80020b0:	d010      	beq.n	80020d4 <RCCEx_PLLSAI2_Config+0x8c>
 80020b2:	2803      	cmp	r0, #3
 80020b4:	d014      	beq.n	80020e0 <RCCEx_PLLSAI2_Config+0x98>
 80020b6:	2801      	cmp	r0, #1
 80020b8:	d110      	bne.n	80020dc <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	079f      	lsls	r7, r3, #30
 80020be:	d538      	bpl.n	8002132 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80020c0:	68e3      	ldr	r3, [r4, #12]
 80020c2:	686a      	ldr	r2, [r5, #4]
 80020c4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80020c8:	3a01      	subs	r2, #1
 80020ca:	4318      	orrs	r0, r3
 80020cc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80020d0:	60e0      	str	r0, [r4, #12]
 80020d2:	e7d1      	b.n	8002078 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80020da:	d1f1      	bne.n	80020c0 <RCCEx_PLLSAI2_Config+0x78>
 80020dc:	2001      	movs	r0, #1
 80020de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	0391      	lsls	r1, r2, #14
 80020e4:	d4ec      	bmi.n	80020c0 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80020ec:	e7f5      	b.n	80020da <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80020ee:	f7fe fa85 	bl	80005fc <HAL_GetTick>
 80020f2:	1bc0      	subs	r0, r0, r7
 80020f4:	2802      	cmp	r0, #2
 80020f6:	d9c6      	bls.n	8002086 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80020f8:	2003      	movs	r0, #3
 80020fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80020fc:	6962      	ldr	r2, [r4, #20]
 80020fe:	68eb      	ldr	r3, [r5, #12]
 8002100:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002104:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002108:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800210c:	091b      	lsrs	r3, r3, #4
 800210e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002112:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002114:	6823      	ldr	r3, [r4, #0]
 8002116:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800211a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211c:	f7fe fa6e 	bl	80005fc <HAL_GetTick>
 8002120:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002122:	6823      	ldr	r3, [r4, #0]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	d505      	bpl.n	8002134 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002128:	6963      	ldr	r3, [r4, #20]
 800212a:	696a      	ldr	r2, [r5, #20]
 800212c:	4313      	orrs	r3, r2
 800212e:	6163      	str	r3, [r4, #20]
 8002130:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002134:	f7fe fa62 	bl	80005fc <HAL_GetTick>
 8002138:	1b80      	subs	r0, r0, r6
 800213a:	2802      	cmp	r0, #2
 800213c:	d9f1      	bls.n	8002122 <RCCEx_PLLSAI2_Config+0xda>
 800213e:	e7db      	b.n	80020f8 <RCCEx_PLLSAI2_Config+0xb0>
 8002140:	40021000 	.word	0x40021000

08002144 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002144:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002148:	6806      	ldr	r6, [r0, #0]
 800214a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800214e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002150:	d024      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002152:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002154:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002158:	d02c      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800215a:	d802      	bhi.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800215c:	b1c1      	cbz	r1, 8002190 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800215e:	2601      	movs	r6, #1
 8002160:	e01c      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002162:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002166:	d00d      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002168:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800216c:	d1f7      	bne.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800216e:	4a4d      	ldr	r2, [pc, #308]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002170:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002172:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002176:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800217a:	430b      	orrs	r3, r1
 800217c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002180:	2600      	movs	r6, #0
 8002182:	e00b      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002184:	4a47      	ldr	r2, [pc, #284]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002186:	68d3      	ldr	r3, [r2, #12]
 8002188:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800218c:	60d3      	str	r3, [r2, #12]
      break;
 800218e:	e7ee      	b.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002190:	3004      	adds	r0, #4
 8002192:	f7ff fecb 	bl	8001f2c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002196:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002198:	2800      	cmp	r0, #0
 800219a:	d0e8      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800219c:	6823      	ldr	r3, [r4, #0]
 800219e:	04d8      	lsls	r0, r3, #19
 80021a0:	d506      	bpl.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80021a2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80021a4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80021a8:	d074      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80021aa:	d808      	bhi.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80021ac:	b1a9      	cbz	r1, 80021da <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80021ae:	2601      	movs	r6, #1
 80021b0:	4635      	mov	r5, r6
 80021b2:	e021      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021b4:	2100      	movs	r1, #0
 80021b6:	3020      	adds	r0, #32
 80021b8:	f7ff ff46 	bl	8002048 <RCCEx_PLLSAI2_Config>
 80021bc:	e7eb      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80021be:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80021c2:	d004      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80021c4:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80021c8:	d1f1      	bne.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80021ca:	4635      	mov	r5, r6
 80021cc:	e009      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021ce:	4a35      	ldr	r2, [pc, #212]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021d0:	68d3      	ldr	r3, [r2, #12]
 80021d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d6:	60d3      	str	r3, [r2, #12]
 80021d8:	e7f7      	b.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021da:	1d20      	adds	r0, r4, #4
 80021dc:	f7ff fea6 	bl	8001f2c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021e0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80021e2:	2d00      	cmp	r5, #0
 80021e4:	d15c      	bne.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021e6:	4a2f      	ldr	r2, [pc, #188]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e8:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80021ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80021ee:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80021f2:	430b      	orrs	r3, r1
 80021f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021f8:	6823      	ldr	r3, [r4, #0]
 80021fa:	0399      	lsls	r1, r3, #14
 80021fc:	f140 814f 	bpl.w	800249e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002200:	4f28      	ldr	r7, [pc, #160]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002202:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002204:	00da      	lsls	r2, r3, #3
 8002206:	f140 8176 	bpl.w	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 800220a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800220e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80022a8 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8002212:	f8d9 3000 	ldr.w	r3, [r9]
 8002216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221a:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 800221e:	f7fe f9ed 	bl	80005fc <HAL_GetTick>
 8002222:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002224:	f8d9 3000 	ldr.w	r3, [r9]
 8002228:	05db      	lsls	r3, r3, #23
 800222a:	d53f      	bpl.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 800222c:	2d00      	cmp	r5, #0
 800222e:	d144      	bne.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002230:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002234:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002238:	d015      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x122>
 800223a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800223e:	4293      	cmp	r3, r2
 8002240:	d011      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002242:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002246:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800224a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800224e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002252:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800225a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800225e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002262:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002266:	07d8      	lsls	r0, r3, #31
 8002268:	d509      	bpl.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 800226a:	f7fe f9c7 	bl	80005fc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002272:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002274:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002278:	0799      	lsls	r1, r3, #30
 800227a:	f140 8109 	bpl.w	8002490 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800227e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002282:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002286:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800228a:	4313      	orrs	r3, r2
 800228c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002290:	4635      	mov	r5, r6
 8002292:	e012      	b.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002294:	2100      	movs	r1, #0
 8002296:	f104 0020 	add.w	r0, r4, #32
 800229a:	f7ff fed5 	bl	8002048 <RCCEx_PLLSAI2_Config>
 800229e:	e79f      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80022a0:	462e      	mov	r6, r5
 80022a2:	e7a9      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 80022a4:	40021000 	.word	0x40021000
 80022a8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ac:	f7fe f9a6 	bl	80005fc <HAL_GetTick>
 80022b0:	eba0 000a 	sub.w	r0, r0, sl
 80022b4:	2802      	cmp	r0, #2
 80022b6:	d9b5      	bls.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80022b8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80022ba:	f1b8 0f00 	cmp.w	r8, #0
 80022be:	d003      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 80022c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022c6:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022c8:	6823      	ldr	r3, [r4, #0]
 80022ca:	07da      	lsls	r2, r3, #31
 80022cc:	d508      	bpl.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022ce:	4990      	ldr	r1, [pc, #576]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80022d0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80022d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80022d6:	f022 0203 	bic.w	r2, r2, #3
 80022da:	4302      	orrs	r2, r0
 80022dc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022e0:	079f      	lsls	r7, r3, #30
 80022e2:	d508      	bpl.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022e4:	498a      	ldr	r1, [pc, #552]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80022e6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80022e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80022ec:	f022 020c 	bic.w	r2, r2, #12
 80022f0:	4302      	orrs	r2, r0
 80022f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022f6:	075e      	lsls	r6, r3, #29
 80022f8:	d508      	bpl.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022fa:	4985      	ldr	r1, [pc, #532]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80022fc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80022fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002302:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002306:	4302      	orrs	r2, r0
 8002308:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800230c:	0718      	lsls	r0, r3, #28
 800230e:	d508      	bpl.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002310:	497f      	ldr	r1, [pc, #508]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002312:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002314:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002318:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800231c:	4302      	orrs	r2, r0
 800231e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002322:	06d9      	lsls	r1, r3, #27
 8002324:	d508      	bpl.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002326:	497a      	ldr	r1, [pc, #488]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002328:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800232a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800232e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002332:	4302      	orrs	r2, r0
 8002334:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002338:	069a      	lsls	r2, r3, #26
 800233a:	d508      	bpl.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800233c:	4974      	ldr	r1, [pc, #464]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800233e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002340:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002344:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002348:	4302      	orrs	r2, r0
 800234a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800234e:	059f      	lsls	r7, r3, #22
 8002350:	d508      	bpl.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002352:	496f      	ldr	r1, [pc, #444]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002354:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002356:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800235a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800235e:	4302      	orrs	r2, r0
 8002360:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002364:	055e      	lsls	r6, r3, #21
 8002366:	d508      	bpl.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002368:	4969      	ldr	r1, [pc, #420]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800236a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800236c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002370:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002374:	4302      	orrs	r2, r0
 8002376:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800237a:	0658      	lsls	r0, r3, #25
 800237c:	d508      	bpl.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800237e:	4964      	ldr	r1, [pc, #400]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002380:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002382:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002386:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800238a:	4302      	orrs	r2, r0
 800238c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002390:	0619      	lsls	r1, r3, #24
 8002392:	d508      	bpl.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002394:	495e      	ldr	r1, [pc, #376]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002396:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002398:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800239c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80023a0:	4302      	orrs	r2, r0
 80023a2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023a6:	05da      	lsls	r2, r3, #23
 80023a8:	d508      	bpl.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023aa:	4959      	ldr	r1, [pc, #356]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80023ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023b2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80023b6:	4302      	orrs	r2, r0
 80023b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023bc:	049b      	lsls	r3, r3, #18
 80023be:	d50f      	bpl.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023c0:	4a53      	ldr	r2, [pc, #332]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023c2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80023c4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80023c8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80023cc:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023ce:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023d2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023d6:	d164      	bne.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023d8:	68d3      	ldr	r3, [r2, #12]
 80023da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023de:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80023e0:	6823      	ldr	r3, [r4, #0]
 80023e2:	031f      	lsls	r7, r3, #12
 80023e4:	d50f      	bpl.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80023e6:	4a4a      	ldr	r2, [pc, #296]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023e8:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80023ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80023ee:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80023f2:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80023f4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80023f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80023fc:	d15c      	bne.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023fe:	68d3      	ldr	r3, [r2, #12]
 8002400:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002404:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002406:	6823      	ldr	r3, [r4, #0]
 8002408:	035e      	lsls	r6, r3, #13
 800240a:	d50f      	bpl.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800240c:	4a40      	ldr	r2, [pc, #256]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800240e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002410:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002414:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002418:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800241a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800241e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002422:	d154      	bne.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002424:	68d3      	ldr	r3, [r2, #12]
 8002426:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800242a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800242c:	6823      	ldr	r3, [r4, #0]
 800242e:	0458      	lsls	r0, r3, #17
 8002430:	d512      	bpl.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002432:	4937      	ldr	r1, [pc, #220]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002434:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002436:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800243a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800243e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002440:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002448:	d14c      	bne.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800244a:	2102      	movs	r1, #2
 800244c:	1d20      	adds	r0, r4, #4
 800244e:	f7ff fd6d 	bl	8001f2c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002452:	2800      	cmp	r0, #0
 8002454:	bf18      	it	ne
 8002456:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002458:	6822      	ldr	r2, [r4, #0]
 800245a:	0411      	lsls	r1, r2, #16
 800245c:	d508      	bpl.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800245e:	492c      	ldr	r1, [pc, #176]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002460:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002462:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002466:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800246a:	4303      	orrs	r3, r0
 800246c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002470:	03d3      	lsls	r3, r2, #15
 8002472:	d509      	bpl.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002474:	4a26      	ldr	r2, [pc, #152]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002476:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800247a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800247e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002482:	430b      	orrs	r3, r1
 8002484:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002488:	4628      	mov	r0, r5
 800248a:	b002      	add	sp, #8
 800248c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7fe f8b4 	bl	80005fc <HAL_GetTick>
 8002494:	1b40      	subs	r0, r0, r5
 8002496:	4548      	cmp	r0, r9
 8002498:	f67f aeec 	bls.w	8002274 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800249c:	e70c      	b.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 800249e:	4635      	mov	r5, r6
 80024a0:	e712      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80024a2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80024a6:	d19b      	bne.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024a8:	2101      	movs	r1, #1
 80024aa:	1d20      	adds	r0, r4, #4
 80024ac:	f7ff fd3e 	bl	8001f2c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80024b0:	2800      	cmp	r0, #0
 80024b2:	bf18      	it	ne
 80024b4:	4605      	movne	r5, r0
 80024b6:	e793      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80024b8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80024bc:	d1a3      	bne.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024be:	2101      	movs	r1, #1
 80024c0:	1d20      	adds	r0, r4, #4
 80024c2:	f7ff fd33 	bl	8001f2c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80024c6:	2800      	cmp	r0, #0
 80024c8:	bf18      	it	ne
 80024ca:	4605      	movne	r5, r0
 80024cc:	e79b      	b.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024ce:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80024d2:	d1ab      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024d4:	2101      	movs	r1, #1
 80024d6:	1d20      	adds	r0, r4, #4
 80024d8:	f7ff fd28 	bl	8001f2c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80024dc:	2800      	cmp	r0, #0
 80024de:	bf18      	it	ne
 80024e0:	4605      	movne	r5, r0
 80024e2:	e7a3      	b.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80024e4:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80024e8:	d1b6      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80024ea:	2102      	movs	r1, #2
 80024ec:	f104 0020 	add.w	r0, r4, #32
 80024f0:	f7ff fdaa 	bl	8002048 <RCCEx_PLLSAI2_Config>
 80024f4:	e7ad      	b.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80024fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002508:	f04f 0801 	mov.w	r8, #1
 800250c:	e67f      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0xca>
 800250e:	bf00      	nop
 8002510:	40021000 	.word	0x40021000

08002514 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002518:	b087      	sub	sp, #28
 800251a:	4604      	mov	r4, r0
 800251c:	460d      	mov	r5, r1
 800251e:	4690      	mov	r8, r2
 8002520:	4699      	mov	r9, r3
 8002522:	9f10      	ldr	r7, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002524:	f7fe f86a 	bl	80005fc <HAL_GetTick>
 8002528:	4606      	mov	r6, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 800252a:	b92d      	cbnz	r5, 8002538 <HAL_SD_ReadBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800252c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800252e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002532:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002534:	2001      	movs	r0, #1
 8002536:	e010      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8002538:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800253c:	b2c0      	uxtb	r0, r0
 800253e:	2801      	cmp	r0, #1
 8002540:	f040 80e9 	bne.w	8002716 <HAL_SD_ReadBlocks+0x202>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002544:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002546:	eb08 0309 	add.w	r3, r8, r9
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800254a:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800254c:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800254e:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002550:	d906      	bls.n	8002560 <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002552:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002554:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002558:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 800255a:	b007      	add	sp, #28
 800255c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002560:	2303      	movs	r3, #3
 8002562:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002566:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002568:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 800256a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800256c:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800256e:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8002572:	bf18      	it	ne
 8002574:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002578:	f000 ffb1 	bl	80034de <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800257c:	b148      	cbz	r0, 8002592 <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800257e:	6823      	ldr	r3, [r4, #0]
 8002580:	4a67      	ldr	r2, [pc, #412]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 8002582:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002584:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002586:	4318      	orrs	r0, r3
 8002588:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800258a:	2001      	movs	r0, #1
 800258c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8002590:	e7e3      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
 8002596:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002598:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800259c:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800259e:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80025a0:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80025a2:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80025a6:	f04f 0b02 	mov.w	fp, #2
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80025aa:	4669      	mov	r1, sp
 80025ac:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80025ae:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80025b0:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80025b4:	f8cd a014 	str.w	sl, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80025b8:	f000 ff7f 	bl	80034ba <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80025bc:	45d1      	cmp	r9, sl
 80025be:	d913      	bls.n	80025e8 <HAL_SD_ReadBlocks+0xd4>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80025c0:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80025c4:	4641      	mov	r1, r8
 80025c6:	6820      	ldr	r0, [r4, #0]
 80025c8:	f000 ffb9 	bl	800353e <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80025cc:	2800      	cmp	r0, #0
 80025ce:	d03e      	beq.n	800264e <HAL_SD_ReadBlocks+0x13a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80025d0:	6823      	ldr	r3, [r4, #0]
 80025d2:	4a53      	ldr	r2, [pc, #332]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 80025d4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80025d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025d8:	4318      	orrs	r0, r3
 80025da:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80025dc:	2001      	movs	r0, #1
        hsd->Context = SD_CONTEXT_NONE;
 80025de:	2300      	movs	r3, #0
        hsd->State= HAL_SD_STATE_READY;
 80025e0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80025e4:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80025e6:	e7b8      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80025e8:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80025ec:	4641      	mov	r1, r8
 80025ee:	6820      	ldr	r0, [r4, #0]
 80025f0:	f000 ff8d 	bl	800350e <SDMMC_CmdReadSingleBlock>
 80025f4:	e7ea      	b.n	80025cc <HAL_SD_ReadBlocks+0xb8>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80025f6:	041a      	lsls	r2, r3, #16
 80025f8:	d516      	bpl.n	8002628 <HAL_SD_ReadBlocks+0x114>
 80025fa:	f105 0804 	add.w	r8, r5, #4
 80025fe:	f105 0a24 	add.w	sl, r5, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 8002602:	6820      	ldr	r0, [r4, #0]
 8002604:	f000 ff34 	bl	8003470 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002608:	0a03      	lsrs	r3, r0, #8
          *tempbuff = (uint8_t)(data & 0xFFU);
 800260a:	f808 0c04 	strb.w	r0, [r8, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800260e:	f808 3c03 	strb.w	r3, [r8, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002612:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002614:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002616:	f808 3c02 	strb.w	r3, [r8, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800261a:	f808 0c01 	strb.w	r0, [r8, #-1]
 800261e:	f108 0804 	add.w	r8, r8, #4
        for(count = 0U; count < 8U; count++)
 8002622:	45d0      	cmp	r8, sl
 8002624:	d1ed      	bne.n	8002602 <HAL_SD_ReadBlocks+0xee>
 8002626:	3520      	adds	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002628:	f7fd ffe8 	bl	80005fc <HAL_GetTick>
 800262c:	1b80      	subs	r0, r0, r6
 800262e:	42b8      	cmp	r0, r7
 8002630:	d30d      	bcc.n	800264e <HAL_SD_ReadBlocks+0x13a>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002632:	6823      	ldr	r3, [r4, #0]
 8002634:	4a3a      	ldr	r2, [pc, #232]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 8002636:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002638:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800263a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800263e:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002640:	2301      	movs	r3, #1
 8002642:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002646:	2300      	movs	r3, #0
 8002648:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800264a:	2003      	movs	r0, #3
 800264c:	e785      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800264e:	6820      	ldr	r0, [r4, #0]
 8002650:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002652:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8002656:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002658:	d0cd      	beq.n	80025f6 <HAL_SD_ReadBlocks+0xe2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800265a:	05db      	lsls	r3, r3, #23
 800265c:	d509      	bpl.n	8002672 <HAL_SD_ReadBlocks+0x15e>
 800265e:	f1b9 0f01 	cmp.w	r9, #1
 8002662:	d906      	bls.n	8002672 <HAL_SD_ReadBlocks+0x15e>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002664:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002666:	2b03      	cmp	r3, #3
 8002668:	d003      	beq.n	8002672 <HAL_SD_ReadBlocks+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800266a:	f000 ffb1 	bl	80035d0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800266e:	2800      	cmp	r0, #0
 8002670:	d1ae      	bne.n	80025d0 <HAL_SD_ReadBlocks+0xbc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002676:	f011 0108 	ands.w	r1, r1, #8
 800267a:	d006      	beq.n	800268a <HAL_SD_ReadBlocks+0x176>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800267c:	4a28      	ldr	r2, [pc, #160]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 800267e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002680:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002682:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002686:	63a3      	str	r3, [r4, #56]	; 0x38
 8002688:	e7a8      	b.n	80025dc <HAL_SD_ReadBlocks+0xc8>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800268a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800268c:	f012 0202 	ands.w	r2, r2, #2
 8002690:	d00a      	beq.n	80026a8 <HAL_SD_ReadBlocks+0x194>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002692:	4a23      	ldr	r2, [pc, #140]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 8002694:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002696:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002698:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800269a:	f043 0302 	orr.w	r3, r3, #2
 800269e:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80026a0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80026a4:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80026a6:	e758      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80026a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026aa:	0689      	lsls	r1, r1, #26
 80026ac:	d525      	bpl.n	80026fa <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80026ae:	491c      	ldr	r1, [pc, #112]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 80026b0:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80026b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80026b4:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80026b6:	f043 0320 	orr.w	r3, r3, #32
 80026ba:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80026bc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80026c0:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80026c2:	e74a      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
      data = SDMMC_ReadFIFO(hsd->Instance);
 80026c4:	f000 fed4 	bl	8003470 <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80026c8:	0a03      	lsrs	r3, r0, #8
      *tempbuff = (uint8_t)(data & 0xFFU);
 80026ca:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80026ce:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80026d2:	0c03      	lsrs	r3, r0, #16
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80026d4:	0e00      	lsrs	r0, r0, #24
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80026d6:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80026da:	f805 0c01 	strb.w	r0, [r5, #-1]
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80026de:	f7fd ff8d 	bl	80005fc <HAL_GetTick>
 80026e2:	1b80      	subs	r0, r0, r6
 80026e4:	4287      	cmp	r7, r0
 80026e6:	f105 0504 	add.w	r5, r5, #4
 80026ea:	d807      	bhi.n	80026fc <HAL_SD_ReadBlocks+0x1e8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	4a0c      	ldr	r2, [pc, #48]	; (8002720 <HAL_SD_ReadBlocks+0x20c>)
 80026f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80026f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80026f8:	e7c5      	b.n	8002686 <HAL_SD_ReadBlocks+0x172>
 80026fa:	3504      	adds	r5, #4
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 80026fc:	6820      	ldr	r0, [r4, #0]
 80026fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002700:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 8002704:	d1de      	bne.n	80026c4 <HAL_SD_ReadBlocks+0x1b0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002706:	f240 523a 	movw	r2, #1338	; 0x53a
 800270a:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800270c:	2201      	movs	r2, #1
 800270e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8002712:	4618      	mov	r0, r3
 8002714:	e721      	b.n	800255a <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002716:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002718:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800271c:	e709      	b.n	8002532 <HAL_SD_ReadBlocks+0x1e>
 800271e:	bf00      	nop
 8002720:	004005ff 	.word	0x004005ff

08002724 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002724:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002728:	b089      	sub	sp, #36	; 0x24
 800272a:	4604      	mov	r4, r0
 800272c:	460e      	mov	r6, r1
 800272e:	4691      	mov	r9, r2
 8002730:	461f      	mov	r7, r3
 8002732:	9d10      	ldr	r5, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002734:	f7fd ff62 	bl	80005fc <HAL_GetTick>
 8002738:	4680      	mov	r8, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 800273a:	b92e      	cbnz	r6, 8002748 <HAL_SD_WriteBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800273c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800273e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002742:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002744:	2001      	movs	r0, #1
 8002746:	e010      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8002748:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800274c:	b2c0      	uxtb	r0, r0
 800274e:	2801      	cmp	r0, #1
 8002750:	f040 80b4 	bne.w	80028bc <HAL_SD_WriteBlocks+0x198>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002754:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002756:	eb09 0307 	add.w	r3, r9, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800275a:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800275c:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800275e:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002760:	d906      	bls.n	8002770 <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002762:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002764:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002768:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 800276a:	b009      	add	sp, #36	; 0x24
 800276c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002770:	2303      	movs	r3, #3
 8002772:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002776:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002778:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 800277a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800277c:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800277e:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8002782:	bf18      	it	ne
 8002784:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002788:	f000 fea9 	bl	80034de <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800278c:	b148      	cbz	r0, 80027a2 <HAL_SD_WriteBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 800278e:	6823      	ldr	r3, [r4, #0]
 8002790:	4a4c      	ldr	r2, [pc, #304]	; (80028c4 <HAL_SD_WriteBlocks+0x1a0>)
 8002792:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002794:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002796:	4318      	orrs	r0, r3
 8002798:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800279a:	2001      	movs	r0, #1
 800279c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80027a0:	e7e3      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80027a2:	f04f 33ff 	mov.w	r3, #4294967295
 80027a6:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80027a8:	027b      	lsls	r3, r7, #9
 80027aa:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80027ac:	2390      	movs	r3, #144	; 0x90
 80027ae:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80027b0:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80027b2:	9006      	str	r0, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80027b4:	2301      	movs	r3, #1
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80027b6:	a902      	add	r1, sp, #8
 80027b8:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80027ba:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80027bc:	f000 fe7d 	bl	80034ba <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80027c0:	2f01      	cmp	r7, #1
 80027c2:	d913      	bls.n	80027ec <HAL_SD_WriteBlocks+0xc8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80027c4:	2320      	movs	r3, #32
 80027c6:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80027c8:	4649      	mov	r1, r9
 80027ca:	6820      	ldr	r0, [r4, #0]
 80027cc:	f000 fee7 	bl	800359e <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80027d0:	2800      	cmp	r0, #0
 80027d2:	d031      	beq.n	8002838 <HAL_SD_WriteBlocks+0x114>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	4a3b      	ldr	r2, [pc, #236]	; (80028c4 <HAL_SD_WriteBlocks+0x1a0>)
 80027d8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80027da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027dc:	4318      	orrs	r0, r3
 80027de:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80027e0:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 80027e2:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 80027e4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80027e8:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80027ea:	e7be      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80027ec:	2310      	movs	r3, #16
 80027ee:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80027f0:	4649      	mov	r1, r9
 80027f2:	6820      	ldr	r0, [r4, #0]
 80027f4:	f000 febb 	bl	800356e <SDMMC_CmdWriteSingleBlock>
 80027f8:	e7ea      	b.n	80027d0 <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 80027fa:	045a      	lsls	r2, r3, #17
 80027fc:	d50a      	bpl.n	8002814 <HAL_SD_WriteBlocks+0xf0>
 80027fe:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002802:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8002806:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002808:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800280a:	a901      	add	r1, sp, #4
 800280c:	f000 fe33 	bl	8003476 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8002810:	45b1      	cmp	r9, r6
 8002812:	d1f6      	bne.n	8002802 <HAL_SD_WriteBlocks+0xde>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002814:	f7fd fef2 	bl	80005fc <HAL_GetTick>
 8002818:	eba0 0008 	sub.w	r0, r0, r8
 800281c:	42a8      	cmp	r0, r5
 800281e:	d30b      	bcc.n	8002838 <HAL_SD_WriteBlocks+0x114>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8002820:	6823      	ldr	r3, [r4, #0]
 8002822:	4a28      	ldr	r2, [pc, #160]	; (80028c4 <HAL_SD_WriteBlocks+0x1a0>)
 8002824:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8002826:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002828:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800282a:	2301      	movs	r3, #1
 800282c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002830:	2300      	movs	r3, #0
 8002832:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8002834:	2003      	movs	r0, #3
 8002836:	e798      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002838:	6820      	ldr	r0, [r4, #0]
 800283a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800283c:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8002840:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002842:	d0da      	beq.n	80027fa <HAL_SD_WriteBlocks+0xd6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002844:	05db      	lsls	r3, r3, #23
 8002846:	d508      	bpl.n	800285a <HAL_SD_WriteBlocks+0x136>
 8002848:	2f01      	cmp	r7, #1
 800284a:	d906      	bls.n	800285a <HAL_SD_WriteBlocks+0x136>
      if(hsd->SdCard.CardType != CARD_SECURED)
 800284c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800284e:	2b03      	cmp	r3, #3
 8002850:	d003      	beq.n	800285a <HAL_SD_WriteBlocks+0x136>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002852:	f000 febd 	bl	80035d0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002856:	2800      	cmp	r0, #0
 8002858:	d1bc      	bne.n	80027d4 <HAL_SD_WriteBlocks+0xb0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800285a:	6823      	ldr	r3, [r4, #0]
 800285c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800285e:	f011 0108 	ands.w	r1, r1, #8
 8002862:	d006      	beq.n	8002872 <HAL_SD_WriteBlocks+0x14e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002864:	4a17      	ldr	r2, [pc, #92]	; (80028c4 <HAL_SD_WriteBlocks+0x1a0>)
 8002866:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800286a:	f043 0308 	orr.w	r3, r3, #8
 800286e:	63a3      	str	r3, [r4, #56]	; 0x38
 8002870:	e7b6      	b.n	80027e0 <HAL_SD_WriteBlocks+0xbc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002872:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002874:	f012 0202 	ands.w	r2, r2, #2
 8002878:	d00a      	beq.n	8002890 <HAL_SD_WriteBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800287a:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <HAL_SD_WriteBlocks+0x1a0>)
 800287c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800287e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002880:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002882:	f043 0302 	orr.w	r3, r3, #2
 8002886:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002888:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800288c:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 800288e:	e76c      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8002890:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002892:	f010 0010 	ands.w	r0, r0, #16
 8002896:	d00a      	beq.n	80028ae <HAL_SD_WriteBlocks+0x18a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002898:	490a      	ldr	r1, [pc, #40]	; (80028c4 <HAL_SD_WriteBlocks+0x1a0>)
 800289a:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800289c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800289e:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80028a0:	f043 0310 	orr.w	r3, r3, #16
 80028a4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80028a6:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80028aa:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80028ac:	e75d      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80028ae:	f240 523a 	movw	r2, #1338	; 0x53a
 80028b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 80028ba:	e756      	b.n	800276a <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80028bc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80028c2:	e73e      	b.n	8002742 <HAL_SD_WriteBlocks+0x1e>
 80028c4:	004005ff 	.word	0x004005ff

080028c8 <HAL_SD_GetCardCSD>:
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD)
{
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80028c8:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80028ca:	0f9a      	lsrs	r2, r3, #30
 80028cc:	700a      	strb	r2, [r1, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80028ce:	f3c3 6283 	ubfx	r2, r3, #26, #4
 80028d2:	704a      	strb	r2, [r1, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80028d4:	f3c3 6201 	ubfx	r2, r3, #24, #2
 80028d8:	708a      	strb	r2, [r1, #2]
  
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80028da:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80028de:	70ca      	strb	r2, [r1, #3]
  
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80028e0:	f3c3 2207 	ubfx	r2, r3, #8, #8
  
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80028e4:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80028e6:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80028e8:	714b      	strb	r3, [r1, #5]
  
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80028ea:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80028ec:	0d1a      	lsrs	r2, r3, #20
 80028ee:	80ca      	strh	r2, [r1, #6]
  
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80028f0:	f3c3 4203 	ubfx	r2, r3, #16, #4
 80028f4:	720a      	strb	r2, [r1, #8]
  
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80028f6:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80028fa:	724a      	strb	r2, [r1, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80028fc:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002900:	728a      	strb	r2, [r1, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002902:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8002906:	72ca      	strb	r2, [r1, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002908:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800290c:	730a      	strb	r2, [r1, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800290e:	2200      	movs	r2, #0
 8002910:	734a      	strb	r2, [r1, #13]
  
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002912:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8002914:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002916:	2a00      	cmp	r2, #0
 8002918:	d16b      	bne.n	80029f2 <HAL_SD_GetCardCSD+0x12a>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800291a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800291c:	f640 74fc 	movw	r4, #4092	; 0xffc
 8002920:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8002924:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8002928:	610b      	str	r3, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800292a:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800292e:	750b      	strb	r3, [r1, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002930:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8002934:	754b      	strb	r3, [r1, #21]
    
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002936:	f3c2 5342 	ubfx	r3, r2, #21, #3
 800293a:	758b      	strb	r3, [r1, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800293c:	f3c2 4382 	ubfx	r3, r2, #18, #3

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002940:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002944:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002946:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002948:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800294a:	7e0a      	ldrb	r2, [r1, #24]
 800294c:	f002 0207 	and.w	r2, r2, #7
 8002950:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002952:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002954:	4093      	lsls	r3, r2
 8002956:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002958:	7a0a      	ldrb	r2, [r1, #8]
 800295a:	f002 040f 	and.w	r4, r2, #15
 800295e:	2201      	movs	r2, #1
 8002960:	40a2      	lsls	r2, r4
 8002962:	6582      	str	r2, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8002964:	0a52      	lsrs	r2, r2, #9
 8002966:	4353      	muls	r3, r2
 8002968:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800296a:	f44f 7300 	mov.w	r3, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
    hsd->SdCard.BlockSize = 512U;
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800296e:	6603      	str	r3, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002970:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002972:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002976:	764a      	strb	r2, [r1, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002978:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800297c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002980:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002982:	76cb      	strb	r3, [r1, #27]
  
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002984:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8002986:	0fda      	lsrs	r2, r3, #31
 8002988:	770a      	strb	r2, [r1, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800298a:	f3c3 7241 	ubfx	r2, r3, #29, #2
 800298e:	774a      	strb	r2, [r1, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002990:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8002994:	778a      	strb	r2, [r1, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002996:	f3c3 5283 	ubfx	r2, r3, #22, #4
 800299a:	77ca      	strb	r2, [r1, #31]
  
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800299c:	f3c3 5240 	ubfx	r2, r3, #21, #1
 80029a0:	f881 2020 	strb.w	r2, [r1, #32]

  pCSD->Reserved3 = 0;
 80029a4:	2000      	movs	r0, #0

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80029a6:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 80029aa:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80029ae:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80029b2:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80029b6:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80029ba:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80029be:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80029c2:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80029c6:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80029ca:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80029ce:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80029d2:	f3c3 2281 	ubfx	r2, r3, #10, #2
 80029d6:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80029da:	f3c3 2201 	ubfx	r2, r3, #8, #2
  
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80029de:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80029e2:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80029e6:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80029ea:	2301      	movs	r3, #1
 80029ec:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
  
  return HAL_OK;
}
 80029f0:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80029f2:	2a01      	cmp	r2, #1
 80029f4:	d10f      	bne.n	8002a16 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80029f6:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 80029fa:	041b      	lsls	r3, r3, #16
 80029fc:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8002a00:	4313      	orrs	r3, r2
 8002a02:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002a04:	690b      	ldr	r3, [r1, #16]
 8002a06:	3301      	adds	r3, #1
 8002a08:	029b      	lsls	r3, r3, #10
 8002a0a:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002a0c:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8002a0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a12:	6583      	str	r3, [r0, #88]	; 0x58
 8002a14:	e7ab      	b.n	800296e <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 8002a16:	6803      	ldr	r3, [r0, #0]
 8002a18:	4a05      	ldr	r2, [pc, #20]	; (8002a30 <HAL_SD_GetCardCSD+0x168>)
 8002a1a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002a1c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a22:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002a24:	2301      	movs	r3, #1
 8002a26:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	bd10      	pop	{r4, pc}
 8002a2e:	bf00      	nop
 8002a30:	004005ff 	.word	0x004005ff

08002a34 <HAL_SD_InitCard>:
{
 8002a34:	b570      	push	{r4, r5, r6, lr}
 8002a36:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9307      	str	r3, [sp, #28]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8002a3c:	9308      	str	r3, [sp, #32]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002a3e:	9309      	str	r3, [sp, #36]	; 0x24
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002a40:	930a      	str	r3, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002a42:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8002a44:	2376      	movs	r3, #118	; 0x76
 8002a46:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDMMC_Init(hsd->Instance, Init);
 8002a48:	ab0a      	add	r3, sp, #40	; 0x28
{
 8002a4a:	4604      	mov	r4, r0
  status = SDMMC_Init(hsd->Instance, Init);
 8002a4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a50:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002a54:	ab07      	add	r3, sp, #28
 8002a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a58:	6820      	ldr	r0, [r4, #0]
 8002a5a:	f000 fced 	bl	8003438 <SDMMC_Init>
  if(status != HAL_OK)
 8002a5e:	b118      	cbz	r0, 8002a68 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8002a60:	2501      	movs	r5, #1
}
 8002a62:	4628      	mov	r0, r5
 8002a64:	b018      	add	sp, #96	; 0x60
 8002a66:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_DISABLE(hsd); 
 8002a68:	6820      	ldr	r0, [r4, #0]
 8002a6a:	6843      	ldr	r3, [r0, #4]
 8002a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a70:	6043      	str	r3, [r0, #4]
  status = SDMMC_PowerState_ON(hsd->Instance);
 8002a72:	f000 fd05 	bl	8003480 <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 8002a76:	4605      	mov	r5, r0
 8002a78:	2800      	cmp	r0, #0
 8002a7a:	d1f1      	bne.n	8002a60 <HAL_SD_InitCard+0x2c>
  __HAL_SD_ENABLE(hsd);
 8002a7c:	6822      	ldr	r2, [r4, #0]
 8002a7e:	6853      	ldr	r3, [r2, #4]
 8002a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a84:	6053      	str	r3, [r2, #4]
  HAL_Delay(2U);
 8002a86:	2002      	movs	r0, #2
 8002a88:	f7fd fdbe 	bl	8000608 <HAL_Delay>
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002a8c:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0;
 8002a8e:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002a90:	f000 fdd0 	bl	8003634 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a94:	4606      	mov	r6, r0
 8002a96:	b970      	cbnz	r0, 8002ab6 <HAL_SD_InitCard+0x82>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002a98:	6820      	ldr	r0, [r4, #0]
 8002a9a:	f000 fdf3 	bl	8003684 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a9e:	2800      	cmp	r0, #0
 8002aa0:	d073      	beq.n	8002b8a <HAL_SD_InitCard+0x156>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002aa2:	64a6      	str	r6, [r4, #72]	; 0x48
      
#if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002aa4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002aa8:	9b06      	ldr	r3, [sp, #24]
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	42ab      	cmp	r3, r5
 8002aae:	9206      	str	r2, [sp, #24]
 8002ab0:	d108      	bne.n	8002ac4 <HAL_SD_InitCard+0x90>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8002ab2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 8002ab6:	2501      	movs	r5, #1
 8002ab8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002abc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002abe:	430e      	orrs	r6, r1
 8002ac0:	63a6      	str	r6, [r4, #56]	; 0x38
 8002ac2:	e7ce      	b.n	8002a62 <HAL_SD_InitCard+0x2e>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	6820      	ldr	r0, [r4, #0]
 8002ac8:	f000 fe18 	bl	80036fc <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002acc:	4601      	mov	r1, r0
 8002ace:	b110      	cbz	r0, 8002ad6 <HAL_SD_InitCard+0xa2>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002ad0:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8002ad4:	e7ef      	b.n	8002ab6 <HAL_SD_InitCard+0x82>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8002ad6:	6820      	ldr	r0, [r4, #0]
 8002ad8:	f000 fe28 	bl	800372c <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002adc:	4601      	mov	r1, r0
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d1f6      	bne.n	8002ad0 <HAL_SD_InitCard+0x9c>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002ae2:	6820      	ldr	r0, [r4, #0]
 8002ae4:	f000 fce6 	bl	80034b4 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 8002ae8:	2800      	cmp	r0, #0
 8002aea:	dadd      	bge.n	8002aa8 <HAL_SD_InitCard+0x74>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8002aec:	2300      	movs	r3, #0
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8002aee:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8002af0:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 8002af2:	2301      	movs	r3, #1
 8002af4:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8002af8:	f000 fcc6 	bl	8003488 <SDMMC_GetPowerState>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	f000 8095 	beq.w	8002c2c <HAL_SD_InitCard+0x1f8>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002b02:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d019      	beq.n	8002b3c <HAL_SD_InitCard+0x108>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8002b08:	6820      	ldr	r0, [r4, #0]
 8002b0a:	f000 fe28 	bl	800375e <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002b0e:	2800      	cmp	r0, #0
 8002b10:	d164      	bne.n	8002bdc <HAL_SD_InitCard+0x1a8>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002b12:	4601      	mov	r1, r0
 8002b14:	6820      	ldr	r0, [r4, #0]
 8002b16:	f000 fccd 	bl	80034b4 <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002b1a:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002b1c:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002b1e:	6820      	ldr	r0, [r4, #0]
 8002b20:	f000 fcc8 	bl	80034b4 <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002b24:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002b26:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002b28:	6820      	ldr	r0, [r4, #0]
 8002b2a:	f000 fcc3 	bl	80034b4 <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002b2e:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002b30:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002b32:	6820      	ldr	r0, [r4, #0]
 8002b34:	f000 fcbe 	bl	80034b4 <SDMMC_GetResponse>
 8002b38:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002b3c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	d145      	bne.n	8002bce <HAL_SD_InitCard+0x19a>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002b42:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d150      	bne.n	8002bea <HAL_SD_InitCard+0x1b6>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 8002b48:	2104      	movs	r1, #4
 8002b4a:	6820      	ldr	r0, [r4, #0]
 8002b4c:	f000 fcb2 	bl	80034b4 <SDMMC_GetResponse>
 8002b50:	0d00      	lsrs	r0, r0, #20
 8002b52:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8002b54:	a90d      	add	r1, sp, #52	; 0x34
 8002b56:	4620      	mov	r0, r4
 8002b58:	f7ff feb6 	bl	80028c8 <HAL_SD_GetCardCSD>
 8002b5c:	4605      	mov	r5, r0
 8002b5e:	2800      	cmp	r0, #0
 8002b60:	d161      	bne.n	8002c26 <HAL_SD_InitCard+0x1f2>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 8002b62:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002b64:	4603      	mov	r3, r0
 8002b66:	0412      	lsls	r2, r2, #16
 8002b68:	6820      	ldr	r0, [r4, #0]
 8002b6a:	f000 fd4b 	bl	8003604 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002b6e:	2800      	cmp	r0, #0
 8002b70:	d134      	bne.n	8002bdc <HAL_SD_InitCard+0x1a8>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8002b72:	f104 0310 	add.w	r3, r4, #16
 8002b76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b7a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002b7e:	1d23      	adds	r3, r4, #4
 8002b80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b82:	6820      	ldr	r0, [r4, #0]
 8002b84:	f000 fc58 	bl	8003438 <SDMMC_Init>
 8002b88:	e76b      	b.n	8002a62 <HAL_SD_InitCard+0x2e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	64a3      	str	r3, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002b8e:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002b92:	9b06      	ldr	r3, [sp, #24]
 8002b94:	1c5a      	adds	r2, r3, #1
 8002b96:	42ab      	cmp	r3, r5
 8002b98:	9206      	str	r2, [sp, #24]
 8002b9a:	d08a      	beq.n	8002ab2 <HAL_SD_InitCard+0x7e>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	6820      	ldr	r0, [r4, #0]
 8002ba0:	f000 fdac 	bl	80036fc <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002ba4:	4606      	mov	r6, r0
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	d185      	bne.n	8002ab6 <HAL_SD_InitCard+0x82>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8002baa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002bae:	6820      	ldr	r0, [r4, #0]
 8002bb0:	f000 fdbc 	bl	800372c <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002bb4:	4606      	mov	r6, r0
 8002bb6:	2800      	cmp	r0, #0
 8002bb8:	f47f af7d 	bne.w	8002ab6 <HAL_SD_InitCard+0x82>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002bbc:	4601      	mov	r1, r0
 8002bbe:	6820      	ldr	r0, [r4, #0]
 8002bc0:	f000 fc78 	bl	80034b4 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 8002bc4:	0fc3      	lsrs	r3, r0, #31
 8002bc6:	d0e4      	beq.n	8002b92 <HAL_SD_InitCard+0x15e>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002bc8:	0042      	lsls	r2, r0, #1
 8002bca:	d58f      	bpl.n	8002aec <HAL_SD_InitCard+0xb8>
 8002bcc:	e78f      	b.n	8002aee <HAL_SD_InitCard+0xba>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002bce:	f10d 0116 	add.w	r1, sp, #22
 8002bd2:	6820      	ldr	r0, [r4, #0]
 8002bd4:	f000 fdee 	bl	80037b4 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d0b2      	beq.n	8002b42 <HAL_SD_InitCard+0x10e>
    hsd->State = HAL_SD_STATE_READY;
 8002bdc:	2501      	movs	r5, #1
 8002bde:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002be2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002be4:	4308      	orrs	r0, r1
 8002be6:	63a0      	str	r0, [r4, #56]	; 0x38
 8002be8:	e73b      	b.n	8002a62 <HAL_SD_InitCard+0x2e>
    hsd->SdCard.RelCardAdd = sd_rca;
 8002bea:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8002bee:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002bf0:	6820      	ldr	r0, [r4, #0]
 8002bf2:	0409      	lsls	r1, r1, #16
 8002bf4:	f000 fdc8 	bl	8003788 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002bf8:	2800      	cmp	r0, #0
 8002bfa:	d1ef      	bne.n	8002bdc <HAL_SD_InitCard+0x1a8>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002bfc:	4601      	mov	r1, r0
 8002bfe:	6820      	ldr	r0, [r4, #0]
 8002c00:	f000 fc58 	bl	80034b4 <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002c04:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002c06:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002c08:	6820      	ldr	r0, [r4, #0]
 8002c0a:	f000 fc53 	bl	80034b4 <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002c0e:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002c10:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002c12:	6820      	ldr	r0, [r4, #0]
 8002c14:	f000 fc4e 	bl	80034b4 <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002c18:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002c1a:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002c1c:	6820      	ldr	r0, [r4, #0]
 8002c1e:	f000 fc49 	bl	80034b4 <SDMMC_GetResponse>
 8002c22:	6720      	str	r0, [r4, #112]	; 0x70
 8002c24:	e790      	b.n	8002b48 <HAL_SD_InitCard+0x114>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002c26:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002c2a:	e7d7      	b.n	8002bdc <HAL_SD_InitCard+0x1a8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002c2c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002c30:	e7d4      	b.n	8002bdc <HAL_SD_InitCard+0x1a8>

08002c32 <HAL_SD_Init>:
{ 
 8002c32:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8002c34:	4604      	mov	r4, r0
 8002c36:	b908      	cbnz	r0, 8002c3c <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8002c38:	2001      	movs	r0, #1
 8002c3a:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8002c3c:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8002c40:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c44:	b913      	cbnz	r3, 8002c4c <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8002c46:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8002c48:	f003 f838 	bl	8005cbc <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002c52:	4620      	mov	r0, r4
 8002c54:	f7ff feee 	bl	8002a34 <HAL_SD_InitCard>
 8002c58:	2800      	cmp	r0, #0
 8002c5a:	d1ed      	bne.n	8002c38 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8002c5c:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002c5e:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8002c60:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8002c62:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8002c66:	bd10      	pop	{r4, pc}

08002c68 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002c68:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002c6a:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002c6c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002c6e:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002c70:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002c72:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8002c74:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002c76:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002c78:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002c7a:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002c7c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002c7e:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002c80:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002c82:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8002c84:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002c86:	61cb      	str	r3, [r1, #28]
}
 8002c88:	2000      	movs	r0, #0
 8002c8a:	4770      	bx	lr

08002c8c <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002c8c:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8002c8e:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002c90:	0409      	lsls	r1, r1, #16
{
 8002c92:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002c94:	6800      	ldr	r0, [r0, #0]
 8002c96:	f000 fddb 	bl	8003850 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002c9a:	4601      	mov	r1, r0
 8002c9c:	b928      	cbnz	r0, 8002caa <HAL_SD_GetCardState+0x1e>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002c9e:	6820      	ldr	r0, [r4, #0]
 8002ca0:	f000 fc08 	bl	80034b4 <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 8002ca4:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8002ca8:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8002caa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002cac:	4319      	orrs	r1, r3
 8002cae:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	e7f7      	b.n	8002ca4 <HAL_SD_GetCardState+0x18>

08002cb4 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cb4:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cb6:	69c1      	ldr	r1, [r0, #28]
{
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cbc:	6883      	ldr	r3, [r0, #8]
 8002cbe:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002cc0:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cc2:	4303      	orrs	r3, r0
 8002cc4:	6960      	ldr	r0, [r4, #20]
 8002cc6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002cc8:	48ba      	ldr	r0, [pc, #744]	; (8002fb4 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cca:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ccc:	4028      	ands	r0, r5
 8002cce:	4303      	orrs	r3, r0
 8002cd0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cd2:	6853      	ldr	r3, [r2, #4]
 8002cd4:	68e0      	ldr	r0, [r4, #12]
 8002cd6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002cda:	4303      	orrs	r3, r0
 8002cdc:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002cde:	4bb6      	ldr	r3, [pc, #728]	; (8002fb8 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ce0:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ce2:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ce4:	bf1c      	itt	ne
 8002ce6:	6a23      	ldrne	r3, [r4, #32]
 8002ce8:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002cea:	6893      	ldr	r3, [r2, #8]
 8002cec:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002cf0:	4303      	orrs	r3, r0
 8002cf2:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cf4:	4bb1      	ldr	r3, [pc, #708]	; (8002fbc <UART_SetConfig+0x308>)
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d119      	bne.n	8002d2e <UART_SetConfig+0x7a>
 8002cfa:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002cfe:	4ab0      	ldr	r2, [pc, #704]	; (8002fc0 <UART_SetConfig+0x30c>)
 8002d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d04:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d08:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002d0c:	5cd3      	ldrb	r3, [r2, r3]
 8002d0e:	f040 8138 	bne.w	8002f82 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	f200 808f 	bhi.w	8002e36 <UART_SetConfig+0x182>
 8002d18:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002d1c:	00ca011a 	.word	0x00ca011a
 8002d20:	008d00f9 	.word	0x008d00f9
 8002d24:	008d0114 	.word	0x008d0114
 8002d28:	008d008d 	.word	0x008d008d
 8002d2c:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d2e:	4ba5      	ldr	r3, [pc, #660]	; (8002fc4 <UART_SetConfig+0x310>)
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d107      	bne.n	8002d44 <UART_SetConfig+0x90>
 8002d34:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002d38:	4aa3      	ldr	r2, [pc, #652]	; (8002fc8 <UART_SetConfig+0x314>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d3e:	f003 030c 	and.w	r3, r3, #12
 8002d42:	e7e1      	b.n	8002d08 <UART_SetConfig+0x54>
 8002d44:	4ba1      	ldr	r3, [pc, #644]	; (8002fcc <UART_SetConfig+0x318>)
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d123      	bne.n	8002d92 <UART_SetConfig+0xde>
 8002d4a:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002d56:	2b10      	cmp	r3, #16
 8002d58:	f000 80f1 	beq.w	8002f3e <UART_SetConfig+0x28a>
 8002d5c:	d80b      	bhi.n	8002d76 <UART_SetConfig+0xc2>
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 80f3 	beq.w	8002f4a <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d64:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002d68:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002d6c:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d70:	f000 80f8 	beq.w	8002f64 <UART_SetConfig+0x2b0>
 8002d74:	e0a8      	b.n	8002ec8 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	f000 80c6 	beq.w	8002f08 <UART_SetConfig+0x254>
 8002d7c:	2b30      	cmp	r3, #48	; 0x30
 8002d7e:	d1f1      	bne.n	8002d64 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d80:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002d84:	f040 80b8 	bne.w	8002ef8 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d88:	6860      	ldr	r0, [r4, #4]
 8002d8a:	0843      	lsrs	r3, r0, #1
 8002d8c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002d90:	e0c3      	b.n	8002f1a <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d92:	4b8f      	ldr	r3, [pc, #572]	; (8002fd0 <UART_SetConfig+0x31c>)
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d11e      	bne.n	8002dd6 <UART_SetConfig+0x122>
 8002d98:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002da4:	2b40      	cmp	r3, #64	; 0x40
 8002da6:	f000 80bb 	beq.w	8002f20 <UART_SetConfig+0x26c>
 8002daa:	d80a      	bhi.n	8002dc2 <UART_SetConfig+0x10e>
 8002dac:	b97b      	cbnz	r3, 8002dce <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002dae:	4b82      	ldr	r3, [pc, #520]	; (8002fb8 <UART_SetConfig+0x304>)
 8002db0:	429a      	cmp	r2, r3
 8002db2:	f040 80ca 	bne.w	8002f4a <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002db6:	f7ff f895 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
        break;
 8002dba:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8002dbc:	bbb0      	cbnz	r0, 8002e2c <UART_SetConfig+0x178>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	e03a      	b.n	8002e38 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002dc2:	2b80      	cmp	r3, #128	; 0x80
 8002dc4:	f000 809d 	beq.w	8002f02 <UART_SetConfig+0x24e>
 8002dc8:	2bc0      	cmp	r3, #192	; 0xc0
 8002dca:	f000 80b0 	beq.w	8002f2e <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002dce:	4b7a      	ldr	r3, [pc, #488]	; (8002fb8 <UART_SetConfig+0x304>)
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d1c7      	bne.n	8002d64 <UART_SetConfig+0xb0>
 8002dd4:	e02f      	b.n	8002e36 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002dd6:	4b7f      	ldr	r3, [pc, #508]	; (8002fd4 <UART_SetConfig+0x320>)
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d111      	bne.n	8002e00 <UART_SetConfig+0x14c>
 8002ddc:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002de8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dec:	f000 8098 	beq.w	8002f20 <UART_SetConfig+0x26c>
 8002df0:	d9dc      	bls.n	8002dac <UART_SetConfig+0xf8>
 8002df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002df6:	f000 8084 	beq.w	8002f02 <UART_SetConfig+0x24e>
 8002dfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002dfe:	e7e4      	b.n	8002dca <UART_SetConfig+0x116>
 8002e00:	4b6d      	ldr	r3, [pc, #436]	; (8002fb8 <UART_SetConfig+0x304>)
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d1ae      	bne.n	8002d64 <UART_SetConfig+0xb0>
 8002e06:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e0e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e16:	f000 8083 	beq.w	8002f20 <UART_SetConfig+0x26c>
 8002e1a:	d9c7      	bls.n	8002dac <UART_SetConfig+0xf8>
 8002e1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e20:	d06f      	beq.n	8002f02 <UART_SetConfig+0x24e>
 8002e22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002e26:	e7d0      	b.n	8002dca <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002e28:	486b      	ldr	r0, [pc, #428]	; (8002fd8 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e2a:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002e2c:	6862      	ldr	r2, [r4, #4]
 8002e2e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8002e32:	4281      	cmp	r1, r0
 8002e34:	d905      	bls.n	8002e42 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8002e36:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002e3c:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8002e3e:	4610      	mov	r0, r2
 8002e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002e42:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002e46:	d8f6      	bhi.n	8002e36 <UART_SetConfig+0x182>
        switch (clocksource)
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d82e      	bhi.n	8002eaa <UART_SetConfig+0x1f6>
 8002e4c:	e8df f003 	tbb	[pc, r3]
 8002e50:	2d1c2d05 	.word	0x2d1c2d05
 8002e54:	2d2d2d24 	.word	0x2d2d2d24
 8002e58:	27          	.byte	0x27
 8002e59:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002e5a:	f7ff f843 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e5e:	6862      	ldr	r2, [r4, #4]
 8002e60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e64:	0856      	lsrs	r6, r2, #1
 8002e66:	2700      	movs	r7, #0
 8002e68:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	4630      	mov	r0, r6
 8002e70:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002e72:	f7fd fa05 	bl	8000280 <__aeabi_uldivmod>
            break;
 8002e76:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e78:	4b58      	ldr	r3, [pc, #352]	; (8002fdc <UART_SetConfig+0x328>)
 8002e7a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002e7e:	4299      	cmp	r1, r3
 8002e80:	d8d9      	bhi.n	8002e36 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	60d8      	str	r0, [r3, #12]
 8002e86:	e7d7      	b.n	8002e38 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002e88:	4855      	ldr	r0, [pc, #340]	; (8002fe0 <UART_SetConfig+0x32c>)
 8002e8a:	0855      	lsrs	r5, r2, #1
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	2100      	movs	r1, #0
 8002e90:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002e92:	f141 0100 	adc.w	r1, r1, #0
 8002e96:	e7ec      	b.n	8002e72 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e98:	f7fe fd18 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 8002e9c:	e7df      	b.n	8002e5e <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002e9e:	0850      	lsrs	r0, r2, #1
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002ea8:	e7f3      	b.n	8002e92 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8002eaa:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002eac:	2000      	movs	r0, #0
 8002eae:	e7e3      	b.n	8002e78 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002eb0:	f7ff f82a 	bl	8001f08 <HAL_RCC_GetPCLK2Freq>
 8002eb4:	e04e      	b.n	8002f54 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002eb6:	f7ff f815 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002eba:	6862      	ldr	r2, [r4, #4]
 8002ebc:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002ec0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ec4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ec6:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ec8:	f1a3 0010 	sub.w	r0, r3, #16
 8002ecc:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002ed0:	4288      	cmp	r0, r1
 8002ed2:	d8b0      	bhi.n	8002e36 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8002ed4:	6821      	ldr	r1, [r4, #0]
 8002ed6:	60cb      	str	r3, [r1, #12]
 8002ed8:	e7ae      	b.n	8002e38 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002eda:	f7ff f815 	bl	8001f08 <HAL_RCC_GetPCLK2Freq>
 8002ede:	e7ec      	b.n	8002eba <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002ee0:	6860      	ldr	r0, [r4, #4]
 8002ee2:	0843      	lsrs	r3, r0, #1
 8002ee4:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002ee8:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002eec:	fbb3 f3f0 	udiv	r3, r3, r0
 8002ef0:	e7e8      	b.n	8002ec4 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ef2:	f7fe fceb 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 8002ef6:	e7e0      	b.n	8002eba <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002ef8:	6860      	ldr	r0, [r4, #4]
 8002efa:	0843      	lsrs	r3, r0, #1
 8002efc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002f00:	e7f4      	b.n	8002eec <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f02:	4b2d      	ldr	r3, [pc, #180]	; (8002fb8 <UART_SetConfig+0x304>)
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d08f      	beq.n	8002e28 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f08:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002f0c:	d1e8      	bne.n	8002ee0 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002f0e:	6860      	ldr	r0, [r4, #4]
 8002f10:	0843      	lsrs	r3, r0, #1
 8002f12:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002f16:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002f1a:	fbb3 f3f0 	udiv	r3, r3, r0
 8002f1e:	e01f      	b.n	8002f60 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f20:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <UART_SetConfig+0x304>)
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d10b      	bne.n	8002f3e <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002f26:	f7fe fcd1 	bl	80018cc <HAL_RCC_GetSysClockFreq>
        break;
 8002f2a:	2304      	movs	r3, #4
 8002f2c:	e746      	b.n	8002dbc <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f2e:	4b22      	ldr	r3, [pc, #136]	; (8002fb8 <UART_SetConfig+0x304>)
 8002f30:	429a      	cmp	r2, r3
 8002f32:	f47f af25 	bne.w	8002d80 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002f36:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f3a:	2308      	movs	r3, #8
 8002f3c:	e776      	b.n	8002e2c <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f3e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002f42:	d1d6      	bne.n	8002ef2 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f44:	f7fe fcc2 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 8002f48:	e004      	b.n	8002f54 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f4a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002f4e:	d1b2      	bne.n	8002eb6 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f50:	f7fe ffc8 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f54:	6861      	ldr	r1, [r4, #4]
 8002f56:	084a      	lsrs	r2, r1, #1
 8002f58:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002f5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f60:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f62:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f64:	f1a3 0010 	sub.w	r0, r3, #16
 8002f68:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002f6c:	4288      	cmp	r0, r1
 8002f6e:	f63f af62 	bhi.w	8002e36 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8002f72:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002f76:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f78:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	60c3      	str	r3, [r0, #12]
 8002f80:	e75a      	b.n	8002e38 <UART_SetConfig+0x184>
    switch (clocksource)
 8002f82:	2b08      	cmp	r3, #8
 8002f84:	f63f af57 	bhi.w	8002e36 <UART_SetConfig+0x182>
 8002f88:	a201      	add	r2, pc, #4	; (adr r2, 8002f90 <UART_SetConfig+0x2dc>)
 8002f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8e:	bf00      	nop
 8002f90:	08002eb7 	.word	0x08002eb7
 8002f94:	08002edb 	.word	0x08002edb
 8002f98:	08002ee1 	.word	0x08002ee1
 8002f9c:	08002e37 	.word	0x08002e37
 8002fa0:	08002ef3 	.word	0x08002ef3
 8002fa4:	08002e37 	.word	0x08002e37
 8002fa8:	08002e37 	.word	0x08002e37
 8002fac:	08002e37 	.word	0x08002e37
 8002fb0:	08002ef9 	.word	0x08002ef9
 8002fb4:	efff69f3 	.word	0xefff69f3
 8002fb8:	40008000 	.word	0x40008000
 8002fbc:	40013800 	.word	0x40013800
 8002fc0:	08006aa0 	.word	0x08006aa0
 8002fc4:	40004400 	.word	0x40004400
 8002fc8:	08006aa4 	.word	0x08006aa4
 8002fcc:	40004800 	.word	0x40004800
 8002fd0:	40004c00 	.word	0x40004c00
 8002fd4:	40005000 	.word	0x40005000
 8002fd8:	00f42400 	.word	0x00f42400
 8002fdc:	000ffcff 	.word	0x000ffcff
 8002fe0:	f4240000 	.word	0xf4240000

08002fe4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fe4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002fe6:	07da      	lsls	r2, r3, #31
{
 8002fe8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fea:	d506      	bpl.n	8002ffa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fec:	6801      	ldr	r1, [r0, #0]
 8002fee:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002ff0:	684a      	ldr	r2, [r1, #4]
 8002ff2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002ff6:	4322      	orrs	r2, r4
 8002ff8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ffa:	079c      	lsls	r4, r3, #30
 8002ffc:	d506      	bpl.n	800300c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ffe:	6801      	ldr	r1, [r0, #0]
 8003000:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003002:	684a      	ldr	r2, [r1, #4]
 8003004:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003008:	4322      	orrs	r2, r4
 800300a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800300c:	0759      	lsls	r1, r3, #29
 800300e:	d506      	bpl.n	800301e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003010:	6801      	ldr	r1, [r0, #0]
 8003012:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003014:	684a      	ldr	r2, [r1, #4]
 8003016:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800301a:	4322      	orrs	r2, r4
 800301c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800301e:	071a      	lsls	r2, r3, #28
 8003020:	d506      	bpl.n	8003030 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003022:	6801      	ldr	r1, [r0, #0]
 8003024:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003026:	684a      	ldr	r2, [r1, #4]
 8003028:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800302c:	4322      	orrs	r2, r4
 800302e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003030:	06dc      	lsls	r4, r3, #27
 8003032:	d506      	bpl.n	8003042 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003034:	6801      	ldr	r1, [r0, #0]
 8003036:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003038:	688a      	ldr	r2, [r1, #8]
 800303a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800303e:	4322      	orrs	r2, r4
 8003040:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003042:	0699      	lsls	r1, r3, #26
 8003044:	d506      	bpl.n	8003054 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003046:	6801      	ldr	r1, [r0, #0]
 8003048:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800304a:	688a      	ldr	r2, [r1, #8]
 800304c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003050:	4322      	orrs	r2, r4
 8003052:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003054:	065a      	lsls	r2, r3, #25
 8003056:	d50f      	bpl.n	8003078 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003058:	6801      	ldr	r1, [r0, #0]
 800305a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800305c:	684a      	ldr	r2, [r1, #4]
 800305e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003062:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003064:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003068:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800306a:	d105      	bne.n	8003078 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800306c:	684a      	ldr	r2, [r1, #4]
 800306e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003070:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003074:	4322      	orrs	r2, r4
 8003076:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003078:	061b      	lsls	r3, r3, #24
 800307a:	d506      	bpl.n	800308a <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800307c:	6802      	ldr	r2, [r0, #0]
 800307e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003080:	6853      	ldr	r3, [r2, #4]
 8003082:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003086:	430b      	orrs	r3, r1
 8003088:	6053      	str	r3, [r2, #4]
 800308a:	bd10      	pop	{r4, pc}

0800308c <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800308c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003090:	9d06      	ldr	r5, [sp, #24]
 8003092:	4604      	mov	r4, r0
 8003094:	460f      	mov	r7, r1
 8003096:	4616      	mov	r6, r2
 8003098:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800309a:	6821      	ldr	r1, [r4, #0]
 800309c:	69ca      	ldr	r2, [r1, #28]
 800309e:	ea37 0302 	bics.w	r3, r7, r2
 80030a2:	bf0c      	ite	eq
 80030a4:	2201      	moveq	r2, #1
 80030a6:	2200      	movne	r2, #0
 80030a8:	42b2      	cmp	r2, r6
 80030aa:	d002      	beq.n	80030b2 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80030ac:	2000      	movs	r0, #0
}
 80030ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80030b2:	1c6b      	adds	r3, r5, #1
 80030b4:	d0f2      	beq.n	800309c <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030b6:	b99d      	cbnz	r5, 80030e0 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030c0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	f022 0201 	bic.w	r2, r2, #1
 80030c8:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80030ca:	2320      	movs	r3, #32
 80030cc:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80030d0:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80030d4:	2300      	movs	r3, #0
 80030d6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80030da:	2003      	movs	r0, #3
 80030dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030e0:	f7fd fa8c 	bl	80005fc <HAL_GetTick>
 80030e4:	eba0 0008 	sub.w	r0, r0, r8
 80030e8:	4285      	cmp	r5, r0
 80030ea:	d2d6      	bcs.n	800309a <UART_WaitOnFlagUntilTimeout+0xe>
 80030ec:	e7e4      	b.n	80030b8 <UART_WaitOnFlagUntilTimeout+0x2c>

080030ee <HAL_UART_Receive>:
{
 80030ee:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80030f2:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80030f4:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 80030f8:	2b20      	cmp	r3, #32
{
 80030fa:	4604      	mov	r4, r0
 80030fc:	460d      	mov	r5, r1
 80030fe:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003100:	d160      	bne.n	80031c4 <HAL_UART_Receive+0xd6>
    if ((pData == NULL) || (Size == 0U))
 8003102:	2900      	cmp	r1, #0
 8003104:	d05c      	beq.n	80031c0 <HAL_UART_Receive+0xd2>
 8003106:	2a00      	cmp	r2, #0
 8003108:	d05a      	beq.n	80031c0 <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 800310a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800310e:	2b01      	cmp	r3, #1
 8003110:	d058      	beq.n	80031c4 <HAL_UART_Receive+0xd6>
 8003112:	2301      	movs	r3, #1
 8003114:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003118:	2300      	movs	r3, #0
 800311a:	6743      	str	r3, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800311c:	2322      	movs	r3, #34	; 0x22
 800311e:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
    tickstart = HAL_GetTick();
 8003122:	f7fd fa6b 	bl	80005fc <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8003126:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8003128:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 800312c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003130:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 8003132:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8003136:	d115      	bne.n	8003164 <HAL_UART_Receive+0x76>
 8003138:	6923      	ldr	r3, [r4, #16]
 800313a:	b98b      	cbnz	r3, 8003160 <HAL_UART_Receive+0x72>
 800313c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003140:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8003144:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while (huart->RxXferCount > 0U)
 8003148:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 800314c:	b280      	uxth	r0, r0
 800314e:	b9b8      	cbnz	r0, 8003180 <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 8003150:	2320      	movs	r3, #32
 8003152:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
    __HAL_UNLOCK(huart);
 8003156:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 800315a:	b002      	add	sp, #8
 800315c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 8003160:	23ff      	movs	r3, #255	; 0xff
 8003162:	e7ed      	b.n	8003140 <HAL_UART_Receive+0x52>
 8003164:	b923      	cbnz	r3, 8003170 <HAL_UART_Receive+0x82>
 8003166:	6923      	ldr	r3, [r4, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f9      	beq.n	8003160 <HAL_UART_Receive+0x72>
 800316c:	237f      	movs	r3, #127	; 0x7f
 800316e:	e7e7      	b.n	8003140 <HAL_UART_Receive+0x52>
 8003170:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003174:	d1e6      	bne.n	8003144 <HAL_UART_Receive+0x56>
 8003176:	6923      	ldr	r3, [r4, #16]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f7      	beq.n	800316c <HAL_UART_Receive+0x7e>
 800317c:	233f      	movs	r3, #63	; 0x3f
 800317e:	e7df      	b.n	8003140 <HAL_UART_Receive+0x52>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003180:	f8cd 8000 	str.w	r8, [sp]
 8003184:	463b      	mov	r3, r7
 8003186:	2200      	movs	r2, #0
 8003188:	2120      	movs	r1, #32
 800318a:	4620      	mov	r0, r4
 800318c:	f7ff ff7e 	bl	800308c <UART_WaitOnFlagUntilTimeout>
 8003190:	b9d0      	cbnz	r0, 80031c8 <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003192:	68a3      	ldr	r3, [r4, #8]
 8003194:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003198:	6823      	ldr	r3, [r4, #0]
 800319a:	d10c      	bne.n	80031b6 <HAL_UART_Receive+0xc8>
 800319c:	6922      	ldr	r2, [r4, #16]
 800319e:	b952      	cbnz	r2, 80031b6 <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80031a0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80031a2:	4033      	ands	r3, r6
 80031a4:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 80031a8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 80031b4:	e7c8      	b.n	8003148 <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80031b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80031b8:	4033      	ands	r3, r6
 80031ba:	702b      	strb	r3, [r5, #0]
 80031bc:	3501      	adds	r5, #1
 80031be:	e7f3      	b.n	80031a8 <HAL_UART_Receive+0xba>
      return  HAL_ERROR;
 80031c0:	2001      	movs	r0, #1
 80031c2:	e7ca      	b.n	800315a <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 80031c4:	2002      	movs	r0, #2
 80031c6:	e7c8      	b.n	800315a <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 80031c8:	2003      	movs	r0, #3
 80031ca:	e7c6      	b.n	800315a <HAL_UART_Receive+0x6c>

080031cc <UART_CheckIdleState>:
{
 80031cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80031ce:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d0:	2600      	movs	r6, #0
 80031d2:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80031d4:	f7fd fa12 	bl	80005fc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80031de:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031e0:	d417      	bmi.n	8003212 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	075b      	lsls	r3, r3, #29
 80031e8:	d50a      	bpl.n	8003200 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	2200      	movs	r2, #0
 80031f2:	462b      	mov	r3, r5
 80031f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031f8:	4620      	mov	r0, r4
 80031fa:	f7ff ff47 	bl	800308c <UART_WaitOnFlagUntilTimeout>
 80031fe:	b9a0      	cbnz	r0, 800322a <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003200:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003202:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003204:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003208:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800320c:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003210:	e00c      	b.n	800322c <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003212:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	4632      	mov	r2, r6
 800321a:	4603      	mov	r3, r0
 800321c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003220:	4620      	mov	r0, r4
 8003222:	f7ff ff33 	bl	800308c <UART_WaitOnFlagUntilTimeout>
 8003226:	2800      	cmp	r0, #0
 8003228:	d0db      	beq.n	80031e2 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800322a:	2003      	movs	r0, #3
}
 800322c:	b002      	add	sp, #8
 800322e:	bd70      	pop	{r4, r5, r6, pc}

08003230 <HAL_UART_Init>:
{
 8003230:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003232:	4604      	mov	r4, r0
 8003234:	b360      	cbz	r0, 8003290 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003236:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800323a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800323e:	b91b      	cbnz	r3, 8003248 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003240:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003244:	f002 fe08 	bl	8005e58 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003248:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800324a:	2324      	movs	r3, #36	; 0x24
 800324c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8003250:	6813      	ldr	r3, [r2, #0]
 8003252:	f023 0301 	bic.w	r3, r3, #1
 8003256:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003258:	4620      	mov	r0, r4
 800325a:	f7ff fd2b 	bl	8002cb4 <UART_SetConfig>
 800325e:	2801      	cmp	r0, #1
 8003260:	d016      	beq.n	8003290 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003262:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003264:	b113      	cbz	r3, 800326c <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003266:	4620      	mov	r0, r4
 8003268:	f7ff febc 	bl	8002fe4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003274:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800327c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003284:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003286:	601a      	str	r2, [r3, #0]
}
 8003288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800328c:	f7ff bf9e 	b.w	80031cc <UART_CheckIdleState>
}
 8003290:	2001      	movs	r0, #1
 8003292:	bd10      	pop	{r4, pc}

08003294 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003294:	4b11      	ldr	r3, [pc, #68]	; (80032dc <SDMMC_GetCmdResp2+0x48>)
 8003296:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	fbb3 f2f2 	udiv	r2, r3, r2
 80032a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80032a4:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80032a6:	f113 33ff 	adds.w	r3, r3, #4294967295
 80032aa:	d313      	bcc.n	80032d4 <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80032ac:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80032ae:	f012 0f45 	tst.w	r2, #69	; 0x45
 80032b2:	d0f8      	beq.n	80032a6 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80032b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80032b6:	075b      	lsls	r3, r3, #29
 80032b8:	d503      	bpl.n	80032c2 <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80032ba:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80032bc:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80032be:	4618      	mov	r0, r3
 80032c0:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80032c2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80032c4:	f013 0301 	ands.w	r3, r3, #1
 80032c8:	d001      	beq.n	80032ce <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80032ca:	2301      	movs	r3, #1
 80032cc:	e7f6      	b.n	80032bc <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80032ce:	22c5      	movs	r2, #197	; 0xc5
 80032d0:	6382      	str	r2, [r0, #56]	; 0x38
 80032d2:	e7f4      	b.n	80032be <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 80032d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80032d8:	e7f1      	b.n	80032be <SDMMC_GetCmdResp2+0x2a>
 80032da:	bf00      	nop
 80032dc:	20000028 	.word	0x20000028

080032e0 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80032e0:	4b0e      	ldr	r3, [pc, #56]	; (800331c <SDMMC_GetCmdResp3+0x3c>)
 80032e2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	fbb3 f2f2 	udiv	r2, r3, r2
 80032ec:	f241 3388 	movw	r3, #5000	; 0x1388
 80032f0:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80032f2:	f113 33ff 	adds.w	r3, r3, #4294967295
 80032f6:	d30d      	bcc.n	8003314 <SDMMC_GetCmdResp3+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80032f8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80032fa:	f012 0f45 	tst.w	r2, #69	; 0x45
 80032fe:	d0f8      	beq.n	80032f2 <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003300:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003302:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003306:	bf15      	itete	ne
 8003308:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800330a:	22c5      	moveq	r2, #197	; 0xc5
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800330c:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800330e:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003310:	4618      	mov	r0, r3
 8003312:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003314:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	20000028 	.word	0x20000028

08003320 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003320:	4b43      	ldr	r3, [pc, #268]	; (8003430 <SDMMC_GetCmdResp1+0x110>)
{
 8003322:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 800332a:	fbb3 f3f4 	udiv	r3, r3, r4
 800332e:	435a      	muls	r2, r3
    if (count-- == 0U)
 8003330:	2a00      	cmp	r2, #0
 8003332:	d048      	beq.n	80033c6 <SDMMC_GetCmdResp1+0xa6>
  }while(!__SDMMC_GET_FLAG(SDMMCx, flags));
 8003334:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003336:	f013 0f45 	tst.w	r3, #69	; 0x45
 800333a:	f102 32ff 	add.w	r2, r2, #4294967295
 800333e:	d0f7      	beq.n	8003330 <SDMMC_GetCmdResp1+0x10>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003340:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003342:	075b      	lsls	r3, r3, #29
 8003344:	d503      	bpl.n	800334e <SDMMC_GetCmdResp1+0x2e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003346:	2304      	movs	r3, #4
 8003348:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800334a:	4618      	mov	r0, r3
 800334c:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800334e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003350:	07dc      	lsls	r4, r3, #31
 8003352:	d503      	bpl.n	800335c <SDMMC_GetCmdResp1+0x3c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003354:	2301      	movs	r3, #1
 8003356:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003358:	2001      	movs	r0, #1
 800335a:	bd10      	pop	{r4, pc}
  return (uint8_t)(SDMMCx->RESPCMD);
 800335c:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800335e:	b2db      	uxtb	r3, r3
 8003360:	4299      	cmp	r1, r3
 8003362:	d1f9      	bne.n	8003358 <SDMMC_GetCmdResp1+0x38>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003364:	23c5      	movs	r3, #197	; 0xc5
 8003366:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8003368:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800336a:	4832      	ldr	r0, [pc, #200]	; (8003434 <SDMMC_GetCmdResp1+0x114>)
 800336c:	4018      	ands	r0, r3
 800336e:	2800      	cmp	r0, #0
 8003370:	d05c      	beq.n	800342c <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8003372:	2b00      	cmp	r3, #0
 8003374:	db2a      	blt.n	80033cc <SDMMC_GetCmdResp1+0xac>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8003376:	005a      	lsls	r2, r3, #1
 8003378:	d42b      	bmi.n	80033d2 <SDMMC_GetCmdResp1+0xb2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800337a:	009c      	lsls	r4, r3, #2
 800337c:	d42b      	bmi.n	80033d6 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800337e:	00d9      	lsls	r1, r3, #3
 8003380:	d42b      	bmi.n	80033da <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8003382:	011a      	lsls	r2, r3, #4
 8003384:	d42c      	bmi.n	80033e0 <SDMMC_GetCmdResp1+0xc0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8003386:	015c      	lsls	r4, r3, #5
 8003388:	d42d      	bmi.n	80033e6 <SDMMC_GetCmdResp1+0xc6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800338a:	01d9      	lsls	r1, r3, #7
 800338c:	d42e      	bmi.n	80033ec <SDMMC_GetCmdResp1+0xcc>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800338e:	021a      	lsls	r2, r3, #8
 8003390:	d42f      	bmi.n	80033f2 <SDMMC_GetCmdResp1+0xd2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8003392:	025c      	lsls	r4, r3, #9
 8003394:	d430      	bmi.n	80033f8 <SDMMC_GetCmdResp1+0xd8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8003396:	0299      	lsls	r1, r3, #10
 8003398:	d431      	bmi.n	80033fe <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800339a:	02da      	lsls	r2, r3, #11
 800339c:	d432      	bmi.n	8003404 <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800339e:	035c      	lsls	r4, r3, #13
 80033a0:	d433      	bmi.n	800340a <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80033a2:	0399      	lsls	r1, r3, #14
 80033a4:	d434      	bmi.n	8003410 <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80033a6:	03da      	lsls	r2, r3, #15
 80033a8:	d435      	bmi.n	8003416 <SDMMC_GetCmdResp1+0xf6>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80033aa:	041c      	lsls	r4, r3, #16
 80033ac:	d436      	bmi.n	800341c <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80033ae:	0459      	lsls	r1, r3, #17
 80033b0:	d437      	bmi.n	8003422 <SDMMC_GetCmdResp1+0x102>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80033b2:	049a      	lsls	r2, r3, #18
 80033b4:	d438      	bmi.n	8003428 <SDMMC_GetCmdResp1+0x108>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80033b6:	f013 0f08 	tst.w	r3, #8
 80033ba:	bf14      	ite	ne
 80033bc:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80033c0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80033c4:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 80033c6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80033ca:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80033cc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80033d0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80033d2:	2040      	movs	r0, #64	; 0x40
 80033d4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80033d6:	2080      	movs	r0, #128	; 0x80
 80033d8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80033da:	f44f 7080 	mov.w	r0, #256	; 0x100
 80033de:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80033e0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80033e4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80033e6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80033ea:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80033ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80033f0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 80033f2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80033f6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 80033f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80033fc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80033fe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003402:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8003404:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003408:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800340a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800340e:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8003410:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003414:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8003416:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800341a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800341c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003420:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8003422:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003426:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 8003428:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 800342c:	bd10      	pop	{r4, pc}
 800342e:	bf00      	nop
 8003430:	20000028 	.word	0x20000028
 8003434:	fdffe008 	.word	0xfdffe008

08003438 <SDMMC_Init>:
{
 8003438:	b084      	sub	sp, #16
 800343a:	b510      	push	{r4, lr}
 800343c:	ac03      	add	r4, sp, #12
 800343e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8003442:	9904      	ldr	r1, [sp, #16]
 8003444:	9b03      	ldr	r3, [sp, #12]
 8003446:	6842      	ldr	r2, [r0, #4]
 8003448:	430b      	orrs	r3, r1
 800344a:	9905      	ldr	r1, [sp, #20]
 800344c:	430b      	orrs	r3, r1
 800344e:	9906      	ldr	r1, [sp, #24]
 8003450:	430b      	orrs	r3, r1
 8003452:	9907      	ldr	r1, [sp, #28]
 8003454:	430b      	orrs	r3, r1
 8003456:	9908      	ldr	r1, [sp, #32]
}
 8003458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 800345c:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8003460:	430b      	orrs	r3, r1
 8003462:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003466:	4313      	orrs	r3, r2
 8003468:	6043      	str	r3, [r0, #4]
}
 800346a:	b004      	add	sp, #16
 800346c:	2000      	movs	r0, #0
 800346e:	4770      	bx	lr

08003470 <SDMMC_ReadFIFO>:
 8003470:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8003474:	4770      	bx	lr

08003476 <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8003476:	680b      	ldr	r3, [r1, #0]
 8003478:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 800347c:	2000      	movs	r0, #0
 800347e:	4770      	bx	lr

08003480 <SDMMC_PowerState_ON>:
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8003480:	2303      	movs	r3, #3
 8003482:	6003      	str	r3, [r0, #0]
}
 8003484:	2000      	movs	r0, #0
 8003486:	4770      	bx	lr

08003488 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8003488:	6800      	ldr	r0, [r0, #0]
}
 800348a:	f000 0003 	and.w	r0, r0, #3
 800348e:	4770      	bx	lr

08003490 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8003490:	680b      	ldr	r3, [r1, #0]
 8003492:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 8003494:	68c3      	ldr	r3, [r0, #12]
 8003496:	684a      	ldr	r2, [r1, #4]
 8003498:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800349c:	f023 030f 	bic.w	r3, r3, #15
 80034a0:	4313      	orrs	r3, r2
 80034a2:	688a      	ldr	r2, [r1, #8]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	68ca      	ldr	r2, [r1, #12]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	690a      	ldr	r2, [r1, #16]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60c3      	str	r3, [r0, #12]
}
 80034b0:	2000      	movs	r0, #0
 80034b2:	4770      	bx	lr

080034b4 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80034b4:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80034b6:	5840      	ldr	r0, [r0, r1]
}  
 80034b8:	4770      	bx	lr

080034ba <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 80034ba:	680b      	ldr	r3, [r1, #0]
 80034bc:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 80034be:	684b      	ldr	r3, [r1, #4]
 80034c0:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 80034c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80034c4:	688a      	ldr	r2, [r1, #8]
 80034c6:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 80034ca:	4313      	orrs	r3, r2
 80034cc:	68ca      	ldr	r2, [r1, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	690a      	ldr	r2, [r1, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	694a      	ldr	r2, [r1, #20]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80034da:	2000      	movs	r0, #0
 80034dc:	4770      	bx	lr

080034de <SDMMC_CmdBlockLength>:
{
 80034de:	b530      	push	{r4, r5, lr}
 80034e0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80034e2:	2340      	movs	r3, #64	; 0x40
 80034e4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80034e6:	2300      	movs	r3, #0
{
 80034e8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80034ea:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80034ec:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80034ee:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80034f0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80034f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034f6:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80034f8:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80034fa:	f7ff ffc9 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80034fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003502:	4621      	mov	r1, r4
 8003504:	4628      	mov	r0, r5
 8003506:	f7ff ff0b 	bl	8003320 <SDMMC_GetCmdResp1>
}
 800350a:	b007      	add	sp, #28
 800350c:	bd30      	pop	{r4, r5, pc}

0800350e <SDMMC_CmdReadSingleBlock>:
{
 800350e:	b530      	push	{r4, r5, lr}
 8003510:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003512:	2340      	movs	r3, #64	; 0x40
 8003514:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003516:	2300      	movs	r3, #0
{
 8003518:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800351a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800351c:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800351e:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003520:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003522:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003526:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003528:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800352a:	f7ff ffb1 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800352e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003532:	4621      	mov	r1, r4
 8003534:	4628      	mov	r0, r5
 8003536:	f7ff fef3 	bl	8003320 <SDMMC_GetCmdResp1>
}
 800353a:	b007      	add	sp, #28
 800353c:	bd30      	pop	{r4, r5, pc}

0800353e <SDMMC_CmdReadMultiBlock>:
{
 800353e:	b530      	push	{r4, r5, lr}
 8003540:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003542:	2340      	movs	r3, #64	; 0x40
 8003544:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003546:	2300      	movs	r3, #0
{
 8003548:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800354a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800354c:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800354e:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003550:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003556:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003558:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800355a:	f7ff ff99 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800355e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003562:	4621      	mov	r1, r4
 8003564:	4628      	mov	r0, r5
 8003566:	f7ff fedb 	bl	8003320 <SDMMC_GetCmdResp1>
}
 800356a:	b007      	add	sp, #28
 800356c:	bd30      	pop	{r4, r5, pc}

0800356e <SDMMC_CmdWriteSingleBlock>:
{
 800356e:	b530      	push	{r4, r5, lr}
 8003570:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003572:	2340      	movs	r3, #64	; 0x40
 8003574:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003576:	2300      	movs	r3, #0
{
 8003578:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800357a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800357c:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800357e:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003580:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003586:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003588:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800358a:	f7ff ff81 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800358e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003592:	4621      	mov	r1, r4
 8003594:	4628      	mov	r0, r5
 8003596:	f7ff fec3 	bl	8003320 <SDMMC_GetCmdResp1>
}
 800359a:	b007      	add	sp, #28
 800359c:	bd30      	pop	{r4, r5, pc}

0800359e <SDMMC_CmdWriteMultiBlock>:
{
 800359e:	b530      	push	{r4, r5, lr}
 80035a0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80035a2:	2340      	movs	r3, #64	; 0x40
 80035a4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80035a6:	2300      	movs	r3, #0
{
 80035a8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80035aa:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80035ac:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80035ae:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80035b0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80035b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035b6:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80035b8:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80035ba:	f7ff ff69 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80035be:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c2:	4621      	mov	r1, r4
 80035c4:	4628      	mov	r0, r5
 80035c6:	f7ff feab 	bl	8003320 <SDMMC_GetCmdResp1>
}
 80035ca:	b007      	add	sp, #28
 80035cc:	bd30      	pop	{r4, r5, pc}
	...

080035d0 <SDMMC_CmdStopTransfer>:
{
 80035d0:	b530      	push	{r4, r5, lr}
 80035d2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80035d4:	2300      	movs	r3, #0
{
 80035d6:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0;
 80035d8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80035da:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80035dc:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80035de:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80035e0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80035e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80035e6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80035e8:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80035ea:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80035ec:	f7ff ff50 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80035f0:	4a03      	ldr	r2, [pc, #12]	; (8003600 <SDMMC_CmdStopTransfer+0x30>)
 80035f2:	4621      	mov	r1, r4
 80035f4:	4628      	mov	r0, r5
 80035f6:	f7ff fe93 	bl	8003320 <SDMMC_GetCmdResp1>
}
 80035fa:	b007      	add	sp, #28
 80035fc:	bd30      	pop	{r4, r5, pc}
 80035fe:	bf00      	nop
 8003600:	05f5e100 	.word	0x05f5e100

08003604 <SDMMC_CmdSelDesel>:
{
 8003604:	b530      	push	{r4, r5, lr}
 8003606:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003608:	2340      	movs	r3, #64	; 0x40
 800360a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800360c:	2300      	movs	r3, #0
{
 800360e:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003610:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003612:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003614:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003616:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800361a:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800361c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800361e:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003620:	f7ff ff36 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8003624:	f241 3288 	movw	r2, #5000	; 0x1388
 8003628:	4621      	mov	r1, r4
 800362a:	4628      	mov	r0, r5
 800362c:	f7ff fe78 	bl	8003320 <SDMMC_GetCmdResp1>
}
 8003630:	b007      	add	sp, #28
 8003632:	bd30      	pop	{r4, r5, pc}

08003634 <SDMMC_CmdGoIdleState>:
{
 8003634:	b510      	push	{r4, lr}
 8003636:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8003638:	2300      	movs	r3, #0
 800363a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800363c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800363e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003640:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003642:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003648:	9305      	str	r3, [sp, #20]
{
 800364a:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800364c:	f7ff ff20 	bl	8003490 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003650:	4b0b      	ldr	r3, [pc, #44]	; (8003680 <SDMMC_CmdGoIdleState+0x4c>)
 8003652:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	fbb3 f2f2 	udiv	r2, r3, r2
 800365c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003660:	4353      	muls	r3, r2
    if (count-- == 0U)
 8003662:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003666:	d307      	bcc.n	8003678 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8003668:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800366a:	0612      	lsls	r2, r2, #24
 800366c:	d5f9      	bpl.n	8003662 <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800366e:	23c5      	movs	r3, #197	; 0xc5
 8003670:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8003672:	2000      	movs	r0, #0
}
 8003674:	b006      	add	sp, #24
 8003676:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8003678:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 800367c:	e7fa      	b.n	8003674 <SDMMC_CmdGoIdleState+0x40>
 800367e:	bf00      	nop
 8003680:	20000028 	.word	0x20000028

08003684 <SDMMC_CmdOperCond>:
{
 8003684:	b510      	push	{r4, lr}
 8003686:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003688:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800368c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800368e:	2308      	movs	r3, #8
 8003690:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003692:	2340      	movs	r3, #64	; 0x40
 8003694:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003696:	2300      	movs	r3, #0
 8003698:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800369a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800369c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036a0:	9305      	str	r3, [sp, #20]
{
 80036a2:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80036a4:	f7ff fef4 	bl	8003490 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80036a8:	4b13      	ldr	r3, [pc, #76]	; (80036f8 <SDMMC_CmdOperCond+0x74>)
 80036aa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	fbb3 f2f2 	udiv	r2, r3, r2
 80036b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80036b8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80036ba:	f113 33ff 	adds.w	r3, r3, #4294967295
 80036be:	d318      	bcc.n	80036f2 <SDMMC_CmdOperCond+0x6e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80036c0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80036c2:	f012 0f45 	tst.w	r2, #69	; 0x45
 80036c6:	d0f8      	beq.n	80036ba <SDMMC_CmdOperCond+0x36>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80036c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80036ca:	075b      	lsls	r3, r3, #29
 80036cc:	d503      	bpl.n	80036d6 <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80036ce:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80036d0:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80036d2:	b006      	add	sp, #24
 80036d4:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80036d6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80036d8:	f012 0201 	ands.w	r2, r2, #1
 80036dc:	d001      	beq.n	80036e2 <SDMMC_CmdOperCond+0x5e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80036de:	2001      	movs	r0, #1
 80036e0:	e7f6      	b.n	80036d0 <SDMMC_CmdOperCond+0x4c>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80036e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80036e4:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80036e8:	d0f3      	beq.n	80036d2 <SDMMC_CmdOperCond+0x4e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80036ea:	2340      	movs	r3, #64	; 0x40
 80036ec:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80036ee:	4610      	mov	r0, r2
 80036f0:	e7ef      	b.n	80036d2 <SDMMC_CmdOperCond+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 80036f2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80036f6:	e7ec      	b.n	80036d2 <SDMMC_CmdOperCond+0x4e>
 80036f8:	20000028 	.word	0x20000028

080036fc <SDMMC_CmdAppCommand>:
{
 80036fc:	b530      	push	{r4, r5, lr}
 80036fe:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003700:	2340      	movs	r3, #64	; 0x40
 8003702:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003704:	2300      	movs	r3, #0
{
 8003706:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003708:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800370a:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800370c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800370e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003710:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003714:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003716:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003718:	f7ff feba 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800371c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003720:	4621      	mov	r1, r4
 8003722:	4628      	mov	r0, r5
 8003724:	f7ff fdfc 	bl	8003320 <SDMMC_GetCmdResp1>
}
 8003728:	b007      	add	sp, #28
 800372a:	bd30      	pop	{r4, r5, pc}

0800372c <SDMMC_CmdAppOperCommand>:
{
 800372c:	b510      	push	{r4, lr}
 800372e:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8003730:	2329      	movs	r3, #41	; 0x29
 8003732:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003734:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003738:	2340      	movs	r3, #64	; 0x40
 800373a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800373c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003740:	2300      	movs	r3, #0
{
 8003742:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003744:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003746:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003748:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800374a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800374e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003750:	f7ff fe9e 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8003754:	4620      	mov	r0, r4
 8003756:	f7ff fdc3 	bl	80032e0 <SDMMC_GetCmdResp3>
}
 800375a:	b006      	add	sp, #24
 800375c:	bd10      	pop	{r4, pc}

0800375e <SDMMC_CmdSendCID>:
{
 800375e:	b510      	push	{r4, lr}
 8003760:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8003762:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003764:	2202      	movs	r2, #2
{
 8003766:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 8003768:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800376a:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800376c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800376e:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003770:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003774:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003776:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003778:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800377a:	f7ff fe89 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800377e:	4620      	mov	r0, r4
 8003780:	f7ff fd88 	bl	8003294 <SDMMC_GetCmdResp2>
}
 8003784:	b006      	add	sp, #24
 8003786:	bd10      	pop	{r4, pc}

08003788 <SDMMC_CmdSendCSD>:
{
 8003788:	b510      	push	{r4, lr}
 800378a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800378c:	2309      	movs	r3, #9
 800378e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003790:	23c0      	movs	r3, #192	; 0xc0
 8003792:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003794:	2300      	movs	r3, #0
{
 8003796:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8003798:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800379a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800379c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800379e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037a2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80037a4:	f7ff fe74 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80037a8:	4620      	mov	r0, r4
 80037aa:	f7ff fd73 	bl	8003294 <SDMMC_GetCmdResp2>
}
 80037ae:	b006      	add	sp, #24
 80037b0:	bd10      	pop	{r4, pc}
	...

080037b4 <SDMMC_CmdSetRelAdd>:
{
 80037b4:	b530      	push	{r4, r5, lr}
 80037b6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80037b8:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80037ba:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0;
 80037bc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80037be:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80037c0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80037c2:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80037c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 80037c8:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80037ca:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80037cc:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80037ce:	9305      	str	r3, [sp, #20]
{
 80037d0:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80037d2:	f7ff fe5d 	bl	8003490 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80037d6:	4b1d      	ldr	r3, [pc, #116]	; (800384c <SDMMC_CmdSetRelAdd+0x98>)
 80037d8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	fbb3 f2f2 	udiv	r2, r3, r2
 80037e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80037e6:	4353      	muls	r3, r2
    if (count-- == 0U)
 80037e8:	f113 33ff 	adds.w	r3, r3, #4294967295
 80037ec:	d326      	bcc.n	800383c <SDMMC_CmdSetRelAdd+0x88>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80037ee:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80037f0:	f012 0f45 	tst.w	r2, #69	; 0x45
 80037f4:	d0f8      	beq.n	80037e8 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80037f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80037f8:	0758      	lsls	r0, r3, #29
 80037fa:	d503      	bpl.n	8003804 <SDMMC_CmdSetRelAdd+0x50>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80037fc:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80037fe:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8003800:	b007      	add	sp, #28
 8003802:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003804:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003806:	07d9      	lsls	r1, r3, #31
 8003808:	d501      	bpl.n	800380e <SDMMC_CmdSetRelAdd+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800380a:	2001      	movs	r0, #1
 800380c:	e7f7      	b.n	80037fe <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDMMCx->RESPCMD);
 800380e:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b03      	cmp	r3, #3
 8003814:	d115      	bne.n	8003842 <SDMMC_CmdSetRelAdd+0x8e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003816:	23c5      	movs	r3, #197	; 0xc5
 8003818:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 800381a:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800381c:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8003820:	d102      	bne.n	8003828 <SDMMC_CmdSetRelAdd+0x74>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8003822:	0c1b      	lsrs	r3, r3, #16
 8003824:	802b      	strh	r3, [r5, #0]
 8003826:	e7eb      	b.n	8003800 <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8003828:	045a      	lsls	r2, r3, #17
 800382a:	d40c      	bmi.n	8003846 <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800382c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003830:	bf14      	ite	ne
 8003832:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8003836:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800383a:	e7e1      	b.n	8003800 <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 800383c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003840:	e7de      	b.n	8003800 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003842:	2001      	movs	r0, #1
 8003844:	e7dc      	b.n	8003800 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003846:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800384a:	e7d9      	b.n	8003800 <SDMMC_CmdSetRelAdd+0x4c>
 800384c:	20000028 	.word	0x20000028

08003850 <SDMMC_CmdSendStatus>:
{
 8003850:	b530      	push	{r4, r5, lr}
 8003852:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003854:	2340      	movs	r3, #64	; 0x40
 8003856:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003858:	2300      	movs	r3, #0
{
 800385a:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 800385c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800385e:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003860:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003862:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003868:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800386a:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800386c:	f7ff fe10 	bl	8003490 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	4621      	mov	r1, r4
 8003876:	4628      	mov	r0, r5
 8003878:	f7ff fd52 	bl	8003320 <SDMMC_GetCmdResp1>
}
 800387c:	b007      	add	sp, #28
 800387e:	bd30      	pop	{r4, r5, pc}

08003880 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8003880:	4b03      	ldr	r3, [pc, #12]	; (8003890 <disk_status+0x10>)
 8003882:	181a      	adds	r2, r3, r0
 8003884:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003888:	7a10      	ldrb	r0, [r2, #8]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	4718      	bx	r3
 8003890:	20000240 	.word	0x20000240

08003894 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8003894:	4b06      	ldr	r3, [pc, #24]	; (80038b0 <disk_initialize+0x1c>)
 8003896:	5c1a      	ldrb	r2, [r3, r0]
 8003898:	b942      	cbnz	r2, 80038ac <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 800389a:	2201      	movs	r2, #1
 800389c:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800389e:	181a      	adds	r2, r3, r0
 80038a0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80038a4:	7a10      	ldrb	r0, [r2, #8]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4718      	bx	r3
  }
  return stat;
}
 80038ac:	2000      	movs	r0, #0
 80038ae:	4770      	bx	lr
 80038b0:	20000240 	.word	0x20000240

080038b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80038b4:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80038b6:	4c05      	ldr	r4, [pc, #20]	; (80038cc <disk_read+0x18>)
 80038b8:	1825      	adds	r5, r4, r0
 80038ba:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80038be:	6860      	ldr	r0, [r4, #4]
 80038c0:	6884      	ldr	r4, [r0, #8]
 80038c2:	7a28      	ldrb	r0, [r5, #8]
 80038c4:	46a4      	mov	ip, r4
  return res;
}
 80038c6:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80038c8:	4760      	bx	ip
 80038ca:	bf00      	nop
 80038cc:	20000240 	.word	0x20000240

080038d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80038d0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80038d2:	4c05      	ldr	r4, [pc, #20]	; (80038e8 <disk_write+0x18>)
 80038d4:	1825      	adds	r5, r4, r0
 80038d6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80038da:	6860      	ldr	r0, [r4, #4]
 80038dc:	68c4      	ldr	r4, [r0, #12]
 80038de:	7a28      	ldrb	r0, [r5, #8]
 80038e0:	46a4      	mov	ip, r4
  return res;
}
 80038e2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80038e4:	4760      	bx	ip
 80038e6:	bf00      	nop
 80038e8:	20000240 	.word	0x20000240

080038ec <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80038ec:	4b05      	ldr	r3, [pc, #20]	; (8003904 <disk_ioctl+0x18>)
{
 80038ee:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80038f0:	181c      	adds	r4, r3, r0
 80038f2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80038f6:	7a20      	ldrb	r0, [r4, #8]
 80038f8:	685b      	ldr	r3, [r3, #4]
  return res;
}
 80038fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	4718      	bx	r3
 8003902:	bf00      	nop
 8003904:	20000240 	.word	0x20000240

08003908 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8003908:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 800390a:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 800390c:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 800390e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8003912:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8003916:	4770      	bx	lr

08003918 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8003918:	0a0b      	lsrs	r3, r1, #8
 800391a:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800391c:	7043      	strb	r3, [r0, #1]
 800391e:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003920:	0e09      	lsrs	r1, r1, #24
 8003922:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8003924:	70c1      	strb	r1, [r0, #3]
 8003926:	4770      	bx	lr

08003928 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003928:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 800392a:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 800392e:	4290      	cmp	r0, r2
 8003930:	d1fb      	bne.n	800392a <mem_set+0x2>
}
 8003932:	4770      	bx	lr

08003934 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003934:	4b15      	ldr	r3, [pc, #84]	; (800398c <chk_lock+0x58>)
 8003936:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003938:	2500      	movs	r5, #0
 800393a:	462a      	mov	r2, r5
 800393c:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 800393e:	681e      	ldr	r6, [r3, #0]
 8003940:	b1a6      	cbz	r6, 800396c <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8003942:	6807      	ldr	r7, [r0, #0]
 8003944:	42be      	cmp	r6, r7
 8003946:	d112      	bne.n	800396e <chk_lock+0x3a>
 8003948:	685f      	ldr	r7, [r3, #4]
 800394a:	6886      	ldr	r6, [r0, #8]
 800394c:	42b7      	cmp	r7, r6
 800394e:	d10e      	bne.n	800396e <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8003950:	689f      	ldr	r7, [r3, #8]
 8003952:	6946      	ldr	r6, [r0, #20]
 8003954:	42b7      	cmp	r7, r6
 8003956:	d10a      	bne.n	800396e <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003958:	b9b1      	cbnz	r1, 8003988 <chk_lock+0x54>
 800395a:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 800395e:	8993      	ldrh	r3, [r2, #12]
 8003960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003964:	bf14      	ite	ne
 8003966:	2000      	movne	r0, #0
 8003968:	2010      	moveq	r0, #16
 800396a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 800396c:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 800396e:	3201      	adds	r2, #1
 8003970:	2a02      	cmp	r2, #2
 8003972:	f103 0310 	add.w	r3, r3, #16
 8003976:	d1e2      	bne.n	800393e <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8003978:	b10d      	cbz	r5, 800397e <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800397a:	2000      	movs	r0, #0
 800397c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800397e:	2902      	cmp	r1, #2
 8003980:	bf0c      	ite	eq
 8003982:	2000      	moveq	r0, #0
 8003984:	2012      	movne	r0, #18
 8003986:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003988:	2010      	movs	r0, #16
 800398a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800398c:	2000021c 	.word	0x2000021c

08003990 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003990:	4a1c      	ldr	r2, [pc, #112]	; (8003a04 <inc_lock+0x74>)
 8003992:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8003994:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8003996:	2300      	movs	r3, #0
 8003998:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 800399a:	6814      	ldr	r4, [r2, #0]
 800399c:	42ac      	cmp	r4, r5
 800399e:	d107      	bne.n	80039b0 <inc_lock+0x20>
 80039a0:	6857      	ldr	r7, [r2, #4]
 80039a2:	6884      	ldr	r4, [r0, #8]
 80039a4:	42a7      	cmp	r7, r4
 80039a6:	d103      	bne.n	80039b0 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 80039a8:	6897      	ldr	r7, [r2, #8]
 80039aa:	6944      	ldr	r4, [r0, #20]
 80039ac:	42a7      	cmp	r7, r4
 80039ae:	d01d      	beq.n	80039ec <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80039b0:	3301      	adds	r3, #1
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	f102 0210 	add.w	r2, r2, #16
 80039b8:	d1ef      	bne.n	800399a <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80039ba:	6833      	ldr	r3, [r6, #0]
 80039bc:	b113      	cbz	r3, 80039c4 <inc_lock+0x34>
 80039be:	6933      	ldr	r3, [r6, #16]
 80039c0:	b9eb      	cbnz	r3, 80039fe <inc_lock+0x6e>
 80039c2:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 80039c4:	011c      	lsls	r4, r3, #4
 80039c6:	1932      	adds	r2, r6, r4
 80039c8:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 80039ca:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 80039cc:	6940      	ldr	r0, [r0, #20]
 80039ce:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80039d0:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 80039d2:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 80039d4:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80039d6:	b979      	cbnz	r1, 80039f8 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80039d8:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80039dc:	8992      	ldrh	r2, [r2, #12]
 80039de:	3201      	adds	r2, #1
 80039e0:	b292      	uxth	r2, r2
 80039e2:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 80039e6:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80039e8:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 80039ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80039ec:	2900      	cmp	r1, #0
 80039ee:	d0f3      	beq.n	80039d8 <inc_lock+0x48>
 80039f0:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80039f4:	8992      	ldrh	r2, [r2, #12]
 80039f6:	b912      	cbnz	r2, 80039fe <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80039f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039fc:	e7f1      	b.n	80039e2 <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80039fe:	2000      	movs	r0, #0
 8003a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a02:	bf00      	nop
 8003a04:	2000021c 	.word	0x2000021c

08003a08 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8003a08:	3801      	subs	r0, #1
 8003a0a:	2801      	cmp	r0, #1
 8003a0c:	d80e      	bhi.n	8003a2c <dec_lock+0x24>
		n = Files[i].ctr;
 8003a0e:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <dec_lock+0x2c>)
 8003a10:	0103      	lsls	r3, r0, #4
 8003a12:	18d1      	adds	r1, r2, r3
 8003a14:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 8003a16:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8003a1a:	b280      	uxth	r0, r0
 8003a1c:	b108      	cbz	r0, 8003a22 <dec_lock+0x1a>
 8003a1e:	1e48      	subs	r0, r1, #1
 8003a20:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 8003a22:	18d1      	adds	r1, r2, r3
 8003a24:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8003a26:	b918      	cbnz	r0, 8003a30 <dec_lock+0x28>
 8003a28:	50d0      	str	r0, [r2, r3]
 8003a2a:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8003a2c:	2002      	movs	r0, #2
 8003a2e:	4770      	bx	lr
		res = FR_OK;
 8003a30:	2000      	movs	r0, #0
	}
	return res;
}
 8003a32:	4770      	bx	lr
 8003a34:	2000021c 	.word	0x2000021c

08003a38 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003a38:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 8003a3a:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003a3c:	3b02      	subs	r3, #2
 8003a3e:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8003a40:	bf3d      	ittte	cc
 8003a42:	8943      	ldrhcc	r3, [r0, #10]
 8003a44:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8003a46:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003a4a:	2000      	movcs	r0, #0
}
 8003a4c:	4770      	bx	lr

08003a4e <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003a4e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 8003a50:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 8003a52:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003a54:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8003a56:	89a3      	ldrh	r3, [r4, #12]
 8003a58:	fbb1 f1f3 	udiv	r1, r1, r3
 8003a5c:	8963      	ldrh	r3, [r4, #10]
 8003a5e:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003a62:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8003a64:	b130      	cbz	r0, 8003a74 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8003a66:	4281      	cmp	r1, r0
 8003a68:	d302      	bcc.n	8003a70 <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 8003a6a:	1a09      	subs	r1, r1, r0
 8003a6c:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003a6e:	e7f8      	b.n	8003a62 <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8003a70:	6850      	ldr	r0, [r2, #4]
 8003a72:	4408      	add	r0, r1
}
 8003a74:	bd10      	pop	{r4, pc}

08003a76 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003a76:	6802      	ldr	r2, [r0, #0]
{
 8003a78:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8003a7a:	b152      	cbz	r2, 8003a92 <get_ldnumber+0x1c>
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003a80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a84:	2c20      	cmp	r4, #32
 8003a86:	d90c      	bls.n	8003aa2 <get_ldnumber+0x2c>
 8003a88:	2c3a      	cmp	r4, #58	; 0x3a
 8003a8a:	d1f8      	bne.n	8003a7e <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8003a8c:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003a8e:	428b      	cmp	r3, r1
 8003a90:	d002      	beq.n	8003a98 <get_ldnumber+0x22>
	int vol = -1;
 8003a92:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8003a96:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003a98:	7812      	ldrb	r2, [r2, #0]
 8003a9a:	2a30      	cmp	r2, #48	; 0x30
 8003a9c:	d1f9      	bne.n	8003a92 <get_ldnumber+0x1c>
					*path = ++tt;
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	bd10      	pop	{r4, pc}

08003aa6 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8003aa6:	b538      	push	{r3, r4, r5, lr}
 8003aa8:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8003aaa:	4604      	mov	r4, r0
 8003aac:	b918      	cbnz	r0, 8003ab6 <validate+0x10>
		*fs = 0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 8003ab2:	2009      	movs	r0, #9
 8003ab4:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8003ab6:	6803      	ldr	r3, [r0, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0f8      	beq.n	8003aae <validate+0x8>
 8003abc:	781a      	ldrb	r2, [r3, #0]
 8003abe:	2a00      	cmp	r2, #0
 8003ac0:	d0f5      	beq.n	8003aae <validate+0x8>
 8003ac2:	88d9      	ldrh	r1, [r3, #6]
 8003ac4:	8882      	ldrh	r2, [r0, #4]
 8003ac6:	4291      	cmp	r1, r2
 8003ac8:	d1f1      	bne.n	8003aae <validate+0x8>
 8003aca:	7858      	ldrb	r0, [r3, #1]
 8003acc:	f7ff fed8 	bl	8003880 <disk_status>
 8003ad0:	f010 0001 	ands.w	r0, r0, #1
 8003ad4:	d1eb      	bne.n	8003aae <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 8003ad6:	6823      	ldr	r3, [r4, #0]
 8003ad8:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 8003ada:	bd38      	pop	{r3, r4, r5, pc}

08003adc <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003adc:	3801      	subs	r0, #1
 8003ade:	440a      	add	r2, r1
			*d++ = *s++;
 8003ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ae4:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8003ae8:	4291      	cmp	r1, r2
 8003aea:	d1f9      	bne.n	8003ae0 <mem_cpy.part.0+0x4>
}
 8003aec:	4770      	bx	lr

08003aee <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8003aee:	7eca      	ldrb	r2, [r1, #27]
 8003af0:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 8003af2:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 8003af4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8003af8:	bf01      	itttt	eq
 8003afa:	7d48      	ldrbeq	r0, [r1, #21]
 8003afc:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8003afe:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8003b02:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	4770      	bx	lr

08003b0a <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8003b0a:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8003b0e:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8003b10:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8003b12:	7803      	ldrb	r3, [r0, #0]
 8003b14:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8003b16:	bf01      	itttt	eq
 8003b18:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003b1a:	750a      	strbeq	r2, [r1, #20]
 8003b1c:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8003b1e:	754a      	strbeq	r2, [r1, #21]
 8003b20:	4770      	bx	lr

08003b22 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003b22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8003b24:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003b26:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003b2a:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	462a      	mov	r2, r5
 8003b30:	4639      	mov	r1, r7
 8003b32:	7840      	ldrb	r0, [r0, #1]
 8003b34:	f7ff fecc 	bl	80038d0 <disk_write>
 8003b38:	b9a0      	cbnz	r0, 8003b64 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003b3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b3c:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 8003b3e:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003b40:	1aeb      	subs	r3, r5, r3
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d301      	bcc.n	8003b4a <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8003b46:	2000      	movs	r0, #0
 8003b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003b4a:	78a6      	ldrb	r6, [r4, #2]
 8003b4c:	2e01      	cmp	r6, #1
 8003b4e:	d9fa      	bls.n	8003b46 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 8003b50:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8003b52:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8003b54:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8003b56:	462a      	mov	r2, r5
 8003b58:	2301      	movs	r3, #1
 8003b5a:	4639      	mov	r1, r7
 8003b5c:	f7ff feb8 	bl	80038d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003b60:	3e01      	subs	r6, #1
 8003b62:	e7f3      	b.n	8003b4c <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8003b64:	2001      	movs	r0, #1
}
 8003b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003b68 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003b68:	78c3      	ldrb	r3, [r0, #3]
 8003b6a:	b10b      	cbz	r3, 8003b70 <sync_window+0x8>
 8003b6c:	f7ff bfd9 	b.w	8003b22 <sync_window.part.4>
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	4770      	bx	lr

08003b74 <sync_fs>:
{
 8003b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b76:	4604      	mov	r4, r0
	res = sync_window(fs);
 8003b78:	f7ff fff6 	bl	8003b68 <sync_window>
 8003b7c:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	d141      	bne.n	8003c06 <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8003b82:	7823      	ldrb	r3, [r4, #0]
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d136      	bne.n	8003bf6 <sync_fs+0x82>
 8003b88:	7927      	ldrb	r7, [r4, #4]
 8003b8a:	2f01      	cmp	r7, #1
 8003b8c:	d133      	bne.n	8003bf6 <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 8003b8e:	f104 0634 	add.w	r6, r4, #52	; 0x34
 8003b92:	4601      	mov	r1, r0
 8003b94:	89a2      	ldrh	r2, [r4, #12]
 8003b96:	4630      	mov	r0, r6
 8003b98:	f7ff fec6 	bl	8003928 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 8003b9c:	2355      	movs	r3, #85	; 0x55
 8003b9e:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 8003ba2:	23aa      	movs	r3, #170	; 0xaa
 8003ba4:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 8003ba8:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 8003baa:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 8003bac:	2172      	movs	r1, #114	; 0x72
 8003bae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 8003bb2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 8003bb6:	2361      	movs	r3, #97	; 0x61
 8003bb8:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 8003bbc:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 8003bc0:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 8003bc4:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 8003bc8:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 8003bcc:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8003bd0:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8003bd4:	6961      	ldr	r1, [r4, #20]
 8003bd6:	f7ff fe9f 	bl	8003918 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8003bda:	6921      	ldr	r1, [r4, #16]
 8003bdc:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8003be0:	f7ff fe9a 	bl	8003918 <st_dword>
			fs->winsect = fs->volbase + 1;
 8003be4:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8003be6:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 8003be8:	3201      	adds	r2, #1
 8003bea:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8003bec:	463b      	mov	r3, r7
 8003bee:	4631      	mov	r1, r6
 8003bf0:	f7ff fe6e 	bl	80038d0 <disk_write>
			fs->fsi_flag = 0;
 8003bf4:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	4611      	mov	r1, r2
 8003bfa:	7860      	ldrb	r0, [r4, #1]
 8003bfc:	f7ff fe76 	bl	80038ec <disk_ioctl>
 8003c00:	3000      	adds	r0, #0
 8003c02:	bf18      	it	ne
 8003c04:	2001      	movne	r0, #1
}
 8003c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c08 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003c08:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003c0a:	428b      	cmp	r3, r1
{
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	4606      	mov	r6, r0
 8003c10:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003c12:	d012      	beq.n	8003c3a <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8003c14:	f7ff ffa8 	bl	8003b68 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003c18:	4604      	mov	r4, r0
 8003c1a:	b960      	cbnz	r0, 8003c36 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8003c1c:	462a      	mov	r2, r5
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8003c24:	7870      	ldrb	r0, [r6, #1]
 8003c26:	f7ff fe45 	bl	80038b4 <disk_read>
 8003c2a:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8003c2c:	bf1c      	itt	ne
 8003c2e:	f04f 35ff 	movne.w	r5, #4294967295
 8003c32:	2401      	movne	r4, #1
			fs->winsect = sector;
 8003c34:	6335      	str	r5, [r6, #48]	; 0x30
}
 8003c36:	4620      	mov	r0, r4
 8003c38:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8003c3a:	2400      	movs	r4, #0
 8003c3c:	e7fb      	b.n	8003c36 <move_window+0x2e>
	...

08003c40 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003c40:	2300      	movs	r3, #0
{
 8003c42:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003c44:	70c3      	strb	r3, [r0, #3]
 8003c46:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4a:	6303      	str	r3, [r0, #48]	; 0x30
{
 8003c4c:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003c4e:	f7ff ffdb 	bl	8003c08 <move_window>
 8003c52:	bb30      	cbnz	r0, 8003ca2 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8003c54:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8003c58:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8003c5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003c60:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d11e      	bne.n	8003ca6 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8003c68:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8003c6c:	2be9      	cmp	r3, #233	; 0xe9
 8003c6e:	d005      	beq.n	8003c7c <check_fs+0x3c>
 8003c70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c72:	4a10      	ldr	r2, [pc, #64]	; (8003cb4 <check_fs+0x74>)
 8003c74:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d116      	bne.n	8003caa <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003c7c:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8003c80:	f7ff fe42 	bl	8003908 <ld_dword>
 8003c84:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <check_fs+0x78>)
 8003c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003c8a:	4298      	cmp	r0, r3
 8003c8c:	d00f      	beq.n	8003cae <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8003c8e:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8003c92:	f7ff fe39 	bl	8003908 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003c96:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <check_fs+0x7c>)
 8003c98:	4298      	cmp	r0, r3
 8003c9a:	bf14      	ite	ne
 8003c9c:	2002      	movne	r0, #2
 8003c9e:	2000      	moveq	r0, #0
 8003ca0:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003ca2:	2004      	movs	r0, #4
 8003ca4:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003ca6:	2003      	movs	r0, #3
 8003ca8:	bd10      	pop	{r4, pc}
	return 2;
 8003caa:	2002      	movs	r0, #2
 8003cac:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003cae:	2000      	movs	r0, #0
}
 8003cb0:	bd10      	pop	{r4, pc}
 8003cb2:	bf00      	nop
 8003cb4:	009000eb 	.word	0x009000eb
 8003cb8:	00544146 	.word	0x00544146
 8003cbc:	33544146 	.word	0x33544146

08003cc0 <find_volume>:
{
 8003cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 8003cc4:	2300      	movs	r3, #0
{
 8003cc6:	b085      	sub	sp, #20
	*rfs = 0;
 8003cc8:	600b      	str	r3, [r1, #0]
{
 8003cca:	460f      	mov	r7, r1
 8003ccc:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8003cce:	f7ff fed2 	bl	8003a76 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003cd2:	1e06      	subs	r6, r0, #0
 8003cd4:	f2c0 815e 	blt.w	8003f94 <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003cd8:	4bb2      	ldr	r3, [pc, #712]	; (8003fa4 <find_volume+0x2e4>)
 8003cda:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003cde:	2c00      	cmp	r4, #0
 8003ce0:	f000 815a 	beq.w	8003f98 <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 8003ce4:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003ce6:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003ce8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003cec:	b173      	cbz	r3, 8003d0c <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8003cee:	7860      	ldrb	r0, [r4, #1]
 8003cf0:	f7ff fdc6 	bl	8003880 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003cf4:	07c1      	lsls	r1, r0, #31
 8003cf6:	d409      	bmi.n	8003d0c <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8003cf8:	2d00      	cmp	r5, #0
 8003cfa:	f000 814f 	beq.w	8003f9c <find_volume+0x2dc>
 8003cfe:	f010 0004 	ands.w	r0, r0, #4
 8003d02:	d000      	beq.n	8003d06 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8003d04:	200a      	movs	r0, #10
}
 8003d06:	b005      	add	sp, #20
 8003d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8003d0c:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003d0e:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8003d10:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003d12:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003d14:	f7ff fdbe 	bl	8003894 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003d18:	07c2      	lsls	r2, r0, #31
 8003d1a:	f100 8141 	bmi.w	8003fa0 <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8003d1e:	b10d      	cbz	r5, 8003d24 <find_volume+0x64>
 8003d20:	0743      	lsls	r3, r0, #29
 8003d22:	d4ef      	bmi.n	8003d04 <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8003d24:	f104 020c 	add.w	r2, r4, #12
 8003d28:	2102      	movs	r1, #2
 8003d2a:	7860      	ldrb	r0, [r4, #1]
 8003d2c:	f7ff fdde 	bl	80038ec <disk_ioctl>
 8003d30:	b108      	cbz	r0, 8003d36 <find_volume+0x76>
 8003d32:	2001      	movs	r0, #1
 8003d34:	e7e7      	b.n	8003d06 <find_volume+0x46>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8003d36:	89a3      	ldrh	r3, [r4, #12]
 8003d38:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8003d3c:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 8003d40:	d8f7      	bhi.n	8003d32 <find_volume+0x72>
 8003d42:	1e5e      	subs	r6, r3, #1
 8003d44:	401e      	ands	r6, r3
 8003d46:	d1f4      	bne.n	8003d32 <find_volume+0x72>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8003d48:	4631      	mov	r1, r6
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	f7ff ff78 	bl	8003c40 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8003d50:	2802      	cmp	r0, #2
 8003d52:	f040 8101 	bne.w	8003f58 <find_volume+0x298>
 8003d56:	f504 71fd 	add.w	r1, r4, #506	; 0x1fa
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8003d5a:	f811 0c04 	ldrb.w	r0, [r1, #-4]
 8003d5e:	b110      	cbz	r0, 8003d66 <find_volume+0xa6>
 8003d60:	4608      	mov	r0, r1
 8003d62:	f7ff fdd1 	bl	8003908 <ld_dword>
 8003d66:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003d6a:	3601      	adds	r6, #1
 8003d6c:	2e04      	cmp	r6, #4
 8003d6e:	f101 0110 	add.w	r1, r1, #16
 8003d72:	d1f2      	bne.n	8003d5a <find_volume+0x9a>
 8003d74:	2500      	movs	r5, #0
			bsect = br[i];
 8003d76:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003d7a:	2e00      	cmp	r6, #0
 8003d7c:	f000 80e4 	beq.w	8003f48 <find_volume+0x288>
 8003d80:	4631      	mov	r1, r6
 8003d82:	4620      	mov	r0, r4
 8003d84:	f7ff ff5c 	bl	8003c40 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003d88:	2801      	cmp	r0, #1
 8003d8a:	f200 80de 	bhi.w	8003f4a <find_volume+0x28a>
	rv = rv << 8 | ptr[0];
 8003d8e:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8003d92:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003d96:	f8b4 800c 	ldrh.w	r8, [r4, #12]
 8003d9a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003d9e:	4598      	cmp	r8, r3
 8003da0:	f040 80e0 	bne.w	8003f64 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8003da4:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8003da8:	f894 104a 	ldrb.w	r1, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8003dac:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 8003db0:	d104      	bne.n	8003dbc <find_volume+0xfc>
 8003db2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003db6:	f7ff fda7 	bl	8003908 <ld_dword>
 8003dba:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003dbc:	f894 7044 	ldrb.w	r7, [r4, #68]	; 0x44
		fs->fsize = fasize;
 8003dc0:	61e1      	str	r1, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003dc2:	1e7b      	subs	r3, r7, #1
 8003dc4:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003dc6:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003dc8:	f200 80cc 	bhi.w	8003f64 <find_volume+0x2a4>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003dcc:	f894 9041 	ldrb.w	r9, [r4, #65]	; 0x41
 8003dd0:	fa1f f389 	uxth.w	r3, r9
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003dd4:	434f      	muls	r7, r1
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003dd6:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80c3 	beq.w	8003f64 <find_volume+0x2a4>
 8003dde:	f109 33ff 	add.w	r3, r9, #4294967295
 8003de2:	ea13 0f09 	tst.w	r3, r9
 8003de6:	f040 80bd 	bne.w	8003f64 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8003dea:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003dee:	f894 a045 	ldrb.w	sl, [r4, #69]	; 0x45
 8003df2:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003df6:	ea4f 1358 	mov.w	r3, r8, lsr #5
 8003dfa:	fbba fbf3 	udiv	fp, sl, r3
 8003dfe:	fb03 a31b 	mls	r3, r3, fp, sl
 8003e02:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003e04:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f040 80ab 	bne.w	8003f64 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8003e0e:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
 8003e12:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8003e16:	ea50 2005 	orrs.w	r0, r0, r5, lsl #8
 8003e1a:	d103      	bne.n	8003e24 <find_volume+0x164>
 8003e1c:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8003e20:	f7ff fd72 	bl	8003908 <ld_dword>
	rv = rv << 8 | ptr[0];
 8003e24:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003e28:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8003e2c:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8003e30:	f000 8098 	beq.w	8003f64 <find_volume+0x2a4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003e34:	fa12 f38b 	uxtah	r3, r2, fp
 8003e38:	443b      	add	r3, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003e3a:	4298      	cmp	r0, r3
 8003e3c:	f0c0 8092 	bcc.w	8003f64 <find_volume+0x2a4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8003e40:	1ac5      	subs	r5, r0, r3
 8003e42:	fbb5 f5f9 	udiv	r5, r5, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003e46:	2d00      	cmp	r5, #0
 8003e48:	f000 808c 	beq.w	8003f64 <find_volume+0x2a4>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003e4c:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8003e50:	4285      	cmp	r5, r0
 8003e52:	f200 8089 	bhi.w	8003f68 <find_volume+0x2a8>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003e56:	f640 79f5 	movw	r9, #4085	; 0xff5
 8003e5a:	454d      	cmp	r5, r9
 8003e5c:	bf8c      	ite	hi
 8003e5e:	f04f 0902 	movhi.w	r9, #2
 8003e62:	f04f 0901 	movls.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003e66:	3502      	adds	r5, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003e68:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8003e6a:	4433      	add	r3, r6
		if (fmt == FS_FAT32) {
 8003e6c:	f1b9 0f03 	cmp.w	r9, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003e70:	61a5      	str	r5, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8003e72:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003e74:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8003e76:	62e3      	str	r3, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8003e78:	d179      	bne.n	8003f6e <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8003e7a:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 8003e7e:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8003e82:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8003e86:	d16d      	bne.n	8003f64 <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003e88:	f1ba 0f00 	cmp.w	sl, #0
 8003e8c:	d16a      	bne.n	8003f64 <find_volume+0x2a4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003e8e:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8003e92:	f7ff fd39 	bl	8003908 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8003e96:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003e98:	62a0      	str	r0, [r4, #40]	; 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8003e9a:	f108 33ff 	add.w	r3, r8, #4294967295
 8003e9e:	441d      	add	r5, r3
 8003ea0:	fbb5 f8f8 	udiv	r8, r5, r8
 8003ea4:	4541      	cmp	r1, r8
 8003ea6:	d35d      	bcc.n	8003f64 <find_volume+0x2a4>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8003ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8003eac:	6163      	str	r3, [r4, #20]
 8003eae:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003eb0:	f1b9 0f03 	cmp.w	r9, #3
		fs->fsi_flag = 0x80;
 8003eb4:	f04f 0380 	mov.w	r3, #128	; 0x80
 8003eb8:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003eba:	d12f      	bne.n	8003f1c <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8003ebc:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 8003ec0:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 8003ec4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d127      	bne.n	8003f1c <find_volume+0x25c>
			&& move_window(fs, bsect + 1) == FR_OK)
 8003ecc:	1c71      	adds	r1, r6, #1
 8003ece:	4620      	mov	r0, r4
 8003ed0:	f7ff fe9a 	bl	8003c08 <move_window>
 8003ed4:	bb10      	cbnz	r0, 8003f1c <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8003ed6:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8003eda:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 8003ede:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8003ee0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8003ee4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d117      	bne.n	8003f1c <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8003eec:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8003ef0:	f7ff fd0a 	bl	8003908 <ld_dword>
 8003ef4:	4b2c      	ldr	r3, [pc, #176]	; (8003fa8 <find_volume+0x2e8>)
 8003ef6:	4298      	cmp	r0, r3
 8003ef8:	d110      	bne.n	8003f1c <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8003efa:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8003efe:	f7ff fd03 	bl	8003908 <ld_dword>
 8003f02:	4b2a      	ldr	r3, [pc, #168]	; (8003fac <find_volume+0x2ec>)
 8003f04:	4298      	cmp	r0, r3
 8003f06:	d109      	bne.n	8003f1c <find_volume+0x25c>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8003f08:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8003f0c:	f7ff fcfc 	bl	8003908 <ld_dword>
 8003f10:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8003f12:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8003f16:	f7ff fcf7 	bl	8003908 <ld_dword>
 8003f1a:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8003f1c:	4a24      	ldr	r2, [pc, #144]	; (8003fb0 <find_volume+0x2f0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8003f1e:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8003f22:	8813      	ldrh	r3, [r2, #0]
 8003f24:	3301      	adds	r3, #1
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	8013      	strh	r3, [r2, #0]
 8003f2a:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003f2c:	4b21      	ldr	r3, [pc, #132]	; (8003fb4 <find_volume+0x2f4>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	4294      	cmp	r4, r2
 8003f32:	bf04      	itt	eq
 8003f34:	2200      	moveq	r2, #0
 8003f36:	601a      	streq	r2, [r3, #0]
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	4294      	cmp	r4, r2
 8003f3c:	f04f 0000 	mov.w	r0, #0
 8003f40:	f47f aee1 	bne.w	8003d06 <find_volume+0x46>
 8003f44:	6118      	str	r0, [r3, #16]
 8003f46:	e6de      	b.n	8003d06 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003f48:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003f4a:	3501      	adds	r5, #1
 8003f4c:	2d04      	cmp	r5, #4
 8003f4e:	f47f af12 	bne.w	8003d76 <find_volume+0xb6>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8003f52:	2804      	cmp	r0, #4
 8003f54:	d106      	bne.n	8003f64 <find_volume+0x2a4>
 8003f56:	e6ec      	b.n	8003d32 <find_volume+0x72>
 8003f58:	2804      	cmp	r0, #4
 8003f5a:	f43f aeea 	beq.w	8003d32 <find_volume+0x72>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8003f5e:	2801      	cmp	r0, #1
 8003f60:	f67f af15 	bls.w	8003d8e <find_volume+0xce>
 8003f64:	200d      	movs	r0, #13
 8003f66:	e6ce      	b.n	8003d06 <find_volume+0x46>
		fmt = FS_FAT32;
 8003f68:	f04f 0903 	mov.w	r9, #3
 8003f6c:	e77b      	b.n	8003e66 <find_volume+0x1a6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8003f6e:	f1ba 0f00 	cmp.w	sl, #0
 8003f72:	d0f7      	beq.n	8003f64 <find_volume+0x2a4>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003f74:	f1b9 0f02 	cmp.w	r9, #2
 8003f78:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8003f7c:	bf18      	it	ne
 8003f7e:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8003f80:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003f82:	bf18      	it	ne
 8003f84:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8003f88:	62a2      	str	r2, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003f8a:	bf0c      	ite	eq
 8003f8c:	4605      	moveq	r5, r0
 8003f8e:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 8003f92:	e782      	b.n	8003e9a <find_volume+0x1da>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003f94:	200b      	movs	r0, #11
 8003f96:	e6b6      	b.n	8003d06 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003f98:	200c      	movs	r0, #12
 8003f9a:	e6b4      	b.n	8003d06 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	e6b2      	b.n	8003d06 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8003fa0:	2003      	movs	r0, #3
 8003fa2:	e6b0      	b.n	8003d06 <find_volume+0x46>
 8003fa4:	20000218 	.word	0x20000218
 8003fa8:	41615252 	.word	0x41615252
 8003fac:	61417272 	.word	0x61417272
 8003fb0:	2000023c 	.word	0x2000023c
 8003fb4:	2000021c 	.word	0x2000021c

08003fb8 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8003fb8:	2901      	cmp	r1, #1
{
 8003fba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fbe:	4604      	mov	r4, r0
 8003fc0:	460d      	mov	r5, r1
 8003fc2:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8003fc4:	f240 808a 	bls.w	80040dc <put_fat+0x124>
 8003fc8:	6983      	ldr	r3, [r0, #24]
 8003fca:	4299      	cmp	r1, r3
 8003fcc:	f080 8086 	bcs.w	80040dc <put_fat+0x124>
		switch (fs->fs_type) {
 8003fd0:	7803      	ldrb	r3, [r0, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d049      	beq.n	800406a <put_fat+0xb2>
 8003fd6:	2b03      	cmp	r3, #3
 8003fd8:	d060      	beq.n	800409c <put_fat+0xe4>
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d17e      	bne.n	80040dc <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 8003fde:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003fe2:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003fe4:	8983      	ldrh	r3, [r0, #12]
 8003fe6:	fbba f3f3 	udiv	r3, sl, r3
 8003fea:	4419      	add	r1, r3
 8003fec:	f7ff fe0c 	bl	8003c08 <move_window>
 8003ff0:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 8003ff2:	bb78      	cbnz	r0, 8004054 <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 8003ff4:	89a3      	ldrh	r3, [r4, #12]
 8003ff6:	fbba f2f3 	udiv	r2, sl, r3
 8003ffa:	f104 0834 	add.w	r8, r4, #52	; 0x34
 8003ffe:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004002:	f015 0501 	ands.w	r5, r5, #1
 8004006:	bf1f      	itttt	ne
 8004008:	f818 3002 	ldrbne.w	r3, [r8, r2]
 800400c:	f003 010f 	andne.w	r1, r3, #15
 8004010:	013b      	lslne	r3, r7, #4
 8004012:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8004016:	bf14      	ite	ne
 8004018:	430b      	orrne	r3, r1
 800401a:	b2fb      	uxtbeq	r3, r7
 800401c:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004020:	6a61      	ldr	r1, [r4, #36]	; 0x24
			fs->wflag = 1;
 8004022:	2301      	movs	r3, #1
 8004024:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 8004026:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800402a:	89a3      	ldrh	r3, [r4, #12]
 800402c:	fbb9 f3f3 	udiv	r3, r9, r3
 8004030:	4620      	mov	r0, r4
 8004032:	4419      	add	r1, r3
 8004034:	f7ff fde8 	bl	8003c08 <move_window>
			if (res != FR_OK) break;
 8004038:	4606      	mov	r6, r0
 800403a:	b958      	cbnz	r0, 8004054 <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 800403c:	89a3      	ldrh	r3, [r4, #12]
 800403e:	fbb9 f2f3 	udiv	r2, r9, r3
 8004042:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004046:	b145      	cbz	r5, 800405a <put_fat+0xa2>
 8004048:	f3c7 1707 	ubfx	r7, r7, #4, #8
 800404c:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 8004050:	2301      	movs	r3, #1
 8004052:	70e3      	strb	r3, [r4, #3]
}
 8004054:	4630      	mov	r0, r6
 8004056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800405a:	f818 3002 	ldrb.w	r3, [r8, r2]
 800405e:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8004062:	f023 030f 	bic.w	r3, r3, #15
 8004066:	431f      	orrs	r7, r3
 8004068:	e7f0      	b.n	800404c <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800406a:	8983      	ldrh	r3, [r0, #12]
 800406c:	085b      	lsrs	r3, r3, #1
 800406e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004072:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004074:	4419      	add	r1, r3
 8004076:	f7ff fdc7 	bl	8003c08 <move_window>
			if (res != FR_OK) break;
 800407a:	4606      	mov	r6, r0
 800407c:	2800      	cmp	r0, #0
 800407e:	d1e9      	bne.n	8004054 <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8004080:	89a1      	ldrh	r1, [r4, #12]
 8004082:	006d      	lsls	r5, r5, #1
 8004084:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004088:	fbb5 f3f1 	udiv	r3, r5, r1
 800408c:	fb01 5513 	mls	r5, r1, r3, r5
 8004090:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 8004092:	5557      	strb	r7, [r2, r5]
 8004094:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8004098:	705f      	strb	r7, [r3, #1]
 800409a:	e7d9      	b.n	8004050 <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800409c:	8983      	ldrh	r3, [r0, #12]
 800409e:	089b      	lsrs	r3, r3, #2
 80040a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80040a4:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80040a6:	4419      	add	r1, r3
 80040a8:	f7ff fdae 	bl	8003c08 <move_window>
			if (res != FR_OK) break;
 80040ac:	4606      	mov	r6, r0
 80040ae:	2800      	cmp	r0, #0
 80040b0:	d1d0      	bne.n	8004054 <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80040b2:	89a1      	ldrh	r1, [r4, #12]
 80040b4:	00ad      	lsls	r5, r5, #2
 80040b6:	f104 0334 	add.w	r3, r4, #52	; 0x34
 80040ba:	fbb5 f2f1 	udiv	r2, r5, r1
 80040be:	fb01 5512 	mls	r5, r1, r2, r5
 80040c2:	441d      	add	r5, r3
 80040c4:	4628      	mov	r0, r5
 80040c6:	f7ff fc1f 	bl	8003908 <ld_dword>
 80040ca:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 80040ce:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80040d2:	4339      	orrs	r1, r7
 80040d4:	4628      	mov	r0, r5
 80040d6:	f7ff fc1f 	bl	8003918 <st_dword>
 80040da:	e7b9      	b.n	8004050 <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 80040dc:	2602      	movs	r6, #2
 80040de:	e7b9      	b.n	8004054 <put_fat+0x9c>

080040e0 <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80040e0:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80040e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e4:	4604      	mov	r4, r0
 80040e6:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80040e8:	d968      	bls.n	80041bc <get_fat.isra.8+0xdc>
 80040ea:	6983      	ldr	r3, [r0, #24]
 80040ec:	4299      	cmp	r1, r3
 80040ee:	d265      	bcs.n	80041bc <get_fat.isra.8+0xdc>
		switch (fs->fs_type) {
 80040f0:	7803      	ldrb	r3, [r0, #0]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d032      	beq.n	800415c <get_fat.isra.8+0x7c>
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	d048      	beq.n	800418c <get_fat.isra.8+0xac>
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d15e      	bne.n	80041bc <get_fat.isra.8+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 80040fe:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004102:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004104:	8983      	ldrh	r3, [r0, #12]
 8004106:	fbb5 f3f3 	udiv	r3, r5, r3
 800410a:	4419      	add	r1, r3
 800410c:	f7ff fd7c 	bl	8003c08 <move_window>
 8004110:	b110      	cbz	r0, 8004118 <get_fat.isra.8+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004112:	f04f 30ff 	mov.w	r0, #4294967295
 8004116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004118:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800411a:	6a63      	ldr	r3, [r4, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 800411c:	fbb5 f2f1 	udiv	r2, r5, r1
 8004120:	fb01 5212 	mls	r2, r1, r2, r5
 8004124:	4422      	add	r2, r4
 8004126:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004128:	4620      	mov	r0, r4
 800412a:	fbb7 f1f1 	udiv	r1, r7, r1
 800412e:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 8004130:	f892 5034 	ldrb.w	r5, [r2, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004134:	f7ff fd68 	bl	8003c08 <move_window>
 8004138:	2800      	cmp	r0, #0
 800413a:	d1ea      	bne.n	8004112 <get_fat.isra.8+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 800413c:	89a2      	ldrh	r2, [r4, #12]
 800413e:	fbb7 f3f2 	udiv	r3, r7, r2
 8004142:	fb02 7313 	mls	r3, r2, r3, r7
 8004146:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004148:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800414a:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800414e:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004152:	bf4c      	ite	mi
 8004154:	0900      	lsrmi	r0, r0, #4
 8004156:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 800415a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800415c:	8983      	ldrh	r3, [r0, #12]
 800415e:	085b      	lsrs	r3, r3, #1
 8004160:	fbb1 f3f3 	udiv	r3, r1, r3
 8004164:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004166:	4419      	add	r1, r3
 8004168:	f7ff fd4e 	bl	8003c08 <move_window>
 800416c:	2800      	cmp	r0, #0
 800416e:	d1d0      	bne.n	8004112 <get_fat.isra.8+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004170:	89a1      	ldrh	r1, [r4, #12]
 8004172:	0076      	lsls	r6, r6, #1
 8004174:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004178:	fbb6 f3f1 	udiv	r3, r6, r1
 800417c:	fb01 6613 	mls	r6, r1, r3, r6
 8004180:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 8004182:	5d90      	ldrb	r0, [r2, r6]
 8004184:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004186:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800418a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800418c:	8983      	ldrh	r3, [r0, #12]
 800418e:	089b      	lsrs	r3, r3, #2
 8004190:	fbb1 f3f3 	udiv	r3, r1, r3
 8004194:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004196:	4419      	add	r1, r3
 8004198:	f7ff fd36 	bl	8003c08 <move_window>
 800419c:	2800      	cmp	r0, #0
 800419e:	d1b8      	bne.n	8004112 <get_fat.isra.8+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80041a0:	89a2      	ldrh	r2, [r4, #12]
 80041a2:	00b6      	lsls	r6, r6, #2
 80041a4:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80041a8:	fbb6 f3f2 	udiv	r3, r6, r2
 80041ac:	fb02 6613 	mls	r6, r2, r3, r6
 80041b0:	4430      	add	r0, r6
 80041b2:	f7ff fba9 	bl	8003908 <ld_dword>
 80041b6:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80041ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80041bc:	2001      	movs	r0, #1
}
 80041be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080041c0 <create_chain>:
{
 80041c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041c4:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 80041c6:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80041c8:	460f      	mov	r7, r1
 80041ca:	b971      	cbnz	r1, 80041ea <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80041cc:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80041ce:	b1f6      	cbz	r6, 800420e <create_chain+0x4e>
 80041d0:	69ab      	ldr	r3, [r5, #24]
 80041d2:	429e      	cmp	r6, r3
 80041d4:	bf28      	it	cs
 80041d6:	2601      	movcs	r6, #1
 80041d8:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80041da:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 80041dc:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80041de:	429c      	cmp	r4, r3
 80041e0:	d318      	bcc.n	8004214 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 80041e2:	2e01      	cmp	r6, #1
 80041e4:	d815      	bhi.n	8004212 <create_chain+0x52>
 80041e6:	2400      	movs	r4, #0
 80041e8:	e009      	b.n	80041fe <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80041ea:	4628      	mov	r0, r5
 80041ec:	f7ff ff78 	bl	80040e0 <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 80041f0:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80041f2:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80041f4:	d937      	bls.n	8004266 <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80041f6:	1c43      	adds	r3, r0, #1
 80041f8:	d104      	bne.n	8004204 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80041fa:	f04f 34ff 	mov.w	r4, #4294967295
}
 80041fe:	4620      	mov	r0, r4
 8004200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004204:	69ab      	ldr	r3, [r5, #24]
 8004206:	4298      	cmp	r0, r3
 8004208:	d3f9      	bcc.n	80041fe <create_chain+0x3e>
 800420a:	463e      	mov	r6, r7
 800420c:	e7e4      	b.n	80041d8 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800420e:	2601      	movs	r6, #1
 8004210:	e7e2      	b.n	80041d8 <create_chain+0x18>
				ncl = 2;
 8004212:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8004214:	4621      	mov	r1, r4
 8004216:	f8d8 0000 	ldr.w	r0, [r8]
 800421a:	f7ff ff61 	bl	80040e0 <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 800421e:	b130      	cbz	r0, 800422e <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8004220:	2801      	cmp	r0, #1
 8004222:	d020      	beq.n	8004266 <create_chain+0xa6>
 8004224:	3001      	adds	r0, #1
 8004226:	d0e8      	beq.n	80041fa <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8004228:	42b4      	cmp	r4, r6
 800422a:	d1d6      	bne.n	80041da <create_chain+0x1a>
 800422c:	e7db      	b.n	80041e6 <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800422e:	f04f 32ff 	mov.w	r2, #4294967295
 8004232:	4621      	mov	r1, r4
 8004234:	4628      	mov	r0, r5
 8004236:	f7ff febf 	bl	8003fb8 <put_fat>
		if (res == FR_OK && clst != 0) {
 800423a:	b990      	cbnz	r0, 8004262 <create_chain+0xa2>
 800423c:	b957      	cbnz	r7, 8004254 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800423e:	69aa      	ldr	r2, [r5, #24]
 8004240:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8004242:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004244:	3a02      	subs	r2, #2
 8004246:	4293      	cmp	r3, r2
 8004248:	d90f      	bls.n	800426a <create_chain+0xaa>
		fs->fsi_flag |= 1;
 800424a:	792b      	ldrb	r3, [r5, #4]
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	712b      	strb	r3, [r5, #4]
 8004252:	e7d4      	b.n	80041fe <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8004254:	4622      	mov	r2, r4
 8004256:	4639      	mov	r1, r7
 8004258:	4628      	mov	r0, r5
 800425a:	f7ff fead 	bl	8003fb8 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800425e:	2800      	cmp	r0, #0
 8004260:	d0ed      	beq.n	800423e <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004262:	2801      	cmp	r0, #1
 8004264:	d0c9      	beq.n	80041fa <create_chain+0x3a>
 8004266:	2401      	movs	r4, #1
 8004268:	e7c9      	b.n	80041fe <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800426a:	3b01      	subs	r3, #1
 800426c:	616b      	str	r3, [r5, #20]
 800426e:	e7ec      	b.n	800424a <create_chain+0x8a>

08004270 <remove_chain>:
{
 8004270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004272:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004274:	2d01      	cmp	r5, #1
{
 8004276:	4607      	mov	r7, r0
 8004278:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800427a:	d801      	bhi.n	8004280 <remove_chain+0x10>
 800427c:	2002      	movs	r0, #2
 800427e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8004280:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004282:	69a3      	ldr	r3, [r4, #24]
 8004284:	429d      	cmp	r5, r3
 8004286:	d2f9      	bcs.n	800427c <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004288:	b12a      	cbz	r2, 8004296 <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800428a:	f04f 32ff 	mov.w	r2, #4294967295
 800428e:	4620      	mov	r0, r4
 8004290:	f7ff fe92 	bl	8003fb8 <put_fat>
		if (res != FR_OK) return res;
 8004294:	bb08      	cbnz	r0, 80042da <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8004296:	4629      	mov	r1, r5
 8004298:	6838      	ldr	r0, [r7, #0]
 800429a:	f7ff ff21 	bl	80040e0 <get_fat.isra.8>
		if (nxt == 0) break;				/* Empty cluster? */
 800429e:	4606      	mov	r6, r0
 80042a0:	b908      	cbnz	r0, 80042a6 <remove_chain+0x36>
	return FR_OK;
 80042a2:	2000      	movs	r0, #0
 80042a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80042a6:	2801      	cmp	r0, #1
 80042a8:	d0e8      	beq.n	800427c <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80042aa:	1c43      	adds	r3, r0, #1
 80042ac:	d014      	beq.n	80042d8 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80042ae:	2200      	movs	r2, #0
 80042b0:	4629      	mov	r1, r5
 80042b2:	4620      	mov	r0, r4
 80042b4:	f7ff fe80 	bl	8003fb8 <put_fat>
			if (res != FR_OK) return res;
 80042b8:	b978      	cbnz	r0, 80042da <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80042ba:	69a2      	ldr	r2, [r4, #24]
 80042bc:	6963      	ldr	r3, [r4, #20]
 80042be:	1e91      	subs	r1, r2, #2
 80042c0:	428b      	cmp	r3, r1
 80042c2:	d205      	bcs.n	80042d0 <remove_chain+0x60>
			fs->free_clst++;
 80042c4:	3301      	adds	r3, #1
 80042c6:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 80042c8:	7923      	ldrb	r3, [r4, #4]
 80042ca:	f043 0301 	orr.w	r3, r3, #1
 80042ce:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80042d0:	4296      	cmp	r6, r2
 80042d2:	4635      	mov	r5, r6
 80042d4:	d3df      	bcc.n	8004296 <remove_chain+0x26>
 80042d6:	e7e4      	b.n	80042a2 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80042d8:	2001      	movs	r0, #1
}
 80042da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042dc <dir_sdi.constprop.11>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80042dc:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80042de:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 80042e0:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80042e2:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80042e4:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80042e6:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80042e8:	b992      	cbnz	r2, 8004310 <dir_sdi.constprop.11+0x34>
 80042ea:	7823      	ldrb	r3, [r4, #0]
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d901      	bls.n	80042f4 <dir_sdi.constprop.11+0x18>
		clst = fs->dirbase;
 80042f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80042f2:	b973      	cbnz	r3, 8004312 <dir_sdi.constprop.11+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80042f4:	8923      	ldrh	r3, [r4, #8]
 80042f6:	b90b      	cbnz	r3, 80042fc <dir_sdi.constprop.11+0x20>
 80042f8:	2002      	movs	r0, #2
 80042fa:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 80042fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80042fe:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 8004300:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 8004302:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0f7      	beq.n	80042f8 <dir_sdi.constprop.11+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004308:	3434      	adds	r4, #52	; 0x34
 800430a:	622c      	str	r4, [r5, #32]
	return FR_OK;
 800430c:	2000      	movs	r0, #0
 800430e:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004310:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004312:	8961      	ldrh	r1, [r4, #10]
 8004314:	89a0      	ldrh	r0, [r4, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004316:	4348      	muls	r0, r1
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004318:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 800431a:	d10c      	bne.n	8004336 <dir_sdi.constprop.11+0x5a>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800431c:	4611      	mov	r1, r2
 800431e:	6828      	ldr	r0, [r5, #0]
 8004320:	f7ff fede 	bl	80040e0 <get_fat.isra.8>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004324:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004326:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004328:	d00b      	beq.n	8004342 <dir_sdi.constprop.11+0x66>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800432a:	2801      	cmp	r0, #1
 800432c:	d9e4      	bls.n	80042f8 <dir_sdi.constprop.11+0x1c>
 800432e:	69a3      	ldr	r3, [r4, #24]
 8004330:	4298      	cmp	r0, r3
 8004332:	d3f3      	bcc.n	800431c <dir_sdi.constprop.11+0x40>
 8004334:	e7e0      	b.n	80042f8 <dir_sdi.constprop.11+0x1c>
		dp->sect = clust2sect(fs, clst);
 8004336:	4619      	mov	r1, r3
 8004338:	4620      	mov	r0, r4
 800433a:	f7ff fb7d 	bl	8003a38 <clust2sect>
 800433e:	61e8      	str	r0, [r5, #28]
 8004340:	e7de      	b.n	8004300 <dir_sdi.constprop.11+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004342:	2001      	movs	r0, #1
}
 8004344:	bd38      	pop	{r3, r4, r5, pc}

08004346 <dir_next>:
{
 8004346:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800434a:	69c3      	ldr	r3, [r0, #28]
{
 800434c:	4605      	mov	r5, r0
 800434e:	4688      	mov	r8, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004350:	b1b3      	cbz	r3, 8004380 <dir_next+0x3a>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8004352:	6947      	ldr	r7, [r0, #20]
 8004354:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004356:	f5b7 1f00 	cmp.w	r7, #2097152	; 0x200000
 800435a:	d211      	bcs.n	8004380 <dir_next+0x3a>
	FATFS *fs = dp->obj.fs;
 800435c:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800435e:	89a2      	ldrh	r2, [r4, #12]
 8004360:	fbb7 f0f2 	udiv	r0, r7, r2
 8004364:	fb02 7210 	mls	r2, r2, r0, r7
 8004368:	2a00      	cmp	r2, #0
 800436a:	d14f      	bne.n	800440c <dir_next+0xc6>
		if (!dp->clust) {		/* Static table */
 800436c:	69a9      	ldr	r1, [r5, #24]
		dp->sect++;				/* Next sector */
 800436e:	3301      	adds	r3, #1
 8004370:	61eb      	str	r3, [r5, #28]
		if (!dp->clust) {		/* Static table */
 8004372:	b941      	cbnz	r1, 8004386 <dir_next+0x40>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004374:	8923      	ldrh	r3, [r4, #8]
 8004376:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 800437a:	d847      	bhi.n	800440c <dir_next+0xc6>
				dp->sect = 0; return FR_NO_FILE;
 800437c:	2300      	movs	r3, #0
 800437e:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004380:	2004      	movs	r0, #4
 8004382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8004386:	8963      	ldrh	r3, [r4, #10]
 8004388:	3b01      	subs	r3, #1
 800438a:	4203      	tst	r3, r0
 800438c:	d13e      	bne.n	800440c <dir_next+0xc6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800438e:	4620      	mov	r0, r4
 8004390:	f7ff fea6 	bl	80040e0 <get_fat.isra.8>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004394:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004396:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004398:	d802      	bhi.n	80043a0 <dir_next+0x5a>
 800439a:	2002      	movs	r0, #2
 800439c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80043a0:	1c42      	adds	r2, r0, #1
 80043a2:	d102      	bne.n	80043aa <dir_next+0x64>
 80043a4:	2001      	movs	r0, #1
 80043a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80043aa:	69a3      	ldr	r3, [r4, #24]
 80043ac:	4298      	cmp	r0, r3
 80043ae:	d327      	bcc.n	8004400 <dir_next+0xba>
					if (!stretch) {								/* If no stretch, report EOT */
 80043b0:	f1b8 0f00 	cmp.w	r8, #0
 80043b4:	d0e2      	beq.n	800437c <dir_next+0x36>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80043b6:	69a9      	ldr	r1, [r5, #24]
 80043b8:	4628      	mov	r0, r5
 80043ba:	f7ff ff01 	bl	80041c0 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80043be:	4606      	mov	r6, r0
 80043c0:	2800      	cmp	r0, #0
 80043c2:	d03d      	beq.n	8004440 <dir_next+0xfa>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80043c4:	2801      	cmp	r0, #1
 80043c6:	d0e8      	beq.n	800439a <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80043c8:	1c43      	adds	r3, r0, #1
 80043ca:	d0eb      	beq.n	80043a4 <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80043cc:	4620      	mov	r0, r4
 80043ce:	f7ff fbcb 	bl	8003b68 <sync_window>
 80043d2:	4680      	mov	r8, r0
 80043d4:	2800      	cmp	r0, #0
 80043d6:	d1e5      	bne.n	80043a4 <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80043d8:	4601      	mov	r1, r0
 80043da:	89a2      	ldrh	r2, [r4, #12]
 80043dc:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80043e0:	f7ff faa2 	bl	8003928 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80043e4:	4631      	mov	r1, r6
 80043e6:	4620      	mov	r0, r4
 80043e8:	f7ff fb26 	bl	8003a38 <clust2sect>
						fs->wflag = 1;
 80043ec:	f04f 0901 	mov.w	r9, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80043f0:	6320      	str	r0, [r4, #48]	; 0x30
 80043f2:	8963      	ldrh	r3, [r4, #10]
 80043f4:	4598      	cmp	r8, r3
 80043f6:	d316      	bcc.n	8004426 <dir_next+0xe0>
					fs->winsect -= n;							/* Restore window offset */
 80043f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80043fa:	eba3 0308 	sub.w	r3, r3, r8
 80043fe:	6323      	str	r3, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8004400:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8004402:	4631      	mov	r1, r6
 8004404:	4620      	mov	r0, r4
 8004406:	f7ff fb17 	bl	8003a38 <clust2sect>
 800440a:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800440c:	89a1      	ldrh	r1, [r4, #12]
	dp->dptr = ofs;						/* Current entry */
 800440e:	616f      	str	r7, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004410:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8004414:	fbb7 f2f1 	udiv	r2, r7, r1
 8004418:	fb01 7712 	mls	r7, r1, r2, r7
 800441c:	441f      	add	r7, r3
 800441e:	622f      	str	r7, [r5, #32]
	return FR_OK;
 8004420:	2000      	movs	r0, #0
 8004422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						fs->wflag = 1;
 8004426:	f884 9003 	strb.w	r9, [r4, #3]
 800442a:	4620      	mov	r0, r4
 800442c:	f7ff fb79 	bl	8003b22 <sync_window.part.4>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8004430:	2800      	cmp	r0, #0
 8004432:	d1b7      	bne.n	80043a4 <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004434:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004436:	3301      	adds	r3, #1
 8004438:	f108 0801 	add.w	r8, r8, #1
 800443c:	6323      	str	r3, [r4, #48]	; 0x30
 800443e:	e7d8      	b.n	80043f2 <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004440:	2007      	movs	r0, #7
}
 8004442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004448 <follow_path>:
{
 8004448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 800444c:	6806      	ldr	r6, [r0, #0]
{
 800444e:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8004450:	780b      	ldrb	r3, [r1, #0]
 8004452:	2b2f      	cmp	r3, #47	; 0x2f
 8004454:	460d      	mov	r5, r1
 8004456:	f101 0101 	add.w	r1, r1, #1
 800445a:	d0f9      	beq.n	8004450 <follow_path+0x8>
 800445c:	2b5c      	cmp	r3, #92	; 0x5c
 800445e:	d0f7      	beq.n	8004450 <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 8004460:	2300      	movs	r3, #0
 8004462:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004464:	782b      	ldrb	r3, [r5, #0]
 8004466:	2b1f      	cmp	r3, #31
 8004468:	d959      	bls.n	800451e <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800446a:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80045cc <follow_path+0x184>
	p = *path; sfn = dp->fn;
 800446e:	f104 0724 	add.w	r7, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8004472:	220b      	movs	r2, #11
 8004474:	2120      	movs	r1, #32
 8004476:	4638      	mov	r0, r7
 8004478:	f7ff fa56 	bl	8003928 <mem_set>
	si = i = 0; ni = 8;
 800447c:	2200      	movs	r2, #0
 800447e:	f105 3eff 	add.w	lr, r5, #4294967295
 8004482:	4611      	mov	r1, r2
 8004484:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 8004486:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 800448a:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 800448c:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8004490:	d90b      	bls.n	80044aa <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8004492:	2b2f      	cmp	r3, #47	; 0x2f
 8004494:	d14b      	bne.n	800452e <follow_path+0xe6>
 8004496:	1868      	adds	r0, r5, r1
 8004498:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800449a:	f810 eb01 	ldrb.w	lr, [r0], #1
 800449e:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 80044a2:	d0f9      	beq.n	8004498 <follow_path+0x50>
 80044a4:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 80044a8:	d0f6      	beq.n	8004498 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 80044aa:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80044ac:	2a00      	cmp	r2, #0
 80044ae:	d054      	beq.n	800455a <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80044b0:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 80044b4:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80044b8:	2ae5      	cmp	r2, #229	; 0xe5
 80044ba:	bf04      	itt	eq
 80044bc:	2205      	moveq	r2, #5
 80044be:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80044c2:	2b21      	cmp	r3, #33	; 0x21
 80044c4:	bf34      	ite	cc
 80044c6:	2304      	movcc	r3, #4
 80044c8:	2300      	movcs	r3, #0
 80044ca:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80044ce:	4620      	mov	r0, r4
 80044d0:	f7ff ff04 	bl	80042dc <dir_sdi.constprop.11>
	if (res != FR_OK) return res;
 80044d4:	2800      	cmp	r0, #0
 80044d6:	d145      	bne.n	8004564 <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 80044d8:	69e1      	ldr	r1, [r4, #28]
 80044da:	4648      	mov	r0, r9
 80044dc:	f7ff fb94 	bl	8003c08 <move_window>
		if (res != FR_OK) break;
 80044e0:	2800      	cmp	r0, #0
 80044e2:	d13f      	bne.n	8004564 <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 80044e4:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80044e6:	781a      	ldrb	r2, [r3, #0]
 80044e8:	2a00      	cmp	r2, #0
 80044ea:	d046      	beq.n	800457a <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80044ec:	7ada      	ldrb	r2, [r3, #11]
 80044ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80044f2:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80044f4:	7ada      	ldrb	r2, [r3, #11]
 80044f6:	0711      	lsls	r1, r2, #28
 80044f8:	d40c      	bmi.n	8004514 <follow_path+0xcc>
 80044fa:	f103 0e0b 	add.w	lr, r3, #11
 80044fe:	4639      	mov	r1, r7
		r = *d++ - *s++;
 8004500:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004504:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8004508:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 800450a:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 800450e:	d027      	beq.n	8004560 <follow_path+0x118>
 8004510:	2a00      	cmp	r2, #0
 8004512:	d0f5      	beq.n	8004500 <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8004514:	2100      	movs	r1, #0
 8004516:	4620      	mov	r0, r4
 8004518:	f7ff ff15 	bl	8004346 <dir_next>
 800451c:	e7da      	b.n	80044d4 <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 800451e:	2380      	movs	r3, #128	; 0x80
 8004520:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8004524:	4620      	mov	r0, r4
}
 8004526:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 800452a:	f7ff bed7 	b.w	80042dc <dir_sdi.constprop.11>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800452e:	2b5c      	cmp	r3, #92	; 0x5c
 8004530:	d0b1      	beq.n	8004496 <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8004532:	2b2e      	cmp	r3, #46	; 0x2e
 8004534:	d039      	beq.n	80045aa <follow_path+0x162>
 8004536:	4290      	cmp	r0, r2
 8004538:	d90f      	bls.n	800455a <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 800453a:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800453e:	bf18      	it	ne
 8004540:	3b80      	subne	r3, #128	; 0x80
 8004542:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80045d0 <follow_path+0x188>
 8004546:	bf18      	it	ne
 8004548:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 800454c:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 8004550:	f1bc 0f00 	cmp.w	ip, #0
 8004554:	d02e      	beq.n	80045b4 <follow_path+0x16c>
 8004556:	4563      	cmp	r3, ip
 8004558:	d1f8      	bne.n	800454c <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800455a:	2006      	movs	r0, #6
	return res;
 800455c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8004560:	2a00      	cmp	r2, #0
 8004562:	d1d7      	bne.n	8004514 <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8004564:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8004568:	b148      	cbz	r0, 800457e <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800456a:	2804      	cmp	r0, #4
 800456c:	d12c      	bne.n	80045c8 <follow_path+0x180>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800456e:	f013 0f04 	tst.w	r3, #4
 8004572:	bf08      	it	eq
 8004574:	2005      	moveq	r0, #5
 8004576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800457a:	2004      	movs	r0, #4
 800457c:	e7f2      	b.n	8004564 <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800457e:	075a      	lsls	r2, r3, #29
 8004580:	d422      	bmi.n	80045c8 <follow_path+0x180>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8004582:	79a3      	ldrb	r3, [r4, #6]
 8004584:	06db      	lsls	r3, r3, #27
 8004586:	d50d      	bpl.n	80045a4 <follow_path+0x15c>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8004588:	89b2      	ldrh	r2, [r6, #12]
 800458a:	6960      	ldr	r0, [r4, #20]
 800458c:	fbb0 f3f2 	udiv	r3, r0, r2
 8004590:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8004594:	fb02 0313 	mls	r3, r2, r3, r0
 8004598:	4419      	add	r1, r3
 800459a:	7830      	ldrb	r0, [r6, #0]
 800459c:	f7ff faa7 	bl	8003aee <ld_clust.isra.1>
 80045a0:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80045a2:	e764      	b.n	800446e <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80045a4:	2005      	movs	r0, #5
 80045a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80045aa:	280b      	cmp	r0, #11
 80045ac:	d0d5      	beq.n	800455a <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 80045ae:	2208      	movs	r2, #8
 80045b0:	200b      	movs	r0, #11
 80045b2:	e768      	b.n	8004486 <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80045b4:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 80045b8:	f1bc 0f19 	cmp.w	ip, #25
 80045bc:	d801      	bhi.n	80045c2 <follow_path+0x17a>
 80045be:	3b20      	subs	r3, #32
 80045c0:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 80045c2:	54bb      	strb	r3, [r7, r2]
 80045c4:	3201      	adds	r2, #1
 80045c6:	e75e      	b.n	8004486 <follow_path+0x3e>
}
 80045c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045cc:	08006ab1 	.word	0x08006ab1
 80045d0:	08006b30 	.word	0x08006b30

080045d4 <dir_register>:
{
 80045d4:	b570      	push	{r4, r5, r6, lr}
 80045d6:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80045d8:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 80045da:	f7ff fe7f 	bl	80042dc <dir_sdi.constprop.11>
	if (res == FR_OK) {
 80045de:	4604      	mov	r4, r0
 80045e0:	bb28      	cbnz	r0, 800462e <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 80045e2:	69e9      	ldr	r1, [r5, #28]
 80045e4:	4630      	mov	r0, r6
 80045e6:	f7ff fb0f 	bl	8003c08 <move_window>
			if (res != FR_OK) break;
 80045ea:	4604      	mov	r4, r0
 80045ec:	b9f8      	cbnz	r0, 800462e <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80045ee:	6a2b      	ldr	r3, [r5, #32]
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	2be5      	cmp	r3, #229	; 0xe5
 80045f4:	d114      	bne.n	8004620 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 80045f6:	69e9      	ldr	r1, [r5, #28]
 80045f8:	4630      	mov	r0, r6
 80045fa:	f7ff fb05 	bl	8003c08 <move_window>
		if (res == FR_OK) {
 80045fe:	4604      	mov	r4, r0
 8004600:	b960      	cbnz	r0, 800461c <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8004602:	4601      	mov	r1, r0
 8004604:	2220      	movs	r2, #32
 8004606:	6a28      	ldr	r0, [r5, #32]
 8004608:	f7ff f98e 	bl	8003928 <mem_set>
 800460c:	220b      	movs	r2, #11
 800460e:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8004612:	6a28      	ldr	r0, [r5, #32]
 8004614:	f7ff fa62 	bl	8003adc <mem_cpy.part.0>
			fs->wflag = 1;
 8004618:	2301      	movs	r3, #1
 800461a:	70f3      	strb	r3, [r6, #3]
}
 800461c:	4620      	mov	r0, r4
 800461e:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0e8      	beq.n	80045f6 <dir_register+0x22>
			res = dir_next(dp, 1);
 8004624:	2101      	movs	r1, #1
 8004626:	4628      	mov	r0, r5
 8004628:	f7ff fe8d 	bl	8004346 <dir_next>
 800462c:	e7d7      	b.n	80045de <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800462e:	2c04      	cmp	r4, #4
 8004630:	bf08      	it	eq
 8004632:	2407      	moveq	r4, #7
 8004634:	e7f2      	b.n	800461c <dir_register+0x48>
	...

08004638 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004638:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800463a:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800463c:	a804      	add	r0, sp, #16
{
 800463e:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8004640:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8004644:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8004646:	f7ff fa16 	bl	8003a76 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800464a:	1e05      	subs	r5, r0, #0
 800464c:	db1f      	blt.n	800468e <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800464e:	4912      	ldr	r1, [pc, #72]	; (8004698 <f_mount+0x60>)
 8004650:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8004654:	b15c      	cbz	r4, 800466e <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004656:	4b11      	ldr	r3, [pc, #68]	; (800469c <f_mount+0x64>)
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	4294      	cmp	r4, r2
 800465c:	bf04      	itt	eq
 800465e:	2200      	moveq	r2, #0
 8004660:	601a      	streq	r2, [r3, #0]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	2000      	movs	r0, #0
 8004666:	4294      	cmp	r4, r2
 8004668:	bf08      	it	eq
 800466a:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800466c:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 800466e:	9801      	ldr	r0, [sp, #4]
 8004670:	b108      	cbz	r0, 8004676 <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 8004672:	2300      	movs	r3, #0
 8004674:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004676:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800467a:	b130      	cbz	r0, 800468a <f_mount+0x52>
 800467c:	2e01      	cmp	r6, #1
 800467e:	d108      	bne.n	8004692 <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8004680:	2200      	movs	r2, #0
 8004682:	a901      	add	r1, sp, #4
 8004684:	4668      	mov	r0, sp
 8004686:	f7ff fb1b 	bl	8003cc0 <find_volume>
	LEAVE_FF(fs, res);
}
 800468a:	b004      	add	sp, #16
 800468c:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800468e:	200b      	movs	r0, #11
 8004690:	e7fb      	b.n	800468a <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004692:	2000      	movs	r0, #0
 8004694:	e7f9      	b.n	800468a <f_mount+0x52>
 8004696:	bf00      	nop
 8004698:	20000218 	.word	0x20000218
 800469c:	2000021c 	.word	0x2000021c

080046a0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80046a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046a4:	b090      	sub	sp, #64	; 0x40
 80046a6:	4690      	mov	r8, r2
 80046a8:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80046aa:	4604      	mov	r4, r0
 80046ac:	2800      	cmp	r0, #0
 80046ae:	f000 80d1 	beq.w	8004854 <f_open+0x1b4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80046b2:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 80046b6:	462a      	mov	r2, r5
 80046b8:	a903      	add	r1, sp, #12
 80046ba:	a801      	add	r0, sp, #4
 80046bc:	f7ff fb00 	bl	8003cc0 <find_volume>
	if (res == FR_OK) {
 80046c0:	4607      	mov	r7, r0
 80046c2:	bb38      	cbnz	r0, 8004714 <f_open+0x74>
		dj.obj.fs = fs;
 80046c4:	ae10      	add	r6, sp, #64	; 0x40
 80046c6:	9b03      	ldr	r3, [sp, #12]
 80046c8:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80046cc:	9901      	ldr	r1, [sp, #4]
 80046ce:	4630      	mov	r0, r6
 80046d0:	f7ff feba 	bl	8004448 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80046d4:	b958      	cbnz	r0, 80046ee <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80046d6:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 80046da:	2b00      	cmp	r3, #0
 80046dc:	db1e      	blt.n	800471c <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80046de:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 80046e2:	bf14      	ite	ne
 80046e4:	2101      	movne	r1, #1
 80046e6:	2100      	moveq	r1, #0
 80046e8:	4630      	mov	r0, r6
 80046ea:	f7ff f923 	bl	8003934 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80046ee:	f018 0f1c 	tst.w	r8, #28
 80046f2:	d073      	beq.n	80047dc <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 80046f4:	b1a0      	cbz	r0, 8004720 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80046f6:	2804      	cmp	r0, #4
 80046f8:	d109      	bne.n	800470e <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80046fa:	4b73      	ldr	r3, [pc, #460]	; (80048c8 <f_open+0x228>)
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	2a00      	cmp	r2, #0
 8004700:	f000 80de 	beq.w	80048c0 <f_open+0x220>
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	f000 80da 	beq.w	80048c0 <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800470c:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800470e:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004712:	b170      	cbz	r0, 8004732 <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8004714:	2300      	movs	r3, #0
 8004716:	6023      	str	r3, [r4, #0]
 8004718:	4607      	mov	r7, r0
 800471a:	e095      	b.n	8004848 <f_open+0x1a8>
				res = FR_INVALID_NAME;
 800471c:	2006      	movs	r0, #6
 800471e:	e7e6      	b.n	80046ee <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004720:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004724:	f013 0f11 	tst.w	r3, #17
 8004728:	d163      	bne.n	80047f2 <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800472a:	f018 0f04 	tst.w	r8, #4
 800472e:	f040 80c1 	bne.w	80048b4 <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004732:	0728      	lsls	r0, r5, #28
 8004734:	d53c      	bpl.n	80047b0 <f_open+0x110>
				dw = GET_FATTIME();
 8004736:	f000 fae7 	bl	8004d08 <get_fattime>
 800473a:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800473c:	4601      	mov	r1, r0
 800473e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004740:	300e      	adds	r0, #14
 8004742:	f7ff f8e9 	bl	8003918 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8004746:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004748:	4611      	mov	r1, r2
 800474a:	3016      	adds	r0, #22
 800474c:	f7ff f8e4 	bl	8003918 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004750:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004752:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004756:	2220      	movs	r2, #32
 8004758:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800475a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800475e:	f899 0000 	ldrb.w	r0, [r9]
 8004762:	4651      	mov	r1, sl
 8004764:	f7ff f9c3 	bl	8003aee <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004768:	2200      	movs	r2, #0
 800476a:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800476c:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800476e:	4648      	mov	r0, r9
 8004770:	f7ff f9cb 	bl	8003b0a <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8004774:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8004776:	2200      	movs	r2, #0
 8004778:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800477a:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 800477c:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 800477e:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8004780:	9b03      	ldr	r3, [sp, #12]
 8004782:	2101      	movs	r1, #1
 8004784:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8004786:	f1b8 0f00 	cmp.w	r8, #0
 800478a:	d011      	beq.n	80047b0 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 800478c:	4641      	mov	r1, r8
 800478e:	4630      	mov	r0, r6
						dw = fs->winsect;
 8004790:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8004794:	f7ff fd6c 	bl	8004270 <remove_chain>
						if (res == FR_OK) {
 8004798:	2800      	cmp	r0, #0
 800479a:	d1bb      	bne.n	8004714 <f_open+0x74>
							res = move_window(fs, dw);
 800479c:	4649      	mov	r1, r9
 800479e:	9803      	ldr	r0, [sp, #12]
 80047a0:	f7ff fa32 	bl	8003c08 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80047a4:	9a03      	ldr	r2, [sp, #12]
 80047a6:	f108 33ff 	add.w	r3, r8, #4294967295
 80047aa:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 80047ac:	2800      	cmp	r0, #0
 80047ae:	d1b1      	bne.n	8004714 <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80047b0:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80047b2:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80047b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b6:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 80047b8:	bf48      	it	mi
 80047ba:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80047be:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 80047c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047c4:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80047c6:	bf14      	ite	ne
 80047c8:	2101      	movne	r1, #1
 80047ca:	2100      	moveq	r1, #0
 80047cc:	4630      	mov	r0, r6
 80047ce:	f7ff f8df 	bl	8003990 <inc_lock>
 80047d2:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d13f      	bne.n	8004858 <f_open+0x1b8>
 80047d8:	2002      	movs	r0, #2
 80047da:	e79b      	b.n	8004714 <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 80047dc:	2800      	cmp	r0, #0
 80047de:	d199      	bne.n	8004714 <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80047e0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80047e4:	06da      	lsls	r2, r3, #27
 80047e6:	d467      	bmi.n	80048b8 <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80047e8:	f018 0f02 	tst.w	r8, #2
 80047ec:	d0e0      	beq.n	80047b0 <f_open+0x110>
 80047ee:	07db      	lsls	r3, r3, #31
 80047f0:	d5de      	bpl.n	80047b0 <f_open+0x110>
					res = FR_DENIED;
 80047f2:	2007      	movs	r0, #7
 80047f4:	e78e      	b.n	8004714 <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 80047f6:	6820      	ldr	r0, [r4, #0]
 80047f8:	f7ff fc72 	bl	80040e0 <get_fat.isra.8>
					if (clst <= 1) res = FR_INT_ERR;
 80047fc:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 80047fe:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8004800:	d926      	bls.n	8004850 <f_open+0x1b0>
 8004802:	1c42      	adds	r2, r0, #1
 8004804:	4250      	negs	r0, r2
 8004806:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004808:	eba5 0508 	sub.w	r5, r5, r8
 800480c:	2800      	cmp	r0, #0
 800480e:	d04d      	beq.n	80048ac <f_open+0x20c>
				fp->clust = clst;
 8004810:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8004812:	2800      	cmp	r0, #0
 8004814:	f47f af7e 	bne.w	8004714 <f_open+0x74>
 8004818:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800481c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004820:	fbb5 f2f3 	udiv	r2, r5, r3
 8004824:	fb03 5512 	mls	r5, r3, r2, r5
 8004828:	b175      	cbz	r5, 8004848 <f_open+0x1a8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800482a:	4640      	mov	r0, r8
 800482c:	f7ff f904 	bl	8003a38 <clust2sect>
 8004830:	2800      	cmp	r0, #0
 8004832:	d0d1      	beq.n	80047d8 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8004834:	4402      	add	r2, r0
 8004836:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8004838:	2301      	movs	r3, #1
 800483a:	4631      	mov	r1, r6
 800483c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8004840:	f7ff f838 	bl	80038b4 <disk_read>
 8004844:	2800      	cmp	r0, #0
 8004846:	d139      	bne.n	80048bc <f_open+0x21c>

	LEAVE_FF(fs, res);
}
 8004848:	4638      	mov	r0, r7
 800484a:	b010      	add	sp, #64	; 0x40
 800484c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 8004850:	2002      	movs	r0, #2
 8004852:	e7d9      	b.n	8004808 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 8004854:	2709      	movs	r7, #9
 8004856:	e7f7      	b.n	8004848 <f_open+0x1a8>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8004858:	9e03      	ldr	r6, [sp, #12]
 800485a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800485e:	7830      	ldrb	r0, [r6, #0]
 8004860:	4641      	mov	r1, r8
 8004862:	f7ff f944 	bl	8003aee <ld_clust.isra.1>
 8004866:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8004868:	f108 001c 	add.w	r0, r8, #28
 800486c:	f7ff f84c 	bl	8003908 <ld_dword>
			fp->obj.id = fs->id;
 8004870:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8004872:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8004874:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8004876:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800487a:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 800487c:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 800487e:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 8004880:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8004882:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8004884:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8004886:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8004888:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800488c:	4630      	mov	r0, r6
 800488e:	f7ff f84b 	bl	8003928 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8004892:	06ab      	lsls	r3, r5, #26
 8004894:	d5d8      	bpl.n	8004848 <f_open+0x1a8>
 8004896:	68e5      	ldr	r5, [r4, #12]
 8004898:	2d00      	cmp	r5, #0
 800489a:	d0d5      	beq.n	8004848 <f_open+0x1a8>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800489c:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800489e:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80048a0:	895a      	ldrh	r2, [r3, #10]
 80048a2:	f8b3 800c 	ldrh.w	r8, [r3, #12]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80048a6:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80048a8:	fb08 f802 	mul.w	r8, r8, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80048ac:	45a8      	cmp	r8, r5
 80048ae:	d3a2      	bcc.n	80047f6 <f_open+0x156>
 80048b0:	2000      	movs	r0, #0
 80048b2:	e7ad      	b.n	8004810 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80048b4:	2008      	movs	r0, #8
 80048b6:	e72d      	b.n	8004714 <f_open+0x74>
					res = FR_NO_FILE;
 80048b8:	2004      	movs	r0, #4
 80048ba:	e72b      	b.n	8004714 <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80048bc:	2001      	movs	r0, #1
 80048be:	e729      	b.n	8004714 <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80048c0:	4630      	mov	r0, r6
 80048c2:	f7ff fe87 	bl	80045d4 <dir_register>
 80048c6:	e722      	b.n	800470e <f_open+0x6e>
 80048c8:	2000021c 	.word	0x2000021c

080048cc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80048cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048d0:	469b      	mov	fp, r3
 80048d2:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 80048d4:	2300      	movs	r3, #0
{
 80048d6:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 80048d8:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80048dc:	a903      	add	r1, sp, #12
{
 80048de:	4604      	mov	r4, r0
 80048e0:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80048e2:	f7ff f8e0 	bl	8003aa6 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80048e6:	4605      	mov	r5, r0
 80048e8:	2800      	cmp	r0, #0
 80048ea:	d132      	bne.n	8004952 <f_write+0x86>
 80048ec:	7d65      	ldrb	r5, [r4, #21]
 80048ee:	bb85      	cbnz	r5, 8004952 <f_write+0x86>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80048f0:	7d23      	ldrb	r3, [r4, #20]
 80048f2:	079a      	lsls	r2, r3, #30
 80048f4:	f140 80be 	bpl.w	8004a74 <f_write+0x1a8>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80048f8:	69a3      	ldr	r3, [r4, #24]
 80048fa:	eb13 0f08 	cmn.w	r3, r8
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80048fe:	bf28      	it	cs
 8004900:	ea6f 0803 	mvncs.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8004904:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8004908:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 800490a:	f1b8 0f00 	cmp.w	r8, #0
 800490e:	d01c      	beq.n	800494a <f_write+0x7e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8004910:	9803      	ldr	r0, [sp, #12]
 8004912:	69a1      	ldr	r1, [r4, #24]
 8004914:	8983      	ldrh	r3, [r0, #12]
 8004916:	fbb1 f2f3 	udiv	r2, r1, r3
 800491a:	fb03 1312 	mls	r3, r3, r2, r1
 800491e:	2b00      	cmp	r3, #0
 8004920:	f040 8091 	bne.w	8004a46 <f_write+0x17a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8004924:	8943      	ldrh	r3, [r0, #10]
 8004926:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 8004928:	4013      	ands	r3, r2
 800492a:	9301      	str	r3, [sp, #4]
 800492c:	d124      	bne.n	8004978 <f_write+0xac>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800492e:	b931      	cbnz	r1, 800493e <f_write+0x72>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8004930:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8004932:	b9a0      	cbnz	r0, 800495e <f_write+0x92>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8004934:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8004936:	4620      	mov	r0, r4
 8004938:	f7ff fc42 	bl	80041c0 <create_chain>
 800493c:	e004      	b.n	8004948 <f_write+0x7c>
					if (fp->cltbl) {
 800493e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004940:	b15b      	cbz	r3, 800495a <f_write+0x8e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8004942:	4620      	mov	r0, r4
 8004944:	f7ff f883 	bl	8003a4e <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8004948:	b948      	cbnz	r0, 800495e <f_write+0x92>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800494a:	7d23      	ldrb	r3, [r4, #20]
 800494c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004950:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 8004952:	4628      	mov	r0, r5
 8004954:	b005      	add	sp, #20
 8004956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800495a:	69e1      	ldr	r1, [r4, #28]
 800495c:	e7eb      	b.n	8004936 <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800495e:	2801      	cmp	r0, #1
 8004960:	d102      	bne.n	8004968 <f_write+0x9c>
 8004962:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004964:	7565      	strb	r5, [r4, #21]
 8004966:	e7f4      	b.n	8004952 <f_write+0x86>
 8004968:	1c43      	adds	r3, r0, #1
 800496a:	d101      	bne.n	8004970 <f_write+0xa4>
 800496c:	2501      	movs	r5, #1
 800496e:	e7f9      	b.n	8004964 <f_write+0x98>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8004970:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8004972:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8004974:	b903      	cbnz	r3, 8004978 <f_write+0xac>
 8004976:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8004978:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800497c:	2b00      	cmp	r3, #0
 800497e:	da0c      	bge.n	800499a <f_write+0xce>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004980:	9803      	ldr	r0, [sp, #12]
 8004982:	6a22      	ldr	r2, [r4, #32]
 8004984:	9900      	ldr	r1, [sp, #0]
 8004986:	7840      	ldrb	r0, [r0, #1]
 8004988:	2301      	movs	r3, #1
 800498a:	f7fe ffa1 	bl	80038d0 <disk_write>
 800498e:	2800      	cmp	r0, #0
 8004990:	d1ec      	bne.n	800496c <f_write+0xa0>
				fp->flag &= (BYTE)~FA_DIRTY;
 8004992:	7d23      	ldrb	r3, [r4, #20]
 8004994:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004998:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800499a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800499e:	69e1      	ldr	r1, [r4, #28]
 80049a0:	4650      	mov	r0, sl
 80049a2:	f7ff f849 	bl	8003a38 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80049a6:	2800      	cmp	r0, #0
 80049a8:	d0db      	beq.n	8004962 <f_write+0x96>
			sect += csect;
 80049aa:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80049ac:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 80049b0:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 80049b4:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 80049b6:	2f00      	cmp	r7, #0
 80049b8:	d034      	beq.n	8004a24 <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80049ba:	9a01      	ldr	r2, [sp, #4]
 80049bc:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80049c0:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80049c4:	443a      	add	r2, r7
 80049c6:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 80049c8:	bf84      	itt	hi
 80049ca:	9a01      	ldrhi	r2, [sp, #4]
 80049cc:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80049ce:	463b      	mov	r3, r7
 80049d0:	4632      	mov	r2, r6
 80049d2:	4649      	mov	r1, r9
 80049d4:	f7fe ff7c 	bl	80038d0 <disk_write>
 80049d8:	2800      	cmp	r0, #0
 80049da:	d1c7      	bne.n	800496c <f_write+0xa0>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80049dc:	6a21      	ldr	r1, [r4, #32]
 80049de:	1b89      	subs	r1, r1, r6
 80049e0:	428f      	cmp	r7, r1
 80049e2:	d90b      	bls.n	80049fc <f_write+0x130>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80049e4:	9b03      	ldr	r3, [sp, #12]
 80049e6:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 80049e8:	b122      	cbz	r2, 80049f4 <f_write+0x128>
 80049ea:	fb02 9101 	mla	r1, r2, r1, r9
 80049ee:	9800      	ldr	r0, [sp, #0]
 80049f0:	f7ff f874 	bl	8003adc <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 80049f4:	7d23      	ldrb	r3, [r4, #20]
 80049f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049fa:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80049fc:	9b03      	ldr	r3, [sp, #12]
 80049fe:	899b      	ldrh	r3, [r3, #12]
 8004a00:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8004a02:	69a3      	ldr	r3, [r4, #24]
 8004a04:	68e2      	ldr	r2, [r4, #12]
 8004a06:	443b      	add	r3, r7
 8004a08:	61a3      	str	r3, [r4, #24]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	bf2c      	ite	cs
 8004a0e:	60e2      	strcs	r2, [r4, #12]
 8004a10:	60e3      	strcc	r3, [r4, #12]
 8004a12:	f8db 3000 	ldr.w	r3, [fp]
 8004a16:	443b      	add	r3, r7
 8004a18:	44b9      	add	r9, r7
 8004a1a:	f8cb 3000 	str.w	r3, [fp]
 8004a1e:	eba8 0807 	sub.w	r8, r8, r7
 8004a22:	e772      	b.n	800490a <f_write+0x3e>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8004a24:	6a23      	ldr	r3, [r4, #32]
 8004a26:	429e      	cmp	r6, r3
 8004a28:	d00c      	beq.n	8004a44 <f_write+0x178>
 8004a2a:	69a2      	ldr	r2, [r4, #24]
 8004a2c:	68e3      	ldr	r3, [r4, #12]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d208      	bcs.n	8004a44 <f_write+0x178>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8004a32:	2301      	movs	r3, #1
 8004a34:	4632      	mov	r2, r6
 8004a36:	9900      	ldr	r1, [sp, #0]
 8004a38:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8004a3c:	f7fe ff3a 	bl	80038b4 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8004a40:	2800      	cmp	r0, #0
 8004a42:	d193      	bne.n	800496c <f_write+0xa0>
			fp->sect = sect;
 8004a44:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8004a46:	9b03      	ldr	r3, [sp, #12]
 8004a48:	899f      	ldrh	r7, [r3, #12]
 8004a4a:	69a3      	ldr	r3, [r4, #24]
 8004a4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8004a50:	fb07 3010 	mls	r0, r7, r0, r3
 8004a54:	1a3f      	subs	r7, r7, r0
 8004a56:	4547      	cmp	r7, r8
 8004a58:	bf28      	it	cs
 8004a5a:	4647      	movcs	r7, r8
	if (cnt) {
 8004a5c:	b12f      	cbz	r7, 8004a6a <f_write+0x19e>
 8004a5e:	9b00      	ldr	r3, [sp, #0]
 8004a60:	463a      	mov	r2, r7
 8004a62:	4649      	mov	r1, r9
 8004a64:	4418      	add	r0, r3
 8004a66:	f7ff f839 	bl	8003adc <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 8004a6a:	7d23      	ldrb	r3, [r4, #20]
 8004a6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a70:	7523      	strb	r3, [r4, #20]
 8004a72:	e7c6      	b.n	8004a02 <f_write+0x136>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8004a74:	2507      	movs	r5, #7
 8004a76:	e76c      	b.n	8004952 <f_write+0x86>

08004a78 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8004a78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8004a7a:	a901      	add	r1, sp, #4
{
 8004a7c:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8004a7e:	f7ff f812 	bl	8003aa6 <validate>
	if (res == FR_OK) {
 8004a82:	4605      	mov	r5, r0
 8004a84:	2800      	cmp	r0, #0
 8004a86:	d13a      	bne.n	8004afe <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8004a88:	7d23      	ldrb	r3, [r4, #20]
 8004a8a:	065a      	lsls	r2, r3, #25
 8004a8c:	d537      	bpl.n	8004afe <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8004a8e:	061b      	lsls	r3, r3, #24
 8004a90:	d50c      	bpl.n	8004aac <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8004a92:	9801      	ldr	r0, [sp, #4]
 8004a94:	6a22      	ldr	r2, [r4, #32]
 8004a96:	7840      	ldrb	r0, [r0, #1]
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8004a9e:	f7fe ff17 	bl	80038d0 <disk_write>
 8004aa2:	bb78      	cbnz	r0, 8004b04 <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8004aa4:	7d23      	ldrb	r3, [r4, #20]
 8004aa6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aaa:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8004aac:	f000 f92c 	bl	8004d08 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8004ab0:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 8004ab2:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 8004ab4:	9801      	ldr	r0, [sp, #4]
 8004ab6:	f7ff f8a7 	bl	8003c08 <move_window>
				if (res == FR_OK) {
 8004aba:	4605      	mov	r5, r0
 8004abc:	b9f8      	cbnz	r0, 8004afe <f_sync+0x86>
					dir = fp->dir_ptr;
 8004abe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8004ac0:	7af3      	ldrb	r3, [r6, #11]
 8004ac2:	f043 0320 	orr.w	r3, r3, #32
 8004ac6:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8004ac8:	68a2      	ldr	r2, [r4, #8]
 8004aca:	6820      	ldr	r0, [r4, #0]
 8004acc:	4631      	mov	r1, r6
 8004ace:	f7ff f81c 	bl	8003b0a <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8004ad2:	68e1      	ldr	r1, [r4, #12]
 8004ad4:	f106 001c 	add.w	r0, r6, #28
 8004ad8:	f7fe ff1e 	bl	8003918 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8004adc:	4639      	mov	r1, r7
 8004ade:	f106 0016 	add.w	r0, r6, #22
 8004ae2:	f7fe ff19 	bl	8003918 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 8004ae6:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 8004ae8:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 8004aea:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 8004aec:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 8004aee:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8004af0:	f7ff f840 	bl	8003b74 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8004af4:	7d23      	ldrb	r3, [r4, #20]
 8004af6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 8004afa:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 8004afc:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 8004afe:	4628      	mov	r0, r5
 8004b00:	b003      	add	sp, #12
 8004b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8004b04:	2501      	movs	r5, #1
 8004b06:	e7fa      	b.n	8004afe <f_sync+0x86>

08004b08 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8004b08:	b513      	push	{r0, r1, r4, lr}
 8004b0a:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8004b0c:	f7ff ffb4 	bl	8004a78 <f_sync>
	if (res == FR_OK)
 8004b10:	b948      	cbnz	r0, 8004b26 <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8004b12:	a901      	add	r1, sp, #4
 8004b14:	4620      	mov	r0, r4
 8004b16:	f7fe ffc6 	bl	8003aa6 <validate>
		if (res == FR_OK) {
 8004b1a:	b920      	cbnz	r0, 8004b26 <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8004b1c:	6920      	ldr	r0, [r4, #16]
 8004b1e:	f7fe ff73 	bl	8003a08 <dec_lock>
			if (res == FR_OK)
 8004b22:	b900      	cbnz	r0, 8004b26 <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8004b24:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8004b26:	b002      	add	sp, #8
 8004b28:	bd10      	pop	{r4, pc}
	...

08004b2c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004b2c:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <FATFS_LinkDriverEx+0x40>)
 8004b30:	7a5d      	ldrb	r5, [r3, #9]
 8004b32:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8004b36:	b9b5      	cbnz	r5, 8004b66 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004b38:	7a5d      	ldrb	r5, [r3, #9]
 8004b3a:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8004b3c:	7a5d      	ldrb	r5, [r3, #9]
 8004b3e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8004b42:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8004b44:	7a58      	ldrb	r0, [r3, #9]
 8004b46:	4418      	add	r0, r3
 8004b48:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8004b4a:	7a5a      	ldrb	r2, [r3, #9]
 8004b4c:	b2d2      	uxtb	r2, r2
 8004b4e:	1c50      	adds	r0, r2, #1
 8004b50:	b2c0      	uxtb	r0, r0
 8004b52:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8004b54:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8004b56:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8004b58:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8004b5a:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8004b5c:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8004b5e:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8004b60:	70cc      	strb	r4, [r1, #3]
 8004b62:	4620      	mov	r0, r4
 8004b64:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8004b66:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8004b68:	bd30      	pop	{r4, r5, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000240 	.word	0x20000240

08004b70 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8004b70:	2200      	movs	r2, #0
 8004b72:	f7ff bfdb 	b.w	8004b2c <FATFS_LinkDriverEx>
	...

08004b78 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004b78:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 8004b7a:	2400      	movs	r4, #0
{
 8004b7c:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8004b7e:	2218      	movs	r2, #24
 8004b80:	4621      	mov	r1, r4
 8004b82:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8004b84:	9401      	str	r4, [sp, #4]
 8004b86:	9402      	str	r4, [sp, #8]
 8004b88:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004b8a:	f001 fa1f 	bl	8005fcc <memset>

  /**Common config 
  */
  hadc1.Instance = ADC1;
 8004b8e:	481b      	ldr	r0, [pc, #108]	; (8004bfc <MX_ADC1_Init+0x84>)
 8004b90:	4b1b      	ldr	r3, [pc, #108]	; (8004c00 <MX_ADC1_Init+0x88>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004b92:	6084      	str	r4, [r0, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004b94:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004b98:	2304      	movs	r3, #4
 8004b9a:	6143      	str	r3, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004b9c:	2301      	movs	r3, #1
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b9e:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004ba0:	6104      	str	r4, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004ba2:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004ba4:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8004ba6:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004ba8:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004bac:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004bae:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004bb0:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004bb4:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004bb6:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004bba:	f7fb fd4d 	bl	8000658 <HAL_ADC_Init>
 8004bbe:	b108      	cbz	r0, 8004bc4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8004bc0:	f001 f803 	bl	8005bca <Error_Handler>
  }
  /**Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004bc4:	a901      	add	r1, sp, #4
 8004bc6:	480d      	ldr	r0, [pc, #52]	; (8004bfc <MX_ADC1_Init+0x84>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004bc8:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004bca:	f7fc f8f3 	bl	8000db4 <HAL_ADCEx_MultiModeConfigChannel>
 8004bce:	b108      	cbz	r0, 8004bd4 <MX_ADC1_Init+0x5c>
  {
    Error_Handler();
 8004bd0:	f000 fffb 	bl	8005bca <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	; (8004c04 <MX_ADC1_Init+0x8c>)
 8004bd6:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004bd8:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004bda:	2306      	movs	r3, #6
 8004bdc:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004bde:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004be0:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004be2:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004be4:	a904      	add	r1, sp, #16
 8004be6:	4805      	ldr	r0, [pc, #20]	; (8004bfc <MX_ADC1_Init+0x84>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004be8:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004bea:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8004bec:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004bee:	f7fb fe17 	bl	8000820 <HAL_ADC_ConfigChannel>
 8004bf2:	b108      	cbz	r0, 8004bf8 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8004bf4:	f000 ffe9 	bl	8005bca <Error_Handler>
  }

}
 8004bf8:	b00a      	add	sp, #40	; 0x28
 8004bfa:	bd10      	pop	{r4, pc}
 8004bfc:	2000025c 	.word	0x2000025c
 8004c00:	50040000 	.word	0x50040000
 8004c04:	14f00020 	.word	0x14f00020

08004c08 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004c08:	b510      	push	{r4, lr}
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c0e:	2214      	movs	r2, #20
 8004c10:	2100      	movs	r1, #0
 8004c12:	a803      	add	r0, sp, #12
 8004c14:	f001 f9da 	bl	8005fcc <memset>
  if(adcHandle->Instance==ADC1)
 8004c18:	6822      	ldr	r2, [r4, #0]
 8004c1a:	4b12      	ldr	r3, [pc, #72]	; (8004c64 <HAL_ADC_MspInit+0x5c>)
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d11e      	bne.n	8004c5e <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004c20:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8004c24:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c28:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 8004c2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c30:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c34:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004c38:	9201      	str	r2, [sp, #4]
 8004c3a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c3e:	f042 0201 	orr.w	r2, r2, #1
 8004c42:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	9302      	str	r3, [sp, #8]
 8004c4c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004c56:	230b      	movs	r3, #11
 8004c58:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5a:	f7fc f97f 	bl	8000f5c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004c5e:	b008      	add	sp, #32
 8004c60:	bd10      	pop	{r4, pc}
 8004c62:	bf00      	nop
 8004c64:	50040000 	.word	0x50040000

08004c68 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8004c68:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8004c70:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d105      	bne.n	8004c84 <BSP_SD_Init+0x1c>
  sd_state = HAL_SD_Init(&hsd1);
 8004c78:	4803      	ldr	r0, [pc, #12]	; (8004c88 <BSP_SD_Init+0x20>)
 8004c7a:	f7fd ffda 	bl	8002c32 <HAL_SD_Init>
}
 8004c7e:	b003      	add	sp, #12
 8004c80:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8004c84:	2002      	movs	r0, #2
 8004c86:	e7fa      	b.n	8004c7e <BSP_SD_Init+0x16>
 8004c88:	200044b4 	.word	0x200044b4

08004c8c <BSP_SD_ReadBlocks>:
{
 8004c8c:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	4613      	mov	r3, r2
 8004c92:	460a      	mov	r2, r1
 8004c94:	4601      	mov	r1, r0
 8004c96:	4804      	ldr	r0, [pc, #16]	; (8004ca8 <BSP_SD_ReadBlocks+0x1c>)
 8004c98:	f7fd fc3c 	bl	8002514 <HAL_SD_ReadBlocks>
}
 8004c9c:	3000      	adds	r0, #0
 8004c9e:	bf18      	it	ne
 8004ca0:	2001      	movne	r0, #1
 8004ca2:	b003      	add	sp, #12
 8004ca4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ca8:	200044b4 	.word	0x200044b4

08004cac <BSP_SD_WriteBlocks>:
{
 8004cac:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8004cae:	9300      	str	r3, [sp, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	460a      	mov	r2, r1
 8004cb4:	4601      	mov	r1, r0
 8004cb6:	4804      	ldr	r0, [pc, #16]	; (8004cc8 <BSP_SD_WriteBlocks+0x1c>)
 8004cb8:	f7fd fd34 	bl	8002724 <HAL_SD_WriteBlocks>
}
 8004cbc:	3000      	adds	r0, #0
 8004cbe:	bf18      	it	ne
 8004cc0:	2001      	movne	r0, #1
 8004cc2:	b003      	add	sp, #12
 8004cc4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004cc8:	200044b4 	.word	0x200044b4

08004ccc <BSP_SD_GetCardState>:
{
 8004ccc:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8004cce:	4803      	ldr	r0, [pc, #12]	; (8004cdc <BSP_SD_GetCardState+0x10>)
 8004cd0:	f7fd ffdc 	bl	8002c8c <HAL_SD_GetCardState>
}
 8004cd4:	3804      	subs	r0, #4
 8004cd6:	bf18      	it	ne
 8004cd8:	2001      	movne	r0, #1
 8004cda:	bd08      	pop	{r3, pc}
 8004cdc:	200044b4 	.word	0x200044b4

08004ce0 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8004ce0:	4601      	mov	r1, r0
 8004ce2:	4801      	ldr	r0, [pc, #4]	; (8004ce8 <BSP_SD_GetCardInfo+0x8>)
 8004ce4:	f7fd bfc0 	b.w	8002c68 <HAL_SD_GetCardInfo>
 8004ce8:	200044b4 	.word	0x200044b4

08004cec <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8004cec:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8004cee:	4903      	ldr	r1, [pc, #12]	; (8004cfc <MX_FATFS_Init+0x10>)
 8004cf0:	4803      	ldr	r0, [pc, #12]	; (8004d00 <MX_FATFS_Init+0x14>)
 8004cf2:	f7ff ff3d 	bl	8004b70 <FATFS_LinkDriver>
 8004cf6:	4b03      	ldr	r3, [pc, #12]	; (8004d04 <MX_FATFS_Init+0x18>)
 8004cf8:	7018      	strb	r0, [r3, #0]
 8004cfa:	bd08      	pop	{r3, pc}
 8004cfc:	200002c1 	.word	0x200002c1
 8004d00:	08006b9c 	.word	0x08006b9c
 8004d04:	200002c0 	.word	0x200002c0

08004d08 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8004d08:	2000      	movs	r0, #0
 8004d0a:	4770      	bx	lr

08004d0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004d0c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d0e:	2214      	movs	r2, #20
{
 8004d10:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d12:	eb0d 0002 	add.w	r0, sp, r2
 8004d16:	2100      	movs	r1, #0
 8004d18:	f001 f958 	bl	8005fcc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d1c:	4b25      	ldr	r3, [pc, #148]	; (8004db4 <MX_GPIO_Init+0xa8>)
 8004d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d20:	f042 0204 	orr.w	r2, r2, #4
 8004d24:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d28:	f002 0204 	and.w	r2, r2, #4
 8004d2c:	9200      	str	r2, [sp, #0]
 8004d2e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004d30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004d36:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d3a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004d3e:	9201      	str	r2, [sp, #4]
 8004d40:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d44:	f042 0201 	orr.w	r2, r2, #1
 8004d48:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d4c:	f002 0201 	and.w	r2, r2, #1
 8004d50:	9202      	str	r2, [sp, #8]
 8004d52:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d56:	f042 0208 	orr.w	r2, r2, #8
 8004d5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d5e:	f002 0208 	and.w	r2, r2, #8
 8004d62:	9203      	str	r2, [sp, #12]
 8004d64:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d68:	f042 0202 	orr.w	r2, r2, #2
 8004d6c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d70:	f003 0302 	and.w	r3, r3, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004d74:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d76:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004d78:	2120      	movs	r1, #32
 8004d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d7e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004d80:	f7fc f9c8 	bl	8001114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004d84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d88:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 8004d8a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004d8c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004d8e:	4b0a      	ldr	r3, [pc, #40]	; (8004db8 <MX_GPIO_Init+0xac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004d90:	480a      	ldr	r0, [pc, #40]	; (8004dbc <MX_GPIO_Init+0xb0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004d92:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d94:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004d96:	f7fc f8e1 	bl	8000f5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004d9a:	2320      	movs	r3, #32
 8004d9c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004d9e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004da0:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004da2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004da6:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004daa:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004dac:	f7fc f8d6 	bl	8000f5c <HAL_GPIO_Init>

}
 8004db0:	b00a      	add	sp, #40	; 0x28
 8004db2:	bd10      	pop	{r4, pc}
 8004db4:	40021000 	.word	0x40021000
 8004db8:	10210000 	.word	0x10210000
 8004dbc:	48000800 	.word	0x48000800

08004dc0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004dc0:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8004dc2:	4812      	ldr	r0, [pc, #72]	; (8004e0c <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10808DD3;
 8004dc4:	4b12      	ldr	r3, [pc, #72]	; (8004e10 <MX_I2C1_Init+0x50>)
 8004dc6:	4913      	ldr	r1, [pc, #76]	; (8004e14 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004dc8:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10808DD3;
 8004dca:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004dd2:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004dd4:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004dd6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004dd8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004dda:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ddc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004dde:	f7fc fae2 	bl	80013a6 <HAL_I2C_Init>
 8004de2:	b108      	cbz	r0, 8004de8 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8004de4:	f000 fef1 	bl	8005bca <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004de8:	2100      	movs	r1, #0
 8004dea:	4808      	ldr	r0, [pc, #32]	; (8004e0c <MX_I2C1_Init+0x4c>)
 8004dec:	f7fc fca2 	bl	8001734 <HAL_I2CEx_ConfigAnalogFilter>
 8004df0:	b108      	cbz	r0, 8004df6 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8004df2:	f000 feea 	bl	8005bca <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004df6:	2100      	movs	r1, #0
 8004df8:	4804      	ldr	r0, [pc, #16]	; (8004e0c <MX_I2C1_Init+0x4c>)
 8004dfa:	f7fc fcc1 	bl	8001780 <HAL_I2CEx_ConfigDigitalFilter>
 8004dfe:	b118      	cbz	r0, 8004e08 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 8004e00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004e04:	f000 bee1 	b.w	8005bca <Error_Handler>
 8004e08:	bd08      	pop	{r3, pc}
 8004e0a:	bf00      	nop
 8004e0c:	2000232c 	.word	0x2000232c
 8004e10:	10808dd3 	.word	0x10808dd3
 8004e14:	40005400 	.word	0x40005400

08004e18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004e18:	b510      	push	{r4, lr}
 8004e1a:	4604      	mov	r4, r0
 8004e1c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e1e:	2214      	movs	r2, #20
 8004e20:	2100      	movs	r1, #0
 8004e22:	a803      	add	r0, sp, #12
 8004e24:	f001 f8d2 	bl	8005fcc <memset>
  if(i2cHandle->Instance==I2C1)
 8004e28:	6822      	ldr	r2, [r4, #0]
 8004e2a:	4b13      	ldr	r3, [pc, #76]	; (8004e78 <HAL_I2C_MspInit+0x60>)
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d121      	bne.n	8004e74 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e30:	4c12      	ldr	r4, [pc, #72]	; (8004e7c <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e32:	4813      	ldr	r0, [pc, #76]	; (8004e80 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e34:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004e36:	f043 0302 	orr.w	r3, r3, #2
 8004e3a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004e3c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	9301      	str	r3, [sp, #4]
 8004e44:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004e46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004e4a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e4c:	2312      	movs	r3, #18
 8004e4e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e50:	2301      	movs	r3, #1
 8004e52:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e54:	2303      	movs	r3, #3
 8004e56:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e58:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e5a:	2304      	movs	r3, #4
 8004e5c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e5e:	f7fc f87d 	bl	8000f5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e68:	65a3      	str	r3, [r4, #88]	; 0x58
 8004e6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e70:	9302      	str	r3, [sp, #8]
 8004e72:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004e74:	b008      	add	sp, #32
 8004e76:	bd10      	pop	{r4, pc}
 8004e78:	40005400 	.word	0x40005400
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	48000400 	.word	0x48000400

08004e84 <TEMP_HUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMP_HUM_init(void)
{
 8004e84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 8004e86:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <TEMP_HUM_init+0x24>)
 8004e88:	4908      	ldr	r1, [pc, #32]	; (8004eac <TEMP_HUM_init+0x28>)
 8004e8a:	781a      	ldrb	r2, [r3, #0]
 8004e8c:	4808      	ldr	r0, [pc, #32]	; (8004eb0 <TEMP_HUM_init+0x2c>)
 8004e8e:	9100      	str	r1, [sp, #0]
 8004e90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e94:	9302      	str	r3, [sp, #8]
 8004e96:	2301      	movs	r3, #1
 8004e98:	9301      	str	r3, [sp, #4]
 8004e9a:	21be      	movs	r1, #190	; 0xbe
 8004e9c:	f7fc fad4 	bl	8001448 <HAL_I2C_Mem_Write>
}
 8004ea0:	b005      	add	sp, #20
 8004ea2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ea6:	bf00      	nop
 8004ea8:	20000007 	.word	0x20000007
 8004eac:	20000002 	.word	0x20000002
 8004eb0:	2000232c 	.word	0x2000232c

08004eb4 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 8004eb4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 8004eb6:	4b15      	ldr	r3, [pc, #84]	; (8004f0c <PRES_init+0x58>)
 8004eb8:	4d15      	ldr	r5, [pc, #84]	; (8004f10 <PRES_init+0x5c>)
 8004eba:	781a      	ldrb	r2, [r3, #0]
 8004ebc:	4b15      	ldr	r3, [pc, #84]	; (8004f14 <PRES_init+0x60>)
 8004ebe:	9300      	str	r3, [sp, #0]
 8004ec0:	2401      	movs	r4, #1
 8004ec2:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8004ec6:	4623      	mov	r3, r4
 8004ec8:	9602      	str	r6, [sp, #8]
 8004eca:	9401      	str	r4, [sp, #4]
 8004ecc:	21ba      	movs	r1, #186	; 0xba
 8004ece:	4628      	mov	r0, r5
 8004ed0:	f7fc faba 	bl	8001448 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 8004ed4:	4b10      	ldr	r3, [pc, #64]	; (8004f18 <PRES_init+0x64>)
 8004ed6:	781a      	ldrb	r2, [r3, #0]
 8004ed8:	4b10      	ldr	r3, [pc, #64]	; (8004f1c <PRES_init+0x68>)
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	9602      	str	r6, [sp, #8]
 8004ede:	4623      	mov	r3, r4
 8004ee0:	9401      	str	r4, [sp, #4]
 8004ee2:	21ba      	movs	r1, #186	; 0xba
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	f7fc faaf 	bl	8001448 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 8004eea:	4b0d      	ldr	r3, [pc, #52]	; (8004f20 <PRES_init+0x6c>)
 8004eec:	781a      	ldrb	r2, [r3, #0]
 8004eee:	4b0d      	ldr	r3, [pc, #52]	; (8004f24 <PRES_init+0x70>)
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	9602      	str	r6, [sp, #8]
 8004ef4:	9401      	str	r4, [sp, #4]
 8004ef6:	4623      	mov	r3, r4
 8004ef8:	21ba      	movs	r1, #186	; 0xba
 8004efa:	4628      	mov	r0, r5
 8004efc:	f7fc faa4 	bl	8001448 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8004f00:	200a      	movs	r0, #10
}
 8004f02:	b004      	add	sp, #16
 8004f04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(10);
 8004f08:	f7fb bb7e 	b.w	8000608 <HAL_Delay>
 8004f0c:	20000006 	.word	0x20000006
 8004f10:	2000232c 	.word	0x2000232c
 8004f14:	20000001 	.word	0x20000001
 8004f18:	20000008 	.word	0x20000008
 8004f1c:	20000003 	.word	0x20000003
 8004f20:	20000011 	.word	0x20000011
 8004f24:	20000004 	.word	0x20000004

08004f28 <MAGN_init>:


void MAGN_init(void)
{
 8004f28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0x3C, addr_CFG_REG_A_M[0], 1, CFG_REG_A_M, 1, I2C_TIMEOUT);
 8004f2a:	4b08      	ldr	r3, [pc, #32]	; (8004f4c <MAGN_init+0x24>)
 8004f2c:	4908      	ldr	r1, [pc, #32]	; (8004f50 <MAGN_init+0x28>)
 8004f2e:	781a      	ldrb	r2, [r3, #0]
 8004f30:	4808      	ldr	r0, [pc, #32]	; (8004f54 <MAGN_init+0x2c>)
 8004f32:	9100      	str	r1, [sp, #0]
 8004f34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f38:	9302      	str	r3, [sp, #8]
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	9301      	str	r3, [sp, #4]
 8004f3e:	213c      	movs	r1, #60	; 0x3c
 8004f40:	f7fc fa82 	bl	8001448 <HAL_I2C_Mem_Write>
}
 8004f44:	b005      	add	sp, #20
 8004f46:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f4a:	bf00      	nop
 8004f4c:	20000005 	.word	0x20000005
 8004f50:	20000000 	.word	0x20000000
 8004f54:	2000232c 	.word	0x2000232c

08004f58 <GAS_Init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void GAS_Init()
{
	if (HAL_ADC_Start_IT(&hadc1)!= HAL_OK)
 8004f58:	4801      	ldr	r0, [pc, #4]	; (8004f60 <GAS_Init+0x8>)
 8004f5a:	f7fb be7b 	b.w	8000c54 <HAL_ADC_Start_IT>
 8004f5e:	bf00      	nop
 8004f60:	2000025c 	.word	0x2000025c

08004f64 <get_TEMP>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 8004f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8004f68:	4b74      	ldr	r3, [pc, #464]	; (800513c <get_TEMP+0x1d8>)
 8004f6a:	4875      	ldr	r0, [pc, #468]	; (8005140 <get_TEMP+0x1dc>)
 8004f6c:	781a      	ldrb	r2, [r3, #0]
 8004f6e:	4b75      	ldr	r3, [pc, #468]	; (8005144 <get_TEMP+0x1e0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004f70:	4e75      	ldr	r6, [pc, #468]	; (8005148 <get_TEMP+0x1e4>)
 8004f72:	4f76      	ldr	r7, [pc, #472]	; (800514c <get_TEMP+0x1e8>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8004f74:	f8df a230 	ldr.w	sl, [pc, #560]	; 80051a8 <get_TEMP+0x244>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8004f78:	f8df 9230 	ldr.w	r9, [pc, #560]	; 80051ac <get_TEMP+0x248>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8004f7c:	f8df 8230 	ldr.w	r8, [pc, #560]	; 80051b0 <get_TEMP+0x24c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8004f80:	f8df b230 	ldr.w	fp, [pc, #560]	; 80051b4 <get_TEMP+0x250>
{
 8004f84:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8004f86:	2401      	movs	r4, #1
 8004f88:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004f8c:	9502      	str	r5, [sp, #8]
 8004f8e:	9401      	str	r4, [sp, #4]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	21bf      	movs	r1, #191	; 0xbf
 8004f94:	4623      	mov	r3, r4
 8004f96:	f7fc fb0f 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 8004f9a:	4b6d      	ldr	r3, [pc, #436]	; (8005150 <get_TEMP+0x1ec>)
 8004f9c:	4868      	ldr	r0, [pc, #416]	; (8005140 <get_TEMP+0x1dc>)
 8004f9e:	781a      	ldrb	r2, [r3, #0]
 8004fa0:	4b6c      	ldr	r3, [pc, #432]	; (8005154 <get_TEMP+0x1f0>)
 8004fa2:	9502      	str	r5, [sp, #8]
 8004fa4:	9401      	str	r4, [sp, #4]
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	21bf      	movs	r1, #191	; 0xbf
 8004faa:	4623      	mov	r3, r4
 8004fac:	f7fc fb04 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 8004fb0:	4b69      	ldr	r3, [pc, #420]	; (8005158 <get_TEMP+0x1f4>)
 8004fb2:	4863      	ldr	r0, [pc, #396]	; (8005140 <get_TEMP+0x1dc>)
 8004fb4:	781a      	ldrb	r2, [r3, #0]
 8004fb6:	4b69      	ldr	r3, [pc, #420]	; (800515c <get_TEMP+0x1f8>)
 8004fb8:	9502      	str	r5, [sp, #8]
 8004fba:	9401      	str	r4, [sp, #4]
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	21bf      	movs	r1, #191	; 0xbf
 8004fc0:	4623      	mov	r3, r4
 8004fc2:	f7fc faf9 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004fc6:	7832      	ldrb	r2, [r6, #0]
 8004fc8:	485d      	ldr	r0, [pc, #372]	; (8005140 <get_TEMP+0x1dc>)
 8004fca:	9502      	str	r5, [sp, #8]
 8004fcc:	9401      	str	r4, [sp, #4]
 8004fce:	9700      	str	r7, [sp, #0]
 8004fd0:	4623      	mov	r3, r4
 8004fd2:	21bf      	movs	r1, #191	; 0xbf
 8004fd4:	f7fc faf0 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004fd8:	7832      	ldrb	r2, [r6, #0]
 8004fda:	4859      	ldr	r0, [pc, #356]	; (8005140 <get_TEMP+0x1dc>)
 8004fdc:	9502      	str	r5, [sp, #8]
 8004fde:	9401      	str	r4, [sp, #4]
 8004fe0:	9700      	str	r7, [sp, #0]
 8004fe2:	4623      	mov	r3, r4
 8004fe4:	21bf      	movs	r1, #191	; 0xbf
 8004fe6:	f7fc fae7 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8004fea:	4b5d      	ldr	r3, [pc, #372]	; (8005160 <get_TEMP+0x1fc>)
 8004fec:	4854      	ldr	r0, [pc, #336]	; (8005140 <get_TEMP+0x1dc>)
 8004fee:	781a      	ldrb	r2, [r3, #0]
 8004ff0:	9502      	str	r5, [sp, #8]
 8004ff2:	9401      	str	r4, [sp, #4]
 8004ff4:	4623      	mov	r3, r4
 8004ff6:	f8cd a000 	str.w	sl, [sp]
 8004ffa:	21bf      	movs	r1, #191	; 0xbf
 8004ffc:	f7fc fadc 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8005000:	4b58      	ldr	r3, [pc, #352]	; (8005164 <get_TEMP+0x200>)
 8005002:	484f      	ldr	r0, [pc, #316]	; (8005140 <get_TEMP+0x1dc>)
 8005004:	781a      	ldrb	r2, [r3, #0]
 8005006:	9502      	str	r5, [sp, #8]
 8005008:	9401      	str	r4, [sp, #4]
 800500a:	4623      	mov	r3, r4
 800500c:	f8cd 9000 	str.w	r9, [sp]
 8005010:	21bf      	movs	r1, #191	; 0xbf
 8005012:	f7fc fad1 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8005016:	4b54      	ldr	r3, [pc, #336]	; (8005168 <get_TEMP+0x204>)
 8005018:	4849      	ldr	r0, [pc, #292]	; (8005140 <get_TEMP+0x1dc>)
 800501a:	781a      	ldrb	r2, [r3, #0]
 800501c:	4b53      	ldr	r3, [pc, #332]	; (800516c <get_TEMP+0x208>)
 800501e:	9502      	str	r5, [sp, #8]
 8005020:	9401      	str	r4, [sp, #4]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	21bf      	movs	r1, #191	; 0xbf
 8005026:	4623      	mov	r3, r4
 8005028:	f7fc fac6 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 800502c:	4b50      	ldr	r3, [pc, #320]	; (8005170 <get_TEMP+0x20c>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800502e:	4e51      	ldr	r6, [pc, #324]	; (8005174 <get_TEMP+0x210>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8005030:	781a      	ldrb	r2, [r3, #0]
 8005032:	4843      	ldr	r0, [pc, #268]	; (8005140 <get_TEMP+0x1dc>)
 8005034:	9502      	str	r5, [sp, #8]
 8005036:	9401      	str	r4, [sp, #4]
 8005038:	4623      	mov	r3, r4
 800503a:	f8cd 8000 	str.w	r8, [sp]
 800503e:	21bf      	movs	r1, #191	; 0xbf
 8005040:	f7fc faba 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8005044:	9600      	str	r6, [sp, #0]
 8005046:	f89b 2000 	ldrb.w	r2, [fp]
 800504a:	9502      	str	r5, [sp, #8]
 800504c:	9401      	str	r4, [sp, #4]
 800504e:	4623      	mov	r3, r4
 8005050:	21bf      	movs	r1, #191	; 0xbf
 8005052:	483b      	ldr	r0, [pc, #236]	; (8005140 <get_TEMP+0x1dc>)
 8005054:	f7fc fab0 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8005058:	9600      	str	r6, [sp, #0]
 800505a:	f89b 2000 	ldrb.w	r2, [fp]
 800505e:	9502      	str	r5, [sp, #8]
 8005060:	9401      	str	r4, [sp, #4]
 8005062:	4623      	mov	r3, r4
 8005064:	21bf      	movs	r1, #191	; 0xbf
 8005066:	4836      	ldr	r0, [pc, #216]	; (8005140 <get_TEMP+0x1dc>)
 8005068:	4d36      	ldr	r5, [pc, #216]	; (8005144 <get_TEMP+0x1e0>)
 800506a:	f7fc faa5 	bl	80015b8 <HAL_I2C_Mem_Read>

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 800506e:	783b      	ldrb	r3, [r7, #0]
 8005070:	f89a 0000 	ldrb.w	r0, [sl]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005074:	4a3d      	ldr	r2, [pc, #244]	; (800516c <get_TEMP+0x208>)
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8005076:	7831      	ldrb	r1, [r6, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005078:	7814      	ldrb	r4, [r2, #0]
 800507a:	4a38      	ldr	r2, [pc, #224]	; (800515c <get_TEMP+0x1f8>)
	T_OUT[0]	= est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 800507c:	782d      	ldrb	r5, [r5, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 800507e:	7812      	ldrb	r2, [r2, #0]
 8005080:	4f34      	ldr	r7, [pc, #208]	; (8005154 <get_TEMP+0x1f0>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8005082:	eb00 2003 	add.w	r0, r0, r3, lsl #8
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005086:	f899 3000 	ldrb.w	r3, [r9]
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 800508a:	b280      	uxth	r0, r0
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 800508c:	eb04 2403 	add.w	r4, r4, r3, lsl #8
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8005090:	f898 3000 	ldrb.w	r3, [r8]
	if (valeur>=0x8000){
 8005094:	f410 4f00 	tst.w	r0, #32768	; 0x8000
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8005098:	b2a4      	uxth	r4, r4
		valeur=~valeur+1;
 800509a:	bf18      	it	ne
 800509c:	4240      	negne	r0, r0
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 800509e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
	T0_OUT[0] 	= est_negatif(T0_OUT[0]);
 80050a2:	4b35      	ldr	r3, [pc, #212]	; (8005178 <get_TEMP+0x214>)
		valeur=~valeur+1;
 80050a4:	bf18      	it	ne
 80050a6:	b280      	uxthne	r0, r0
	if (valeur>=0x8000){
 80050a8:	0426      	lsls	r6, r4, #16
	T0_OUT[0] 	= est_negatif(T0_OUT[0]);
 80050aa:	8018      	strh	r0, [r3, #0]
		valeur=~valeur+1;
 80050ac:	bf48      	it	mi
 80050ae:	4264      	negmi	r4, r4
	T1_OUT[0]	= est_negatif(T1_OUT[0]);
 80050b0:	4b32      	ldr	r3, [pc, #200]	; (800517c <get_TEMP+0x218>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80050b2:	4e33      	ldr	r6, [pc, #204]	; (8005180 <get_TEMP+0x21c>)
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80050b4:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 80050b6:	bf48      	it	mi
 80050b8:	b2a4      	uxthmi	r4, r4
	T1_OUT[0]	= est_negatif(T1_OUT[0]);
 80050ba:	801c      	strh	r4, [r3, #0]
	if (valeur>=0x8000){
 80050bc:	040b      	lsls	r3, r1, #16
		valeur=~valeur+1;
 80050be:	bf48      	it	mi
 80050c0:	4249      	negmi	r1, r1
	T_OUT[0]	= est_negatif(T_OUT[0]);
 80050c2:	4b30      	ldr	r3, [pc, #192]	; (8005184 <get_TEMP+0x220>)
		valeur=~valeur+1;
 80050c4:	bf48      	it	mi
 80050c6:	b289      	uxthmi	r1, r1
	T_OUT[0]	= est_negatif(T_OUT[0]);
 80050c8:	8019      	strh	r1, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80050ca:	f002 0303 	and.w	r3, r2, #3
 80050ce:	7033      	strb	r3, [r6, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80050d0:	f3c2 0681 	ubfx	r6, r2, #2, #2
 80050d4:	4a2c      	ldr	r2, [pc, #176]	; (8005188 <get_TEMP+0x224>)
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80050d6:	eb05 2503 	add.w	r5, r5, r3, lsl #8
 80050da:	4b2c      	ldr	r3, [pc, #176]	; (800518c <get_TEMP+0x228>)
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80050dc:	7016      	strb	r6, [r2, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 80050de:	783a      	ldrb	r2, [r7, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80050e0:	801d      	strh	r5, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 80050e2:	4b2b      	ldr	r3, [pc, #172]	; (8005190 <get_TEMP+0x22c>)
 80050e4:	eb02 2206 	add.w	r2, r2, r6, lsl #8
 80050e8:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 80050ea:	4b2a      	ldr	r3, [pc, #168]	; (8005194 <get_TEMP+0x230>)
 80050ec:	08ed      	lsrs	r5, r5, #3
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80050ee:	1a09      	subs	r1, r1, r0
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 80050f0:	801d      	strh	r5, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80050f2:	b209      	sxth	r1, r1
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80050f4:	4b28      	ldr	r3, [pc, #160]	; (8005198 <get_TEMP+0x234>)
 80050f6:	08d2      	lsrs	r2, r2, #3
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80050f8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80050fc:	801a      	strh	r2, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80050fe:	0049      	lsls	r1, r1, #1
 8005100:	1b53      	subs	r3, r2, r5
 8005102:	1a20      	subs	r0, r4, r0
 8005104:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8005108:	434b      	muls	r3, r1
 800510a:	b200      	sxth	r0, r0
 800510c:	4a23      	ldr	r2, [pc, #140]	; (800519c <get_TEMP+0x238>)
 800510e:	fb93 f3f0 	sdiv	r3, r3, r0

	temp16u[0] = temp16[0]/10;
 8005112:	4923      	ldr	r1, [pc, #140]	; (80051a0 <get_TEMP+0x23c>)
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8005114:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8005118:	b29b      	uxth	r3, r3
 800511a:	8013      	strh	r3, [r2, #0]
	temp16u[0] = temp16[0]/10;
 800511c:	220a      	movs	r2, #10
 800511e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005122:	800a      	strh	r2, [r1, #0]
	temp16d[0] = temp16[0] - temp16u[0]*10;
 8005124:	ebc2 3142 	rsb	r1, r2, r2, lsl #13
 8005128:	ebc2 0281 	rsb	r2, r2, r1, lsl #2
 800512c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8005130:	4a1c      	ldr	r2, [pc, #112]	; (80051a4 <get_TEMP+0x240>)
 8005132:	8013      	strh	r3, [r2, #0]

}
 8005134:	b005      	add	sp, #20
 8005136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800513a:	bf00      	nop
 800513c:	20000021 	.word	0x20000021
 8005140:	2000232c 	.word	0x2000232c
 8005144:	20004421 	.word	0x20004421
 8005148:	2000001e 	.word	0x2000001e
 800514c:	20004426 	.word	0x20004426
 8005150:	20000024 	.word	0x20000024
 8005154:	20004420 	.word	0x20004420
 8005158:	20000020 	.word	0x20000020
 800515c:	20004442 	.word	0x20004442
 8005160:	2000001f 	.word	0x2000001f
 8005164:	20000022 	.word	0x20000022
 8005168:	20000023 	.word	0x20000023
 800516c:	20004408 	.word	0x20004408
 8005170:	20000025 	.word	0x20000025
 8005174:	20002382 	.word	0x20002382
 8005178:	2000443e 	.word	0x2000443e
 800517c:	20004452 	.word	0x20004452
 8005180:	20004446 	.word	0x20004446
 8005184:	2000448c 	.word	0x2000448c
 8005188:	2000237c 	.word	0x2000237c
 800518c:	2000440a 	.word	0x2000440a
 8005190:	20004428 	.word	0x20004428
 8005194:	20004488 	.word	0x20004488
 8005198:	2000238c 	.word	0x2000238c
 800519c:	20004444 	.word	0x20004444
 80051a0:	20002378 	.word	0x20002378
 80051a4:	20004470 	.word	0x20004470
 80051a8:	2000237e 	.word	0x2000237e
 80051ac:	20002386 	.word	0x20002386
 80051b0:	20004450 	.word	0x20004450
 80051b4:	20000026 	.word	0x20000026

080051b8 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 80051b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 80051bc:	4b4a      	ldr	r3, [pc, #296]	; (80052e8 <get_HUM+0x130>)
 80051be:	4d4b      	ldr	r5, [pc, #300]	; (80052ec <get_HUM+0x134>)
 80051c0:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8005334 <get_HUM+0x17c>
 80051c4:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80051c6:	4f4a      	ldr	r7, [pc, #296]	; (80052f0 <get_HUM+0x138>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 80051c8:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8005338 <get_HUM+0x180>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 80051cc:	f8df a16c 	ldr.w	sl, [pc, #364]	; 800533c <get_HUM+0x184>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 80051d0:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8005340 <get_HUM+0x188>
{
 80051d4:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 80051d6:	2401      	movs	r4, #1
 80051d8:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80051dc:	9602      	str	r6, [sp, #8]
 80051de:	9401      	str	r4, [sp, #4]
 80051e0:	4623      	mov	r3, r4
 80051e2:	f8cd 8000 	str.w	r8, [sp]
 80051e6:	21bf      	movs	r1, #191	; 0xbf
 80051e8:	4628      	mov	r0, r5
 80051ea:	f7fc f9e5 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 80051ee:	4b41      	ldr	r3, [pc, #260]	; (80052f4 <get_HUM+0x13c>)
 80051f0:	781a      	ldrb	r2, [r3, #0]
 80051f2:	4b41      	ldr	r3, [pc, #260]	; (80052f8 <get_HUM+0x140>)
 80051f4:	9602      	str	r6, [sp, #8]
 80051f6:	9401      	str	r4, [sp, #4]
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	21bf      	movs	r1, #191	; 0xbf
 80051fc:	4623      	mov	r3, r4
 80051fe:	4628      	mov	r0, r5
 8005200:	f7fc f9da 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8005204:	4b3d      	ldr	r3, [pc, #244]	; (80052fc <get_HUM+0x144>)
 8005206:	21bf      	movs	r1, #191	; 0xbf
 8005208:	781a      	ldrb	r2, [r3, #0]
 800520a:	9602      	str	r6, [sp, #8]
 800520c:	9401      	str	r4, [sp, #4]
 800520e:	4623      	mov	r3, r4
 8005210:	9700      	str	r7, [sp, #0]
 8005212:	4628      	mov	r0, r5
 8005214:	f7fc f9d0 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8005218:	4b39      	ldr	r3, [pc, #228]	; (8005300 <get_HUM+0x148>)
 800521a:	21bf      	movs	r1, #191	; 0xbf
 800521c:	781a      	ldrb	r2, [r3, #0]
 800521e:	9602      	str	r6, [sp, #8]
 8005220:	9401      	str	r4, [sp, #4]
 8005222:	4623      	mov	r3, r4
 8005224:	9700      	str	r7, [sp, #0]
 8005226:	4628      	mov	r0, r5
 8005228:	f7fc f9c6 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 800522c:	4b35      	ldr	r3, [pc, #212]	; (8005304 <get_HUM+0x14c>)
 800522e:	21bf      	movs	r1, #191	; 0xbf
 8005230:	781a      	ldrb	r2, [r3, #0]
 8005232:	9602      	str	r6, [sp, #8]
 8005234:	9401      	str	r4, [sp, #4]
 8005236:	4623      	mov	r3, r4
 8005238:	f8cd b000 	str.w	fp, [sp]
 800523c:	4628      	mov	r0, r5
 800523e:	f7fc f9bb 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8005242:	4b31      	ldr	r3, [pc, #196]	; (8005308 <get_HUM+0x150>)
 8005244:	21bf      	movs	r1, #191	; 0xbf
 8005246:	781a      	ldrb	r2, [r3, #0]
 8005248:	9602      	str	r6, [sp, #8]
 800524a:	9401      	str	r4, [sp, #4]
 800524c:	4623      	mov	r3, r4
 800524e:	f8cd a000 	str.w	sl, [sp]
 8005252:	4628      	mov	r0, r5
 8005254:	f7fc f9b0 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8005258:	4b2c      	ldr	r3, [pc, #176]	; (800530c <get_HUM+0x154>)
 800525a:	21bf      	movs	r1, #191	; 0xbf
 800525c:	781a      	ldrb	r2, [r3, #0]
 800525e:	9602      	str	r6, [sp, #8]
 8005260:	9401      	str	r4, [sp, #4]
 8005262:	4623      	mov	r3, r4
 8005264:	f8cd 9000 	str.w	r9, [sp]
 8005268:	4628      	mov	r0, r5
 800526a:	f7fc f9a5 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 800526e:	4b28      	ldr	r3, [pc, #160]	; (8005310 <get_HUM+0x158>)
 8005270:	781a      	ldrb	r2, [r3, #0]
 8005272:	9602      	str	r6, [sp, #8]
 8005274:	4e27      	ldr	r6, [pc, #156]	; (8005314 <get_HUM+0x15c>)
 8005276:	9401      	str	r4, [sp, #4]
 8005278:	4623      	mov	r3, r4
 800527a:	9600      	str	r6, [sp, #0]
 800527c:	21bf      	movs	r1, #191	; 0xbf
 800527e:	4628      	mov	r0, r5
 8005280:	f7fc f99a 	bl	80015b8 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 8005284:	7838      	ldrb	r0, [r7, #0]
 8005286:	4b24      	ldr	r3, [pc, #144]	; (8005318 <get_HUM+0x160>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8005288:	4a24      	ldr	r2, [pc, #144]	; (800531c <get_HUM+0x164>)

	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 800528a:	f899 1000 	ldrb.w	r1, [r9]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 800528e:	f898 5000 	ldrb.w	r5, [r8]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 8005292:	40e0      	lsrs	r0, r4
 8005294:	8018      	strh	r0, [r3, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8005296:	4b22      	ldr	r3, [pc, #136]	; (8005320 <get_HUM+0x168>)
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	40e3      	lsrs	r3, r4
 800529c:	8013      	strh	r3, [r2, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 800529e:	f89b 4000 	ldrb.w	r4, [fp]
 80052a2:	f89a 2000 	ldrb.w	r2, [sl]
 80052a6:	eb02 2204 	add.w	r2, r2, r4, lsl #8
 80052aa:	b294      	uxth	r4, r2
 80052ac:	4a1d      	ldr	r2, [pc, #116]	; (8005324 <get_HUM+0x16c>)
 80052ae:	8014      	strh	r4, [r2, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 80052b0:	7832      	ldrb	r2, [r6, #0]
 80052b2:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 80052b6:	491c      	ldr	r1, [pc, #112]	; (8005328 <get_HUM+0x170>)
 80052b8:	b292      	uxth	r2, r2
 80052ba:	800a      	strh	r2, [r1, #0]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 80052bc:	490e      	ldr	r1, [pc, #56]	; (80052f8 <get_HUM+0x140>)
 80052be:	7809      	ldrb	r1, [r1, #0]
 80052c0:	eb01 2105 	add.w	r1, r1, r5, lsl #8
 80052c4:	4d19      	ldr	r5, [pc, #100]	; (800532c <get_HUM+0x174>)
 80052c6:	b289      	uxth	r1, r1
 80052c8:	8029      	strh	r1, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = ((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0]))+(int16_t)(H0_rH[0]);
 80052ca:	1a1b      	subs	r3, r3, r0
 80052cc:	1b09      	subs	r1, r1, r4
 80052ce:	1b12      	subs	r2, r2, r4
 80052d0:	fb13 f301 	smulbb	r3, r3, r1
 80052d4:	b212      	sxth	r2, r2
 80052d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80052da:	4a15      	ldr	r2, [pc, #84]	; (8005330 <get_HUM+0x178>)
 80052dc:	4403      	add	r3, r0
 80052de:	8013      	strh	r3, [r2, #0]
}
 80052e0:	b005      	add	sp, #20
 80052e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052e6:	bf00      	nop
 80052e8:	2000000f 	.word	0x2000000f
 80052ec:	2000232c 	.word	0x2000232c
 80052f0:	2000448a 	.word	0x2000448a
 80052f4:	20000010 	.word	0x20000010
 80052f8:	20004499 	.word	0x20004499
 80052fc:	2000000b 	.word	0x2000000b
 8005300:	2000000e 	.word	0x2000000e
 8005304:	20000009 	.word	0x20000009
 8005308:	2000000a 	.word	0x2000000a
 800530c:	2000000c 	.word	0x2000000c
 8005310:	2000000d 	.word	0x2000000d
 8005314:	2000237d 	.word	0x2000237d
 8005318:	200043f4 	.word	0x200043f4
 800531c:	20002380 	.word	0x20002380
 8005320:	20004454 	.word	0x20004454
 8005324:	2000444c 	.word	0x2000444c
 8005328:	200044aa 	.word	0x200044aa
 800532c:	20002388 	.word	0x20002388
 8005330:	2000448e 	.word	0x2000448e
 8005334:	20004455 	.word	0x20004455
 8005338:	20004486 	.word	0x20004486
 800533c:	2000238a 	.word	0x2000238a
 8005340:	20002387 	.word	0x20002387

08005344 <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 8005344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8005348:	4b37      	ldr	r3, [pc, #220]	; (8005428 <get_PRES+0xe4>)
 800534a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8005458 <get_PRES+0x114>
 800534e:	4d37      	ldr	r5, [pc, #220]	; (800542c <get_PRES+0xe8>)
 8005350:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8005352:	4e37      	ldr	r6, [pc, #220]	; (8005430 <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8005354:	4f37      	ldr	r7, [pc, #220]	; (8005434 <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8005356:	f8df 8104 	ldr.w	r8, [pc, #260]	; 800545c <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 800535a:	f8df b104 	ldr.w	fp, [pc, #260]	; 8005460 <get_PRES+0x11c>
{
 800535e:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8005360:	2401      	movs	r4, #1
 8005362:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8005366:	f8cd a008 	str.w	sl, [sp, #8]
 800536a:	4623      	mov	r3, r4
 800536c:	9401      	str	r4, [sp, #4]
 800536e:	9500      	str	r5, [sp, #0]
 8005370:	21bb      	movs	r1, #187	; 0xbb
 8005372:	4648      	mov	r0, r9
 8005374:	f7fc f920 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8005378:	4b2f      	ldr	r3, [pc, #188]	; (8005438 <get_PRES+0xf4>)
 800537a:	21bb      	movs	r1, #187	; 0xbb
 800537c:	781a      	ldrb	r2, [r3, #0]
 800537e:	f8cd a008 	str.w	sl, [sp, #8]
 8005382:	4623      	mov	r3, r4
 8005384:	9401      	str	r4, [sp, #4]
 8005386:	9600      	str	r6, [sp, #0]
 8005388:	4648      	mov	r0, r9
 800538a:	f7fc f915 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 800538e:	4b2b      	ldr	r3, [pc, #172]	; (800543c <get_PRES+0xf8>)
 8005390:	21bb      	movs	r1, #187	; 0xbb
 8005392:	781a      	ldrb	r2, [r3, #0]
 8005394:	f8cd a008 	str.w	sl, [sp, #8]
 8005398:	4623      	mov	r3, r4
 800539a:	9401      	str	r4, [sp, #4]
 800539c:	9700      	str	r7, [sp, #0]
 800539e:	4648      	mov	r0, r9
 80053a0:	f7fc f90a 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 80053a4:	4b26      	ldr	r3, [pc, #152]	; (8005440 <get_PRES+0xfc>)
 80053a6:	21bb      	movs	r1, #187	; 0xbb
 80053a8:	781a      	ldrb	r2, [r3, #0]
 80053aa:	f8cd a008 	str.w	sl, [sp, #8]
 80053ae:	4623      	mov	r3, r4
 80053b0:	9401      	str	r4, [sp, #4]
 80053b2:	f8cd 8000 	str.w	r8, [sp]
 80053b6:	4648      	mov	r0, r9
 80053b8:	f7fc f8fe 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 80053bc:	4b21      	ldr	r3, [pc, #132]	; (8005444 <get_PRES+0x100>)
 80053be:	21bb      	movs	r1, #187	; 0xbb
 80053c0:	781a      	ldrb	r2, [r3, #0]
 80053c2:	f8cd a008 	str.w	sl, [sp, #8]
 80053c6:	4623      	mov	r3, r4
 80053c8:	9401      	str	r4, [sp, #4]
 80053ca:	f8cd b000 	str.w	fp, [sp]
 80053ce:	4648      	mov	r0, r9
 80053d0:	f7fc f8f2 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 80053d4:	4b1c      	ldr	r3, [pc, #112]	; (8005448 <get_PRES+0x104>)
 80053d6:	781a      	ldrb	r2, [r3, #0]
 80053d8:	f8cd a008 	str.w	sl, [sp, #8]
 80053dc:	f8df a084 	ldr.w	sl, [pc, #132]	; 8005464 <get_PRES+0x120>
 80053e0:	9401      	str	r4, [sp, #4]
 80053e2:	4623      	mov	r3, r4
 80053e4:	f8cd a000 	str.w	sl, [sp]
 80053e8:	21bb      	movs	r1, #187	; 0xbb
 80053ea:	4648      	mov	r0, r9
 80053ec:	f7fc f8e4 	bl	80015b8 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 80053f0:	f89b 3000 	ldrb.w	r3, [fp]
 80053f4:	f89a 2000 	ldrb.w	r2, [sl]
 80053f8:	021b      	lsls	r3, r3, #8
 80053fa:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80053fe:	f898 2000 	ldrb.w	r2, [r8]
 8005402:	4413      	add	r3, r2
 8005404:	4a11      	ldr	r2, [pc, #68]	; (800544c <get_PRES+0x108>)
 8005406:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 8005408:	7833      	ldrb	r3, [r6, #0]
 800540a:	783a      	ldrb	r2, [r7, #0]
 800540c:	021b      	lsls	r3, r3, #8
 800540e:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8005412:	782a      	ldrb	r2, [r5, #0]
 8005414:	4413      	add	r3, r2
 8005416:	4a0e      	ldr	r2, [pc, #56]	; (8005450 <get_PRES+0x10c>)
 8005418:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 800541a:	4a0e      	ldr	r2, [pc, #56]	; (8005454 <get_PRES+0x110>)
 800541c:	0b1b      	lsrs	r3, r3, #12
 800541e:	6013      	str	r3, [r2, #0]
}
 8005420:	b005      	add	sp, #20
 8005422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005426:	bf00      	nop
 8005428:	2000001d 	.word	0x2000001d
 800542c:	200043f6 	.word	0x200043f6
 8005430:	20004427 	.word	0x20004427
 8005434:	20004404 	.word	0x20004404
 8005438:	2000001c 	.word	0x2000001c
 800543c:	2000001b 	.word	0x2000001b
 8005440:	2000001a 	.word	0x2000001a
 8005444:	20000019 	.word	0x20000019
 8005448:	20000018 	.word	0x20000018
 800544c:	20004448 	.word	0x20004448
 8005450:	20004494 	.word	0x20004494
 8005454:	20004400 	.word	0x20004400
 8005458:	2000232c 	.word	0x2000232c
 800545c:	200044a8 	.word	0x200044a8
 8005460:	20004422 	.word	0x20004422
 8005464:	2000448b 	.word	0x2000448b

08005468 <get_MAGN>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_MAGN(void)
{
 8005468:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_L_REG_M[0], 1, OUTX_L_REG_M, 1, I2C_TIMEOUT);
 800546c:	4b3f      	ldr	r3, [pc, #252]	; (800556c <get_MAGN+0x104>)
 800546e:	f8df 9134 	ldr.w	r9, [pc, #308]	; 80055a4 <get_MAGN+0x13c>
 8005472:	781a      	ldrb	r2, [r3, #0]
 8005474:	483e      	ldr	r0, [pc, #248]	; (8005570 <get_MAGN+0x108>)
 8005476:	f8cd 9000 	str.w	r9, [sp]
 800547a:	2401      	movs	r4, #1
 800547c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8005480:	4623      	mov	r3, r4
 8005482:	9502      	str	r5, [sp, #8]
 8005484:	9401      	str	r4, [sp, #4]
 8005486:	213d      	movs	r1, #61	; 0x3d
 8005488:	f7fc f896 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_H_REG_M[0], 1, OUTX_H_REG_M, 1, I2C_TIMEOUT);
 800548c:	4b39      	ldr	r3, [pc, #228]	; (8005574 <get_MAGN+0x10c>)
 800548e:	f8df a118 	ldr.w	sl, [pc, #280]	; 80055a8 <get_MAGN+0x140>
 8005492:	781a      	ldrb	r2, [r3, #0]
 8005494:	4836      	ldr	r0, [pc, #216]	; (8005570 <get_MAGN+0x108>)
 8005496:	9502      	str	r5, [sp, #8]
 8005498:	4623      	mov	r3, r4
 800549a:	9401      	str	r4, [sp, #4]
 800549c:	f8cd a000 	str.w	sl, [sp]
 80054a0:	213d      	movs	r1, #61	; 0x3d
 80054a2:	f7fc f889 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_L_REG_M[0], 1, OUTY_L_REG_M, 1, I2C_TIMEOUT);
 80054a6:	4b34      	ldr	r3, [pc, #208]	; (8005578 <get_MAGN+0x110>)
 80054a8:	4f34      	ldr	r7, [pc, #208]	; (800557c <get_MAGN+0x114>)
 80054aa:	781a      	ldrb	r2, [r3, #0]
 80054ac:	4830      	ldr	r0, [pc, #192]	; (8005570 <get_MAGN+0x108>)
 80054ae:	9502      	str	r5, [sp, #8]
 80054b0:	4623      	mov	r3, r4
 80054b2:	9401      	str	r4, [sp, #4]
 80054b4:	9700      	str	r7, [sp, #0]
 80054b6:	213d      	movs	r1, #61	; 0x3d
 80054b8:	f7fc f87e 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_H_REG_M[0], 1, OUTY_H_REG_M, 1, I2C_TIMEOUT);
 80054bc:	4b30      	ldr	r3, [pc, #192]	; (8005580 <get_MAGN+0x118>)
 80054be:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 80055ac <get_MAGN+0x144>
 80054c2:	781a      	ldrb	r2, [r3, #0]
 80054c4:	482a      	ldr	r0, [pc, #168]	; (8005570 <get_MAGN+0x108>)
 80054c6:	9502      	str	r5, [sp, #8]
 80054c8:	4623      	mov	r3, r4
 80054ca:	9401      	str	r4, [sp, #4]
 80054cc:	f8cd 8000 	str.w	r8, [sp]
 80054d0:	213d      	movs	r1, #61	; 0x3d
 80054d2:	f7fc f871 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_L_REG_M[0], 1, OUTZ_L_REG_M, 1, I2C_TIMEOUT);
 80054d6:	4b2b      	ldr	r3, [pc, #172]	; (8005584 <get_MAGN+0x11c>)
 80054d8:	4e2b      	ldr	r6, [pc, #172]	; (8005588 <get_MAGN+0x120>)
 80054da:	781a      	ldrb	r2, [r3, #0]
 80054dc:	4824      	ldr	r0, [pc, #144]	; (8005570 <get_MAGN+0x108>)
 80054de:	9502      	str	r5, [sp, #8]
 80054e0:	4623      	mov	r3, r4
 80054e2:	9401      	str	r4, [sp, #4]
 80054e4:	9600      	str	r6, [sp, #0]
 80054e6:	213d      	movs	r1, #61	; 0x3d
 80054e8:	f7fc f866 	bl	80015b8 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_H_REG_M[0], 1, OUTZ_H_REG_M, 1, I2C_TIMEOUT);
 80054ec:	4b27      	ldr	r3, [pc, #156]	; (800558c <get_MAGN+0x124>)
 80054ee:	4820      	ldr	r0, [pc, #128]	; (8005570 <get_MAGN+0x108>)
 80054f0:	781a      	ldrb	r2, [r3, #0]
 80054f2:	9502      	str	r5, [sp, #8]
 80054f4:	4d26      	ldr	r5, [pc, #152]	; (8005590 <get_MAGN+0x128>)
 80054f6:	9401      	str	r4, [sp, #4]
 80054f8:	4623      	mov	r3, r4
 80054fa:	9500      	str	r5, [sp, #0]
 80054fc:	213d      	movs	r1, #61	; 0x3d
 80054fe:	f7fc f85b 	bl	80015b8 <HAL_I2C_Mem_Read>

	//CONCATENATION
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8005502:	f89a 2000 	ldrb.w	r2, [sl]
 8005506:	f899 3000 	ldrb.w	r3, [r9]
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 800550a:	7839      	ldrb	r1, [r7, #0]
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 800550c:	7828      	ldrb	r0, [r5, #0]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 800550e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8005512:	f898 2000 	ldrb.w	r2, [r8]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8005516:	b29b      	uxth	r3, r3
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8005518:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 800551c:	7832      	ldrb	r2, [r6, #0]
	if (valeur>=0x8000){
 800551e:	041d      	lsls	r5, r3, #16
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8005520:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 8005522:	bf48      	it	mi
 8005524:	425b      	negmi	r3, r3
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8005526:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	//GESTION VALEURS NEGATIVES
	magnX16[0]	= est_negatif(magnX16[0]);
 800552a:	481a      	ldr	r0, [pc, #104]	; (8005594 <get_MAGN+0x12c>)
		valeur=~valeur+1;
 800552c:	bf48      	it	mi
 800552e:	b29b      	uxthmi	r3, r3
	if (valeur>=0x8000){
 8005530:	040c      	lsls	r4, r1, #16
	magnX16[0]	= est_negatif(magnX16[0]);
 8005532:	8003      	strh	r3, [r0, #0]
		valeur=~valeur+1;
 8005534:	bf48      	it	mi
 8005536:	4249      	negmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8005538:	4817      	ldr	r0, [pc, #92]	; (8005598 <get_MAGN+0x130>)
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 800553a:	b292      	uxth	r2, r2
		valeur=~valeur+1;
 800553c:	bf48      	it	mi
 800553e:	b289      	uxthmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8005540:	8001      	strh	r1, [r0, #0]
	if (valeur>=0x8000){
 8005542:	0410      	lsls	r0, r2, #16
		valeur=~valeur+1;
 8005544:	bf48      	it	mi
 8005546:	4252      	negmi	r2, r2
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8005548:	4814      	ldr	r0, [pc, #80]	; (800559c <get_MAGN+0x134>)
		valeur=~valeur+1;
 800554a:	bf48      	it	mi
 800554c:	b292      	uxthmi	r2, r2

	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 800554e:	f083 0302 	eor.w	r3, r3, #2
 8005552:	f081 0102 	eor.w	r1, r1, #2
 8005556:	4419      	add	r1, r3
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8005558:	8002      	strh	r2, [r0, #0]
	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 800555a:	4b11      	ldr	r3, [pc, #68]	; (80055a0 <get_MAGN+0x138>)
 800555c:	f082 0202 	eor.w	r2, r2, #2
 8005560:	440a      	add	r2, r1
 8005562:	801a      	strh	r2, [r3, #0]

}
 8005564:	b004      	add	sp, #16
 8005566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800556a:	bf00      	nop
 800556c:	20000013 	.word	0x20000013
 8005570:	2000232c 	.word	0x2000232c
 8005574:	20000012 	.word	0x20000012
 8005578:	20000015 	.word	0x20000015
 800557c:	20004493 	.word	0x20004493
 8005580:	20000014 	.word	0x20000014
 8005584:	20000017 	.word	0x20000017
 8005588:	200044ac 	.word	0x200044ac
 800558c:	20000016 	.word	0x20000016
 8005590:	20004451 	.word	0x20004451
 8005594:	20004406 	.word	0x20004406
 8005598:	2000444e 	.word	0x2000444e
 800559c:	20002384 	.word	0x20002384
 80055a0:	2000237a 	.word	0x2000237a
 80055a4:	200043f7 	.word	0x200043f7
 80055a8:	20004423 	.word	0x20004423
 80055ac:	20004498 	.word	0x20004498

080055b0 <get_GAS>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_GAS(void)
{
 80055b0:	b508      	push	{r3, lr}
	gas16[0] = HAL_ADC_GetValue(&hadc1);
 80055b2:	4803      	ldr	r0, [pc, #12]	; (80055c0 <get_GAS+0x10>)
 80055b4:	f7fb f930 	bl	8000818 <HAL_ADC_GetValue>
 80055b8:	4b02      	ldr	r3, [pc, #8]	; (80055c4 <get_GAS+0x14>)
 80055ba:	8018      	strh	r0, [r3, #0]
 80055bc:	bd08      	pop	{r3, pc}
 80055be:	bf00      	nop
 80055c0:	2000025c 	.word	0x2000025c
 80055c4:	20004440 	.word	0x20004440

080055c8 <SD_SENSORS>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////



void SD_SENSORS(uint32_t lon32, uint32_t lat32, uint32_t alt32)
{
 80055c8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

	itoa(temp16u[0],temp_u_char,10);
 80055ca:	4b8f      	ldr	r3, [pc, #572]	; (8005808 <SD_SENSORS+0x240>)
{
 80055cc:	460c      	mov	r4, r1
 80055ce:	4606      	mov	r6, r0
 80055d0:	4615      	mov	r5, r2
	itoa(temp16u[0],temp_u_char,10);
 80055d2:	498e      	ldr	r1, [pc, #568]	; (800580c <SD_SENSORS+0x244>)
 80055d4:	8818      	ldrh	r0, [r3, #0]
 80055d6:	220a      	movs	r2, #10
 80055d8:	f000 fcf6 	bl	8005fc8 <itoa>
	itoa(temp16d[0],temp_d_char,10);
 80055dc:	4b8c      	ldr	r3, [pc, #560]	; (8005810 <SD_SENSORS+0x248>)
 80055de:	498d      	ldr	r1, [pc, #564]	; (8005814 <SD_SENSORS+0x24c>)
 80055e0:	8818      	ldrh	r0, [r3, #0]
 80055e2:	220a      	movs	r2, #10
 80055e4:	f000 fcf0 	bl	8005fc8 <itoa>

	itoa(hum16[0],hum_char,10);
 80055e8:	4b8b      	ldr	r3, [pc, #556]	; (8005818 <SD_SENSORS+0x250>)
 80055ea:	498c      	ldr	r1, [pc, #560]	; (800581c <SD_SENSORS+0x254>)
 80055ec:	8818      	ldrh	r0, [r3, #0]
 80055ee:	220a      	movs	r2, #10
 80055f0:	f000 fcea 	bl	8005fc8 <itoa>

	itoa(pres32[0],pres_char,10);
 80055f4:	4b8a      	ldr	r3, [pc, #552]	; (8005820 <SD_SENSORS+0x258>)
 80055f6:	498b      	ldr	r1, [pc, #556]	; (8005824 <SD_SENSORS+0x25c>)
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	220a      	movs	r2, #10
 80055fc:	f000 fce4 	bl	8005fc8 <itoa>

	itoa(magn16[0],magn_char,10);
 8005600:	4b89      	ldr	r3, [pc, #548]	; (8005828 <SD_SENSORS+0x260>)
 8005602:	498a      	ldr	r1, [pc, #552]	; (800582c <SD_SENSORS+0x264>)
 8005604:	8818      	ldrh	r0, [r3, #0]
 8005606:	220a      	movs	r2, #10
 8005608:	f000 fcde 	bl	8005fc8 <itoa>

	itoa(gas16[0],gas_char, 10);
 800560c:	4b88      	ldr	r3, [pc, #544]	; (8005830 <SD_SENSORS+0x268>)
 800560e:	4989      	ldr	r1, [pc, #548]	; (8005834 <SD_SENSORS+0x26c>)
 8005610:	8818      	ldrh	r0, [r3, #0]
 8005612:	220a      	movs	r2, #10
 8005614:	f000 fcd8 	bl	8005fc8 <itoa>

	uint32_t alti32 = alt32/100;
	itoa(lon32,lon_char,10);
 8005618:	220a      	movs	r2, #10
 800561a:	4987      	ldr	r1, [pc, #540]	; (8005838 <SD_SENSORS+0x270>)
 800561c:	4630      	mov	r0, r6
 800561e:	f000 fcd3 	bl	8005fc8 <itoa>
	itoa(lat32,lat_char,10);
 8005622:	220a      	movs	r2, #10
 8005624:	4985      	ldr	r1, [pc, #532]	; (800583c <SD_SENSORS+0x274>)
 8005626:	4620      	mov	r0, r4
 8005628:	f000 fcce 	bl	8005fc8 <itoa>
	uint32_t alti32 = alt32/100;
 800562c:	2464      	movs	r4, #100	; 0x64
	itoa(alti32,alt_char,10);
 800562e:	220a      	movs	r2, #10
 8005630:	4983      	ldr	r1, [pc, #524]	; (8005840 <SD_SENSORS+0x278>)
 8005632:	fbb5 f0f4 	udiv	r0, r5, r4
 8005636:	f000 fcc7 	bl	8005fc8 <itoa>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 800563a:	2201      	movs	r2, #1
 800563c:	2120      	movs	r1, #32
 800563e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005642:	f7fb fd67 	bl	8001114 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8005646:	4620      	mov	r0, r4
 8005648:	f7fa ffde 	bl	8000608 <HAL_Delay>

	//CONNECTION TO THE SDCARD

	//if we connect successfully to the SDCard :
	if(f_mount(&myFATFS, SDPath, 1) == FR_OK)
 800564c:	2201      	movs	r2, #1
 800564e:	497d      	ldr	r1, [pc, #500]	; (8005844 <SD_SENSORS+0x27c>)
 8005650:	487d      	ldr	r0, [pc, #500]	; (8005848 <SD_SENSORS+0x280>)
 8005652:	f7fe fff1 	bl	8004638 <f_mount>
 8005656:	2800      	cmp	r0, #0
 8005658:	f040 80d4 	bne.w	8005804 <SD_SENSORS+0x23c>
	{
		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800565c:	2120      	movs	r1, #32
 800565e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005662:	f7fb fd5c 	bl	800111e <HAL_GPIO_TogglePin>

		  char myFileName[] = "RESULT.TXT\0";
 8005666:	4a79      	ldr	r2, [pc, #484]	; (800584c <SD_SENSORS+0x284>)
 8005668:	6810      	ldr	r0, [r2, #0]
 800566a:	6851      	ldr	r1, [r2, #4]
 800566c:	ab01      	add	r3, sp, #4
 800566e:	c303      	stmia	r3!, {r0, r1}
 8005670:	6890      	ldr	r0, [r2, #8]
 8005672:	6018      	str	r0, [r3, #0]
		  f_open(&myFILE, myFileName, FA_WRITE | FA_OPEN_APPEND);
 8005674:	2232      	movs	r2, #50	; 0x32
 8005676:	a901      	add	r1, sp, #4
 8005678:	4875      	ldr	r0, [pc, #468]	; (8005850 <SD_SENSORS+0x288>)
 800567a:	f7ff f811 	bl	80046a0 <f_open>


		  f_write(&myFILE, "T:\t", 3, &testByte);
 800567e:	4b75      	ldr	r3, [pc, #468]	; (8005854 <SD_SENSORS+0x28c>)
 8005680:	4975      	ldr	r1, [pc, #468]	; (8005858 <SD_SENSORS+0x290>)
 8005682:	4873      	ldr	r0, [pc, #460]	; (8005850 <SD_SENSORS+0x288>)
 8005684:	2203      	movs	r2, #3
 8005686:	f7ff f921 	bl	80048cc <f_write>
		  f_write(&myFILE, temp_u_char, strlen(temp_u_char), &testByte);
 800568a:	4860      	ldr	r0, [pc, #384]	; (800580c <SD_SENSORS+0x244>)
 800568c:	f7fa fda0 	bl	80001d0 <strlen>
 8005690:	4b70      	ldr	r3, [pc, #448]	; (8005854 <SD_SENSORS+0x28c>)
 8005692:	495e      	ldr	r1, [pc, #376]	; (800580c <SD_SENSORS+0x244>)
 8005694:	4602      	mov	r2, r0
 8005696:	486e      	ldr	r0, [pc, #440]	; (8005850 <SD_SENSORS+0x288>)
 8005698:	f7ff f918 	bl	80048cc <f_write>
		  f_write(&myFILE, ",", 1, &testByte);
 800569c:	4b6d      	ldr	r3, [pc, #436]	; (8005854 <SD_SENSORS+0x28c>)
 800569e:	496f      	ldr	r1, [pc, #444]	; (800585c <SD_SENSORS+0x294>)
 80056a0:	486b      	ldr	r0, [pc, #428]	; (8005850 <SD_SENSORS+0x288>)
 80056a2:	2201      	movs	r2, #1
 80056a4:	f7ff f912 	bl	80048cc <f_write>
		  f_write(&myFILE, temp_d_char, strlen(temp_d_char), &testByte);
 80056a8:	485a      	ldr	r0, [pc, #360]	; (8005814 <SD_SENSORS+0x24c>)
 80056aa:	f7fa fd91 	bl	80001d0 <strlen>
 80056ae:	4b69      	ldr	r3, [pc, #420]	; (8005854 <SD_SENSORS+0x28c>)
 80056b0:	4958      	ldr	r1, [pc, #352]	; (8005814 <SD_SENSORS+0x24c>)
 80056b2:	4602      	mov	r2, r0
 80056b4:	4866      	ldr	r0, [pc, #408]	; (8005850 <SD_SENSORS+0x288>)
 80056b6:	f7ff f909 	bl	80048cc <f_write>
		  f_write(&myFILE, "\tC\t", 4, &testByte);
 80056ba:	4b66      	ldr	r3, [pc, #408]	; (8005854 <SD_SENSORS+0x28c>)
 80056bc:	4968      	ldr	r1, [pc, #416]	; (8005860 <SD_SENSORS+0x298>)
 80056be:	4864      	ldr	r0, [pc, #400]	; (8005850 <SD_SENSORS+0x288>)
 80056c0:	2204      	movs	r2, #4
 80056c2:	f7ff f903 	bl	80048cc <f_write>

		  f_write(&myFILE, "P:\t", 3, &testByte);
 80056c6:	4b63      	ldr	r3, [pc, #396]	; (8005854 <SD_SENSORS+0x28c>)
 80056c8:	4966      	ldr	r1, [pc, #408]	; (8005864 <SD_SENSORS+0x29c>)
 80056ca:	4861      	ldr	r0, [pc, #388]	; (8005850 <SD_SENSORS+0x288>)
 80056cc:	2203      	movs	r2, #3
 80056ce:	f7ff f8fd 	bl	80048cc <f_write>
		  f_write(&myFILE, pres_char, strlen(pres_char), &testByte);
 80056d2:	4854      	ldr	r0, [pc, #336]	; (8005824 <SD_SENSORS+0x25c>)
 80056d4:	f7fa fd7c 	bl	80001d0 <strlen>
 80056d8:	4b5e      	ldr	r3, [pc, #376]	; (8005854 <SD_SENSORS+0x28c>)
 80056da:	4952      	ldr	r1, [pc, #328]	; (8005824 <SD_SENSORS+0x25c>)
 80056dc:	4602      	mov	r2, r0
 80056de:	485c      	ldr	r0, [pc, #368]	; (8005850 <SD_SENSORS+0x288>)
 80056e0:	f7ff f8f4 	bl	80048cc <f_write>
		  f_write(&myFILE, "\thPa\t", 5, &testByte);
 80056e4:	4b5b      	ldr	r3, [pc, #364]	; (8005854 <SD_SENSORS+0x28c>)
 80056e6:	4960      	ldr	r1, [pc, #384]	; (8005868 <SD_SENSORS+0x2a0>)
 80056e8:	4859      	ldr	r0, [pc, #356]	; (8005850 <SD_SENSORS+0x288>)
 80056ea:	2205      	movs	r2, #5
 80056ec:	f7ff f8ee 	bl	80048cc <f_write>

		  f_write(&myFILE, "H:\t", 3, &testByte);
 80056f0:	4b58      	ldr	r3, [pc, #352]	; (8005854 <SD_SENSORS+0x28c>)
 80056f2:	495e      	ldr	r1, [pc, #376]	; (800586c <SD_SENSORS+0x2a4>)
 80056f4:	4856      	ldr	r0, [pc, #344]	; (8005850 <SD_SENSORS+0x288>)
 80056f6:	2203      	movs	r2, #3
 80056f8:	f7ff f8e8 	bl	80048cc <f_write>
		  f_write(&myFILE, hum_char, strlen(hum_char), &testByte);
 80056fc:	4847      	ldr	r0, [pc, #284]	; (800581c <SD_SENSORS+0x254>)
 80056fe:	f7fa fd67 	bl	80001d0 <strlen>
 8005702:	4b54      	ldr	r3, [pc, #336]	; (8005854 <SD_SENSORS+0x28c>)
 8005704:	4945      	ldr	r1, [pc, #276]	; (800581c <SD_SENSORS+0x254>)
 8005706:	4602      	mov	r2, r0
 8005708:	4851      	ldr	r0, [pc, #324]	; (8005850 <SD_SENSORS+0x288>)
 800570a:	f7ff f8df 	bl	80048cc <f_write>
		  f_write(&myFILE, "\t%\t", 3, &testByte);
 800570e:	4b51      	ldr	r3, [pc, #324]	; (8005854 <SD_SENSORS+0x28c>)
 8005710:	4957      	ldr	r1, [pc, #348]	; (8005870 <SD_SENSORS+0x2a8>)
 8005712:	484f      	ldr	r0, [pc, #316]	; (8005850 <SD_SENSORS+0x288>)
 8005714:	2203      	movs	r2, #3
 8005716:	f7ff f8d9 	bl	80048cc <f_write>

		  f_write(&myFILE, "M:\t", 3, &testByte);
 800571a:	4b4e      	ldr	r3, [pc, #312]	; (8005854 <SD_SENSORS+0x28c>)
 800571c:	4955      	ldr	r1, [pc, #340]	; (8005874 <SD_SENSORS+0x2ac>)
 800571e:	484c      	ldr	r0, [pc, #304]	; (8005850 <SD_SENSORS+0x288>)
 8005720:	2203      	movs	r2, #3
 8005722:	f7ff f8d3 	bl	80048cc <f_write>
		  f_write(&myFILE, magn_char, strlen(magn_char), &testByte);
 8005726:	4841      	ldr	r0, [pc, #260]	; (800582c <SD_SENSORS+0x264>)
 8005728:	f7fa fd52 	bl	80001d0 <strlen>
 800572c:	4b49      	ldr	r3, [pc, #292]	; (8005854 <SD_SENSORS+0x28c>)
 800572e:	493f      	ldr	r1, [pc, #252]	; (800582c <SD_SENSORS+0x264>)
 8005730:	4602      	mov	r2, r0
 8005732:	4847      	ldr	r0, [pc, #284]	; (8005850 <SD_SENSORS+0x288>)
 8005734:	f7ff f8ca 	bl	80048cc <f_write>
		  f_write(&myFILE, "\tmgauss\t", 8, &testByte);
 8005738:	4b46      	ldr	r3, [pc, #280]	; (8005854 <SD_SENSORS+0x28c>)
 800573a:	494f      	ldr	r1, [pc, #316]	; (8005878 <SD_SENSORS+0x2b0>)
 800573c:	4844      	ldr	r0, [pc, #272]	; (8005850 <SD_SENSORS+0x288>)
 800573e:	2208      	movs	r2, #8
 8005740:	f7ff f8c4 	bl	80048cc <f_write>

		  f_write(&myFILE, "Lon:\t", 5, &testByte);
 8005744:	4b43      	ldr	r3, [pc, #268]	; (8005854 <SD_SENSORS+0x28c>)
 8005746:	494d      	ldr	r1, [pc, #308]	; (800587c <SD_SENSORS+0x2b4>)
 8005748:	4841      	ldr	r0, [pc, #260]	; (8005850 <SD_SENSORS+0x288>)
 800574a:	2205      	movs	r2, #5
 800574c:	f7ff f8be 	bl	80048cc <f_write>
		  f_write(&myFILE, lon_char, strlen(lon_char), &testByte);
 8005750:	4839      	ldr	r0, [pc, #228]	; (8005838 <SD_SENSORS+0x270>)
 8005752:	f7fa fd3d 	bl	80001d0 <strlen>
 8005756:	4b3f      	ldr	r3, [pc, #252]	; (8005854 <SD_SENSORS+0x28c>)
 8005758:	4937      	ldr	r1, [pc, #220]	; (8005838 <SD_SENSORS+0x270>)
 800575a:	4602      	mov	r2, r0
 800575c:	483c      	ldr	r0, [pc, #240]	; (8005850 <SD_SENSORS+0x288>)
 800575e:	f7ff f8b5 	bl	80048cc <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005762:	4b3c      	ldr	r3, [pc, #240]	; (8005854 <SD_SENSORS+0x28c>)
 8005764:	4946      	ldr	r1, [pc, #280]	; (8005880 <SD_SENSORS+0x2b8>)
 8005766:	483a      	ldr	r0, [pc, #232]	; (8005850 <SD_SENSORS+0x288>)
 8005768:	2203      	movs	r2, #3
 800576a:	f7ff f8af 	bl	80048cc <f_write>
		  f_write(&myFILE, "Lat:\t", 5, &testByte);
 800576e:	4b39      	ldr	r3, [pc, #228]	; (8005854 <SD_SENSORS+0x28c>)
 8005770:	4944      	ldr	r1, [pc, #272]	; (8005884 <SD_SENSORS+0x2bc>)
 8005772:	4837      	ldr	r0, [pc, #220]	; (8005850 <SD_SENSORS+0x288>)
 8005774:	2205      	movs	r2, #5
 8005776:	f7ff f8a9 	bl	80048cc <f_write>
		  f_write(&myFILE, lat_char, strlen(lat_char), &testByte);
 800577a:	4830      	ldr	r0, [pc, #192]	; (800583c <SD_SENSORS+0x274>)
 800577c:	f7fa fd28 	bl	80001d0 <strlen>
 8005780:	4b34      	ldr	r3, [pc, #208]	; (8005854 <SD_SENSORS+0x28c>)
 8005782:	492e      	ldr	r1, [pc, #184]	; (800583c <SD_SENSORS+0x274>)
 8005784:	4602      	mov	r2, r0
 8005786:	4832      	ldr	r0, [pc, #200]	; (8005850 <SD_SENSORS+0x288>)
 8005788:	f7ff f8a0 	bl	80048cc <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 800578c:	4b31      	ldr	r3, [pc, #196]	; (8005854 <SD_SENSORS+0x28c>)
 800578e:	493c      	ldr	r1, [pc, #240]	; (8005880 <SD_SENSORS+0x2b8>)
 8005790:	482f      	ldr	r0, [pc, #188]	; (8005850 <SD_SENSORS+0x288>)
 8005792:	2203      	movs	r2, #3
 8005794:	f7ff f89a 	bl	80048cc <f_write>
		  f_write(&myFILE, "Alt:\t", 5, &testByte);
 8005798:	4b2e      	ldr	r3, [pc, #184]	; (8005854 <SD_SENSORS+0x28c>)
 800579a:	493b      	ldr	r1, [pc, #236]	; (8005888 <SD_SENSORS+0x2c0>)
 800579c:	482c      	ldr	r0, [pc, #176]	; (8005850 <SD_SENSORS+0x288>)
 800579e:	2205      	movs	r2, #5
 80057a0:	f7ff f894 	bl	80048cc <f_write>
		  f_write(&myFILE, alt_char, strlen(alt_char), &testByte);
 80057a4:	4826      	ldr	r0, [pc, #152]	; (8005840 <SD_SENSORS+0x278>)
 80057a6:	f7fa fd13 	bl	80001d0 <strlen>
 80057aa:	4b2a      	ldr	r3, [pc, #168]	; (8005854 <SD_SENSORS+0x28c>)
 80057ac:	4924      	ldr	r1, [pc, #144]	; (8005840 <SD_SENSORS+0x278>)
 80057ae:	4602      	mov	r2, r0
 80057b0:	4827      	ldr	r0, [pc, #156]	; (8005850 <SD_SENSORS+0x288>)
 80057b2:	f7ff f88b 	bl	80048cc <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 80057b6:	4b27      	ldr	r3, [pc, #156]	; (8005854 <SD_SENSORS+0x28c>)
 80057b8:	4931      	ldr	r1, [pc, #196]	; (8005880 <SD_SENSORS+0x2b8>)
 80057ba:	4825      	ldr	r0, [pc, #148]	; (8005850 <SD_SENSORS+0x288>)
 80057bc:	2203      	movs	r2, #3
 80057be:	f7ff f885 	bl	80048cc <f_write>

		  f_write(&myFILE, "G:\t", 3, &testByte);
 80057c2:	4b24      	ldr	r3, [pc, #144]	; (8005854 <SD_SENSORS+0x28c>)
 80057c4:	4931      	ldr	r1, [pc, #196]	; (800588c <SD_SENSORS+0x2c4>)
 80057c6:	4822      	ldr	r0, [pc, #136]	; (8005850 <SD_SENSORS+0x288>)
 80057c8:	2203      	movs	r2, #3
 80057ca:	f7ff f87f 	bl	80048cc <f_write>
		  f_write(&myFILE, gas_char, strlen(gas_char), &testByte);
 80057ce:	4819      	ldr	r0, [pc, #100]	; (8005834 <SD_SENSORS+0x26c>)
 80057d0:	f7fa fcfe 	bl	80001d0 <strlen>
 80057d4:	4b1f      	ldr	r3, [pc, #124]	; (8005854 <SD_SENSORS+0x28c>)
 80057d6:	4917      	ldr	r1, [pc, #92]	; (8005834 <SD_SENSORS+0x26c>)
 80057d8:	4602      	mov	r2, r0
 80057da:	481d      	ldr	r0, [pc, #116]	; (8005850 <SD_SENSORS+0x288>)
 80057dc:	f7ff f876 	bl	80048cc <f_write>
		  f_write(&myFILE, "\tppm\r\n", 6, &testByte);
 80057e0:	492b      	ldr	r1, [pc, #172]	; (8005890 <SD_SENSORS+0x2c8>)
 80057e2:	4b1c      	ldr	r3, [pc, #112]	; (8005854 <SD_SENSORS+0x28c>)
 80057e4:	481a      	ldr	r0, [pc, #104]	; (8005850 <SD_SENSORS+0x288>)
 80057e6:	2206      	movs	r2, #6
 80057e8:	f7ff f870 	bl	80048cc <f_write>

		  f_close(&myFILE);
 80057ec:	4818      	ldr	r0, [pc, #96]	; (8005850 <SD_SENSORS+0x288>)
 80057ee:	f7ff f98b 	bl	8004b08 <f_close>

		  HAL_Delay(900);
 80057f2:	f44f 7061 	mov.w	r0, #900	; 0x384
 80057f6:	f7fa ff07 	bl	8000608 <HAL_Delay>

		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80057fa:	2120      	movs	r1, #32
 80057fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005800:	f7fb fc8d 	bl	800111e <HAL_GPIO_TogglePin>
	}

}
 8005804:	b004      	add	sp, #16
 8005806:	bd70      	pop	{r4, r5, r6, pc}
 8005808:	20002378 	.word	0x20002378
 800580c:	20004490 	.word	0x20004490
 8005810:	20004470 	.word	0x20004470
 8005814:	20004424 	.word	0x20004424
 8005818:	2000448e 	.word	0x2000448e
 800581c:	200043fc 	.word	0x200043fc
 8005820:	20004400 	.word	0x20004400
 8005824:	20004456 	.word	0x20004456
 8005828:	2000237a 	.word	0x2000237a
 800582c:	200043f8 	.word	0x200043f8
 8005830:	20004440 	.word	0x20004440
 8005834:	2000445b 	.word	0x2000445b
 8005838:	20004472 	.word	0x20004472
 800583c:	2000442a 	.word	0x2000442a
 8005840:	2000440c 	.word	0x2000440c
 8005844:	200002c1 	.word	0x200002c1
 8005848:	200033c0 	.word	0x200033c0
 800584c:	08006a8c 	.word	0x08006a8c
 8005850:	20002390 	.word	0x20002390
 8005854:	200044b0 	.word	0x200044b0
 8005858:	08006b4e 	.word	0x08006b4e
 800585c:	08006b52 	.word	0x08006b52
 8005860:	08006b54 	.word	0x08006b54
 8005864:	08006b59 	.word	0x08006b59
 8005868:	08006b5d 	.word	0x08006b5d
 800586c:	08006b63 	.word	0x08006b63
 8005870:	08006b67 	.word	0x08006b67
 8005874:	08006b6b 	.word	0x08006b6b
 8005878:	08006b6f 	.word	0x08006b6f
 800587c:	08006b78 	.word	0x08006b78
 8005880:	08006b7e 	.word	0x08006b7e
 8005884:	08006b82 	.word	0x08006b82
 8005888:	08006b88 	.word	0x08006b88
 800588c:	08006b8e 	.word	0x08006b8e
 8005890:	08006b92 	.word	0x08006b92

08005894 <CONV_CHAR32>:



/* Trs important !!!! Je convertis les valeurs renvoyes par les capteurs en chaine d'hexa pour les envoyer sous ce format */

uint8_t * CONV_CHAR32(uint32_t val, uint8_t * tab){
 8005894:	b510      	push	{r4, lr}


	itoa(val,tab,16);
 8005896:	2210      	movs	r2, #16
uint8_t * CONV_CHAR32(uint32_t val, uint8_t * tab){
 8005898:	460c      	mov	r4, r1
	itoa(val,tab,16);
 800589a:	f000 fb95 	bl	8005fc8 <itoa>
	return tab;
}
 800589e:	4620      	mov	r0, r4
 80058a0:	bd10      	pop	{r4, pc}
	...

080058a4 <lora_test>:
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}


int lora_test(char* lon){
 80058a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}



	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 80058a6:	4b10      	ldr	r3, [pc, #64]	; (80058e8 <lora_test+0x44>)


	uint8_t siz=strlen(lon);
						for(uint8_t i=0;i<6-siz;i++){
							strcat(longi,"0");
 80058a8:	4f10      	ldr	r7, [pc, #64]	; (80058ec <lora_test+0x48>)
	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 80058aa:	881b      	ldrh	r3, [r3, #0]
 80058ac:	f8ad 3000 	strh.w	r3, [sp]
 80058b0:	2400      	movs	r4, #0
int lora_test(char* lon){
 80058b2:	4606      	mov	r6, r0
	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 80058b4:	f8cd 4002 	str.w	r4, [sp, #2]
 80058b8:	f8ad 4006 	strh.w	r4, [sp, #6]
	uint8_t siz=strlen(lon);
 80058bc:	f7fa fc88 	bl	80001d0 <strlen>
						for(uint8_t i=0;i<6-siz;i++){
 80058c0:	b2c0      	uxtb	r0, r0
 80058c2:	f1c0 0506 	rsb	r5, r0, #6
 80058c6:	b2e3      	uxtb	r3, r4
 80058c8:	42ab      	cmp	r3, r5
 80058ca:	f104 0401 	add.w	r4, r4, #1
 80058ce:	db06      	blt.n	80058de <lora_test+0x3a>
						}
strcat(longi,lon);
 80058d0:	4631      	mov	r1, r6
 80058d2:	4668      	mov	r0, sp
 80058d4:	f000 fba6 	bl	8006024 <strcat>

return 0;

}
 80058d8:	2000      	movs	r0, #0
 80058da:	b003      	add	sp, #12
 80058dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
							strcat(longi,"0");
 80058de:	4639      	mov	r1, r7
 80058e0:	4668      	mov	r0, sp
 80058e2:	f000 fb9f 	bl	8006024 <strcat>
 80058e6:	e7ee      	b.n	80058c6 <lora_test+0x22>
 80058e8:	08006a98 	.word	0x08006a98
 80058ec:	08006b99 	.word	0x08006b99

080058f0 <GPS_GETPOS>:


uint32_t* GPS_GETPOS(uint32_t* tab){
 80058f0:	b5f0      	push	{r4, r5, r6, r7, lr}
//while ((p[45]!='1')&&(p[45]!='2')){




HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 80058f2:	4e73      	ldr	r6, [pc, #460]	; (8005ac0 <GPS_GETPOS+0x1d0>)
							//$GPGGA




							p=strstr((char*)in_get1,"$GPGGA");
 80058f4:	4f73      	ldr	r7, [pc, #460]	; (8005ac4 <GPS_GETPOS+0x1d4>)
uint32_t* GPS_GETPOS(uint32_t* tab){
 80058f6:	f2ad 5de4 	subw	sp, sp, #1508	; 0x5e4
 80058fa:	4605      	mov	r5, r0
char * p=0x32;
 80058fc:	2432      	movs	r4, #50	; 0x32
while((p[74]!='\r')&&(p[75]!='\n')){
 80058fe:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 8005902:	2b0d      	cmp	r3, #13
 8005904:	f040 8081 	bne.w	8005a0a <GPS_GETPOS+0x11a>
char LONG[8];
char LAT[8];
char ALT[8];


char LONG16[20]={'\0'};
 8005908:	2214      	movs	r2, #20
 800590a:	2100      	movs	r1, #0
 800590c:	a809      	add	r0, sp, #36	; 0x24
 800590e:	f000 fb5d 	bl	8005fcc <memset>
char LAT16[20]={'\0'};
 8005912:	2214      	movs	r2, #20
 8005914:	2100      	movs	r1, #0
 8005916:	a80e      	add	r0, sp, #56	; 0x38
 8005918:	f000 fb58 	bl	8005fcc <memset>
char ALT16[20]={'\0'};
 800591c:	2214      	movs	r2, #20
 800591e:	2100      	movs	r1, #0
 8005920:	a813      	add	r0, sp, #76	; 0x4c
 8005922:	f000 fb53 	bl	8005fcc <memset>

		// Longitude
		uint8_t k=0;
		for (uint8_t j=0;j<7;j++){
			if(p[18+j]!='.'){
				LONG[k]=p[18+j];
 8005926:	ae03      	add	r6, sp, #12
 8005928:	f104 0211 	add.w	r2, r4, #17
 800592c:	f104 0018 	add.w	r0, r4, #24
		uint8_t k=0;
 8005930:	2300      	movs	r3, #0
			if(p[18+j]!='.'){
 8005932:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005936:	292e      	cmp	r1, #46	; 0x2e
				LONG[k]=p[18+j];
 8005938:	bf1e      	ittt	ne
 800593a:	54f1      	strbne	r1, [r6, r3]
				k++;
 800593c:	3301      	addne	r3, #1
 800593e:	b2db      	uxtbne	r3, r3
		for (uint8_t j=0;j<7;j++){
 8005940:	4290      	cmp	r0, r2
 8005942:	d1f6      	bne.n	8005932 <GPS_GETPOS+0x42>
			}
		}
LONG[6]='\0';
 8005944:	2300      	movs	r3, #0
 8005946:	f88d 3012 	strb.w	r3, [sp, #18]
 800594a:	f104 021e 	add.w	r2, r4, #30
 800594e:	f104 0026 	add.w	r0, r4, #38	; 0x26

		//Latitude
		k=0;
			for (uint8_t j=0;j<8;j++){
				if(p[31+j]!='.'){
					LAT[k]=p[31+j];
 8005952:	ae05      	add	r6, sp, #20
				if(p[31+j]!='.'){
 8005954:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005958:	292e      	cmp	r1, #46	; 0x2e
					LAT[k]=p[31+j];
 800595a:	bf1e      	ittt	ne
 800595c:	54f1      	strbne	r1, [r6, r3]
					k++;
 800595e:	3301      	addne	r3, #1
 8005960:	b2db      	uxtbne	r3, r3
			for (uint8_t j=0;j<8;j++){
 8005962:	4290      	cmp	r0, r2
 8005964:	d1f6      	bne.n	8005954 <GPS_GETPOS+0x64>
				}
			}

			LAT[7]='\0';
 8005966:	2300      	movs	r3, #0
 8005968:	f88d 301b 	strb.w	r3, [sp, #27]
 800596c:	ae07      	add	r6, sp, #28


			//Altitude
			k=0;

				while(p[63+k]!='.'){
 800596e:	b2d8      	uxtb	r0, r3
 8005970:	f100 023f 	add.w	r2, r0, #63	; 0x3f
 8005974:	3301      	adds	r3, #1
 8005976:	5ca1      	ldrb	r1, [r4, r2]
 8005978:	292e      	cmp	r1, #46	; 0x2e
 800597a:	f040 809e 	bne.w	8005aba <GPS_GETPOS+0x1ca>
					ALT[k]=p[63+k];
					k++;
				}
ALT[63+k]='\0';
 800597e:	2300      	movs	r3, #0




//uint32_t nombres[]={LONG,LAT,ALT};
CONV_CHAR32(atoi(LONG),LONG16);
 8005980:	a803      	add	r0, sp, #12
ALT[63+k]='\0';
 8005982:	54b3      	strb	r3, [r6, r2]
CONV_CHAR32(atoi(LONG),LONG16);
 8005984:	f000 fadf 	bl	8005f46 <atoi>
 8005988:	a909      	add	r1, sp, #36	; 0x24
 800598a:	f7ff ff83 	bl	8005894 <CONV_CHAR32>
CONV_CHAR32(atoi(LAT),LAT16);
 800598e:	a805      	add	r0, sp, #20
 8005990:	f000 fad9 	bl	8005f46 <atoi>
 8005994:	a90e      	add	r1, sp, #56	; 0x38
 8005996:	f7ff ff7d 	bl	8005894 <CONV_CHAR32>
CONV_CHAR32(atoi(ALT),ALT16);
 800599a:	4630      	mov	r0, r6
 800599c:	f000 fad3 	bl	8005f46 <atoi>
 80059a0:	a913      	add	r1, sp, #76	; 0x4c
 80059a2:	f7ff ff77 	bl	8005894 <CONV_CHAR32>


tab[0]=atoi(LONG);
 80059a6:	a803      	add	r0, sp, #12
 80059a8:	f000 facd 	bl	8005f46 <atoi>
 80059ac:	6028      	str	r0, [r5, #0]
tab[1]=atoi(LAT);
 80059ae:	a805      	add	r0, sp, #20
 80059b0:	f000 fac9 	bl	8005f46 <atoi>
 80059b4:	6068      	str	r0, [r5, #4]
tab[2]=atoi(ALT)*100;
 80059b6:	4630      	mov	r0, r6
 80059b8:	f000 fac5 	bl	8005f46 <atoi>
 80059bc:	2364      	movs	r3, #100	; 0x64
 80059be:	4358      	muls	r0, r3
	itoa(val,tab,16);
 80059c0:	a918      	add	r1, sp, #96	; 0x60
tab[2]=atoi(ALT)*100;
 80059c2:	60a8      	str	r0, [r5, #8]
	itoa(val,tab,16);
 80059c4:	2210      	movs	r2, #16
 80059c6:	6828      	ldr	r0, [r5, #0]
 80059c8:	f000 fafe 	bl	8005fc8 <itoa>
char buff1[50];
char buff2[50];
char buff3[50];
char buff4[50];
lora_test(CONV_CHAR32(tab[0],buff1));
 80059cc:	a818      	add	r0, sp, #96	; 0x60
 80059ce:	f7ff ff69 	bl	80058a4 <lora_test>
	itoa(val,tab,16);
 80059d2:	a925      	add	r1, sp, #148	; 0x94
 80059d4:	2210      	movs	r2, #16
 80059d6:	6868      	ldr	r0, [r5, #4]
 80059d8:	f000 faf6 	bl	8005fc8 <itoa>
 80059dc:	ac32      	add	r4, sp, #200	; 0xc8
lora_test(CONV_CHAR32(tab[1],buff2));
 80059de:	a825      	add	r0, sp, #148	; 0x94
 80059e0:	f7ff ff60 	bl	80058a4 <lora_test>
	itoa(val,tab,16);
 80059e4:	4621      	mov	r1, r4
 80059e6:	2210      	movs	r2, #16
 80059e8:	68a8      	ldr	r0, [r5, #8]
 80059ea:	f000 faed 	bl	8005fc8 <itoa>
lora_test(CONV_CHAR32(tab[2],buff3));
 80059ee:	4620      	mov	r0, r4
 80059f0:	f7ff ff58 	bl	80058a4 <lora_test>
sprintf(buff4,"%s%s%s",buff1,buff2,buff3);
 80059f4:	9400      	str	r4, [sp, #0]
 80059f6:	ab25      	add	r3, sp, #148	; 0x94
 80059f8:	aa18      	add	r2, sp, #96	; 0x60
 80059fa:	4933      	ldr	r1, [pc, #204]	; (8005ac8 <GPS_GETPOS+0x1d8>)
 80059fc:	a83f      	add	r0, sp, #252	; 0xfc
 80059fe:	f000 faed 	bl	8005fdc <siprintf>
//strcpy(buff,buffer);
p=0x0;
return tab;
    //	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, buffer,20,15000);
}
 8005a02:	4628      	mov	r0, r5
 8005a04:	f20d 5de4 	addw	sp, sp, #1508	; 0x5e4
 8005a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
while((p[74]!='\r')&&(p[75]!='\n')){
 8005a0a:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8005a0e:	2b0a      	cmp	r3, #10
 8005a10:	f43f af7a 	beq.w	8005908 <GPS_GETPOS+0x18>
HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 8005a14:	2364      	movs	r3, #100	; 0x64
 8005a16:	22c8      	movs	r2, #200	; 0xc8
 8005a18:	a94c      	add	r1, sp, #304	; 0x130
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	f7fd fb67 	bl	80030ee <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get2, RX_BUFF_SIZE, 100);
 8005a20:	2364      	movs	r3, #100	; 0x64
 8005a22:	22c8      	movs	r2, #200	; 0xc8
 8005a24:	a97e      	add	r1, sp, #504	; 0x1f8
 8005a26:	4630      	mov	r0, r6
 8005a28:	f7fd fb61 	bl	80030ee <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get3, RX_BUFF_SIZE, 100);
 8005a2c:	2364      	movs	r3, #100	; 0x64
 8005a2e:	22c8      	movs	r2, #200	; 0xc8
 8005a30:	a9b0      	add	r1, sp, #704	; 0x2c0
 8005a32:	4630      	mov	r0, r6
 8005a34:	f7fd fb5b 	bl	80030ee <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get4, RX_BUFF_SIZE, 100);
 8005a38:	2364      	movs	r3, #100	; 0x64
 8005a3a:	22c8      	movs	r2, #200	; 0xc8
 8005a3c:	a9e2      	add	r1, sp, #904	; 0x388
 8005a3e:	4630      	mov	r0, r6
 8005a40:	f7fd fb55 	bl	80030ee <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get5, RX_BUFF_SIZE, 100);
 8005a44:	2364      	movs	r3, #100	; 0x64
 8005a46:	22c8      	movs	r2, #200	; 0xc8
 8005a48:	f50d 618a 	add.w	r1, sp, #1104	; 0x450
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	f7fd fb4e 	bl	80030ee <HAL_UART_Receive>
							HAL_UART_Receive(&huart1, (uint8_t *)in_get6, RX_BUFF_SIZE, 100);
 8005a52:	2364      	movs	r3, #100	; 0x64
 8005a54:	22c8      	movs	r2, #200	; 0xc8
 8005a56:	f50d 61a3 	add.w	r1, sp, #1304	; 0x518
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	f7fd fb47 	bl	80030ee <HAL_UART_Receive>
							p=strstr((char*)in_get1,"$GPGGA");
 8005a60:	4639      	mov	r1, r7
 8005a62:	a84c      	add	r0, sp, #304	; 0x130
 8005a64:	f000 faed 	bl	8006042 <strstr>
							if (p==0x32){
 8005a68:	2832      	cmp	r0, #50	; 0x32
							p=strstr((char*)in_get1,"$GPGGA");
 8005a6a:	4604      	mov	r4, r0
							if (p==0x32){
 8005a6c:	d122      	bne.n	8005ab4 <GPS_GETPOS+0x1c4>
								p=strstr((char*)in_get2,"$GPGGA");
 8005a6e:	4639      	mov	r1, r7
 8005a70:	a87e      	add	r0, sp, #504	; 0x1f8
 8005a72:	f000 fae6 	bl	8006042 <strstr>
							if (p==0x32){
 8005a76:	2832      	cmp	r0, #50	; 0x32
								p=strstr((char*)in_get2,"$GPGGA");
 8005a78:	4604      	mov	r4, r0
							if (p==0x32){
 8005a7a:	d11b      	bne.n	8005ab4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get3,"$GPGGA");
 8005a7c:	4639      	mov	r1, r7
 8005a7e:	a8b0      	add	r0, sp, #704	; 0x2c0
 8005a80:	f000 fadf 	bl	8006042 <strstr>
							if (p==0x32){
 8005a84:	2832      	cmp	r0, #50	; 0x32
										p=strstr((char*)in_get3,"$GPGGA");
 8005a86:	4604      	mov	r4, r0
							if (p==0x32){
 8005a88:	d114      	bne.n	8005ab4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get4,"$GPGGA");
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	a8e2      	add	r0, sp, #904	; 0x388
 8005a8e:	f000 fad8 	bl	8006042 <strstr>
							if (p==0x32){
 8005a92:	2832      	cmp	r0, #50	; 0x32
										p=strstr((char*)in_get4,"$GPGGA");
 8005a94:	4604      	mov	r4, r0
							if (p==0x32){
 8005a96:	d10d      	bne.n	8005ab4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get5,"$GPGGA");
 8005a98:	4639      	mov	r1, r7
 8005a9a:	f50d 608a 	add.w	r0, sp, #1104	; 0x450
 8005a9e:	f000 fad0 	bl	8006042 <strstr>
							if (p==0x32){
 8005aa2:	2832      	cmp	r0, #50	; 0x32
										p=strstr((char*)in_get5,"$GPGGA");
 8005aa4:	4604      	mov	r4, r0
							if (p==0x32){
 8005aa6:	d105      	bne.n	8005ab4 <GPS_GETPOS+0x1c4>
										p=strstr((char*)in_get6,"$GPGGA");
 8005aa8:	4639      	mov	r1, r7
 8005aaa:	f50d 60a3 	add.w	r0, sp, #1304	; 0x518
 8005aae:	f000 fac8 	bl	8006042 <strstr>
 8005ab2:	4604      	mov	r4, r0
							 MX_USART1_UART_Init();
 8005ab4:	f000 f994 	bl	8005de0 <MX_USART1_UART_Init>
 8005ab8:	e721      	b.n	80058fe <GPS_GETPOS+0xe>
					ALT[k]=p[63+k];
 8005aba:	5431      	strb	r1, [r6, r0]
 8005abc:	e757      	b.n	800596e <GPS_GETPOS+0x7e>
 8005abe:	bf00      	nop
 8005ac0:	20004538 	.word	0x20004538
 8005ac4:	08006b40 	.word	0x08006b40
 8005ac8:	08006b47 	.word	0x08006b47

08005acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ace:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005ad0:	2244      	movs	r2, #68	; 0x44
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	a805      	add	r0, sp, #20
 8005ad6:	f000 fa79 	bl	8005fcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005ada:	2214      	movs	r2, #20
 8005adc:	2100      	movs	r1, #0
 8005ade:	4668      	mov	r0, sp
 8005ae0:	f000 fa74 	bl	8005fcc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ae4:	2288      	movs	r2, #136	; 0x88
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	a816      	add	r0, sp, #88	; 0x58
 8005aea:	f000 fa6f 	bl	8005fcc <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005aee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005af2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005af4:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005af6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005af8:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005afa:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 9;
 8005afc:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005afe:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b00:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b02:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 9;
 8005b04:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005b06:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b08:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005b0a:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005b0c:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8005b0e:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005b10:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005b12:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b14:	f7fb ff2e 	bl	8001974 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b18:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005b1a:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b1c:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005b1e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b20:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005b24:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005b26:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005b28:	f7fc f94a 	bl	8001dc0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8005b2c:	4b0f      	ldr	r3, [pc, #60]	; (8005b6c <SystemClock_Config+0xa0>)
 8005b2e:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_SDMMC1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8005b30:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005b34:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8005b36:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005b3a:	9332      	str	r3, [sp, #200]	; 0xc8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8005b3c:	2308      	movs	r3, #8
 8005b3e:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8005b40:	2304      	movs	r3, #4
 8005b42:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b44:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8005b46:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8005b4a:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005b4c:	9524      	str	r5, [sp, #144]	; 0x90
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005b4e:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005b50:	952a      	str	r5, [sp, #168]	; 0xa8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8005b52:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8005b54:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8005b56:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8005b58:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b5a:	f7fc faf3 	bl	8002144 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005b5e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005b62:	f7fb fe3b 	bl	80017dc <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8005b66:	b039      	add	sp, #228	; 0xe4
 8005b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	00084043 	.word	0x00084043

08005b70 <main>:
{
 8005b70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  HAL_Init();
 8005b72:	f7fa fd25 	bl	80005c0 <HAL_Init>
  SystemClock_Config();
 8005b76:	f7ff ffa9 	bl	8005acc <SystemClock_Config>
  MX_GPIO_Init();
 8005b7a:	f7ff f8c7 	bl	8004d0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8005b7e:	f000 f94d 	bl	8005e1c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8005b82:	f7ff f91d 	bl	8004dc0 <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8005b86:	f000 f889 	bl	8005c9c <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8005b8a:	f7ff f8af 	bl	8004cec <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8005b8e:	f000 f927 	bl	8005de0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8005b92:	f7fe fff1 	bl	8004b78 <MX_ADC1_Init>
  TEMP_HUM_init();
 8005b96:	f7ff f975 	bl	8004e84 <TEMP_HUM_init>
  PRES_init();
 8005b9a:	f7ff f98b 	bl	8004eb4 <PRES_init>
  MAGN_init();
 8005b9e:	f7ff f9c3 	bl	8004f28 <MAGN_init>
  GAS_Init();
 8005ba2:	f7ff f9d9 	bl	8004f58 <GAS_Init>
	  get_TEMP();				//TEMPERATURE		(C)
 8005ba6:	f7ff f9dd 	bl	8004f64 <get_TEMP>
	  get_HUM();				//HUMIDITE			(%)
 8005baa:	f7ff fb05 	bl	80051b8 <get_HUM>
	  get_PRES();				//PRESSION			(mbar ou hPa)
 8005bae:	f7ff fbc9 	bl	8005344 <get_PRES>
	  get_MAGN();				//CHAMP MAGNETIQUE	(mgauss)
 8005bb2:	f7ff fc59 	bl	8005468 <get_MAGN>
	  get_GAS();				//GAS				(ppm)
 8005bb6:	f7ff fcfb 	bl	80055b0 <get_GAS>
	  GPS_GETPOS(GPS_COORD);	//POSITION GPS		(m)
 8005bba:	a801      	add	r0, sp, #4
 8005bbc:	f7ff fe98 	bl	80058f0 <GPS_GETPOS>
	  SD_SENSORS(GPS_COORD[0],GPS_COORD[1],GPS_COORD[2]);
 8005bc0:	a801      	add	r0, sp, #4
 8005bc2:	c807      	ldmia	r0, {r0, r1, r2}
 8005bc4:	f7ff fd00 	bl	80055c8 <SD_SENSORS>
 8005bc8:	e7ed      	b.n	8005ba6 <main+0x36>

08005bca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005bca:	4770      	bx	lr

08005bcc <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 8005bcc:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8005bce:	4c06      	ldr	r4, [pc, #24]	; (8005be8 <SD_CheckStatus.isra.0+0x1c>)
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8005bd4:	f7ff f87a 	bl	8004ccc <BSP_SD_GetCardState>
 8005bd8:	4623      	mov	r3, r4
 8005bda:	b918      	cbnz	r0, 8005be4 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8005bdc:	7822      	ldrb	r2, [r4, #0]
 8005bde:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005be2:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8005be4:	7818      	ldrb	r0, [r3, #0]
}
 8005be6:	bd10      	pop	{r4, pc}
 8005be8:	20000027 	.word	0x20000027

08005bec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005bec:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8005bee:	4c05      	ldr	r4, [pc, #20]	; (8005c04 <SD_initialize+0x18>)
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8005bf4:	f7ff f838 	bl	8004c68 <BSP_SD_Init>
 8005bf8:	b910      	cbnz	r0, 8005c00 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 8005bfa:	f7ff ffe7 	bl	8005bcc <SD_CheckStatus.isra.0>
 8005bfe:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8005c00:	7820      	ldrb	r0, [r4, #0]
}
 8005c02:	bd10      	pop	{r4, pc}
 8005c04:	20000027 	.word	0x20000027

08005c08 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8005c08:	f7ff bfe0 	b.w	8005bcc <SD_CheckStatus.isra.0>

08005c0c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005c0c:	b508      	push	{r3, lr}
 8005c0e:	4608      	mov	r0, r1
 8005c10:	4611      	mov	r1, r2
 8005c12:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8005c14:	f04f 33ff 	mov.w	r3, #4294967295
 8005c18:	f7ff f838 	bl	8004c8c <BSP_SD_ReadBlocks>
 8005c1c:	b920      	cbnz	r0, 8005c28 <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005c1e:	f7ff f855 	bl	8004ccc <BSP_SD_GetCardState>
 8005c22:	2800      	cmp	r0, #0
 8005c24:	d1fb      	bne.n	8005c1e <SD_read+0x12>
 8005c26:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005c28:	2001      	movs	r0, #1
}
 8005c2a:	bd08      	pop	{r3, pc}

08005c2c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005c2c:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005c2e:	4b12      	ldr	r3, [pc, #72]	; (8005c78 <SD_ioctl+0x4c>)
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	07db      	lsls	r3, r3, #31
{
 8005c34:	b088      	sub	sp, #32
 8005c36:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005c38:	d41b      	bmi.n	8005c72 <SD_ioctl+0x46>

  switch (cmd)
 8005c3a:	2903      	cmp	r1, #3
 8005c3c:	d803      	bhi.n	8005c46 <SD_ioctl+0x1a>
 8005c3e:	e8df f001 	tbb	[pc, r1]
 8005c42:	0510      	.short	0x0510
 8005c44:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8005c46:	2004      	movs	r0, #4
  }

  return res;
}
 8005c48:	b008      	add	sp, #32
 8005c4a:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8005c4c:	4668      	mov	r0, sp
 8005c4e:	f7ff f847 	bl	8004ce0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005c52:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	e004      	b.n	8005c62 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8005c58:	4668      	mov	r0, sp
 8005c5a:	f7ff f841 	bl	8004ce0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005c5e:	9b07      	ldr	r3, [sp, #28]
 8005c60:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8005c62:	2000      	movs	r0, #0
 8005c64:	e7f0      	b.n	8005c48 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8005c66:	4668      	mov	r0, sp
 8005c68:	f7ff f83a 	bl	8004ce0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005c6c:	9b07      	ldr	r3, [sp, #28]
 8005c6e:	0a5b      	lsrs	r3, r3, #9
 8005c70:	e7f0      	b.n	8005c54 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005c72:	2003      	movs	r0, #3
 8005c74:	e7e8      	b.n	8005c48 <SD_ioctl+0x1c>
 8005c76:	bf00      	nop
 8005c78:	20000027 	.word	0x20000027

08005c7c <SD_write>:
{
 8005c7c:	b508      	push	{r3, lr}
 8005c7e:	4608      	mov	r0, r1
 8005c80:	4611      	mov	r1, r2
 8005c82:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005c84:	f04f 33ff 	mov.w	r3, #4294967295
 8005c88:	f7ff f810 	bl	8004cac <BSP_SD_WriteBlocks>
 8005c8c:	b920      	cbnz	r0, 8005c98 <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8005c8e:	f7ff f81d 	bl	8004ccc <BSP_SD_GetCardState>
 8005c92:	2800      	cmp	r0, #0
 8005c94:	d1fb      	bne.n	8005c8e <SD_write+0x12>
 8005c96:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005c98:	2001      	movs	r0, #1
}
 8005c9a:	bd08      	pop	{r3, pc}

08005c9c <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 8005c9c:	4b05      	ldr	r3, [pc, #20]	; (8005cb4 <MX_SDMMC1_SD_Init+0x18>)
 8005c9e:	4a06      	ldr	r2, [pc, #24]	; (8005cb8 <MX_SDMMC1_SD_Init+0x1c>)
 8005ca0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8005ca6:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005ca8:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8005caa:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005cac:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8005cae:	619a      	str	r2, [r3, #24]
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	200044b4 	.word	0x200044b4
 8005cb8:	40012800 	.word	0x40012800

08005cbc <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	4604      	mov	r4, r0
 8005cc0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cc2:	2214      	movs	r2, #20
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	a803      	add	r0, sp, #12
 8005cc8:	f000 f980 	bl	8005fcc <memset>
  if(sdHandle->Instance==SDMMC1)
 8005ccc:	6822      	ldr	r2, [r4, #0]
 8005cce:	4b1e      	ldr	r3, [pc, #120]	; (8005d48 <HAL_SD_MspInit+0x8c>)
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d136      	bne.n	8005d42 <HAL_SD_MspInit+0x86>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005cd4:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005cd8:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005cda:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005cdc:	481b      	ldr	r0, [pc, #108]	; (8005d4c <HAL_SD_MspInit+0x90>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005cde:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ce2:	661a      	str	r2, [r3, #96]	; 0x60
 8005ce4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005ce6:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8005cea:	9200      	str	r2, [sp, #0]
 8005cec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cf0:	f042 0204 	orr.w	r2, r2, #4
 8005cf4:	64da      	str	r2, [r3, #76]	; 0x4c
 8005cf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cf8:	f002 0204 	and.w	r2, r2, #4
 8005cfc:	9201      	str	r2, [sp, #4]
 8005cfe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d00:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d02:	f042 0208 	orr.w	r2, r2, #8
 8005d06:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005d0a:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d0c:	f003 0308 	and.w	r3, r3, #8
 8005d10:	9302      	str	r3, [sp, #8]
 8005d12:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d14:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8005d16:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d1a:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d1c:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8005d20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d22:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d24:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d26:	f7fb f919 	bl	8000f5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005d2a:	2304      	movs	r3, #4
 8005d2c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d2e:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d32:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d34:	4806      	ldr	r0, [pc, #24]	; (8005d50 <HAL_SD_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d36:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d38:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d3a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005d3c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d3e:	f7fb f90d 	bl	8000f5c <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8005d42:	b008      	add	sp, #32
 8005d44:	bd70      	pop	{r4, r5, r6, pc}
 8005d46:	bf00      	nop
 8005d48:	40012800 	.word	0x40012800
 8005d4c:	48000800 	.word	0x48000800
 8005d50:	48000c00 	.word	0x48000c00

08005d54 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d54:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <HAL_MspInit+0x2c>)
 8005d56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d58:	f042 0201 	orr.w	r2, r2, #1
 8005d5c:	661a      	str	r2, [r3, #96]	; 0x60
 8005d5e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8005d60:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d62:	f002 0201 	and.w	r2, r2, #1
 8005d66:	9200      	str	r2, [sp, #0]
 8005d68:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d6c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005d70:	659a      	str	r2, [r3, #88]	; 0x58
 8005d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d78:	9301      	str	r3, [sp, #4]
 8005d7a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d7c:	b002      	add	sp, #8
 8005d7e:	4770      	bx	lr
 8005d80:	40021000 	.word	0x40021000

08005d84 <NMI_Handler>:
 8005d84:	4770      	bx	lr

08005d86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005d86:	e7fe      	b.n	8005d86 <HardFault_Handler>

08005d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005d88:	e7fe      	b.n	8005d88 <MemManage_Handler>

08005d8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005d8a:	e7fe      	b.n	8005d8a <BusFault_Handler>

08005d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005d8c:	e7fe      	b.n	8005d8c <UsageFault_Handler>

08005d8e <SVC_Handler>:
 8005d8e:	4770      	bx	lr

08005d90 <DebugMon_Handler>:
 8005d90:	4770      	bx	lr

08005d92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005d92:	4770      	bx	lr

08005d94 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005d94:	f7fa bc2a 	b.w	80005ec <HAL_IncTick>

08005d98 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d98:	490f      	ldr	r1, [pc, #60]	; (8005dd8 <SystemInit+0x40>)
 8005d9a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005d9e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005da6:	4b0d      	ldr	r3, [pc, #52]	; (8005ddc <SystemInit+0x44>)
 8005da8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005daa:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8005dac:	f042 0201 	orr.w	r2, r2, #1
 8005db0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8005db2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8005dba:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005dbe:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005dc0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005dc4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005dcc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005dce:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005dd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005dd4:	608b      	str	r3, [r1, #8]
 8005dd6:	4770      	bx	lr
 8005dd8:	e000ed00 	.word	0xe000ed00
 8005ddc:	40021000 	.word	0x40021000

08005de0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005de0:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8005de2:	480c      	ldr	r0, [pc, #48]	; (8005e14 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 9600;
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <MX_USART1_UART_Init+0x38>)
 8005de6:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8005dea:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005dee:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005df0:	2300      	movs	r3, #0
 8005df2:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005df4:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005df6:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005df8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005dfa:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005dfc:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005dfe:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e00:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005e02:	f7fd fa15 	bl	8003230 <HAL_UART_Init>
 8005e06:	b118      	cbz	r0, 8005e10 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8005e08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005e0c:	f7ff bedd 	b.w	8005bca <Error_Handler>
 8005e10:	bd08      	pop	{r3, pc}
 8005e12:	bf00      	nop
 8005e14:	20004538 	.word	0x20004538
 8005e18:	40013800 	.word	0x40013800

08005e1c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005e1c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005e1e:	480c      	ldr	r0, [pc, #48]	; (8005e50 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8005e20:	4b0c      	ldr	r3, [pc, #48]	; (8005e54 <MX_USART2_UART_Init+0x38>)
 8005e22:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005e26:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e2a:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e30:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e32:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e34:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e36:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e38:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e3a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e3c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005e3e:	f7fd f9f7 	bl	8003230 <HAL_UART_Init>
 8005e42:	b118      	cbz	r0, 8005e4c <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8005e44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005e48:	f7ff bebf 	b.w	8005bca <Error_Handler>
 8005e4c:	bd08      	pop	{r3, pc}
 8005e4e:	bf00      	nop
 8005e50:	200045b0 	.word	0x200045b0
 8005e54:	40004400 	.word	0x40004400

08005e58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005e58:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e5a:	2214      	movs	r2, #20
{
 8005e5c:	b08a      	sub	sp, #40	; 0x28
 8005e5e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e60:	2100      	movs	r1, #0
 8005e62:	eb0d 0002 	add.w	r0, sp, r2
 8005e66:	f000 f8b1 	bl	8005fcc <memset>
  if(uartHandle->Instance==USART1)
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	4a1e      	ldr	r2, [pc, #120]	; (8005ee8 <HAL_UART_MspInit+0x90>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d122      	bne.n	8005eb8 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e72:	4b1e      	ldr	r3, [pc, #120]	; (8005eec <HAL_UART_MspInit+0x94>)
 8005e74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e7a:	661a      	str	r2, [r3, #96]	; 0x60
 8005e7c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e7e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005e82:	9201      	str	r2, [sp, #4]
 8005e84:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e88:	f042 0201 	orr.w	r2, r2, #1
 8005e8c:	64da      	str	r2, [r3, #76]	; 0x4c
 8005e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	9302      	str	r3, [sp, #8]
 8005e96:	9b02      	ldr	r3, [sp, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005e98:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005e9c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ea6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005ea8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005eae:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eb0:	f7fb f854 	bl	8000f5c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005eb4:	b00a      	add	sp, #40	; 0x28
 8005eb6:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 8005eb8:	4a0d      	ldr	r2, [pc, #52]	; (8005ef0 <HAL_UART_MspInit+0x98>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d1fa      	bne.n	8005eb4 <HAL_UART_MspInit+0x5c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ebe:	4b0b      	ldr	r3, [pc, #44]	; (8005eec <HAL_UART_MspInit+0x94>)
 8005ec0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ec2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005ec6:	659a      	str	r2, [r3, #88]	; 0x58
 8005ec8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005eca:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005ece:	9203      	str	r2, [sp, #12]
 8005ed0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ed2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ed4:	f042 0201 	orr.w	r2, r2, #1
 8005ed8:	64da      	str	r2, [r3, #76]	; 0x4c
 8005eda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	9304      	str	r3, [sp, #16]
 8005ee2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005ee4:	230c      	movs	r3, #12
 8005ee6:	e7d9      	b.n	8005e9c <HAL_UART_MspInit+0x44>
 8005ee8:	40013800 	.word	0x40013800
 8005eec:	40021000 	.word	0x40021000
 8005ef0:	40004400 	.word	0x40004400

08005ef4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005ef4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005f2c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005ef8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005efa:	e003      	b.n	8005f04 <LoopCopyDataInit>

08005efc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005efc:	4b0c      	ldr	r3, [pc, #48]	; (8005f30 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005efe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005f00:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005f02:	3104      	adds	r1, #4

08005f04 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005f04:	480b      	ldr	r0, [pc, #44]	; (8005f34 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005f06:	4b0c      	ldr	r3, [pc, #48]	; (8005f38 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005f08:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005f0a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005f0c:	d3f6      	bcc.n	8005efc <CopyDataInit>
	ldr	r2, =_sbss
 8005f0e:	4a0b      	ldr	r2, [pc, #44]	; (8005f3c <LoopForever+0x12>)
	b	LoopFillZerobss
 8005f10:	e002      	b.n	8005f18 <LoopFillZerobss>

08005f12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005f12:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005f14:	f842 3b04 	str.w	r3, [r2], #4

08005f18 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005f18:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <LoopForever+0x16>)
	cmp	r2, r3
 8005f1a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005f1c:	d3f9      	bcc.n	8005f12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005f1e:	f7ff ff3b 	bl	8005d98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005f22:	f000 f815 	bl	8005f50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005f26:	f7ff fe23 	bl	8005b70 <main>

08005f2a <LoopForever>:

LoopForever:
    b LoopForever
 8005f2a:	e7fe      	b.n	8005f2a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005f2c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005f30:	08006d6c 	.word	0x08006d6c
	ldr	r0, =_sdata
 8005f34:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005f38:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 8005f3c:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 8005f40:	2000462c 	.word	0x2000462c

08005f44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005f44:	e7fe      	b.n	8005f44 <ADC1_2_IRQHandler>

08005f46 <atoi>:
 8005f46:	220a      	movs	r2, #10
 8005f48:	2100      	movs	r1, #0
 8005f4a:	f000 b915 	b.w	8006178 <strtol>
	...

08005f50 <__libc_init_array>:
 8005f50:	b570      	push	{r4, r5, r6, lr}
 8005f52:	4e0d      	ldr	r6, [pc, #52]	; (8005f88 <__libc_init_array+0x38>)
 8005f54:	4c0d      	ldr	r4, [pc, #52]	; (8005f8c <__libc_init_array+0x3c>)
 8005f56:	1ba4      	subs	r4, r4, r6
 8005f58:	10a4      	asrs	r4, r4, #2
 8005f5a:	2500      	movs	r5, #0
 8005f5c:	42a5      	cmp	r5, r4
 8005f5e:	d109      	bne.n	8005f74 <__libc_init_array+0x24>
 8005f60:	4e0b      	ldr	r6, [pc, #44]	; (8005f90 <__libc_init_array+0x40>)
 8005f62:	4c0c      	ldr	r4, [pc, #48]	; (8005f94 <__libc_init_array+0x44>)
 8005f64:	f000 fd86 	bl	8006a74 <_init>
 8005f68:	1ba4      	subs	r4, r4, r6
 8005f6a:	10a4      	asrs	r4, r4, #2
 8005f6c:	2500      	movs	r5, #0
 8005f6e:	42a5      	cmp	r5, r4
 8005f70:	d105      	bne.n	8005f7e <__libc_init_array+0x2e>
 8005f72:	bd70      	pop	{r4, r5, r6, pc}
 8005f74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f78:	4798      	blx	r3
 8005f7a:	3501      	adds	r5, #1
 8005f7c:	e7ee      	b.n	8005f5c <__libc_init_array+0xc>
 8005f7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f82:	4798      	blx	r3
 8005f84:	3501      	adds	r5, #1
 8005f86:	e7f2      	b.n	8005f6e <__libc_init_array+0x1e>
 8005f88:	08006d64 	.word	0x08006d64
 8005f8c:	08006d64 	.word	0x08006d64
 8005f90:	08006d64 	.word	0x08006d64
 8005f94:	08006d68 	.word	0x08006d68

08005f98 <__itoa>:
 8005f98:	1e93      	subs	r3, r2, #2
 8005f9a:	2b22      	cmp	r3, #34	; 0x22
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	d904      	bls.n	8005fac <__itoa+0x14>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	700b      	strb	r3, [r1, #0]
 8005fa6:	461c      	mov	r4, r3
 8005fa8:	4620      	mov	r0, r4
 8005faa:	bd10      	pop	{r4, pc}
 8005fac:	2a0a      	cmp	r2, #10
 8005fae:	d109      	bne.n	8005fc4 <__itoa+0x2c>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	da07      	bge.n	8005fc4 <__itoa+0x2c>
 8005fb4:	232d      	movs	r3, #45	; 0x2d
 8005fb6:	700b      	strb	r3, [r1, #0]
 8005fb8:	4240      	negs	r0, r0
 8005fba:	2101      	movs	r1, #1
 8005fbc:	4421      	add	r1, r4
 8005fbe:	f000 f8f1 	bl	80061a4 <__utoa>
 8005fc2:	e7f1      	b.n	8005fa8 <__itoa+0x10>
 8005fc4:	2100      	movs	r1, #0
 8005fc6:	e7f9      	b.n	8005fbc <__itoa+0x24>

08005fc8 <itoa>:
 8005fc8:	f7ff bfe6 	b.w	8005f98 <__itoa>

08005fcc <memset>:
 8005fcc:	4402      	add	r2, r0
 8005fce:	4603      	mov	r3, r0
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d100      	bne.n	8005fd6 <memset+0xa>
 8005fd4:	4770      	bx	lr
 8005fd6:	f803 1b01 	strb.w	r1, [r3], #1
 8005fda:	e7f9      	b.n	8005fd0 <memset+0x4>

08005fdc <siprintf>:
 8005fdc:	b40e      	push	{r1, r2, r3}
 8005fde:	b500      	push	{lr}
 8005fe0:	b09c      	sub	sp, #112	; 0x70
 8005fe2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005fe6:	ab1d      	add	r3, sp, #116	; 0x74
 8005fe8:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005fec:	9002      	str	r0, [sp, #8]
 8005fee:	9006      	str	r0, [sp, #24]
 8005ff0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ff4:	480a      	ldr	r0, [pc, #40]	; (8006020 <siprintf+0x44>)
 8005ff6:	9104      	str	r1, [sp, #16]
 8005ff8:	9107      	str	r1, [sp, #28]
 8005ffa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005ffe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006002:	f8ad 1016 	strh.w	r1, [sp, #22]
 8006006:	6800      	ldr	r0, [r0, #0]
 8006008:	9301      	str	r3, [sp, #4]
 800600a:	a902      	add	r1, sp, #8
 800600c:	f000 f97a 	bl	8006304 <_svfiprintf_r>
 8006010:	9b02      	ldr	r3, [sp, #8]
 8006012:	2200      	movs	r2, #0
 8006014:	701a      	strb	r2, [r3, #0]
 8006016:	b01c      	add	sp, #112	; 0x70
 8006018:	f85d eb04 	ldr.w	lr, [sp], #4
 800601c:	b003      	add	sp, #12
 800601e:	4770      	bx	lr
 8006020:	2000002c 	.word	0x2000002c

08006024 <strcat>:
 8006024:	b510      	push	{r4, lr}
 8006026:	4602      	mov	r2, r0
 8006028:	4613      	mov	r3, r2
 800602a:	3201      	adds	r2, #1
 800602c:	781c      	ldrb	r4, [r3, #0]
 800602e:	2c00      	cmp	r4, #0
 8006030:	d1fa      	bne.n	8006028 <strcat+0x4>
 8006032:	3b01      	subs	r3, #1
 8006034:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006038:	f803 2f01 	strb.w	r2, [r3, #1]!
 800603c:	2a00      	cmp	r2, #0
 800603e:	d1f9      	bne.n	8006034 <strcat+0x10>
 8006040:	bd10      	pop	{r4, pc}

08006042 <strstr>:
 8006042:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006044:	7803      	ldrb	r3, [r0, #0]
 8006046:	b133      	cbz	r3, 8006056 <strstr+0x14>
 8006048:	4603      	mov	r3, r0
 800604a:	4618      	mov	r0, r3
 800604c:	1c5e      	adds	r6, r3, #1
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	b933      	cbnz	r3, 8006060 <strstr+0x1e>
 8006052:	4618      	mov	r0, r3
 8006054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006056:	780b      	ldrb	r3, [r1, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	bf18      	it	ne
 800605c:	2000      	movne	r0, #0
 800605e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006060:	1e4d      	subs	r5, r1, #1
 8006062:	1e44      	subs	r4, r0, #1
 8006064:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006068:	2a00      	cmp	r2, #0
 800606a:	d0f3      	beq.n	8006054 <strstr+0x12>
 800606c:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8006070:	4297      	cmp	r7, r2
 8006072:	4633      	mov	r3, r6
 8006074:	d0f6      	beq.n	8006064 <strstr+0x22>
 8006076:	e7e8      	b.n	800604a <strstr+0x8>

08006078 <_strtol_l.isra.0>:
 8006078:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800607c:	4680      	mov	r8, r0
 800607e:	4689      	mov	r9, r1
 8006080:	4692      	mov	sl, r2
 8006082:	461f      	mov	r7, r3
 8006084:	468b      	mov	fp, r1
 8006086:	465d      	mov	r5, fp
 8006088:	980a      	ldr	r0, [sp, #40]	; 0x28
 800608a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800608e:	f000 f8c9 	bl	8006224 <__locale_ctype_ptr_l>
 8006092:	4420      	add	r0, r4
 8006094:	7846      	ldrb	r6, [r0, #1]
 8006096:	f016 0608 	ands.w	r6, r6, #8
 800609a:	d10b      	bne.n	80060b4 <_strtol_l.isra.0+0x3c>
 800609c:	2c2d      	cmp	r4, #45	; 0x2d
 800609e:	d10b      	bne.n	80060b8 <_strtol_l.isra.0+0x40>
 80060a0:	782c      	ldrb	r4, [r5, #0]
 80060a2:	2601      	movs	r6, #1
 80060a4:	f10b 0502 	add.w	r5, fp, #2
 80060a8:	b167      	cbz	r7, 80060c4 <_strtol_l.isra.0+0x4c>
 80060aa:	2f10      	cmp	r7, #16
 80060ac:	d114      	bne.n	80060d8 <_strtol_l.isra.0+0x60>
 80060ae:	2c30      	cmp	r4, #48	; 0x30
 80060b0:	d00a      	beq.n	80060c8 <_strtol_l.isra.0+0x50>
 80060b2:	e011      	b.n	80060d8 <_strtol_l.isra.0+0x60>
 80060b4:	46ab      	mov	fp, r5
 80060b6:	e7e6      	b.n	8006086 <_strtol_l.isra.0+0xe>
 80060b8:	2c2b      	cmp	r4, #43	; 0x2b
 80060ba:	bf04      	itt	eq
 80060bc:	782c      	ldrbeq	r4, [r5, #0]
 80060be:	f10b 0502 	addeq.w	r5, fp, #2
 80060c2:	e7f1      	b.n	80060a8 <_strtol_l.isra.0+0x30>
 80060c4:	2c30      	cmp	r4, #48	; 0x30
 80060c6:	d127      	bne.n	8006118 <_strtol_l.isra.0+0xa0>
 80060c8:	782b      	ldrb	r3, [r5, #0]
 80060ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80060ce:	2b58      	cmp	r3, #88	; 0x58
 80060d0:	d14b      	bne.n	800616a <_strtol_l.isra.0+0xf2>
 80060d2:	786c      	ldrb	r4, [r5, #1]
 80060d4:	2710      	movs	r7, #16
 80060d6:	3502      	adds	r5, #2
 80060d8:	2e00      	cmp	r6, #0
 80060da:	bf0c      	ite	eq
 80060dc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80060e0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80060e4:	2200      	movs	r2, #0
 80060e6:	fbb1 fef7 	udiv	lr, r1, r7
 80060ea:	4610      	mov	r0, r2
 80060ec:	fb07 1c1e 	mls	ip, r7, lr, r1
 80060f0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80060f4:	2b09      	cmp	r3, #9
 80060f6:	d811      	bhi.n	800611c <_strtol_l.isra.0+0xa4>
 80060f8:	461c      	mov	r4, r3
 80060fa:	42a7      	cmp	r7, r4
 80060fc:	dd1d      	ble.n	800613a <_strtol_l.isra.0+0xc2>
 80060fe:	1c53      	adds	r3, r2, #1
 8006100:	d007      	beq.n	8006112 <_strtol_l.isra.0+0x9a>
 8006102:	4586      	cmp	lr, r0
 8006104:	d316      	bcc.n	8006134 <_strtol_l.isra.0+0xbc>
 8006106:	d101      	bne.n	800610c <_strtol_l.isra.0+0x94>
 8006108:	45a4      	cmp	ip, r4
 800610a:	db13      	blt.n	8006134 <_strtol_l.isra.0+0xbc>
 800610c:	fb00 4007 	mla	r0, r0, r7, r4
 8006110:	2201      	movs	r2, #1
 8006112:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006116:	e7eb      	b.n	80060f0 <_strtol_l.isra.0+0x78>
 8006118:	270a      	movs	r7, #10
 800611a:	e7dd      	b.n	80060d8 <_strtol_l.isra.0+0x60>
 800611c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006120:	2b19      	cmp	r3, #25
 8006122:	d801      	bhi.n	8006128 <_strtol_l.isra.0+0xb0>
 8006124:	3c37      	subs	r4, #55	; 0x37
 8006126:	e7e8      	b.n	80060fa <_strtol_l.isra.0+0x82>
 8006128:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800612c:	2b19      	cmp	r3, #25
 800612e:	d804      	bhi.n	800613a <_strtol_l.isra.0+0xc2>
 8006130:	3c57      	subs	r4, #87	; 0x57
 8006132:	e7e2      	b.n	80060fa <_strtol_l.isra.0+0x82>
 8006134:	f04f 32ff 	mov.w	r2, #4294967295
 8006138:	e7eb      	b.n	8006112 <_strtol_l.isra.0+0x9a>
 800613a:	1c53      	adds	r3, r2, #1
 800613c:	d108      	bne.n	8006150 <_strtol_l.isra.0+0xd8>
 800613e:	2322      	movs	r3, #34	; 0x22
 8006140:	f8c8 3000 	str.w	r3, [r8]
 8006144:	4608      	mov	r0, r1
 8006146:	f1ba 0f00 	cmp.w	sl, #0
 800614a:	d107      	bne.n	800615c <_strtol_l.isra.0+0xe4>
 800614c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006150:	b106      	cbz	r6, 8006154 <_strtol_l.isra.0+0xdc>
 8006152:	4240      	negs	r0, r0
 8006154:	f1ba 0f00 	cmp.w	sl, #0
 8006158:	d00c      	beq.n	8006174 <_strtol_l.isra.0+0xfc>
 800615a:	b122      	cbz	r2, 8006166 <_strtol_l.isra.0+0xee>
 800615c:	3d01      	subs	r5, #1
 800615e:	f8ca 5000 	str.w	r5, [sl]
 8006162:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006166:	464d      	mov	r5, r9
 8006168:	e7f9      	b.n	800615e <_strtol_l.isra.0+0xe6>
 800616a:	2430      	movs	r4, #48	; 0x30
 800616c:	2f00      	cmp	r7, #0
 800616e:	d1b3      	bne.n	80060d8 <_strtol_l.isra.0+0x60>
 8006170:	2708      	movs	r7, #8
 8006172:	e7b1      	b.n	80060d8 <_strtol_l.isra.0+0x60>
 8006174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006178 <strtol>:
 8006178:	4b08      	ldr	r3, [pc, #32]	; (800619c <strtol+0x24>)
 800617a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800617c:	681c      	ldr	r4, [r3, #0]
 800617e:	4d08      	ldr	r5, [pc, #32]	; (80061a0 <strtol+0x28>)
 8006180:	6a23      	ldr	r3, [r4, #32]
 8006182:	2b00      	cmp	r3, #0
 8006184:	bf08      	it	eq
 8006186:	462b      	moveq	r3, r5
 8006188:	9300      	str	r3, [sp, #0]
 800618a:	4613      	mov	r3, r2
 800618c:	460a      	mov	r2, r1
 800618e:	4601      	mov	r1, r0
 8006190:	4620      	mov	r0, r4
 8006192:	f7ff ff71 	bl	8006078 <_strtol_l.isra.0>
 8006196:	b003      	add	sp, #12
 8006198:	bd30      	pop	{r4, r5, pc}
 800619a:	bf00      	nop
 800619c:	2000002c 	.word	0x2000002c
 80061a0:	20000090 	.word	0x20000090

080061a4 <__utoa>:
 80061a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061a6:	4c1e      	ldr	r4, [pc, #120]	; (8006220 <__utoa+0x7c>)
 80061a8:	b08b      	sub	sp, #44	; 0x2c
 80061aa:	4603      	mov	r3, r0
 80061ac:	460f      	mov	r7, r1
 80061ae:	466d      	mov	r5, sp
 80061b0:	f104 0e20 	add.w	lr, r4, #32
 80061b4:	6820      	ldr	r0, [r4, #0]
 80061b6:	6861      	ldr	r1, [r4, #4]
 80061b8:	462e      	mov	r6, r5
 80061ba:	c603      	stmia	r6!, {r0, r1}
 80061bc:	3408      	adds	r4, #8
 80061be:	4574      	cmp	r4, lr
 80061c0:	4635      	mov	r5, r6
 80061c2:	d1f7      	bne.n	80061b4 <__utoa+0x10>
 80061c4:	7921      	ldrb	r1, [r4, #4]
 80061c6:	7131      	strb	r1, [r6, #4]
 80061c8:	1e91      	subs	r1, r2, #2
 80061ca:	6820      	ldr	r0, [r4, #0]
 80061cc:	6030      	str	r0, [r6, #0]
 80061ce:	2922      	cmp	r1, #34	; 0x22
 80061d0:	f04f 0100 	mov.w	r1, #0
 80061d4:	d904      	bls.n	80061e0 <__utoa+0x3c>
 80061d6:	7039      	strb	r1, [r7, #0]
 80061d8:	460f      	mov	r7, r1
 80061da:	4638      	mov	r0, r7
 80061dc:	b00b      	add	sp, #44	; 0x2c
 80061de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061e0:	1e78      	subs	r0, r7, #1
 80061e2:	4606      	mov	r6, r0
 80061e4:	fbb3 f5f2 	udiv	r5, r3, r2
 80061e8:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80061ec:	fb02 3315 	mls	r3, r2, r5, r3
 80061f0:	4473      	add	r3, lr
 80061f2:	1c4c      	adds	r4, r1, #1
 80061f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80061f8:	f806 3f01 	strb.w	r3, [r6, #1]!
 80061fc:	462b      	mov	r3, r5
 80061fe:	b965      	cbnz	r5, 800621a <__utoa+0x76>
 8006200:	553d      	strb	r5, [r7, r4]
 8006202:	187a      	adds	r2, r7, r1
 8006204:	1acc      	subs	r4, r1, r3
 8006206:	42a3      	cmp	r3, r4
 8006208:	dae7      	bge.n	80061da <__utoa+0x36>
 800620a:	7844      	ldrb	r4, [r0, #1]
 800620c:	7815      	ldrb	r5, [r2, #0]
 800620e:	f800 5f01 	strb.w	r5, [r0, #1]!
 8006212:	3301      	adds	r3, #1
 8006214:	f802 4901 	strb.w	r4, [r2], #-1
 8006218:	e7f4      	b.n	8006204 <__utoa+0x60>
 800621a:	4621      	mov	r1, r4
 800621c:	e7e2      	b.n	80061e4 <__utoa+0x40>
 800621e:	bf00      	nop
 8006220:	08006bf8 	.word	0x08006bf8

08006224 <__locale_ctype_ptr_l>:
 8006224:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006228:	4770      	bx	lr

0800622a <__ascii_mbtowc>:
 800622a:	b082      	sub	sp, #8
 800622c:	b901      	cbnz	r1, 8006230 <__ascii_mbtowc+0x6>
 800622e:	a901      	add	r1, sp, #4
 8006230:	b142      	cbz	r2, 8006244 <__ascii_mbtowc+0x1a>
 8006232:	b14b      	cbz	r3, 8006248 <__ascii_mbtowc+0x1e>
 8006234:	7813      	ldrb	r3, [r2, #0]
 8006236:	600b      	str	r3, [r1, #0]
 8006238:	7812      	ldrb	r2, [r2, #0]
 800623a:	1c10      	adds	r0, r2, #0
 800623c:	bf18      	it	ne
 800623e:	2001      	movne	r0, #1
 8006240:	b002      	add	sp, #8
 8006242:	4770      	bx	lr
 8006244:	4610      	mov	r0, r2
 8006246:	e7fb      	b.n	8006240 <__ascii_mbtowc+0x16>
 8006248:	f06f 0001 	mvn.w	r0, #1
 800624c:	e7f8      	b.n	8006240 <__ascii_mbtowc+0x16>

0800624e <__ssputs_r>:
 800624e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006252:	688e      	ldr	r6, [r1, #8]
 8006254:	429e      	cmp	r6, r3
 8006256:	4682      	mov	sl, r0
 8006258:	460c      	mov	r4, r1
 800625a:	4691      	mov	r9, r2
 800625c:	4698      	mov	r8, r3
 800625e:	d835      	bhi.n	80062cc <__ssputs_r+0x7e>
 8006260:	898a      	ldrh	r2, [r1, #12]
 8006262:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006266:	d031      	beq.n	80062cc <__ssputs_r+0x7e>
 8006268:	6825      	ldr	r5, [r4, #0]
 800626a:	6909      	ldr	r1, [r1, #16]
 800626c:	1a6f      	subs	r7, r5, r1
 800626e:	6965      	ldr	r5, [r4, #20]
 8006270:	2302      	movs	r3, #2
 8006272:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006276:	fb95 f5f3 	sdiv	r5, r5, r3
 800627a:	f108 0301 	add.w	r3, r8, #1
 800627e:	443b      	add	r3, r7
 8006280:	429d      	cmp	r5, r3
 8006282:	bf38      	it	cc
 8006284:	461d      	movcc	r5, r3
 8006286:	0553      	lsls	r3, r2, #21
 8006288:	d531      	bpl.n	80062ee <__ssputs_r+0xa0>
 800628a:	4629      	mov	r1, r5
 800628c:	f000 fb44 	bl	8006918 <_malloc_r>
 8006290:	4606      	mov	r6, r0
 8006292:	b950      	cbnz	r0, 80062aa <__ssputs_r+0x5c>
 8006294:	230c      	movs	r3, #12
 8006296:	f8ca 3000 	str.w	r3, [sl]
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a0:	81a3      	strh	r3, [r4, #12]
 80062a2:	f04f 30ff 	mov.w	r0, #4294967295
 80062a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062aa:	463a      	mov	r2, r7
 80062ac:	6921      	ldr	r1, [r4, #16]
 80062ae:	f000 fac0 	bl	8006832 <memcpy>
 80062b2:	89a3      	ldrh	r3, [r4, #12]
 80062b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062bc:	81a3      	strh	r3, [r4, #12]
 80062be:	6126      	str	r6, [r4, #16]
 80062c0:	6165      	str	r5, [r4, #20]
 80062c2:	443e      	add	r6, r7
 80062c4:	1bed      	subs	r5, r5, r7
 80062c6:	6026      	str	r6, [r4, #0]
 80062c8:	60a5      	str	r5, [r4, #8]
 80062ca:	4646      	mov	r6, r8
 80062cc:	4546      	cmp	r6, r8
 80062ce:	bf28      	it	cs
 80062d0:	4646      	movcs	r6, r8
 80062d2:	4632      	mov	r2, r6
 80062d4:	4649      	mov	r1, r9
 80062d6:	6820      	ldr	r0, [r4, #0]
 80062d8:	f000 fab6 	bl	8006848 <memmove>
 80062dc:	68a3      	ldr	r3, [r4, #8]
 80062de:	1b9b      	subs	r3, r3, r6
 80062e0:	60a3      	str	r3, [r4, #8]
 80062e2:	6823      	ldr	r3, [r4, #0]
 80062e4:	441e      	add	r6, r3
 80062e6:	6026      	str	r6, [r4, #0]
 80062e8:	2000      	movs	r0, #0
 80062ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ee:	462a      	mov	r2, r5
 80062f0:	f000 fb70 	bl	80069d4 <_realloc_r>
 80062f4:	4606      	mov	r6, r0
 80062f6:	2800      	cmp	r0, #0
 80062f8:	d1e1      	bne.n	80062be <__ssputs_r+0x70>
 80062fa:	6921      	ldr	r1, [r4, #16]
 80062fc:	4650      	mov	r0, sl
 80062fe:	f000 fabd 	bl	800687c <_free_r>
 8006302:	e7c7      	b.n	8006294 <__ssputs_r+0x46>

08006304 <_svfiprintf_r>:
 8006304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006308:	b09d      	sub	sp, #116	; 0x74
 800630a:	4680      	mov	r8, r0
 800630c:	9303      	str	r3, [sp, #12]
 800630e:	898b      	ldrh	r3, [r1, #12]
 8006310:	061c      	lsls	r4, r3, #24
 8006312:	460d      	mov	r5, r1
 8006314:	4616      	mov	r6, r2
 8006316:	d50f      	bpl.n	8006338 <_svfiprintf_r+0x34>
 8006318:	690b      	ldr	r3, [r1, #16]
 800631a:	b96b      	cbnz	r3, 8006338 <_svfiprintf_r+0x34>
 800631c:	2140      	movs	r1, #64	; 0x40
 800631e:	f000 fafb 	bl	8006918 <_malloc_r>
 8006322:	6028      	str	r0, [r5, #0]
 8006324:	6128      	str	r0, [r5, #16]
 8006326:	b928      	cbnz	r0, 8006334 <_svfiprintf_r+0x30>
 8006328:	230c      	movs	r3, #12
 800632a:	f8c8 3000 	str.w	r3, [r8]
 800632e:	f04f 30ff 	mov.w	r0, #4294967295
 8006332:	e0c5      	b.n	80064c0 <_svfiprintf_r+0x1bc>
 8006334:	2340      	movs	r3, #64	; 0x40
 8006336:	616b      	str	r3, [r5, #20]
 8006338:	2300      	movs	r3, #0
 800633a:	9309      	str	r3, [sp, #36]	; 0x24
 800633c:	2320      	movs	r3, #32
 800633e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006342:	2330      	movs	r3, #48	; 0x30
 8006344:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006348:	f04f 0b01 	mov.w	fp, #1
 800634c:	4637      	mov	r7, r6
 800634e:	463c      	mov	r4, r7
 8006350:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006354:	2b00      	cmp	r3, #0
 8006356:	d13c      	bne.n	80063d2 <_svfiprintf_r+0xce>
 8006358:	ebb7 0a06 	subs.w	sl, r7, r6
 800635c:	d00b      	beq.n	8006376 <_svfiprintf_r+0x72>
 800635e:	4653      	mov	r3, sl
 8006360:	4632      	mov	r2, r6
 8006362:	4629      	mov	r1, r5
 8006364:	4640      	mov	r0, r8
 8006366:	f7ff ff72 	bl	800624e <__ssputs_r>
 800636a:	3001      	adds	r0, #1
 800636c:	f000 80a3 	beq.w	80064b6 <_svfiprintf_r+0x1b2>
 8006370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006372:	4453      	add	r3, sl
 8006374:	9309      	str	r3, [sp, #36]	; 0x24
 8006376:	783b      	ldrb	r3, [r7, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 809c 	beq.w	80064b6 <_svfiprintf_r+0x1b2>
 800637e:	2300      	movs	r3, #0
 8006380:	f04f 32ff 	mov.w	r2, #4294967295
 8006384:	9304      	str	r3, [sp, #16]
 8006386:	9307      	str	r3, [sp, #28]
 8006388:	9205      	str	r2, [sp, #20]
 800638a:	9306      	str	r3, [sp, #24]
 800638c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006390:	931a      	str	r3, [sp, #104]	; 0x68
 8006392:	2205      	movs	r2, #5
 8006394:	7821      	ldrb	r1, [r4, #0]
 8006396:	4850      	ldr	r0, [pc, #320]	; (80064d8 <_svfiprintf_r+0x1d4>)
 8006398:	f7f9 ff22 	bl	80001e0 <memchr>
 800639c:	1c67      	adds	r7, r4, #1
 800639e:	9b04      	ldr	r3, [sp, #16]
 80063a0:	b9d8      	cbnz	r0, 80063da <_svfiprintf_r+0xd6>
 80063a2:	06d9      	lsls	r1, r3, #27
 80063a4:	bf44      	itt	mi
 80063a6:	2220      	movmi	r2, #32
 80063a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80063ac:	071a      	lsls	r2, r3, #28
 80063ae:	bf44      	itt	mi
 80063b0:	222b      	movmi	r2, #43	; 0x2b
 80063b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80063b6:	7822      	ldrb	r2, [r4, #0]
 80063b8:	2a2a      	cmp	r2, #42	; 0x2a
 80063ba:	d016      	beq.n	80063ea <_svfiprintf_r+0xe6>
 80063bc:	9a07      	ldr	r2, [sp, #28]
 80063be:	2100      	movs	r1, #0
 80063c0:	200a      	movs	r0, #10
 80063c2:	4627      	mov	r7, r4
 80063c4:	3401      	adds	r4, #1
 80063c6:	783b      	ldrb	r3, [r7, #0]
 80063c8:	3b30      	subs	r3, #48	; 0x30
 80063ca:	2b09      	cmp	r3, #9
 80063cc:	d951      	bls.n	8006472 <_svfiprintf_r+0x16e>
 80063ce:	b1c9      	cbz	r1, 8006404 <_svfiprintf_r+0x100>
 80063d0:	e011      	b.n	80063f6 <_svfiprintf_r+0xf2>
 80063d2:	2b25      	cmp	r3, #37	; 0x25
 80063d4:	d0c0      	beq.n	8006358 <_svfiprintf_r+0x54>
 80063d6:	4627      	mov	r7, r4
 80063d8:	e7b9      	b.n	800634e <_svfiprintf_r+0x4a>
 80063da:	4a3f      	ldr	r2, [pc, #252]	; (80064d8 <_svfiprintf_r+0x1d4>)
 80063dc:	1a80      	subs	r0, r0, r2
 80063de:	fa0b f000 	lsl.w	r0, fp, r0
 80063e2:	4318      	orrs	r0, r3
 80063e4:	9004      	str	r0, [sp, #16]
 80063e6:	463c      	mov	r4, r7
 80063e8:	e7d3      	b.n	8006392 <_svfiprintf_r+0x8e>
 80063ea:	9a03      	ldr	r2, [sp, #12]
 80063ec:	1d11      	adds	r1, r2, #4
 80063ee:	6812      	ldr	r2, [r2, #0]
 80063f0:	9103      	str	r1, [sp, #12]
 80063f2:	2a00      	cmp	r2, #0
 80063f4:	db01      	blt.n	80063fa <_svfiprintf_r+0xf6>
 80063f6:	9207      	str	r2, [sp, #28]
 80063f8:	e004      	b.n	8006404 <_svfiprintf_r+0x100>
 80063fa:	4252      	negs	r2, r2
 80063fc:	f043 0302 	orr.w	r3, r3, #2
 8006400:	9207      	str	r2, [sp, #28]
 8006402:	9304      	str	r3, [sp, #16]
 8006404:	783b      	ldrb	r3, [r7, #0]
 8006406:	2b2e      	cmp	r3, #46	; 0x2e
 8006408:	d10e      	bne.n	8006428 <_svfiprintf_r+0x124>
 800640a:	787b      	ldrb	r3, [r7, #1]
 800640c:	2b2a      	cmp	r3, #42	; 0x2a
 800640e:	f107 0101 	add.w	r1, r7, #1
 8006412:	d132      	bne.n	800647a <_svfiprintf_r+0x176>
 8006414:	9b03      	ldr	r3, [sp, #12]
 8006416:	1d1a      	adds	r2, r3, #4
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	9203      	str	r2, [sp, #12]
 800641c:	2b00      	cmp	r3, #0
 800641e:	bfb8      	it	lt
 8006420:	f04f 33ff 	movlt.w	r3, #4294967295
 8006424:	3702      	adds	r7, #2
 8006426:	9305      	str	r3, [sp, #20]
 8006428:	4c2c      	ldr	r4, [pc, #176]	; (80064dc <_svfiprintf_r+0x1d8>)
 800642a:	7839      	ldrb	r1, [r7, #0]
 800642c:	2203      	movs	r2, #3
 800642e:	4620      	mov	r0, r4
 8006430:	f7f9 fed6 	bl	80001e0 <memchr>
 8006434:	b138      	cbz	r0, 8006446 <_svfiprintf_r+0x142>
 8006436:	2340      	movs	r3, #64	; 0x40
 8006438:	1b00      	subs	r0, r0, r4
 800643a:	fa03 f000 	lsl.w	r0, r3, r0
 800643e:	9b04      	ldr	r3, [sp, #16]
 8006440:	4303      	orrs	r3, r0
 8006442:	9304      	str	r3, [sp, #16]
 8006444:	3701      	adds	r7, #1
 8006446:	7839      	ldrb	r1, [r7, #0]
 8006448:	4825      	ldr	r0, [pc, #148]	; (80064e0 <_svfiprintf_r+0x1dc>)
 800644a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800644e:	2206      	movs	r2, #6
 8006450:	1c7e      	adds	r6, r7, #1
 8006452:	f7f9 fec5 	bl	80001e0 <memchr>
 8006456:	2800      	cmp	r0, #0
 8006458:	d035      	beq.n	80064c6 <_svfiprintf_r+0x1c2>
 800645a:	4b22      	ldr	r3, [pc, #136]	; (80064e4 <_svfiprintf_r+0x1e0>)
 800645c:	b9fb      	cbnz	r3, 800649e <_svfiprintf_r+0x19a>
 800645e:	9b03      	ldr	r3, [sp, #12]
 8006460:	3307      	adds	r3, #7
 8006462:	f023 0307 	bic.w	r3, r3, #7
 8006466:	3308      	adds	r3, #8
 8006468:	9303      	str	r3, [sp, #12]
 800646a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800646c:	444b      	add	r3, r9
 800646e:	9309      	str	r3, [sp, #36]	; 0x24
 8006470:	e76c      	b.n	800634c <_svfiprintf_r+0x48>
 8006472:	fb00 3202 	mla	r2, r0, r2, r3
 8006476:	2101      	movs	r1, #1
 8006478:	e7a3      	b.n	80063c2 <_svfiprintf_r+0xbe>
 800647a:	2300      	movs	r3, #0
 800647c:	9305      	str	r3, [sp, #20]
 800647e:	4618      	mov	r0, r3
 8006480:	240a      	movs	r4, #10
 8006482:	460f      	mov	r7, r1
 8006484:	3101      	adds	r1, #1
 8006486:	783a      	ldrb	r2, [r7, #0]
 8006488:	3a30      	subs	r2, #48	; 0x30
 800648a:	2a09      	cmp	r2, #9
 800648c:	d903      	bls.n	8006496 <_svfiprintf_r+0x192>
 800648e:	2b00      	cmp	r3, #0
 8006490:	d0ca      	beq.n	8006428 <_svfiprintf_r+0x124>
 8006492:	9005      	str	r0, [sp, #20]
 8006494:	e7c8      	b.n	8006428 <_svfiprintf_r+0x124>
 8006496:	fb04 2000 	mla	r0, r4, r0, r2
 800649a:	2301      	movs	r3, #1
 800649c:	e7f1      	b.n	8006482 <_svfiprintf_r+0x17e>
 800649e:	ab03      	add	r3, sp, #12
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	462a      	mov	r2, r5
 80064a4:	4b10      	ldr	r3, [pc, #64]	; (80064e8 <_svfiprintf_r+0x1e4>)
 80064a6:	a904      	add	r1, sp, #16
 80064a8:	4640      	mov	r0, r8
 80064aa:	f3af 8000 	nop.w
 80064ae:	f1b0 3fff 	cmp.w	r0, #4294967295
 80064b2:	4681      	mov	r9, r0
 80064b4:	d1d9      	bne.n	800646a <_svfiprintf_r+0x166>
 80064b6:	89ab      	ldrh	r3, [r5, #12]
 80064b8:	065b      	lsls	r3, r3, #25
 80064ba:	f53f af38 	bmi.w	800632e <_svfiprintf_r+0x2a>
 80064be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064c0:	b01d      	add	sp, #116	; 0x74
 80064c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064c6:	ab03      	add	r3, sp, #12
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	462a      	mov	r2, r5
 80064cc:	4b06      	ldr	r3, [pc, #24]	; (80064e8 <_svfiprintf_r+0x1e4>)
 80064ce:	a904      	add	r1, sp, #16
 80064d0:	4640      	mov	r0, r8
 80064d2:	f000 f881 	bl	80065d8 <_printf_i>
 80064d6:	e7ea      	b.n	80064ae <_svfiprintf_r+0x1aa>
 80064d8:	08006c27 	.word	0x08006c27
 80064dc:	08006c2d 	.word	0x08006c2d
 80064e0:	08006c31 	.word	0x08006c31
 80064e4:	00000000 	.word	0x00000000
 80064e8:	0800624f 	.word	0x0800624f

080064ec <_printf_common>:
 80064ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f0:	4691      	mov	r9, r2
 80064f2:	461f      	mov	r7, r3
 80064f4:	688a      	ldr	r2, [r1, #8]
 80064f6:	690b      	ldr	r3, [r1, #16]
 80064f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064fc:	4293      	cmp	r3, r2
 80064fe:	bfb8      	it	lt
 8006500:	4613      	movlt	r3, r2
 8006502:	f8c9 3000 	str.w	r3, [r9]
 8006506:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800650a:	4606      	mov	r6, r0
 800650c:	460c      	mov	r4, r1
 800650e:	b112      	cbz	r2, 8006516 <_printf_common+0x2a>
 8006510:	3301      	adds	r3, #1
 8006512:	f8c9 3000 	str.w	r3, [r9]
 8006516:	6823      	ldr	r3, [r4, #0]
 8006518:	0699      	lsls	r1, r3, #26
 800651a:	bf42      	ittt	mi
 800651c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006520:	3302      	addmi	r3, #2
 8006522:	f8c9 3000 	strmi.w	r3, [r9]
 8006526:	6825      	ldr	r5, [r4, #0]
 8006528:	f015 0506 	ands.w	r5, r5, #6
 800652c:	d107      	bne.n	800653e <_printf_common+0x52>
 800652e:	f104 0a19 	add.w	sl, r4, #25
 8006532:	68e3      	ldr	r3, [r4, #12]
 8006534:	f8d9 2000 	ldr.w	r2, [r9]
 8006538:	1a9b      	subs	r3, r3, r2
 800653a:	429d      	cmp	r5, r3
 800653c:	db29      	blt.n	8006592 <_printf_common+0xa6>
 800653e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006542:	6822      	ldr	r2, [r4, #0]
 8006544:	3300      	adds	r3, #0
 8006546:	bf18      	it	ne
 8006548:	2301      	movne	r3, #1
 800654a:	0692      	lsls	r2, r2, #26
 800654c:	d42e      	bmi.n	80065ac <_printf_common+0xc0>
 800654e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006552:	4639      	mov	r1, r7
 8006554:	4630      	mov	r0, r6
 8006556:	47c0      	blx	r8
 8006558:	3001      	adds	r0, #1
 800655a:	d021      	beq.n	80065a0 <_printf_common+0xb4>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	68e5      	ldr	r5, [r4, #12]
 8006560:	f8d9 2000 	ldr.w	r2, [r9]
 8006564:	f003 0306 	and.w	r3, r3, #6
 8006568:	2b04      	cmp	r3, #4
 800656a:	bf08      	it	eq
 800656c:	1aad      	subeq	r5, r5, r2
 800656e:	68a3      	ldr	r3, [r4, #8]
 8006570:	6922      	ldr	r2, [r4, #16]
 8006572:	bf0c      	ite	eq
 8006574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006578:	2500      	movne	r5, #0
 800657a:	4293      	cmp	r3, r2
 800657c:	bfc4      	itt	gt
 800657e:	1a9b      	subgt	r3, r3, r2
 8006580:	18ed      	addgt	r5, r5, r3
 8006582:	f04f 0900 	mov.w	r9, #0
 8006586:	341a      	adds	r4, #26
 8006588:	454d      	cmp	r5, r9
 800658a:	d11b      	bne.n	80065c4 <_printf_common+0xd8>
 800658c:	2000      	movs	r0, #0
 800658e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006592:	2301      	movs	r3, #1
 8006594:	4652      	mov	r2, sl
 8006596:	4639      	mov	r1, r7
 8006598:	4630      	mov	r0, r6
 800659a:	47c0      	blx	r8
 800659c:	3001      	adds	r0, #1
 800659e:	d103      	bne.n	80065a8 <_printf_common+0xbc>
 80065a0:	f04f 30ff 	mov.w	r0, #4294967295
 80065a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a8:	3501      	adds	r5, #1
 80065aa:	e7c2      	b.n	8006532 <_printf_common+0x46>
 80065ac:	18e1      	adds	r1, r4, r3
 80065ae:	1c5a      	adds	r2, r3, #1
 80065b0:	2030      	movs	r0, #48	; 0x30
 80065b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065b6:	4422      	add	r2, r4
 80065b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065c0:	3302      	adds	r3, #2
 80065c2:	e7c4      	b.n	800654e <_printf_common+0x62>
 80065c4:	2301      	movs	r3, #1
 80065c6:	4622      	mov	r2, r4
 80065c8:	4639      	mov	r1, r7
 80065ca:	4630      	mov	r0, r6
 80065cc:	47c0      	blx	r8
 80065ce:	3001      	adds	r0, #1
 80065d0:	d0e6      	beq.n	80065a0 <_printf_common+0xb4>
 80065d2:	f109 0901 	add.w	r9, r9, #1
 80065d6:	e7d7      	b.n	8006588 <_printf_common+0x9c>

080065d8 <_printf_i>:
 80065d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065dc:	4617      	mov	r7, r2
 80065de:	7e0a      	ldrb	r2, [r1, #24]
 80065e0:	b085      	sub	sp, #20
 80065e2:	2a6e      	cmp	r2, #110	; 0x6e
 80065e4:	4698      	mov	r8, r3
 80065e6:	4606      	mov	r6, r0
 80065e8:	460c      	mov	r4, r1
 80065ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065ec:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80065f0:	f000 80bc 	beq.w	800676c <_printf_i+0x194>
 80065f4:	d81a      	bhi.n	800662c <_printf_i+0x54>
 80065f6:	2a63      	cmp	r2, #99	; 0x63
 80065f8:	d02e      	beq.n	8006658 <_printf_i+0x80>
 80065fa:	d80a      	bhi.n	8006612 <_printf_i+0x3a>
 80065fc:	2a00      	cmp	r2, #0
 80065fe:	f000 80c8 	beq.w	8006792 <_printf_i+0x1ba>
 8006602:	2a58      	cmp	r2, #88	; 0x58
 8006604:	f000 808a 	beq.w	800671c <_printf_i+0x144>
 8006608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800660c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006610:	e02a      	b.n	8006668 <_printf_i+0x90>
 8006612:	2a64      	cmp	r2, #100	; 0x64
 8006614:	d001      	beq.n	800661a <_printf_i+0x42>
 8006616:	2a69      	cmp	r2, #105	; 0x69
 8006618:	d1f6      	bne.n	8006608 <_printf_i+0x30>
 800661a:	6821      	ldr	r1, [r4, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006622:	d023      	beq.n	800666c <_printf_i+0x94>
 8006624:	1d11      	adds	r1, r2, #4
 8006626:	6019      	str	r1, [r3, #0]
 8006628:	6813      	ldr	r3, [r2, #0]
 800662a:	e027      	b.n	800667c <_printf_i+0xa4>
 800662c:	2a73      	cmp	r2, #115	; 0x73
 800662e:	f000 80b4 	beq.w	800679a <_printf_i+0x1c2>
 8006632:	d808      	bhi.n	8006646 <_printf_i+0x6e>
 8006634:	2a6f      	cmp	r2, #111	; 0x6f
 8006636:	d02a      	beq.n	800668e <_printf_i+0xb6>
 8006638:	2a70      	cmp	r2, #112	; 0x70
 800663a:	d1e5      	bne.n	8006608 <_printf_i+0x30>
 800663c:	680a      	ldr	r2, [r1, #0]
 800663e:	f042 0220 	orr.w	r2, r2, #32
 8006642:	600a      	str	r2, [r1, #0]
 8006644:	e003      	b.n	800664e <_printf_i+0x76>
 8006646:	2a75      	cmp	r2, #117	; 0x75
 8006648:	d021      	beq.n	800668e <_printf_i+0xb6>
 800664a:	2a78      	cmp	r2, #120	; 0x78
 800664c:	d1dc      	bne.n	8006608 <_printf_i+0x30>
 800664e:	2278      	movs	r2, #120	; 0x78
 8006650:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006654:	496e      	ldr	r1, [pc, #440]	; (8006810 <_printf_i+0x238>)
 8006656:	e064      	b.n	8006722 <_printf_i+0x14a>
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800665e:	1d11      	adds	r1, r2, #4
 8006660:	6019      	str	r1, [r3, #0]
 8006662:	6813      	ldr	r3, [r2, #0]
 8006664:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006668:	2301      	movs	r3, #1
 800666a:	e0a3      	b.n	80067b4 <_printf_i+0x1dc>
 800666c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006670:	f102 0104 	add.w	r1, r2, #4
 8006674:	6019      	str	r1, [r3, #0]
 8006676:	d0d7      	beq.n	8006628 <_printf_i+0x50>
 8006678:	f9b2 3000 	ldrsh.w	r3, [r2]
 800667c:	2b00      	cmp	r3, #0
 800667e:	da03      	bge.n	8006688 <_printf_i+0xb0>
 8006680:	222d      	movs	r2, #45	; 0x2d
 8006682:	425b      	negs	r3, r3
 8006684:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006688:	4962      	ldr	r1, [pc, #392]	; (8006814 <_printf_i+0x23c>)
 800668a:	220a      	movs	r2, #10
 800668c:	e017      	b.n	80066be <_printf_i+0xe6>
 800668e:	6820      	ldr	r0, [r4, #0]
 8006690:	6819      	ldr	r1, [r3, #0]
 8006692:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006696:	d003      	beq.n	80066a0 <_printf_i+0xc8>
 8006698:	1d08      	adds	r0, r1, #4
 800669a:	6018      	str	r0, [r3, #0]
 800669c:	680b      	ldr	r3, [r1, #0]
 800669e:	e006      	b.n	80066ae <_printf_i+0xd6>
 80066a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066a4:	f101 0004 	add.w	r0, r1, #4
 80066a8:	6018      	str	r0, [r3, #0]
 80066aa:	d0f7      	beq.n	800669c <_printf_i+0xc4>
 80066ac:	880b      	ldrh	r3, [r1, #0]
 80066ae:	4959      	ldr	r1, [pc, #356]	; (8006814 <_printf_i+0x23c>)
 80066b0:	2a6f      	cmp	r2, #111	; 0x6f
 80066b2:	bf14      	ite	ne
 80066b4:	220a      	movne	r2, #10
 80066b6:	2208      	moveq	r2, #8
 80066b8:	2000      	movs	r0, #0
 80066ba:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80066be:	6865      	ldr	r5, [r4, #4]
 80066c0:	60a5      	str	r5, [r4, #8]
 80066c2:	2d00      	cmp	r5, #0
 80066c4:	f2c0 809c 	blt.w	8006800 <_printf_i+0x228>
 80066c8:	6820      	ldr	r0, [r4, #0]
 80066ca:	f020 0004 	bic.w	r0, r0, #4
 80066ce:	6020      	str	r0, [r4, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d13f      	bne.n	8006754 <_printf_i+0x17c>
 80066d4:	2d00      	cmp	r5, #0
 80066d6:	f040 8095 	bne.w	8006804 <_printf_i+0x22c>
 80066da:	4675      	mov	r5, lr
 80066dc:	2a08      	cmp	r2, #8
 80066de:	d10b      	bne.n	80066f8 <_printf_i+0x120>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	07da      	lsls	r2, r3, #31
 80066e4:	d508      	bpl.n	80066f8 <_printf_i+0x120>
 80066e6:	6923      	ldr	r3, [r4, #16]
 80066e8:	6862      	ldr	r2, [r4, #4]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	bfde      	ittt	le
 80066ee:	2330      	movle	r3, #48	; 0x30
 80066f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066f8:	ebae 0305 	sub.w	r3, lr, r5
 80066fc:	6123      	str	r3, [r4, #16]
 80066fe:	f8cd 8000 	str.w	r8, [sp]
 8006702:	463b      	mov	r3, r7
 8006704:	aa03      	add	r2, sp, #12
 8006706:	4621      	mov	r1, r4
 8006708:	4630      	mov	r0, r6
 800670a:	f7ff feef 	bl	80064ec <_printf_common>
 800670e:	3001      	adds	r0, #1
 8006710:	d155      	bne.n	80067be <_printf_i+0x1e6>
 8006712:	f04f 30ff 	mov.w	r0, #4294967295
 8006716:	b005      	add	sp, #20
 8006718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800671c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006720:	493c      	ldr	r1, [pc, #240]	; (8006814 <_printf_i+0x23c>)
 8006722:	6822      	ldr	r2, [r4, #0]
 8006724:	6818      	ldr	r0, [r3, #0]
 8006726:	f012 0f80 	tst.w	r2, #128	; 0x80
 800672a:	f100 0504 	add.w	r5, r0, #4
 800672e:	601d      	str	r5, [r3, #0]
 8006730:	d001      	beq.n	8006736 <_printf_i+0x15e>
 8006732:	6803      	ldr	r3, [r0, #0]
 8006734:	e002      	b.n	800673c <_printf_i+0x164>
 8006736:	0655      	lsls	r5, r2, #25
 8006738:	d5fb      	bpl.n	8006732 <_printf_i+0x15a>
 800673a:	8803      	ldrh	r3, [r0, #0]
 800673c:	07d0      	lsls	r0, r2, #31
 800673e:	bf44      	itt	mi
 8006740:	f042 0220 	orrmi.w	r2, r2, #32
 8006744:	6022      	strmi	r2, [r4, #0]
 8006746:	b91b      	cbnz	r3, 8006750 <_printf_i+0x178>
 8006748:	6822      	ldr	r2, [r4, #0]
 800674a:	f022 0220 	bic.w	r2, r2, #32
 800674e:	6022      	str	r2, [r4, #0]
 8006750:	2210      	movs	r2, #16
 8006752:	e7b1      	b.n	80066b8 <_printf_i+0xe0>
 8006754:	4675      	mov	r5, lr
 8006756:	fbb3 f0f2 	udiv	r0, r3, r2
 800675a:	fb02 3310 	mls	r3, r2, r0, r3
 800675e:	5ccb      	ldrb	r3, [r1, r3]
 8006760:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006764:	4603      	mov	r3, r0
 8006766:	2800      	cmp	r0, #0
 8006768:	d1f5      	bne.n	8006756 <_printf_i+0x17e>
 800676a:	e7b7      	b.n	80066dc <_printf_i+0x104>
 800676c:	6808      	ldr	r0, [r1, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	6949      	ldr	r1, [r1, #20]
 8006772:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006776:	d004      	beq.n	8006782 <_printf_i+0x1aa>
 8006778:	1d10      	adds	r0, r2, #4
 800677a:	6018      	str	r0, [r3, #0]
 800677c:	6813      	ldr	r3, [r2, #0]
 800677e:	6019      	str	r1, [r3, #0]
 8006780:	e007      	b.n	8006792 <_printf_i+0x1ba>
 8006782:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006786:	f102 0004 	add.w	r0, r2, #4
 800678a:	6018      	str	r0, [r3, #0]
 800678c:	6813      	ldr	r3, [r2, #0]
 800678e:	d0f6      	beq.n	800677e <_printf_i+0x1a6>
 8006790:	8019      	strh	r1, [r3, #0]
 8006792:	2300      	movs	r3, #0
 8006794:	6123      	str	r3, [r4, #16]
 8006796:	4675      	mov	r5, lr
 8006798:	e7b1      	b.n	80066fe <_printf_i+0x126>
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	1d11      	adds	r1, r2, #4
 800679e:	6019      	str	r1, [r3, #0]
 80067a0:	6815      	ldr	r5, [r2, #0]
 80067a2:	6862      	ldr	r2, [r4, #4]
 80067a4:	2100      	movs	r1, #0
 80067a6:	4628      	mov	r0, r5
 80067a8:	f7f9 fd1a 	bl	80001e0 <memchr>
 80067ac:	b108      	cbz	r0, 80067b2 <_printf_i+0x1da>
 80067ae:	1b40      	subs	r0, r0, r5
 80067b0:	6060      	str	r0, [r4, #4]
 80067b2:	6863      	ldr	r3, [r4, #4]
 80067b4:	6123      	str	r3, [r4, #16]
 80067b6:	2300      	movs	r3, #0
 80067b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067bc:	e79f      	b.n	80066fe <_printf_i+0x126>
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	462a      	mov	r2, r5
 80067c2:	4639      	mov	r1, r7
 80067c4:	4630      	mov	r0, r6
 80067c6:	47c0      	blx	r8
 80067c8:	3001      	adds	r0, #1
 80067ca:	d0a2      	beq.n	8006712 <_printf_i+0x13a>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	079b      	lsls	r3, r3, #30
 80067d0:	d507      	bpl.n	80067e2 <_printf_i+0x20a>
 80067d2:	2500      	movs	r5, #0
 80067d4:	f104 0919 	add.w	r9, r4, #25
 80067d8:	68e3      	ldr	r3, [r4, #12]
 80067da:	9a03      	ldr	r2, [sp, #12]
 80067dc:	1a9b      	subs	r3, r3, r2
 80067de:	429d      	cmp	r5, r3
 80067e0:	db05      	blt.n	80067ee <_printf_i+0x216>
 80067e2:	68e0      	ldr	r0, [r4, #12]
 80067e4:	9b03      	ldr	r3, [sp, #12]
 80067e6:	4298      	cmp	r0, r3
 80067e8:	bfb8      	it	lt
 80067ea:	4618      	movlt	r0, r3
 80067ec:	e793      	b.n	8006716 <_printf_i+0x13e>
 80067ee:	2301      	movs	r3, #1
 80067f0:	464a      	mov	r2, r9
 80067f2:	4639      	mov	r1, r7
 80067f4:	4630      	mov	r0, r6
 80067f6:	47c0      	blx	r8
 80067f8:	3001      	adds	r0, #1
 80067fa:	d08a      	beq.n	8006712 <_printf_i+0x13a>
 80067fc:	3501      	adds	r5, #1
 80067fe:	e7eb      	b.n	80067d8 <_printf_i+0x200>
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1a7      	bne.n	8006754 <_printf_i+0x17c>
 8006804:	780b      	ldrb	r3, [r1, #0]
 8006806:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800680a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800680e:	e765      	b.n	80066dc <_printf_i+0x104>
 8006810:	08006c49 	.word	0x08006c49
 8006814:	08006c38 	.word	0x08006c38

08006818 <__ascii_wctomb>:
 8006818:	b149      	cbz	r1, 800682e <__ascii_wctomb+0x16>
 800681a:	2aff      	cmp	r2, #255	; 0xff
 800681c:	bf85      	ittet	hi
 800681e:	238a      	movhi	r3, #138	; 0x8a
 8006820:	6003      	strhi	r3, [r0, #0]
 8006822:	700a      	strbls	r2, [r1, #0]
 8006824:	f04f 30ff 	movhi.w	r0, #4294967295
 8006828:	bf98      	it	ls
 800682a:	2001      	movls	r0, #1
 800682c:	4770      	bx	lr
 800682e:	4608      	mov	r0, r1
 8006830:	4770      	bx	lr

08006832 <memcpy>:
 8006832:	b510      	push	{r4, lr}
 8006834:	1e43      	subs	r3, r0, #1
 8006836:	440a      	add	r2, r1
 8006838:	4291      	cmp	r1, r2
 800683a:	d100      	bne.n	800683e <memcpy+0xc>
 800683c:	bd10      	pop	{r4, pc}
 800683e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006842:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006846:	e7f7      	b.n	8006838 <memcpy+0x6>

08006848 <memmove>:
 8006848:	4288      	cmp	r0, r1
 800684a:	b510      	push	{r4, lr}
 800684c:	eb01 0302 	add.w	r3, r1, r2
 8006850:	d803      	bhi.n	800685a <memmove+0x12>
 8006852:	1e42      	subs	r2, r0, #1
 8006854:	4299      	cmp	r1, r3
 8006856:	d10c      	bne.n	8006872 <memmove+0x2a>
 8006858:	bd10      	pop	{r4, pc}
 800685a:	4298      	cmp	r0, r3
 800685c:	d2f9      	bcs.n	8006852 <memmove+0xa>
 800685e:	1881      	adds	r1, r0, r2
 8006860:	1ad2      	subs	r2, r2, r3
 8006862:	42d3      	cmn	r3, r2
 8006864:	d100      	bne.n	8006868 <memmove+0x20>
 8006866:	bd10      	pop	{r4, pc}
 8006868:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800686c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006870:	e7f7      	b.n	8006862 <memmove+0x1a>
 8006872:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006876:	f802 4f01 	strb.w	r4, [r2, #1]!
 800687a:	e7eb      	b.n	8006854 <memmove+0xc>

0800687c <_free_r>:
 800687c:	b538      	push	{r3, r4, r5, lr}
 800687e:	4605      	mov	r5, r0
 8006880:	2900      	cmp	r1, #0
 8006882:	d045      	beq.n	8006910 <_free_r+0x94>
 8006884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006888:	1f0c      	subs	r4, r1, #4
 800688a:	2b00      	cmp	r3, #0
 800688c:	bfb8      	it	lt
 800688e:	18e4      	addlt	r4, r4, r3
 8006890:	f000 f8d6 	bl	8006a40 <__malloc_lock>
 8006894:	4a1f      	ldr	r2, [pc, #124]	; (8006914 <_free_r+0x98>)
 8006896:	6813      	ldr	r3, [r2, #0]
 8006898:	4610      	mov	r0, r2
 800689a:	b933      	cbnz	r3, 80068aa <_free_r+0x2e>
 800689c:	6063      	str	r3, [r4, #4]
 800689e:	6014      	str	r4, [r2, #0]
 80068a0:	4628      	mov	r0, r5
 80068a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068a6:	f000 b8cc 	b.w	8006a42 <__malloc_unlock>
 80068aa:	42a3      	cmp	r3, r4
 80068ac:	d90c      	bls.n	80068c8 <_free_r+0x4c>
 80068ae:	6821      	ldr	r1, [r4, #0]
 80068b0:	1862      	adds	r2, r4, r1
 80068b2:	4293      	cmp	r3, r2
 80068b4:	bf04      	itt	eq
 80068b6:	681a      	ldreq	r2, [r3, #0]
 80068b8:	685b      	ldreq	r3, [r3, #4]
 80068ba:	6063      	str	r3, [r4, #4]
 80068bc:	bf04      	itt	eq
 80068be:	1852      	addeq	r2, r2, r1
 80068c0:	6022      	streq	r2, [r4, #0]
 80068c2:	6004      	str	r4, [r0, #0]
 80068c4:	e7ec      	b.n	80068a0 <_free_r+0x24>
 80068c6:	4613      	mov	r3, r2
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	b10a      	cbz	r2, 80068d0 <_free_r+0x54>
 80068cc:	42a2      	cmp	r2, r4
 80068ce:	d9fa      	bls.n	80068c6 <_free_r+0x4a>
 80068d0:	6819      	ldr	r1, [r3, #0]
 80068d2:	1858      	adds	r0, r3, r1
 80068d4:	42a0      	cmp	r0, r4
 80068d6:	d10b      	bne.n	80068f0 <_free_r+0x74>
 80068d8:	6820      	ldr	r0, [r4, #0]
 80068da:	4401      	add	r1, r0
 80068dc:	1858      	adds	r0, r3, r1
 80068de:	4282      	cmp	r2, r0
 80068e0:	6019      	str	r1, [r3, #0]
 80068e2:	d1dd      	bne.n	80068a0 <_free_r+0x24>
 80068e4:	6810      	ldr	r0, [r2, #0]
 80068e6:	6852      	ldr	r2, [r2, #4]
 80068e8:	605a      	str	r2, [r3, #4]
 80068ea:	4401      	add	r1, r0
 80068ec:	6019      	str	r1, [r3, #0]
 80068ee:	e7d7      	b.n	80068a0 <_free_r+0x24>
 80068f0:	d902      	bls.n	80068f8 <_free_r+0x7c>
 80068f2:	230c      	movs	r3, #12
 80068f4:	602b      	str	r3, [r5, #0]
 80068f6:	e7d3      	b.n	80068a0 <_free_r+0x24>
 80068f8:	6820      	ldr	r0, [r4, #0]
 80068fa:	1821      	adds	r1, r4, r0
 80068fc:	428a      	cmp	r2, r1
 80068fe:	bf04      	itt	eq
 8006900:	6811      	ldreq	r1, [r2, #0]
 8006902:	6852      	ldreq	r2, [r2, #4]
 8006904:	6062      	str	r2, [r4, #4]
 8006906:	bf04      	itt	eq
 8006908:	1809      	addeq	r1, r1, r0
 800690a:	6021      	streq	r1, [r4, #0]
 800690c:	605c      	str	r4, [r3, #4]
 800690e:	e7c7      	b.n	80068a0 <_free_r+0x24>
 8006910:	bd38      	pop	{r3, r4, r5, pc}
 8006912:	bf00      	nop
 8006914:	2000024c 	.word	0x2000024c

08006918 <_malloc_r>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	1ccd      	adds	r5, r1, #3
 800691c:	f025 0503 	bic.w	r5, r5, #3
 8006920:	3508      	adds	r5, #8
 8006922:	2d0c      	cmp	r5, #12
 8006924:	bf38      	it	cc
 8006926:	250c      	movcc	r5, #12
 8006928:	2d00      	cmp	r5, #0
 800692a:	4606      	mov	r6, r0
 800692c:	db01      	blt.n	8006932 <_malloc_r+0x1a>
 800692e:	42a9      	cmp	r1, r5
 8006930:	d903      	bls.n	800693a <_malloc_r+0x22>
 8006932:	230c      	movs	r3, #12
 8006934:	6033      	str	r3, [r6, #0]
 8006936:	2000      	movs	r0, #0
 8006938:	bd70      	pop	{r4, r5, r6, pc}
 800693a:	f000 f881 	bl	8006a40 <__malloc_lock>
 800693e:	4a23      	ldr	r2, [pc, #140]	; (80069cc <_malloc_r+0xb4>)
 8006940:	6814      	ldr	r4, [r2, #0]
 8006942:	4621      	mov	r1, r4
 8006944:	b991      	cbnz	r1, 800696c <_malloc_r+0x54>
 8006946:	4c22      	ldr	r4, [pc, #136]	; (80069d0 <_malloc_r+0xb8>)
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	b91b      	cbnz	r3, 8006954 <_malloc_r+0x3c>
 800694c:	4630      	mov	r0, r6
 800694e:	f000 f867 	bl	8006a20 <_sbrk_r>
 8006952:	6020      	str	r0, [r4, #0]
 8006954:	4629      	mov	r1, r5
 8006956:	4630      	mov	r0, r6
 8006958:	f000 f862 	bl	8006a20 <_sbrk_r>
 800695c:	1c43      	adds	r3, r0, #1
 800695e:	d126      	bne.n	80069ae <_malloc_r+0x96>
 8006960:	230c      	movs	r3, #12
 8006962:	6033      	str	r3, [r6, #0]
 8006964:	4630      	mov	r0, r6
 8006966:	f000 f86c 	bl	8006a42 <__malloc_unlock>
 800696a:	e7e4      	b.n	8006936 <_malloc_r+0x1e>
 800696c:	680b      	ldr	r3, [r1, #0]
 800696e:	1b5b      	subs	r3, r3, r5
 8006970:	d41a      	bmi.n	80069a8 <_malloc_r+0x90>
 8006972:	2b0b      	cmp	r3, #11
 8006974:	d90f      	bls.n	8006996 <_malloc_r+0x7e>
 8006976:	600b      	str	r3, [r1, #0]
 8006978:	50cd      	str	r5, [r1, r3]
 800697a:	18cc      	adds	r4, r1, r3
 800697c:	4630      	mov	r0, r6
 800697e:	f000 f860 	bl	8006a42 <__malloc_unlock>
 8006982:	f104 000b 	add.w	r0, r4, #11
 8006986:	1d23      	adds	r3, r4, #4
 8006988:	f020 0007 	bic.w	r0, r0, #7
 800698c:	1ac3      	subs	r3, r0, r3
 800698e:	d01b      	beq.n	80069c8 <_malloc_r+0xb0>
 8006990:	425a      	negs	r2, r3
 8006992:	50e2      	str	r2, [r4, r3]
 8006994:	bd70      	pop	{r4, r5, r6, pc}
 8006996:	428c      	cmp	r4, r1
 8006998:	bf0d      	iteet	eq
 800699a:	6863      	ldreq	r3, [r4, #4]
 800699c:	684b      	ldrne	r3, [r1, #4]
 800699e:	6063      	strne	r3, [r4, #4]
 80069a0:	6013      	streq	r3, [r2, #0]
 80069a2:	bf18      	it	ne
 80069a4:	460c      	movne	r4, r1
 80069a6:	e7e9      	b.n	800697c <_malloc_r+0x64>
 80069a8:	460c      	mov	r4, r1
 80069aa:	6849      	ldr	r1, [r1, #4]
 80069ac:	e7ca      	b.n	8006944 <_malloc_r+0x2c>
 80069ae:	1cc4      	adds	r4, r0, #3
 80069b0:	f024 0403 	bic.w	r4, r4, #3
 80069b4:	42a0      	cmp	r0, r4
 80069b6:	d005      	beq.n	80069c4 <_malloc_r+0xac>
 80069b8:	1a21      	subs	r1, r4, r0
 80069ba:	4630      	mov	r0, r6
 80069bc:	f000 f830 	bl	8006a20 <_sbrk_r>
 80069c0:	3001      	adds	r0, #1
 80069c2:	d0cd      	beq.n	8006960 <_malloc_r+0x48>
 80069c4:	6025      	str	r5, [r4, #0]
 80069c6:	e7d9      	b.n	800697c <_malloc_r+0x64>
 80069c8:	bd70      	pop	{r4, r5, r6, pc}
 80069ca:	bf00      	nop
 80069cc:	2000024c 	.word	0x2000024c
 80069d0:	20000250 	.word	0x20000250

080069d4 <_realloc_r>:
 80069d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d6:	4607      	mov	r7, r0
 80069d8:	4614      	mov	r4, r2
 80069da:	460e      	mov	r6, r1
 80069dc:	b921      	cbnz	r1, 80069e8 <_realloc_r+0x14>
 80069de:	4611      	mov	r1, r2
 80069e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80069e4:	f7ff bf98 	b.w	8006918 <_malloc_r>
 80069e8:	b922      	cbnz	r2, 80069f4 <_realloc_r+0x20>
 80069ea:	f7ff ff47 	bl	800687c <_free_r>
 80069ee:	4625      	mov	r5, r4
 80069f0:	4628      	mov	r0, r5
 80069f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069f4:	f000 f826 	bl	8006a44 <_malloc_usable_size_r>
 80069f8:	4284      	cmp	r4, r0
 80069fa:	d90f      	bls.n	8006a1c <_realloc_r+0x48>
 80069fc:	4621      	mov	r1, r4
 80069fe:	4638      	mov	r0, r7
 8006a00:	f7ff ff8a 	bl	8006918 <_malloc_r>
 8006a04:	4605      	mov	r5, r0
 8006a06:	2800      	cmp	r0, #0
 8006a08:	d0f2      	beq.n	80069f0 <_realloc_r+0x1c>
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4622      	mov	r2, r4
 8006a0e:	f7ff ff10 	bl	8006832 <memcpy>
 8006a12:	4631      	mov	r1, r6
 8006a14:	4638      	mov	r0, r7
 8006a16:	f7ff ff31 	bl	800687c <_free_r>
 8006a1a:	e7e9      	b.n	80069f0 <_realloc_r+0x1c>
 8006a1c:	4635      	mov	r5, r6
 8006a1e:	e7e7      	b.n	80069f0 <_realloc_r+0x1c>

08006a20 <_sbrk_r>:
 8006a20:	b538      	push	{r3, r4, r5, lr}
 8006a22:	4c06      	ldr	r4, [pc, #24]	; (8006a3c <_sbrk_r+0x1c>)
 8006a24:	2300      	movs	r3, #0
 8006a26:	4605      	mov	r5, r0
 8006a28:	4608      	mov	r0, r1
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	f000 f814 	bl	8006a58 <_sbrk>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	d102      	bne.n	8006a3a <_sbrk_r+0x1a>
 8006a34:	6823      	ldr	r3, [r4, #0]
 8006a36:	b103      	cbz	r3, 8006a3a <_sbrk_r+0x1a>
 8006a38:	602b      	str	r3, [r5, #0]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	20004628 	.word	0x20004628

08006a40 <__malloc_lock>:
 8006a40:	4770      	bx	lr

08006a42 <__malloc_unlock>:
 8006a42:	4770      	bx	lr

08006a44 <_malloc_usable_size_r>:
 8006a44:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	f1a0 0004 	sub.w	r0, r0, #4
 8006a4e:	bfbc      	itt	lt
 8006a50:	580b      	ldrlt	r3, [r1, r0]
 8006a52:	18c0      	addlt	r0, r0, r3
 8006a54:	4770      	bx	lr
	...

08006a58 <_sbrk>:
 8006a58:	4b04      	ldr	r3, [pc, #16]	; (8006a6c <_sbrk+0x14>)
 8006a5a:	6819      	ldr	r1, [r3, #0]
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	b909      	cbnz	r1, 8006a64 <_sbrk+0xc>
 8006a60:	4903      	ldr	r1, [pc, #12]	; (8006a70 <_sbrk+0x18>)
 8006a62:	6019      	str	r1, [r3, #0]
 8006a64:	6818      	ldr	r0, [r3, #0]
 8006a66:	4402      	add	r2, r0
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	4770      	bx	lr
 8006a6c:	20000254 	.word	0x20000254
 8006a70:	2000462c 	.word	0x2000462c

08006a74 <_init>:
 8006a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a76:	bf00      	nop
 8006a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a7a:	bc08      	pop	{r3}
 8006a7c:	469e      	mov	lr, r3
 8006a7e:	4770      	bx	lr

08006a80 <_fini>:
 8006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a82:	bf00      	nop
 8006a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a86:	bc08      	pop	{r3}
 8006a88:	469e      	mov	lr, r3
 8006a8a:	4770      	bx	lr
