// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree file for DB-XC3-24G4XG board
 *
 * Copyright (C) 2016 Allied Telesis Labs
 *
 * Based on armada-xp-db.dts
 *
 * Note: this Device Tree assumes that the bootloader has remapped the
 * internal registers to 0xf1000000 (instead of the default
 * 0xd0000000). The 0xf1000000 is the default used by the recent,
 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier
 * boards were delivered with an older version of the bootloader that
 * left internal registers mapped at 0xd0000000. If you are in this
 * situation, you should either update your bootloader (preferred
 * solution) or the below Device Tree should be adjusted.
 */

/dts-v1/;
#include "armada-xp-98dx3336.dtsi"

/ {
	model = "Marvell BobK Cetus Development Board: DB-98DX4235-12XG";
	compatible = "marvell,db-xc3-24g4xg", "marvell,msys-bobk", "marvell,msys-bobk-cetus", "marvell,msys-bobk-cetus-db", "marvell,armada-370-xp";

	chosen {
		bootargs = "console=ttyS0,115200 earlyprintk";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		prestera_rsvd: buffer@0x1000000 {
			/* to be used as a shared pool of DMA buffers for a set of devices */
			compatible = "shared-dma-pool";
			/* No one other than devices registered for that mem, may use this area */
			no-map;

			/* Base addr (first 2 cells) requires alignment, we choose start of memory */
			reg = <0x0 0x1000000 0x0 0x1000000>;

		};
	};

	mv_dma {
		compatible = "marvell,mv_dma";
		memory-region = <&prestera_rsvd>;
		status = "okay";
	};

	memory {
		device_type = "memory";
		reg = <0 0x00000000 0 0x40000000>; /* 1 GB */
	};

	soc {
		switch: switch@a8000000 {
			ranges = <0 MBUS_ID(0x03, 0x00) 0 0x400000>;

			pp_mdio: mdio@54000000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "marvell,orion-mdio";
				reg = < 0x380000 0x4 >;
				clocks = <&gateclk 4>;

				phy0: ethernet-phy@0 {
					reg = < 0 0 >;
				};
			};
		};

		internal-regs {

			mdio: mdio@72004 {
				compatible = "none";
				status = "disabled";
			};

			L2: l2-cache@8000 {
				compatible = "arm,l220-cache";
/*				arm,outer-sync-disable;*/
			};
		};

		prestera {
			compatible = "marvell,prestera";
			interrupts = <33>, <34>, <35>;
			status = "okay";
		};
	};
};

&devbus_bootcs {
	status = "okay";

	/* Device Bus parameters are required */

	/* Read parameters */
	devbus,bus-width    = <16>;
	devbus,turn-off-ps  = <60000>;
	devbus,badr-skew-ps = <0>;
	devbus,acc-first-ps = <124000>;
	devbus,acc-next-ps  = <248000>;
	devbus,rd-setup-ps  = <0>;
	devbus,rd-hold-ps   = <0>;

	/* Write parameters */
	devbus,sync-enable = <0>;
	devbus,wr-high-ps  = <60000>;
	devbus,wr-low-ps   = <60000>;
	devbus,ale-wr-ps   = <60000>;
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&i2c0 {
	clock-frequency = <100000>;
	status = "okay";
};

&nand {
	status = "okay";
	label = "pxa3xx_nand-0";
	num-cs = <1>;
	marvell,nand-keep-config;
	nand-on-flash-bbt;
	nand-ecc-strength = <4>;
	nand-ecc-step-size = <512>;
};

&spi0 {
	status = "okay";

	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "m25p64";
		reg = <0>; /* Chip select 0 */
		spi-max-frequency = <20000000>;
		m25p,fast-read;

		partition@u-boot {
			reg = <0x00000000 0x00100000>;
			label = "u-boot";
		};
		partition@u-boot-env {
			reg = <0x00100000 0x00040000>;
			label = "u-boot-env";
		};
		partition@unused {
			reg = <0x00140000 0x00ec0000>;
			label = "unused";
		};
	};
};

&pinctrl {
	mdio_pins: mdio-pins {
		marvell,pins = "mpp32", "mpp31";
		marvell,function = "ge";
	};
};

&pp0 {
	compatible = "marvell,prestera-98dx42xx";
	reg = <0 0x80000>;
};

&eth1 {
	status = "okay";
	phy = <&phy0>;
	phy-mode = "sgmii";
};


