/*
Copyright AurÃ©lien Chappuis (2014)

aurelienchappuis@ymail.com

This software is governed by the CeCILL-B license under French law and
abiding by the rules of distribution of free software.  You can  use,
modify and/ or redistribute the software under the terms of the CeCILL-B
license as circulated by CEA, CNRS and INRIA at the following URL
"http://www.cecill.info".

As a counterpart to the access to the source code and  rights to copy,
modify and redistribute granted by the license, users are provided only
with a limited warranty  and the software's author,  the holder of the
economic rights,  and the successive licensors  have only  limited
liability.

In this respect, the user's attention is drawn to the risks associated
with loading,  using,  modifying and/or developing or reproducing the
software by the user in light of its specific status of free software,
that may mean  that it is complicated to manipulate,  and  that  also
therefore means  that it is reserved for developers  and  experienced
professionals having in-depth computer knowledge. Users are therefore
encouraged to load and test the software's suitability as regards their
requirements in conditions enabling the security of their systems and/or
data to be ensured and,  more generally, to use and operate it in the
same conditions as regards security.

The fact that you are presently reading this means that you have had
knowledge of the CeCILL-B license and that you accept its terms.
*/

#include "uart.h"
#include "ifx_usic.h"
#include "../gpio/gpio.h"
#include "xmc1100.h"

#define __UNUSED(x) (void)(x)

uint32_t
_usic_uart_send(uint32_t uwData)
{
    if (TRBSR & 0x1000) { // TFIFO Full
	return 0;
    }
    IN[0] = uwData;
    return 1;
} 

uint32_t
_usic_uart_read()
{
    if (TRBSR & 0x8) { // RFIFO Empty
	return 0;
    }
    while(TRBSR & 0x20);
    return (uint32_t)(OUTR & 0xFFFF);
}

int
usic_uart_open(struct vnode *vnode)
{
    __UNUSED(vnode);


    
    KSCFG = KSCFG_MODULE_EN; // Enable module
    CCR = 0;
    
        // P0.7 -> Push Pull ALT7 | P0.6 -> input
    GPIO_PIN_MUX(RX_PORT, GPIO_INPUT_NO , RX_PIN); 
    GPIO_PIN_MUX(TX_PORT, GPIO_OUTPUT_PP | TX_ALT , TX_PIN);  
    
    DX0CR = DXnCR_DXnC; // Input Stage Rx  -> P0.6
    DX1CR = DXnCR_DXnA; // Intput Stage Tx -> P0.7

    // Baud Rate
    BRG = (BRG_PCTQ << 8) + (BRG_DCTQ << 10) + (BRG_PDIV << 16);
    FDR = FDR_DIV_FRAC + FDR_STEP;
    
    SCTR = SCTR_PASSIVE_DATA_LVL_1 |
	   SCTR_ENABLE_TX |
	   SCTR_FRAME_LEN(7) |
	   SCTR_WORD_LEN(7);
	   
    TCSR = 0x00000500;
    
    PCR = (0x2 << 16) | PCR_3_SAMPLES | PCR_1_STOP | PCR_SAMPLE_POINT(6);
    PSR = 0x00002000;

    // Enable transmit and receive FIFO
    TRBSCR = 0x0000C707; // Clear events and Flush buffers
    RBCTR  = 0x06000000; // Rx Size = 64
    TBCTR  = 0x06000000; // Tx Size = 64

    //CCR.MODE = 0x0100;
    CCR = 0x2;
    
    return 0;
}

int
usic_uart_close(struct vnode *vnode)
{
    __UNUSED(vnode);
    return 0;
}

int
usic_uart_write(struct vnode *vnode, struct uio *uio)
{
    __UNUSED(vnode);
    __UNUSED(uio);
    uint32_t *ptr;
    int low_add;

#define	SEND_BYTE(a)	  _usic_uart_send(((*(ptr)) & (0xFF << 8*(a))) >> 8*(a) ); uio->uio_resid--
    
    if (uio->uio_rw != UIO_WRITE) {
	return -1;
    }
     
    // iov_base should be aligned
    ptr = uio->uio_iov->iov_base;
    low_add = (int)((uint32_t)ptr & 0x3); // lowest 2 bits
    ptr = (uint32_t*)((uint32_t)ptr & (~0x3));
    switch(low_add) {
    case 0:		// Aligned
	break;
    case 1:
	SEND_BYTE(1);
	if(uio->uio_resid > 0) { SEND_BYTE(2); }
	if(uio->uio_resid > 0) { SEND_BYTE(3); }
	break;
    case 2:
	SEND_BYTE(2);
	if(uio->uio_resid > 0) { SEND_BYTE(3); }
	break;
    case 3:
	SEND_BYTE(3);
	break;
    }
    if (uio->uio_resid == 0) {
	return 0;
    }
    
    for(; uio->uio_resid > 0; ptr++) {	
	SEND_BYTE(0);
	if(uio->uio_resid > 0) { SEND_BYTE(1); }
	if(uio->uio_resid > 0) { SEND_BYTE(2); }
	if(uio->uio_resid > 0) { SEND_BYTE(3); }
    }

    return 0;
}

int
usic_uart_read(struct vnode *vnode, struct uio *uio)
{
    __UNUSED(vnode);
    __UNUSED(uio);
    uint32_t *ptr;
    int low_add;
    int offset;
    uint32_t ans;

#define	CLEAR_ANS(__a) *ptr &= ~(0xFF << 8*(__a))
#define	WRITE_ANS(__a) *ptr |= ans << 8*(__a);offset++;offset%=4; uio->uio_resid--
#define READ_INNER(__a) ans = _usic_uart_read();\
	if (ans==0) { return -1; }\
	CLEAR_ANS(__a);\
	WRITE_ANS(__a);
    
    if (uio->uio_rw != UIO_READ) {
	return -1;
    }
    
    // iov_base should be aligned
    ptr = uio->uio_iov->iov_base;
    offset = 0;
    low_add = (int)((uint32_t)ptr & 0x3); // lowest 2 bits
    ptr = (uint32_t*)((uint32_t)ptr & (~0x3));
    switch(low_add) {
    case 0:		// Aligned
	break;
    case 1:
	READ_INNER(1);
	if(uio->uio_resid > 0) { READ_INNER(2); }
	if(uio->uio_resid > 0) { READ_INNER(3); }
	break;
    case 2:
	READ_INNER(2);
	if(uio->uio_resid > 0) { READ_INNER(3); }
	break;
    case 3:
	READ_INNER(3);
	break;
    }
    if (uio->uio_resid == 0) {
	return 0;
    }
    
    for(; uio->uio_resid > 0;uio->uio_resid--, ptr++) {
	READ_INNER(0);
	if(uio->uio_resid > 0) { READ_INNER(1); }
	if(uio->uio_resid > 0) { READ_INNER(2); }
	if(uio->uio_resid > 0) { READ_INNER(3); }
    }

    return 0;
}

int
usic_uart_ioctl(struct vnode *vnode, uint8_t code, void *data)
{
    __UNUSED(vnode);
    __UNUSED(code);
    __UNUSED(data);
    
//     switch (code) {
//     case UART_IOCTL_SET_BAUD:
// 	break;
//     }
    
    return 0;
} 

struct dev_ops uart = { usic_uart_open, usic_uart_close, usic_uart_read, usic_uart_write, usic_uart_ioctl };
