#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep  6 20:37:26 2018
# Process ID: 8552
# Current directory: C:/FPGA_EGR680/counter_verilog/counter_verilog.runs/synth_1
# Command line: vivado.exe -log counter_verilog.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_verilog.tcl
# Log file: C:/FPGA_EGR680/counter_verilog/counter_verilog.runs/synth_1/counter_verilog.vds
# Journal file: C:/FPGA_EGR680/counter_verilog/counter_verilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter_verilog.tcl -notrace
