<module name="MCU_FSS0_HPB_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCU_FSS0_HPB0_ECC_REV" acronym="MCU_FSS0_HPB0_ECC_REV" offset="0x0" width="32" description="Aggregator Revision Register Revision parameters.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1D" description="RTL Version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major Version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom Version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor Version" range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_VECTOR" acronym="MCU_FSS0_HPB0_ECC_VECTOR" offset="0x8" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Read Done Status to indicate if read on the serial ECC interface is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read Address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Read Trigger Write 1h to trigger a read on the serial ECC interface." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="ECC RAM ID Value written to select the corresponding ECC RAM for control or status." range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_STAT" acronym="MCU_FSS0_HPB0_ECC_STAT" offset="0xC" width="32" description="Misc Status Register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0xF" description="Number of RAMs Indicates the number of RAMs serviced by the ECC Aggregator." range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_SEC_EOI_REG" acronym="MCU_FSS0_HPB0_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="End Of Interrupt (EOI) Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_SEC_STATUS_REG0" acronym="MCU_FSS0_HPB0_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="SEC Interrupt Status Register 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_ARID_FIFO_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for mem_arid_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AR_FIFO_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for mem_ar_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID1_FIFO_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for mem_awid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID1_FIFO_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for mem_wid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW1_FIFO_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for mem_aw1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID0_FIFO_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for mem_awid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID0_FIFO_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for mem_wid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW0_FIFO_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for mem_aw0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RX_FIFO_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for mem_rx_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RDAT_FIFO_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for mem_rdat_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT1_FIFO_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for mem_bdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT0_FIFO_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for mem_bdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT1_FIFO_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for mem_wdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT0_FIFO_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for mem_wdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_ADR_FIFO_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for mem_adr_fifo_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_SEC_ENABLE_SET_REG0" acronym="MCU_FSS0_HPB0_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="SEC Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_ARID_FIFO_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for mem_arid_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AR_FIFO_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for mem_ar_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID1_FIFO_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for mem_awid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID1_FIFO_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for mem_wid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW1_FIFO_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for mem_aw1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID0_FIFO_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for mem_awid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID0_FIFO_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for mem_wid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW0_FIFO_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for mem_aw0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RX_FIFO_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for mem_rx_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RDAT_FIFO_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for mem_rdat_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT1_FIFO_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for mem_bdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT0_FIFO_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for mem_bdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT1_FIFO_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for mem_wdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT0_FIFO_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for mem_wdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_ADR_FIFO_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for mem_adr_fifo_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_SEC_ENABLE_CLR_REG0" acronym="MCU_FSS0_HPB0_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="SEC Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_ARID_FIFO_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for mem_arid_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AR_FIFO_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for mem_ar_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AWID1_FIFO_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for mem_awid1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WID1_FIFO_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for mem_wid1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AW1_FIFO_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for mem_aw1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AWID0_FIFO_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for mem_awid0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WID0_FIFO_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for mem_wid0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AW0_FIFO_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for mem_aw0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_RX_FIFO_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for mem_rx_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_RDAT_FIFO_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for mem_rdat_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_BDAT1_FIFO_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for mem_bdat1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_BDAT0_FIFO_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for mem_bdat0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WDAT1_FIFO_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for mem_wdat1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WDAT0_FIFO_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for mem_wdat0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_ADR_FIFO_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for mem_adr_fifo_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_DED_EOI_REG" acronym="MCU_FSS0_HPB0_ECC_DED_EOI_REG" offset="0x13C" width="32" description="DED EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_DED_STATUS_REG0" acronym="MCU_FSS0_HPB0_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="DED Interrupt Status Register 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_ARID_FIFO_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for mem_arid_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AR_FIFO_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for mem_ar_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID1_FIFO_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for mem_awid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID1_FIFO_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for mem_wid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW1_FIFO_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for mem_aw1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID0_FIFO_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for mem_awid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID0_FIFO_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for mem_wid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW0_FIFO_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for mem_aw0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RX_FIFO_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for mem_rx_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RDAT_FIFO_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for mem_rdat_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT1_FIFO_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for mem_bdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT0_FIFO_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for mem_bdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT1_FIFO_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for mem_wdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT0_FIFO_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for mem_wdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_ADR_FIFO_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for mem_adr_fifo_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_DED_ENABLE_SET_REG0" acronym="MCU_FSS0_HPB0_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="DED Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_ARID_FIFO_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for mem_arid_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AR_FIFO_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for mem_ar_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID1_FIFO_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for mem_awid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID1_FIFO_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for mem_wid1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW1_FIFO_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for mem_aw1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AWID0_FIFO_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for mem_awid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WID0_FIFO_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for mem_wid0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_AW0_FIFO_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for mem_aw0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RX_FIFO_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for mem_rx_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_RDAT_FIFO_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for mem_rdat_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT1_FIFO_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for mem_bdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_BDAT0_FIFO_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for mem_bdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT1_FIFO_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for mem_wdat1_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_WDAT0_FIFO_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for mem_wdat0_fifo_pend" range="" rwaccess="RW1S"/>
    <bitfield id="MEM_ADR_FIFO_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for mem_adr_fifo_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_DED_ENABLE_CLR_REG0" acronym="MCU_FSS0_HPB0_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="DED Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_ARID_FIFO_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for mem_arid_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AR_FIFO_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for mem_ar_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AWID1_FIFO_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for mem_awid1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WID1_FIFO_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for mem_wid1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AW1_FIFO_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for mem_aw1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AWID0_FIFO_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for mem_awid0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WID0_FIFO_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for mem_wid0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_AW0_FIFO_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for mem_aw0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_RX_FIFO_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for mem_rx_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_RDAT_FIFO_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for mem_rdat_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_BDAT1_FIFO_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for mem_bdat1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_BDAT0_FIFO_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for mem_bdat0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WDAT1_FIFO_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for mem_wdat1_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_WDAT0_FIFO_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for mem_wdat0_fifo_pend" range="" rwaccess="RW1C"/>
    <bitfield id="MEM_ADR_FIFO_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for mem_adr_fifo_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_AGGR_ENABLE_SET" acronym="MCU_FSS0_HPB0_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="Aggregator Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for ECC interface timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_AGGR_ENABLE_CLR" acronym="MCU_FSS0_HPB0_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="Aggregator Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for ECC interface timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_AGGR_STATUS_SET" acronym="MCU_FSS0_HPB0_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="Aggregator Interrupt Status Set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="Interrupt status set for ECC interface timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="Interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="MCU_FSS0_HPB0_ECC_AGGR_STATUS_CLR" acronym="MCU_FSS0_HPB0_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="Aggregator Interrupt Status Clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="Interrupt status clear for ECC interface timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="Interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
