
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099275                       # Number of seconds simulated
sim_ticks                                 99275384322                       # Number of ticks simulated
final_tick                               627352093824                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128564                       # Simulator instruction rate (inst/s)
host_op_rate                                   162378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5815540                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890264                       # Number of bytes of host memory used
host_seconds                                 17070.71                       # Real time elapsed on the host
sim_insts                                  2194678539                       # Number of instructions simulated
sim_ops                                    2771900795                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       669696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1171072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1844224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1210752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1210752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5232                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9149                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14408                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9459                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9459                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6745841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11796197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18576851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12195893                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12195893                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12195893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6745841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11796197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30772744                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238070467                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503336                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753280                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145149                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334337                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186306382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119890866                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503336                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479486                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032486                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3586492                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511223                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220307274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.028913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193920707     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837917      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336101      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089500      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615959      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924590      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662049      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220307274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090323                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.503594                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184405041                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5504866                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324225                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45571                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027570                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734134                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155265                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027570                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877233                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1212196                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3205843                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868849                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115582                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031648                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        188265                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567662                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684891025                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684891025                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36863140                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4110331                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82041                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146069764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965703                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116763                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22007468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46233900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220307274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626242                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299374                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160816688     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25180132     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13545917      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866871      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184207      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648116      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484048      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438932      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142363      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220307274                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416748     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143146     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137827     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019620     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978149      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790124      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160903      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965703                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579516                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697721                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    497053163                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168111255                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663424                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268115                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670222                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92480                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027570                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819589                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114320                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146103581                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863643                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158712                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975489                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339660                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990213                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500416                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195459                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160756                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571156                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981756                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981711                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883134                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216943662                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566982                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359002                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22974636                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004288                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216279704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164426959     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868766     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381487      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980343      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464459      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836413      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057744      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938065      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325468      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216279704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325468                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           360058205                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296235538                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17763193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.380705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.380705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420044                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420044                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611581712                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188898914                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815254                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238070467                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19497084                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15938633                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1903951                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8148319                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7664716                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2000886                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86410                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187982892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109460513                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19497084                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9665602                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22818431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5260264                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4638663                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11515904                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1905284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218764465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.956900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       195946034     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1099164      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1673200      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2286618      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2344039      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1962765      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1113628      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1639907      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10699110      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218764465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081896                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.459782                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185833821                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6805065                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22758089                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43238                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3324243                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3219259                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134141779                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3324243                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186357948                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1299038                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4183143                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22285989                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1314095                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134055836                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1343                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        297439                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1167                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186301873                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    623854012                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    623854012                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161222124                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25079744                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37038                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21299                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3818728                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12744657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6982614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124006                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1518582                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133870649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37025                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127076349                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26157                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15070465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35650917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218764465                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165010684     75.43%     75.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21923803     10.02%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11348275      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8529454      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6627377      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2664023      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1695614      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       857553      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107682      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218764465                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22748     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         82600     36.78%     46.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119241     53.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106465328     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1965175      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15739      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11700034      9.21%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6930073      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127076349                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533776                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             224589                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473167909                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148978462                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125159592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127300938                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297301                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2105751                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       163414                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3324243                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1032871                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120505                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133907674                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61452                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12744657                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6982614                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21285                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1110643                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2190035                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125340796                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11031479                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1735553                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17959858                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17724254                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6928379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526486                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125159753                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125159592                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72045326                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        192960115                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525725                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373369                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94419824                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116045648                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17870526                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1935180                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215440222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388356                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167995093     77.98%     77.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23392973     10.86%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8892730      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4289050      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3551908      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2122258      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1796915      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794707      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2604588      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215440222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94419824                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116045648                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17458103                       # Number of memory references committed
system.switch_cpus1.commit.loads             10638903                       # Number of loads committed
system.switch_cpus1.commit.membars              15740                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16643413                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104599605                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2367799                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2604588                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346751808                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271156864                       # The number of ROB writes
system.switch_cpus1.timesIdled                2929820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19306002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94419824                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116045648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94419824                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.521403                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.521403                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.396605                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.396605                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564928138                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173674055                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124835428                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31480                       # number of misc regfile writes
system.l20.replacements                          5247                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          357389                       # Total number of references to valid blocks.
system.l20.sampled_refs                         13439                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.593422                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          260.731870                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.290740                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2525.709699                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5394.267691                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031828                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001378                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.308314                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.658480                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        33706                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  33706                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10182                       # number of Writeback hits
system.l20.Writeback_hits::total                10182                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        33706                       # number of demand (read+write) hits
system.l20.demand_hits::total                   33706                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        33706                       # number of overall hits
system.l20.overall_hits::total                  33706                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5232                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5246                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5232                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5246                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5232                       # number of overall misses
system.l20.overall_misses::total                 5246                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2612832                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1079704205                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1082317037                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2612832                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1079704205                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1082317037                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2612832                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1079704205                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1082317037                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10182                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10182                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.134367                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.134679                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.134367                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.134679                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.134367                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.134679                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 186630.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206365.482607                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206312.816813                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 186630.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206365.482607                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206312.816813                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 186630.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206365.482607                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206312.816813                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3475                       # number of writebacks
system.l20.writebacks::total                     3475                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5232                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5246                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5232                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5246                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5232                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5246                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1775455                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    766021294                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    767796749                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1775455                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    766021294                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    767796749                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1775455                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    766021294                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    767796749                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.134367                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.134679                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.134367                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.134679                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.134367                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.134679                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126818.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146410.797783                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146358.511056                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126818.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146410.797783                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146358.511056                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126818.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146410.797783                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146358.511056                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9162                       # number of replacements
system.l21.tagsinuse                      8191.986036                       # Cycle average of tags in use
system.l21.total_refs                          557677                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17354                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.135358                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          363.610092                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.420663                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3911.586436                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3909.368845                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.044386                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000906                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.477489                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.477218                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40403                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40403                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23863                       # number of Writeback hits
system.l21.Writeback_hits::total                23863                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40403                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40403                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40403                       # number of overall hits
system.l21.overall_hits::total                  40403                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9146                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9159                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9149                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9162                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9149                       # number of overall misses
system.l21.overall_misses::total                 9162                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2498262                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1865332461                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1867830723                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       608038                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       608038                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2498262                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1865940499                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1868438761                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2498262                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1865940499                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1868438761                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49549                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49562                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23863                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23863                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49552                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49565                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49552                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49565                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184585                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.184799                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.184634                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184848                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.184634                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184848                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       192174                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203950.629893                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203933.914510                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 202679.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 202679.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       192174                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203950.213029                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203933.503711                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       192174                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203950.213029                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203933.503711                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5984                       # number of writebacks
system.l21.writebacks::total                     5984                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9146                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9159                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9149                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9162                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9149                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9162                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1715815                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1314782088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1316497903                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       427138                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       427138                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1715815                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1315209226                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1316925041                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1715815                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1315209226                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1316925041                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184585                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.184799                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.184634                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184848                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.184634                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184848                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131985.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143754.875137                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143738.170433                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 142379.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 142379.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131985.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143754.424090                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143737.725497                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131985.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143754.424090                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143737.725497                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996997                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011518858                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184705.956803                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996997                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511207                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511207                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511207                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511207                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511207                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511207                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3163818                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3163818                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3163818                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3163818                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3163818                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3163818                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511223                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197738.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197738.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197738.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197738.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197738.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197738.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2729032                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2729032                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2729032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2729032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2729032                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2729032                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194930.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194930.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194930.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194930.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194930.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194930.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.649283                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.578272                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.421728                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908509                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091491                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9272088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9272088                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330990                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330990                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330990                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330990                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117396                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117396                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117396                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117396                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117396                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12694169035                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12694169035                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12694169035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12694169035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12694169035                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12694169035                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448386                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448386                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012503                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012503                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108131.188754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108131.188754                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108131.188754                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108131.188754                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108131.188754                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108131.188754                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10182                       # number of writebacks
system.cpu0.dcache.writebacks::total            10182                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78458                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78458                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78458                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3316713268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3316713268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3316713268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3316713268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3316713268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3316713268                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85179.343264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85179.343264                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85179.343264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85179.343264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85179.343264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85179.343264                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997401                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011782222                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052296.596349                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997401                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11515888                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11515888                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11515888                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11515888                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11515888                       # number of overall hits
system.cpu1.icache.overall_hits::total       11515888                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3052563                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3052563                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3052563                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3052563                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3052563                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3052563                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11515904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11515904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11515904                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11515904                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11515904                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11515904                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 190785.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 190785.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 190785.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 190785.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 190785.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 190785.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2606172                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2606172                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2606172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2606172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2606172                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2606172                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200474.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200474.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200474.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200474.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200474.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200474.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49552                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170998670                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49808                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3433.156722                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.262780                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.737220                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8093916                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8093916                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6783969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6783969                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16540                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16540                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15740                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14877885                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14877885                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14877885                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14877885                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142604                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142604                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2796                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       145400                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        145400                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       145400                       # number of overall misses
system.cpu1.dcache.overall_misses::total       145400                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16150272523                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16150272523                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    500236522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    500236522                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16650509045                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16650509045                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16650509045                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16650509045                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8236520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8236520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6786765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6786765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15023285                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15023285                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15023285                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15023285                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017314                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009678                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009678                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113252.591253                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113252.591253                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178911.488555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178911.488555                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114515.192882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114515.192882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114515.192882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114515.192882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1039254                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 115472.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23863                       # number of writebacks
system.cpu1.dcache.writebacks::total            23863                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93055                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2793                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2793                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95848                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95848                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95848                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95848                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49549                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49549                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49552                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49552                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4594573025                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4594573025                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       632938                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       632938                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4595205963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4595205963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4595205963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4595205963                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92727.865850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92727.865850                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 210979.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 210979.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92735.025085                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92735.025085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92735.025085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92735.025085                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
