{{copyedit|time=2017-11-21T03:56:19+00:00}}
'''数据结构对齐'''是代码编译后在内存的布局与使用方式。包括三方面内容：'''数据对齐'''、'''数据结构填充'''（padding）与'''包入'''（packing）。

现代计算机一般是32比特或64比特地址对齐，如果要访问的变量没有对齐，可能会触发[[总线错误|总线错误]]。

当数据小于计算机的字（word）尺寸，可能把几个数据元素放在一个字中，称为'''包入'''（packing）。

许多编程语言自动处理数据结构对齐。[[Ada语言|Ada语言]]，<ref>{{cite book
| sectionurl         = http://docs.adacore.com/gnat_rm-docs/html/gnat_rm/gnat_rm/representation_clauses_and_pragmas.html
| title            = GNAT Reference Manual 7.4.0w documentation
| section       = Ada Representation Clauses and Pragmas
| accessdate  = 2015-08-30
}}</ref><ref>{{cite book
| title       = SPARCompiler Ada Programmer's Guide
| section     = F.8 Representation Clauses
| url  = http://docs.oracle.com/cd/E19957-01/802-3641/802-3641.pdf
| accessdate  = 2015-08-30
}}</ref> [[PL/I|PL/I]],<ref>{{cite book
| url         = http://www.bitsavers.org/pdf/ibm/360/pli/C28-6571-3_PL_I_Language_Specifications_Jul66.pdf
| title       = IBM System/360 Operating System PL/I Language Specifications
| date        = July 1966
| pages       = 55-56
| id          = C28-6571-3
| publisher   = [[IBM|IBM]]}}</ref> [[Pascal_(programming_language)|Pascal]],<ref>{{cite web
| url         = http://www.standardpascal.com/The_Programming_Language_Pascal_1973.pdf
| title       = The Programming Language Pascal (Revised Report)
| author      = Niklaus Wirth
| authorlink  = Niklaus Wirth
| date        = July 1973
| page        = 12
}}</ref> 某些[[C语言|C语言]]与[[C++|C++]]实现, [[D语言|D语言]],<ref>{{cite web
| url         = http://dlang.org/attribute.html#align
| title       = Attributes - D Programming Language: Align Attribute
| accessdate  = 2012-04-13
}}</ref> [[Rust_(programming_language)|Rust]],<ref>{{cite web
| url         = https://doc.rust-lang.org/nomicon/other-reprs.html
| title       = The Rustonomicon - Alternative Representations
| accessdate  = 2016-06-19
}}</ref> 与[[汇编语言|汇编语言]]允许特别控制对齐的方式。 

==定义==
内存地址''a''被称为''n字节对齐''，当''a''是''n''的倍数（''n''应是2的幂）。

一次内存访问被称为对齐的，当被访问的数据长度为''n'' 字节且该数据地址为''n''字节对齐。如果内存未对齐，称作''misaligned''。显然，字节访问总是对齐的。

内存指针是对齐的，如果它所指的数据是对齐的。指向聚合数据（aggregate data，如struct或数组）是对齐的，当且仅当它的每个组成数据是对齐的。 

==体系结构==

===RISC===
{{transH}}
Most [[RISC|RISC]] processors will generate an alignment fault when a load or store instruction accesses a misaligned address. This allows the operating system to emulate the misaligned access using other instructions. For example, the alignment fault handler might use byte loads or stores (which are always aligned) to emulate a larger load or store instruction.

Some architectures like [[MIPS_architecture|MIPS]] have special unaligned load and store instructions. One unaligned load instruction gets the bytes from the memory word with the lowest byte address and another gets the bytes from the memory word with the highest byte address. Similarly, store-high and store-low instructions store the appropriate bytes in the higher and lower memory words respectively.

The [[DEC_Alpha|Alpha]] architecture has a two-step approach to unaligned loads and stores. The first step is to load the upper and lower memory words into separate registers. The second step is to extract or modify the memory words using special low/high instructions similar to the MIPS instructions. An unaligned store is completed by storing the modified memory words back to memory. The reason for this complexity is that the original Alpha architecture could only read or write 32-bit or 64-bit values. This proved to be a severe limitation that often led to code bloat and poor performance. To address this limitation, an extension called the ''Byte Word Extensions'' (BWX) was added to the original architecture. It consisted of instructions for byte and word loads and stores.

Because these instructions are larger and slower than the normal memory load and store instructions, they should only be used when necessary. Some C and C++ [[compilers|compilers]] have an “unaligned” attribute that can be applied to pointers that need the unaligned instructions.
{{transF}}
===x86===
x86体系架构最初是不要求内存对齐。一些[[SSE2|SSE2]]指令要求数据是128比特(16字节)对齐。有些CPU指令用于未对齐访问如MOVDQU。读写内存操作仅在对齐时才是原子的。
 
==C语言struct在x86上的对齐==
C语言数据结构内的成员先后顺序不能改变。

常见的C语言编译器在32比特x86上，'''double'''是8字节对齐，但Linux上是4字节对齐（编译选项''-malign-double''实现8字节对齐）。 
       
一些编译器（[[Microsoft|Microsoft]],<ref>[https://msdn.microsoft.com/en-us/library/2e70t5y1(v=vs.140).aspx pack]</ref> [[Borland|Borland]], [[GNU|GNU]],<ref>[https://gcc.gnu.org/onlinedocs/gcc-4.8.4/gcc/Structure-Packing-Pragmas.html 6.58.8 Structure-Packing Pragmas]</ref>等等）使用{{mono|1=#pragma}} directive指定对齐的包入（packing）。例如：

<source lang="c">
#pragma pack(push)  /* push current alignment to stack */
#pragma pack(1)     /* set alignment to 1 byte boundary */

struct MyPackedData
{
    char Data1;
    long Data2;
    char Data3;
};

#pragma pack(pop)   /* restore original alignment from stack */
</source>

这个结构在32位系统的大小为6字节。 

===缺省packing与{{mono|1=#pragma pack}}===
Microsoft编译器的项目缺省packing(编译选项/Zp)与{{mono|1=#pragma pack}}指令。{{mono|1=#pragma pack}}指令仅能减少packing尺寸。<ref>{{cite web
| url         = http://msdn.microsoft.com/en-us/library/ms253935.aspx
| title       = Working with Packing Structures
| date        = 2007-07-09
| work        = [[MSDN_Library|MSDN Library]]
| publisher   = Microsoft
| accessdate  = 2011-01-11
}}</ref>   
 
==参见==
*[[数组步长|数组步长]]
*[[类型双关|类型双关]]
*[[offsetof|offsetof]]

==参考文献==
{{reflist}}
 
*{{Cite book
 | last = Bryant
 | first = Randal E.
 | author-link = Randal Bryant
 | last2 = David
 | first2 = O'Hallaron
 | title = Computer Systems: A Programmer's Perspective
 | place = Upper Saddle River, NJ
 | publisher = Pearson Education
 | year = 2003
 | edition = 2003
 | url = http://csapp.cs.cmu.edu/
 | isbn = 0-13-034074-X
 | postscript = <!-- Bot inserted parameter. Either remove it; or change its value to "." for the cite to end in a ".", as necessary. -->{{inconsistent citations}}
}}

==外部链接==
*[http://www.ibm.com/developerworks/library/pa-dalign/ IBM developerWorks article on data alignment]
*[https://fylux.github.io/2017/07/11/Memory_Alignment/ Article on data alignment and performance]
*[http://msdn2.microsoft.com/en-us/library/ms253949.aspx MSDN article on data alignment]
*[http://www.codesynthesis.com/~boris/blog/2009/04/06/cxx-data-alignment-portability/ Article on data alignment and data portability]
*[http://www.eventhelix.com/RealtimeMantra/ByteAlignmentAndOrdering.htm Byte Alignment and Ordering]
*[http://developer.intel.com/design/itanium/manuals/245317.htm Intel Itanium Architecture Software Developer's Manual]
*[http://software.intel.com/en-us/articles/data-alignment-when-migrating-to-64-bit-intel-architecture Data Alignment when Migrating to 64-Bit Intel® Architecture]
*[https://web.archive.org/web/20070910200307/http://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF778525699600719DF2 PowerPC Microprocessor Family: The Programming Environments for 32-Bit Microprocessors]
 
[[Category:编译原理|Category:编译原理]]