build_dir: 2-rtl
build_id: '2'
commands:
- cat SramUnit.v > outputs/design.v
- cat SramUnit.v > outputs/design.vcs.v
edges_i: {}
edges_o:
  design.v:
  - f: design.v
    step: 8-synopsys-dc-synthesis
  design.vcs.v:
  - f: design.vcs.v
    step: 6-synopsys-vcs-sim
name: rtl
outputs:
- design.v
- design.vcs.v
source: /home/users/jiajunc4/ee272/git_ee272/EE272_DNN_Accelerator/hw6/dnn-accelerator-syn/SramUnit/design/rtl
