#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d64c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d64e10 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x1d62e70 .functor NOT 1, L_0x1d99730, C4<0>, C4<0>, C4<0>;
L_0x1d738c0 .functor XOR 1, L_0x1d992f0, L_0x1d99470, C4<0>, C4<0>;
L_0x1d636b0 .functor XOR 1, L_0x1d738c0, L_0x1d995c0, C4<0>, C4<0>;
v0x1d98350_0 .net *"_ivl_10", 0 0, L_0x1d995c0;  1 drivers
v0x1d98450_0 .net *"_ivl_12", 0 0, L_0x1d636b0;  1 drivers
v0x1d98530_0 .net *"_ivl_2", 0 0, L_0x1d99230;  1 drivers
v0x1d985f0_0 .net *"_ivl_4", 0 0, L_0x1d992f0;  1 drivers
v0x1d986d0_0 .net *"_ivl_6", 0 0, L_0x1d99470;  1 drivers
v0x1d98800_0 .net *"_ivl_8", 0 0, L_0x1d738c0;  1 drivers
v0x1d988e0_0 .var "clk", 0 0;
v0x1d98980_0 .net "in", 0 0, v0x1d97550_0;  1 drivers
v0x1d98a20_0 .net "out_dut", 0 0, L_0x1d99190;  1 drivers
v0x1d98b50_0 .net "out_ref", 0 0, L_0x1d5d410;  1 drivers
v0x1d98c20_0 .var/2u "stats1", 159 0;
v0x1d98cc0_0 .var/2u "strobe", 0 0;
v0x1d98d60_0 .net "tb_match", 0 0, L_0x1d99730;  1 drivers
v0x1d98e20_0 .net "tb_mismatch", 0 0, L_0x1d62e70;  1 drivers
v0x1d98ee0_0 .net "wavedrom_enable", 0 0, v0x1d97610_0;  1 drivers
v0x1d98fb0_0 .net "wavedrom_title", 511 0, v0x1d976b0_0;  1 drivers
L_0x1d99230 .concat [ 1 0 0 0], L_0x1d5d410;
L_0x1d992f0 .concat [ 1 0 0 0], L_0x1d5d410;
L_0x1d99470 .concat [ 1 0 0 0], L_0x1d99190;
L_0x1d995c0 .concat [ 1 0 0 0], L_0x1d5d410;
L_0x1d99730 .cmp/eeq 1, L_0x1d99230, L_0x1d636b0;
S_0x1d72e20 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x1d64e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1d5d410 .functor BUFZ 1, v0x1d97550_0, C4<0>, C4<0>, C4<0>;
v0x1d63060_0 .net "in", 0 0, v0x1d97550_0;  alias, 1 drivers
v0x1d63100_0 .net "out", 0 0, L_0x1d5d410;  alias, 1 drivers
S_0x1d96ed0 .scope module, "stim1" "stimulus_gen" 3 83, 3 13 0, S_0x1d64e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1d5d5e0_0 .net "clk", 0 0, v0x1d988e0_0;  1 drivers
v0x1d97550_0 .var "in", 0 0;
v0x1d97610_0 .var "wavedrom_enable", 0 0;
v0x1d976b0_0 .var "wavedrom_title", 511 0;
E_0x1d6f6f0/0 .event negedge, v0x1d5d5e0_0;
E_0x1d6f6f0/1 .event posedge, v0x1d5d5e0_0;
E_0x1d6f6f0 .event/or E_0x1d6f6f0/0, E_0x1d6f6f0/1;
S_0x1d970d0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x1d96ed0;
 .timescale -12 -12;
v0x1d5d4e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d97330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x1d96ed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d977d0 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x1d64e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
o0x7f6dc5d1b258 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d97a60_0 .net "clk", 0 0, o0x7f6dc5d1b258;  0 drivers
v0x1d97b40_0 .var "counter", 7 0;
v0x1d97c20_0 .var "data", 7 0;
v0x1d97d10_0 .net "in", 0 0, v0x1d97550_0;  alias, 1 drivers
v0x1d97e00_0 .net "out", 0 0, L_0x1d99190;  alias, 1 drivers
o0x7f6dc5d1b318 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d97f10_0 .net "rst", 0 0, o0x7f6dc5d1b318;  0 drivers
v0x1d97fd0_0 .var "state", 1 0;
E_0x1d6f4a0 .event posedge, v0x1d97f10_0, v0x1d97a60_0;
L_0x1d99190 .part v0x1d97c20_0, 0, 1;
S_0x1d98130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1d64e10;
 .timescale -12 -12;
E_0x1d6f730 .event anyedge, v0x1d98cc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d98cc0_0;
    %nor/r;
    %assign/vec4 v0x1d98cc0_0, 0;
    %wait E_0x1d6f730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d96ed0;
T_3 ;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d6f6f0;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d97550_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d97330;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d6f6f0;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d97550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d977d0;
T_4 ;
    %wait E_0x1d6f4a0;
    %load/vec4 v0x1d97f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d97fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d97b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d97c20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1d97fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d97b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d97c20_0, 0;
    %load/vec4 v0x1d97d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1d97fd0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x1d97b40_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1d97fd0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x1d97b40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1d97b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d97c20_0, 0;
T_4.10 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x1d97d10_0;
    %pad/u 8;
    %assign/vec4 v0x1d97c20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1d97fd0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x1d97d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d97fd0_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d64e10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d988e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d98cc0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1d64e10;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d988e0_0;
    %inv;
    %store/vec4 v0x1d988e0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1d64e10;
T_7 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d5d5e0_0, v0x1d98e20_0, v0x1d98980_0, v0x1d98b50_0, v0x1d98a20_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1d64e10;
T_8 ;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1d64e10;
T_9 ;
    %wait E_0x1d6f6f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d98c20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d98c20_0, 4, 32;
    %load/vec4 v0x1d98d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d98c20_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d98c20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d98c20_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1d98b50_0;
    %load/vec4 v0x1d98b50_0;
    %load/vec4 v0x1d98a20_0;
    %xor;
    %load/vec4 v0x1d98b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d98c20_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1d98c20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d98c20_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/wire/wire_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/machine/wire/iter5/response0/top_module.sv";
