/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [41:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  reg [7:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [14:0] celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [35:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_14z[22] ? celloutsig_0_8z : celloutsig_0_11z[8];
  assign celloutsig_1_9z = !(celloutsig_1_0z ? celloutsig_1_7z : celloutsig_1_7z);
  assign celloutsig_1_18z = !(celloutsig_1_0z ? celloutsig_1_15z[2] : celloutsig_1_11z[5]);
  assign celloutsig_0_20z = !(celloutsig_0_8z ? celloutsig_0_5z : celloutsig_0_18z);
  assign celloutsig_1_0z = ~(in_data[122] | in_data[155]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z | celloutsig_1_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_3z[10] | celloutsig_0_6z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[146]) & (in_data[156] | in_data[168]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_5z[0]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_34z = celloutsig_0_21z | ~(celloutsig_0_11z[4]);
  assign celloutsig_0_38z = celloutsig_0_20z | ~(celloutsig_0_6z);
  assign celloutsig_0_5z = celloutsig_0_3z[4] | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_0z = in_data[0] | in_data[36];
  assign celloutsig_0_4z = celloutsig_0_3z[8] | celloutsig_0_3z[6];
  assign celloutsig_0_51z = celloutsig_0_48z[6] | celloutsig_0_22z;
  assign celloutsig_1_3z = celloutsig_1_0z | in_data[147];
  assign celloutsig_0_21z = celloutsig_0_1z[2] | celloutsig_0_6z;
  assign celloutsig_0_8z = ~(celloutsig_0_5z ^ celloutsig_0_1z[1]);
  assign celloutsig_0_25z = ~(celloutsig_0_20z ^ celloutsig_0_13z[3]);
  assign celloutsig_0_30z = celloutsig_0_26z[14:10] + celloutsig_0_10z[6:2];
  assign celloutsig_0_7z = { in_data[44:40], celloutsig_0_0z, celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, in_data[73], celloutsig_0_5z, celloutsig_0_1z[1], celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_1z[1], celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_9z = celloutsig_0_3z[5:3] == { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_50z = { celloutsig_0_49z[3], celloutsig_0_41z, celloutsig_0_28z } >= { in_data[58:51], celloutsig_0_4z, celloutsig_0_37z };
  assign celloutsig_0_19z = celloutsig_0_10z[9:2] >= celloutsig_0_3z[11:4];
  assign celloutsig_0_17z = ! celloutsig_0_14z[40:38];
  assign celloutsig_0_18z = ! { celloutsig_0_11z[5:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z } % { 1'h1, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[158:128], celloutsig_1_5z, celloutsig_1_2z } * { in_data[149:123], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_14z = celloutsig_0_13z[14] ? { celloutsig_0_7z[5:0], celloutsig_0_0z, celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z } : { celloutsig_0_10z[10:7], 1'h0, celloutsig_0_13z[13:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[189:183], celloutsig_1_0z } != { in_data[171], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[3:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } != { in_data[129:122], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[31:3], celloutsig_0_4z, celloutsig_0_0z } != { celloutsig_0_3z[3], celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z } != { in_data[107:106], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_10z[1:0], celloutsig_0_12z, celloutsig_0_19z } != { in_data[89:88], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_4z = & in_data[153:147];
  assign celloutsig_0_12z = & { celloutsig_0_11z, celloutsig_0_1z[1] };
  assign celloutsig_0_1z = { in_data[51], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[13:12], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_10z[9:6] >> celloutsig_0_14z[14:11];
  assign celloutsig_0_26z = { celloutsig_0_14z[22:12], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_4z } >> { celloutsig_0_14z[29:13], celloutsig_0_17z };
  assign celloutsig_0_49z = { celloutsig_0_23z[3:2], celloutsig_0_11z, celloutsig_0_12z } >> { celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1] };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } - { in_data[98:97], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_7z[12:1] ^ { in_data[69:64], celloutsig_0_6z, celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_10z[7:0], celloutsig_0_9z } ^ { celloutsig_0_3z[7:3], celloutsig_0_3z[3], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_7z[15:2], celloutsig_0_4z } ^ { in_data[76:63], celloutsig_0_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_28z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_28z = { celloutsig_0_26z[2:0], celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_37z = ~((celloutsig_0_34z & celloutsig_0_7z[11]) | (celloutsig_0_30z[3] & celloutsig_0_26z[13]));
  assign { celloutsig_0_3z[3], celloutsig_0_3z[11:4], celloutsig_0_3z[1] } = ~ { celloutsig_0_1z[1], in_data[86:79], celloutsig_0_0z };
  assign { celloutsig_0_48z[0], celloutsig_0_48z[12:1] } = { celloutsig_0_38z, celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[1] } ^ { celloutsig_0_14z[21], celloutsig_0_14z[33:22] };
  assign { celloutsig_0_3z[2], celloutsig_0_3z[0] } = { celloutsig_0_3z[3], celloutsig_0_3z[1] };
  assign celloutsig_0_48z[14:13] = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
