From b716cefdb297dce56a2c2bbe94041764c7e9c1f9 Mon Sep 17 00:00:00 2001
From: Aurabindo Pillai <aurabindo.pillai@amd.com>
Date: Tue, 25 Jun 2024 14:17:46 -0400
Subject: drm/amd: Add some missing register definitions
Git-commit: ad89e904e3aaa93628785546034ec77f3100cf79
Patch-mainline: v6.11-rc1
References: jsc#PED-9898 jsc#PED-10191 jsc#PED-10197 jsc#PED-10226 jsc#PED-10237 jsc#PED-10340 jsc#PED-10852 jsc#PED-11022

Add some register offsets that are required for Display DCC on DCN401

Fixes: 2d072b445622 ("drm/amd: Add reg definitions for DCN401 DCC")
Reported-by: Tom St Denis <tom.stdenis@amd.com>
Signed-off-by: Aurabindo Pillai <aurabindo.pillai@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Patrik Jakobsson <pjakobsson@suse.de>
---
 .../include/asic_reg/dcn/dcn_4_1_0_offset.h    | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_offset.h b/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_offset.h
index 5dabf0abccce..15e5a65cf492 100644
--- a/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_offset.h
+++ b/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_offset.h
@@ -1777,6 +1777,8 @@
 #define regDCHUBBUB_SDPIF_MEM_PWR_CTRL_BASE_IDX                                                         2
 #define regDCHUBBUB_SDPIF_MEM_PWR_STATUS                                                                0x0487
 #define regDCHUBBUB_SDPIF_MEM_PWR_STATUS_BASE_IDX                                                       2
+#define regDCHUBBUB_SDPIF_MCACHE_INVALIDATION_CTL                                                       0x0488
+#define regDCHUBBUB_SDPIF_MCACHE_INVALIDATION_CTL_BASE_IDX                                              2
 
 
 // addressBlock: dcn_dcec_dchubbubl_hubbub_ret_path_dispdec
@@ -2089,6 +2091,8 @@
 #define regHUBP0_DCSURF_TILING_CONFIG_BASE_IDX                                                          2
 #define regHUBP0_DCSURF_PRI_VIEWPORT_START                                                              0x05e9
 #define regHUBP0_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2
+#define regHUBP0_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE                                                0x05ea
+#define regHUBP0_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX                                       2
 #define regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x05eb
 #define regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2
 #define regHUBP0_DCSURF_PRI_VIEWPORT_START_C                                                            0x05ec
@@ -2121,6 +2125,8 @@
 #define regHUBP0_DCHUBP_MALL_SUB_VP1_BASE_IDX                                                           2
 #define regHUBP0_DCHUBP_MALL_SUB_VP2                                                                    0x05fa
 #define regHUBP0_DCHUBP_MALL_SUB_VP2_BASE_IDX                                                           2
+#define regHUBP0_DCHUBP_MCACHEID_CONFIG                                                                 0x05fb
+#define regHUBP0_DCHUBP_MCACHEID_CONFIG_BASE_IDX                                                        2
 #define regHUBP0_HUBPREQ_DEBUG_DB                                                                       0x05fc
 #define regHUBP0_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2
 #define regHUBP0_HUBPREQ_DEBUG                                                                          0x05fd
@@ -2378,6 +2384,8 @@
 #define regHUBP1_DCSURF_TILING_CONFIG_BASE_IDX                                                          2
 #define regHUBP1_DCSURF_PRI_VIEWPORT_START                                                              0x06c5
 #define regHUBP1_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2
+#define regHUBP1_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE                                                0x06c6
+#define regHUBP1_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX                                       2
 #define regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x06c7
 #define regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2
 #define regHUBP1_DCSURF_PRI_VIEWPORT_START_C                                                            0x06c8
@@ -2410,6 +2418,8 @@
 #define regHUBP1_DCHUBP_MALL_SUB_VP1_BASE_IDX                                                           2
 #define regHUBP1_DCHUBP_MALL_SUB_VP2                                                                    0x06d6
 #define regHUBP1_DCHUBP_MALL_SUB_VP2_BASE_IDX                                                           2
+#define regHUBP1_DCHUBP_MCACHEID_CONFIG                                                                 0x06d7
+#define regHUBP1_DCHUBP_MCACHEID_CONFIG_BASE_IDX                                                        2
 #define regHUBP1_HUBPREQ_DEBUG_DB                                                                       0x06d8
 #define regHUBP1_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2
 #define regHUBP1_HUBPREQ_DEBUG                                                                          0x06d9
@@ -2667,6 +2677,8 @@
 #define regHUBP2_DCSURF_TILING_CONFIG_BASE_IDX                                                          2
 #define regHUBP2_DCSURF_PRI_VIEWPORT_START                                                              0x07a1
 #define regHUBP2_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2
+#define regHUBP2_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE                                                0x07a2
+#define regHUBP2_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX                                       2
 #define regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x07a3
 #define regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2
 #define regHUBP2_DCSURF_PRI_VIEWPORT_START_C                                                            0x07a4
@@ -2699,6 +2711,8 @@
 #define regHUBP2_DCHUBP_MALL_SUB_VP1_BASE_IDX                                                           2
 #define regHUBP2_DCHUBP_MALL_SUB_VP2                                                                    0x07b2
 #define regHUBP2_DCHUBP_MALL_SUB_VP2_BASE_IDX                                                           2
+#define regHUBP2_DCHUBP_MCACHEID_CONFIG                                                                 0x07b3
+#define regHUBP2_DCHUBP_MCACHEID_CONFIG_BASE_IDX                                                        2
 #define regHUBP2_HUBPREQ_DEBUG_DB                                                                       0x07b4
 #define regHUBP2_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2
 #define regHUBP2_HUBPREQ_DEBUG                                                                          0x07b5
@@ -2957,6 +2971,8 @@
 #define regHUBP3_DCSURF_TILING_CONFIG_BASE_IDX                                                          2
 #define regHUBP3_DCSURF_PRI_VIEWPORT_START                                                              0x087d
 #define regHUBP3_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2
+#define regHUBP3_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE                                                0x087e
+#define regHUBP3_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX                                       2
 #define regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x087f
 #define regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2
 #define regHUBP3_DCSURF_PRI_VIEWPORT_START_C                                                            0x0880
@@ -2989,6 +3005,8 @@
 #define regHUBP3_DCHUBP_MALL_SUB_VP1_BASE_IDX                                                           2
 #define regHUBP3_DCHUBP_MALL_SUB_VP2                                                                    0x088e
 #define regHUBP3_DCHUBP_MALL_SUB_VP2_BASE_IDX                                                           2
+#define regHUBP3_DCHUBP_MCACHEID_CONFIG                                                                 0x088f
+#define regHUBP3_DCHUBP_MCACHEID_CONFIG_BASE_IDX                                                        2
 #define regHUBP3_HUBPREQ_DEBUG_DB                                                                       0x0890
 #define regHUBP3_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2
 #define regHUBP3_HUBPREQ_DEBUG                                                                          0x0891
-- 
2.46.1

