
*** Running vivado
    with args -log top_RS_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_RS_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_RS_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.816 ; gain = 183.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_RS_0_0
Command: synth_design -top top_RS_0_0 -part xc7z020clg400-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.141 ; gain = 445.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_RS_0_0' [f:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.gen/sources_1/bd/top/ip/top_RS_0_0/synth/top_RS_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RS' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v:42]
INFO: [Synth 8-6157] synthesizing module 'Integer_Input_RS_Encoder_HDL_Optimized' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Input_RS_Encoder_HDL_Optimized' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_RS_0_0' (0#1) [f:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.gen/sources_1/bd/top/ip/top_RS_0_0/synth/top_RS_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.500 ; gain = 572.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.500 ; gain = 572.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.500 ; gain = 572.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1469.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1573.512 ; gain = 0.117
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 31    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 15    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                     | Depth x Width | Implemented As | 
+------------+----------------------------------------------------------------+---------------+----------------+
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg16_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg15_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg14_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg13_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg12_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg11_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg9_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg8_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg7_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg6_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg5_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg4_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg3_reg  | 256x8         | Block RAM      | 
|top_RS_0_0  | inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg2_reg  | 256x8         | Block RAM      | 
+------------+----------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |     5|
|3     |LUT3     |    34|
|4     |LUT4     |   123|
|5     |LUT5     |    17|
|6     |LUT6     |    41|
|7     |RAMB18E1 |    15|
|22    |FDCE     |   151|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.512 ; gain = 572.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1573.512 ; gain = 676.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1573.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: b4ac5119
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1573.512 ; gain = 1094.477
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1573.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.runs/top_RS_0_0_synth_1/top_RS_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_RS_0_0, cache-ID = be0957f361d26575
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1573.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.runs/top_RS_0_0_synth_1/top_RS_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_RS_0_0_utilization_synth.rpt -pb top_RS_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 19:19:05 2024...
