EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# MCU-ATMEGA32U4-MUR(VQFN44)
#
DEF MCU-ATMEGA32U4-MUR(VQFN44) U 0 40 Y Y 1 L N
F0 "U" -1100 1500 50 H V L BNN
F1 "MCU-ATMEGA32U4-MUR(VQFN44)" 501 1501 50 H V L BNN
F2 "QFN44G-0.5-7X7MM" 0 0 50 H I L BNN
F3 "ATMEGA32U4-MUR" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -1200 1500 1100 1500 N
P 2 0 0 10 1100 1500 1100 -1600 N
P 2 0 0 10 1100 -1600 -1200 -1600 N
P 2 0 0 10 -1200 -1600 -1200 1500 N
X PE6(INT.6/AIN0) 1 1200 -200 100 L 40 40 0 0 B 
X UVCC 2 -1300 400 100 R 40 40 0 0 B 
X D- 3 -1300 0 100 R 40 40 0 0 B 
X D+ 4 -1300 100 100 R 40 40 0 0 B 
X UGND 5 -1300 -1100 100 R 40 40 0 0 B 
X UCAP 6 -1300 300 100 R 40 40 0 0 B 
X VBUS 7 -1300 500 100 R 40 40 0 0 B 
X PB0(SS/PCINT0) 8 1200 -900 100 L 40 40 0 0 B 
X PB1(PCINT1/SCLK) 9 1200 -1000 100 L 40 40 0 0 B 
X PB2(PDI/PCINT2/MOSI) 10 1200 -1100 100 L 40 40 0 0 B 
X PB3(PD0/PCINT3/MISO) 11 1200 -1200 100 L 40 40 0 0 B 
X PB7(PCINT7/OC0A/OC1C/!RTS) 12 1200 -600 100 L 40 40 0 0 B 
X ~RESET~ 13 -1300 1400 100 R 40 40 0 0 B 
X VCC@1 14 -1300 1300 100 R 40 40 0 0 B 
X GND@1 15 -1300 -1200 100 R 40 40 0 0 B 
X GND@1 TAB -1300 -1200 100 R 40 40 0 0 B 
X XTAL2 16 -1300 -600 100 R 40 40 0 0 B 
X XTAL1 17 -1300 -400 100 R 40 40 0 0 B 
X PD0(OC0B/SCL/INT0) 18 1200 200 100 L 40 40 0 0 B 
X PD1(SDA/INT1) 19 1200 300 100 L 40 40 0 0 B 
X PD2(RXD1/INT2) 20 1200 500 100 L 40 40 0 0 B 
X PD3(TXD1/INT3) 21 1200 400 100 L 40 40 0 0 B 
X PD5(XCLK1/!CTS) 22 1200 -1400 100 L 40 40 0 0 B 
X GND@2 23 -1300 -1300 100 R 40 40 0 0 B 
X AVCC@1 24 -1300 1100 100 R 40 40 0 0 B 
X PD4(ICP1/ADC8) 25 1200 100 100 L 40 40 0 0 B 
X PD6(T1/ADC9/!OC4D) 26 1200 -700 100 L 40 40 0 0 B 
X PD7(T0/OC4D/ADC10) 27 1200 -100 100 L 40 40 0 0 B 
X PB4(PCINT4/ADC11) 28 1200 -300 100 L 40 40 0 0 B 
X PB5(PCINT5/OC1A/ADC12/!OC4B) 29 1200 -400 100 L 40 40 0 0 B 
X PB6(PCINT6/OC1B/OC4B/ADC13) 30 1200 -500 100 L 40 40 0 0 B 
X PC6(OC3A/!OC4A) 31 1200 0 100 L 40 40 0 0 B 
X PC7(ICP3/CLK0/OC4A) 32 1200 -800 100 L 40 40 0 0 B 
X PE2(!HWB) 33 -1300 -800 100 R 40 40 0 0 B 
X VCC@2 34 -1300 1200 100 R 40 40 0 0 B 
X GND@3 35 -1300 -1400 100 R 40 40 0 0 B 
X PF7(ADC7/TDI) 36 1200 1400 100 L 40 40 0 0 B 
X PF6(ADC6/TDO) 37 1200 1300 100 L 40 40 0 0 B 
X PF5(ADC5/TMS) 38 1200 1200 100 L 40 40 0 0 B 
X PF4(ADC4/TCK) 39 1200 1100 100 L 40 40 0 0 B 
X PF1(ADC1) 40 1200 1000 100 L 40 40 0 0 B 
X PF0(ADC0) 41 1200 900 100 L 40 40 0 0 B 
X AREF 42 -1300 900 100 R 40 40 0 0 B 
X GND@4 43 -1300 -1500 100 R 40 40 0 0 B 
X AVCC@2 44 -1300 1000 100 R 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library