{
  "module_name": "mt8186-clk.h",
  "hash_id": "f45e592c0ccb5f93d65ec5d0a71b019c393cecc889560818e737ff03cd1ec82b",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt8186-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8186_H\n#define _DT_BINDINGS_CLK_MT8186_H\n\n \n\n#define CLK_MCU_ARMPLL_LL_SEL\t\t0\n#define CLK_MCU_ARMPLL_BL_SEL\t\t1\n#define CLK_MCU_ARMPLL_BUS_SEL\t\t2\n#define CLK_MCU_NR_CLK\t\t\t3\n\n \n\n#define CLK_TOP_AXI\t\t\t0\n#define CLK_TOP_SCP\t\t\t1\n#define CLK_TOP_MFG\t\t\t2\n#define CLK_TOP_CAMTG\t\t\t3\n#define CLK_TOP_CAMTG1\t\t\t4\n#define CLK_TOP_CAMTG2\t\t\t5\n#define CLK_TOP_CAMTG3\t\t\t6\n#define CLK_TOP_CAMTG4\t\t\t7\n#define CLK_TOP_CAMTG5\t\t\t8\n#define CLK_TOP_CAMTG6\t\t\t9\n#define CLK_TOP_UART\t\t\t10\n#define CLK_TOP_SPI\t\t\t11\n#define CLK_TOP_MSDC50_0_HCLK\t\t12\n#define CLK_TOP_MSDC50_0\t\t13\n#define CLK_TOP_MSDC30_1\t\t14\n#define CLK_TOP_AUDIO\t\t\t15\n#define CLK_TOP_AUD_INTBUS\t\t16\n#define CLK_TOP_AUD_1\t\t\t17\n#define CLK_TOP_AUD_2\t\t\t18\n#define CLK_TOP_AUD_ENGEN1\t\t19\n#define CLK_TOP_AUD_ENGEN2\t\t20\n#define CLK_TOP_DISP_PWM\t\t21\n#define CLK_TOP_SSPM\t\t\t22\n#define CLK_TOP_DXCC\t\t\t23\n#define CLK_TOP_USB_TOP\t\t\t24\n#define CLK_TOP_SRCK\t\t\t25\n#define CLK_TOP_SPM\t\t\t26\n#define CLK_TOP_I2C\t\t\t27\n#define CLK_TOP_PWM\t\t\t28\n#define CLK_TOP_SENINF\t\t\t29\n#define CLK_TOP_SENINF1\t\t\t30\n#define CLK_TOP_SENINF2\t\t\t31\n#define CLK_TOP_SENINF3\t\t\t32\n#define CLK_TOP_AES_MSDCFDE\t\t33\n#define CLK_TOP_PWRAP_ULPOSC\t\t34\n#define CLK_TOP_CAMTM\t\t\t35\n#define CLK_TOP_VENC\t\t\t36\n#define CLK_TOP_CAM\t\t\t37\n#define CLK_TOP_IMG1\t\t\t38\n#define CLK_TOP_IPE\t\t\t39\n#define CLK_TOP_DPMAIF\t\t\t40\n#define CLK_TOP_VDEC\t\t\t41\n#define CLK_TOP_DISP\t\t\t42\n#define CLK_TOP_MDP\t\t\t43\n#define CLK_TOP_AUDIO_H\t\t\t44\n#define CLK_TOP_UFS\t\t\t45\n#define CLK_TOP_AES_FDE\t\t\t46\n#define CLK_TOP_AUDIODSP\t\t47\n#define CLK_TOP_DVFSRC\t\t\t48\n#define CLK_TOP_DSI_OCC\t\t\t49\n#define CLK_TOP_SPMI_MST\t\t50\n#define CLK_TOP_SPINOR\t\t\t51\n#define CLK_TOP_NNA\t\t\t52\n#define CLK_TOP_NNA1\t\t\t53\n#define CLK_TOP_NNA2\t\t\t54\n#define CLK_TOP_SSUSB_XHCI\t\t55\n#define CLK_TOP_SSUSB_TOP_1P\t\t56\n#define CLK_TOP_SSUSB_XHCI_1P\t\t57\n#define CLK_TOP_WPE\t\t\t58\n#define CLK_TOP_DPI\t\t\t59\n#define CLK_TOP_U3_OCC_250M\t\t60\n#define CLK_TOP_U3_OCC_500M\t\t61\n#define CLK_TOP_ADSP_BUS\t\t62\n#define CLK_TOP_APLL_I2S0_MCK_SEL\t63\n#define CLK_TOP_APLL_I2S1_MCK_SEL\t64\n#define CLK_TOP_APLL_I2S2_MCK_SEL\t65\n#define CLK_TOP_APLL_I2S4_MCK_SEL\t66\n#define CLK_TOP_APLL_TDMOUT_MCK_SEL\t67\n#define CLK_TOP_MAINPLL_D2\t\t68\n#define CLK_TOP_MAINPLL_D2_D2\t\t69\n#define CLK_TOP_MAINPLL_D2_D4\t\t70\n#define CLK_TOP_MAINPLL_D2_D16\t\t71\n#define CLK_TOP_MAINPLL_D3\t\t72\n#define CLK_TOP_MAINPLL_D3_D2\t\t73\n#define CLK_TOP_MAINPLL_D3_D4\t\t74\n#define CLK_TOP_MAINPLL_D5\t\t75\n#define CLK_TOP_MAINPLL_D5_D2\t\t76\n#define CLK_TOP_MAINPLL_D5_D4\t\t77\n#define CLK_TOP_MAINPLL_D7\t\t78\n#define CLK_TOP_MAINPLL_D7_D2\t\t79\n#define CLK_TOP_MAINPLL_D7_D4\t\t80\n#define CLK_TOP_UNIVPLL\t\t\t81\n#define CLK_TOP_UNIVPLL_D2\t\t82\n#define CLK_TOP_UNIVPLL_D2_D2\t\t83\n#define CLK_TOP_UNIVPLL_D2_D4\t\t84\n#define CLK_TOP_UNIVPLL_D3\t\t85\n#define CLK_TOP_UNIVPLL_D3_D2\t\t86\n#define CLK_TOP_UNIVPLL_D3_D4\t\t87\n#define CLK_TOP_UNIVPLL_D3_D8\t\t88\n#define CLK_TOP_UNIVPLL_D3_D32\t\t89\n#define CLK_TOP_UNIVPLL_D5\t\t90\n#define CLK_TOP_UNIVPLL_D5_D2\t\t91\n#define CLK_TOP_UNIVPLL_D5_D4\t\t92\n#define CLK_TOP_UNIVPLL_D7\t\t93\n#define CLK_TOP_UNIVPLL_192M\t\t94\n#define CLK_TOP_UNIVPLL_192M_D4\t\t95\n#define CLK_TOP_UNIVPLL_192M_D8\t\t96\n#define CLK_TOP_UNIVPLL_192M_D16\t97\n#define CLK_TOP_UNIVPLL_192M_D32\t98\n#define CLK_TOP_APLL1_D2\t\t99\n#define CLK_TOP_APLL1_D4\t\t100\n#define CLK_TOP_APLL1_D8\t\t101\n#define CLK_TOP_APLL2_D2\t\t102\n#define CLK_TOP_APLL2_D4\t\t103\n#define CLK_TOP_APLL2_D8\t\t104\n#define CLK_TOP_MMPLL_D2\t\t105\n#define CLK_TOP_TVDPLL_D2\t\t106\n#define CLK_TOP_TVDPLL_D4\t\t107\n#define CLK_TOP_TVDPLL_D8\t\t108\n#define CLK_TOP_TVDPLL_D16\t\t109\n#define CLK_TOP_TVDPLL_D32\t\t110\n#define CLK_TOP_MSDCPLL_D2\t\t111\n#define CLK_TOP_ULPOSC1\t\t\t112\n#define CLK_TOP_ULPOSC1_D2\t\t113\n#define CLK_TOP_ULPOSC1_D4\t\t114\n#define CLK_TOP_ULPOSC1_D8\t\t115\n#define CLK_TOP_ULPOSC1_D10\t\t116\n#define CLK_TOP_ULPOSC1_D16\t\t117\n#define CLK_TOP_ULPOSC1_D32\t\t118\n#define CLK_TOP_ADSPPLL_D2\t\t119\n#define CLK_TOP_ADSPPLL_D4\t\t120\n#define CLK_TOP_ADSPPLL_D8\t\t121\n#define CLK_TOP_NNAPLL_D2\t\t122\n#define CLK_TOP_NNAPLL_D4\t\t123\n#define CLK_TOP_NNAPLL_D8\t\t124\n#define CLK_TOP_NNA2PLL_D2\t\t125\n#define CLK_TOP_NNA2PLL_D4\t\t126\n#define CLK_TOP_NNA2PLL_D8\t\t127\n#define CLK_TOP_F_BIST2FPC\t\t128\n#define CLK_TOP_466M_FMEM\t\t129\n#define CLK_TOP_MPLL\t\t\t130\n#define CLK_TOP_APLL12_CK_DIV0\t\t131\n#define CLK_TOP_APLL12_CK_DIV1\t\t132\n#define CLK_TOP_APLL12_CK_DIV2\t\t133\n#define CLK_TOP_APLL12_CK_DIV4\t\t134\n#define CLK_TOP_APLL12_CK_DIV_TDMOUT_M\t135\n#define CLK_TOP_NR_CLK\t\t\t136\n\n \n\n#define CLK_INFRA_AO_PMIC_TMR\t\t0\n#define CLK_INFRA_AO_PMIC_AP\t\t1\n#define CLK_INFRA_AO_PMIC_MD\t\t2\n#define CLK_INFRA_AO_PMIC_CONN\t\t3\n#define CLK_INFRA_AO_SCP_CORE\t\t4\n#define CLK_INFRA_AO_SEJ\t\t5\n#define CLK_INFRA_AO_APXGPT\t\t6\n#define CLK_INFRA_AO_ICUSB\t\t7\n#define CLK_INFRA_AO_GCE\t\t8\n#define CLK_INFRA_AO_THERM\t\t9\n#define CLK_INFRA_AO_I2C_AP\t\t10\n#define CLK_INFRA_AO_I2C_CCU\t\t11\n#define CLK_INFRA_AO_I2C_SSPM\t\t12\n#define CLK_INFRA_AO_I2C_RSV\t\t13\n#define CLK_INFRA_AO_PWM_HCLK\t\t14\n#define CLK_INFRA_AO_PWM1\t\t15\n#define CLK_INFRA_AO_PWM2\t\t16\n#define CLK_INFRA_AO_PWM3\t\t17\n#define CLK_INFRA_AO_PWM4\t\t18\n#define CLK_INFRA_AO_PWM5\t\t19\n#define CLK_INFRA_AO_PWM\t\t20\n#define CLK_INFRA_AO_UART0\t\t21\n#define CLK_INFRA_AO_UART1\t\t22\n#define CLK_INFRA_AO_UART2\t\t23\n#define CLK_INFRA_AO_GCE_26M\t\t24\n#define CLK_INFRA_AO_CQ_DMA_FPC\t\t25\n#define CLK_INFRA_AO_BTIF\t\t26\n#define CLK_INFRA_AO_SPI0\t\t27\n#define CLK_INFRA_AO_MSDC0\t\t28\n#define CLK_INFRA_AO_MSDCFDE\t\t29\n#define CLK_INFRA_AO_MSDC1\t\t30\n#define CLK_INFRA_AO_DVFSRC\t\t31\n#define CLK_INFRA_AO_GCPU\t\t32\n#define CLK_INFRA_AO_TRNG\t\t33\n#define CLK_INFRA_AO_AUXADC\t\t34\n#define CLK_INFRA_AO_CPUM\t\t35\n#define CLK_INFRA_AO_CCIF1_AP\t\t36\n#define CLK_INFRA_AO_CCIF1_MD\t\t37\n#define CLK_INFRA_AO_AUXADC_MD\t\t38\n#define CLK_INFRA_AO_AP_DMA\t\t39\n#define CLK_INFRA_AO_XIU\t\t40\n#define CLK_INFRA_AO_DEVICE_APC\t\t41\n#define CLK_INFRA_AO_CCIF_AP\t\t42\n#define CLK_INFRA_AO_DEBUGTOP\t\t43\n#define CLK_INFRA_AO_AUDIO\t\t44\n#define CLK_INFRA_AO_CCIF_MD\t\t45\n#define CLK_INFRA_AO_DXCC_SEC_CORE\t46\n#define CLK_INFRA_AO_DXCC_AO\t\t47\n#define CLK_INFRA_AO_IMP_IIC\t\t48\n#define CLK_INFRA_AO_DRAMC_F26M\t\t49\n#define CLK_INFRA_AO_RG_PWM_FBCLK6\t50\n#define CLK_INFRA_AO_SSUSB_TOP_HCLK\t51\n#define CLK_INFRA_AO_DISP_PWM\t\t52\n#define CLK_INFRA_AO_CLDMA_BCLK\t\t53\n#define CLK_INFRA_AO_AUDIO_26M_BCLK\t54\n#define CLK_INFRA_AO_SSUSB_TOP_P1_HCLK\t55\n#define CLK_INFRA_AO_SPI1\t\t56\n#define CLK_INFRA_AO_I2C4\t\t57\n#define CLK_INFRA_AO_MODEM_TEMP_SHARE\t58\n#define CLK_INFRA_AO_SPI2\t\t59\n#define CLK_INFRA_AO_SPI3\t\t60\n#define CLK_INFRA_AO_SSUSB_TOP_REF\t61\n#define CLK_INFRA_AO_SSUSB_TOP_XHCI\t62\n#define CLK_INFRA_AO_SSUSB_TOP_P1_REF\t63\n#define CLK_INFRA_AO_SSUSB_TOP_P1_XHCI\t64\n#define CLK_INFRA_AO_SSPM\t\t65\n#define CLK_INFRA_AO_SSUSB_TOP_P1_SYS\t66\n#define CLK_INFRA_AO_I2C5\t\t67\n#define CLK_INFRA_AO_I2C5_ARBITER\t68\n#define CLK_INFRA_AO_I2C5_IMM\t\t69\n#define CLK_INFRA_AO_I2C1_ARBITER\t70\n#define CLK_INFRA_AO_I2C1_IMM\t\t71\n#define CLK_INFRA_AO_I2C2_ARBITER\t72\n#define CLK_INFRA_AO_I2C2_IMM\t\t73\n#define CLK_INFRA_AO_SPI4\t\t74\n#define CLK_INFRA_AO_SPI5\t\t75\n#define CLK_INFRA_AO_CQ_DMA\t\t76\n#define CLK_INFRA_AO_BIST2FPC\t\t77\n#define CLK_INFRA_AO_MSDC0_SELF\t\t78\n#define CLK_INFRA_AO_SPINOR\t\t79\n#define CLK_INFRA_AO_SSPM_26M_SELF\t80\n#define CLK_INFRA_AO_SSPM_32K_SELF\t81\n#define CLK_INFRA_AO_I2C6\t\t82\n#define CLK_INFRA_AO_AP_MSDC0\t\t83\n#define CLK_INFRA_AO_MD_MSDC0\t\t84\n#define CLK_INFRA_AO_MSDC0_SRC\t\t85\n#define CLK_INFRA_AO_MSDC1_SRC\t\t86\n#define CLK_INFRA_AO_SEJ_F13M\t\t87\n#define CLK_INFRA_AO_AES_TOP0_BCLK\t88\n#define CLK_INFRA_AO_MCU_PM_BCLK\t89\n#define CLK_INFRA_AO_CCIF2_AP\t\t90\n#define CLK_INFRA_AO_CCIF2_MD\t\t91\n#define CLK_INFRA_AO_CCIF3_AP\t\t92\n#define CLK_INFRA_AO_CCIF3_MD\t\t93\n#define CLK_INFRA_AO_FADSP_26M\t\t94\n#define CLK_INFRA_AO_FADSP_32K\t\t95\n#define CLK_INFRA_AO_CCIF4_AP\t\t96\n#define CLK_INFRA_AO_CCIF4_MD\t\t97\n#define CLK_INFRA_AO_FADSP\t\t98\n#define CLK_INFRA_AO_FLASHIF_133M\t99\n#define CLK_INFRA_AO_FLASHIF_66M\t100\n#define CLK_INFRA_AO_NR_CLK\t\t101\n\n \n\n#define CLK_APMIXED_ARMPLL_LL\t\t0\n#define CLK_APMIXED_ARMPLL_BL\t\t1\n#define CLK_APMIXED_CCIPLL\t\t2\n#define CLK_APMIXED_MAINPLL\t\t3\n#define CLK_APMIXED_UNIV2PLL\t\t4\n#define CLK_APMIXED_MSDCPLL\t\t5\n#define CLK_APMIXED_MMPLL\t\t6\n#define CLK_APMIXED_NNAPLL\t\t7\n#define CLK_APMIXED_NNA2PLL\t\t8\n#define CLK_APMIXED_ADSPPLL\t\t9\n#define CLK_APMIXED_MFGPLL\t\t10\n#define CLK_APMIXED_TVDPLL\t\t11\n#define CLK_APMIXED_APLL1\t\t12\n#define CLK_APMIXED_APLL2\t\t13\n#define CLK_APMIXED_NR_CLK\t\t14\n\n \n\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C0\t0\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C1\t1\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C2\t2\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C3\t3\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C4\t4\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C5\t5\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C6\t6\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C7\t7\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C8\t8\n#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C9\t9\n#define CLK_IMP_IIC_WRAP_NR_CLK\t\t10\n\n \n\n#define CLK_MFG_BG3D\t\t\t0\n#define CLK_MFG_NR_CLK\t\t\t1\n\n \n\n#define CLK_MM_DISP_MUTEX0\t\t0\n#define CLK_MM_APB_MM_BUS\t\t1\n#define CLK_MM_DISP_OVL0\t\t2\n#define CLK_MM_DISP_RDMA0\t\t3\n#define CLK_MM_DISP_OVL0_2L\t\t4\n#define CLK_MM_DISP_WDMA0\t\t5\n#define CLK_MM_DISP_RSZ0\t\t6\n#define CLK_MM_DISP_AAL0\t\t7\n#define CLK_MM_DISP_CCORR0\t\t8\n#define CLK_MM_DISP_COLOR0\t\t9\n#define CLK_MM_SMI_INFRA\t\t10\n#define CLK_MM_DISP_DSC_WRAP0\t\t11\n#define CLK_MM_DISP_GAMMA0\t\t12\n#define CLK_MM_DISP_POSTMASK0\t\t13\n#define CLK_MM_DISP_DITHER0\t\t14\n#define CLK_MM_SMI_COMMON\t\t15\n#define CLK_MM_DSI0\t\t\t16\n#define CLK_MM_DISP_FAKE_ENG0\t\t17\n#define CLK_MM_DISP_FAKE_ENG1\t\t18\n#define CLK_MM_SMI_GALS\t\t\t19\n#define CLK_MM_SMI_IOMMU\t\t20\n#define CLK_MM_DISP_RDMA1\t\t21\n#define CLK_MM_DISP_DPI\t\t\t22\n#define CLK_MM_DSI0_DSI_CK_DOMAIN\t23\n#define CLK_MM_DISP_26M\t\t\t24\n#define CLK_MM_NR_CLK\t\t\t25\n\n \n\n#define CLK_WPE_CK_EN\t\t\t0\n#define CLK_WPE_SMI_LARB8_CK_EN\t\t1\n#define CLK_WPE_SYS_EVENT_TX_CK_EN\t2\n#define CLK_WPE_SMI_LARB8_PCLK_EN\t3\n#define CLK_WPE_NR_CLK\t\t\t4\n\n \n\n#define CLK_IMG1_LARB9_IMG1\t\t0\n#define CLK_IMG1_LARB10_IMG1\t\t1\n#define CLK_IMG1_DIP\t\t\t2\n#define CLK_IMG1_GALS_IMG1\t\t3\n#define CLK_IMG1_NR_CLK\t\t\t4\n\n \n\n#define CLK_IMG2_LARB9_IMG2\t\t0\n#define CLK_IMG2_LARB10_IMG2\t\t1\n#define CLK_IMG2_MFB\t\t\t2\n#define CLK_IMG2_WPE\t\t\t3\n#define CLK_IMG2_MSS\t\t\t4\n#define CLK_IMG2_GALS_IMG2\t\t5\n#define CLK_IMG2_NR_CLK\t\t\t6\n\n \n\n#define CLK_VDEC_LARB1_CKEN\t\t0\n#define CLK_VDEC_LAT_CKEN\t\t1\n#define CLK_VDEC_LAT_ACTIVE\t\t2\n#define CLK_VDEC_LAT_CKEN_ENG\t\t3\n#define CLK_VDEC_MINI_MDP_CKEN_CFG_RG\t4\n#define CLK_VDEC_CKEN\t\t\t5\n#define CLK_VDEC_ACTIVE\t\t\t6\n#define CLK_VDEC_CKEN_ENG\t\t7\n#define CLK_VDEC_NR_CLK\t\t\t8\n\n \n\n#define CLK_VENC_CKE0_LARB\t\t0\n#define CLK_VENC_CKE1_VENC\t\t1\n#define CLK_VENC_CKE2_JPGENC\t\t2\n#define CLK_VENC_CKE5_GALS\t\t3\n#define CLK_VENC_NR_CLK\t\t\t4\n\n \n\n#define CLK_CAM_LARB13\t\t\t0\n#define CLK_CAM_DFP_VAD\t\t\t1\n#define CLK_CAM_LARB14\t\t\t2\n#define CLK_CAM\t\t\t\t3\n#define CLK_CAMTG\t\t\t4\n#define CLK_CAM_SENINF\t\t\t5\n#define CLK_CAMSV1\t\t\t6\n#define CLK_CAMSV2\t\t\t7\n#define CLK_CAMSV3\t\t\t8\n#define CLK_CAM_CCU0\t\t\t9\n#define CLK_CAM_CCU1\t\t\t10\n#define CLK_CAM_MRAW0\t\t\t11\n#define CLK_CAM_FAKE_ENG\t\t12\n#define CLK_CAM_CCU_GALS\t\t13\n#define CLK_CAM2MM_GALS\t\t\t14\n#define CLK_CAM_NR_CLK\t\t\t15\n\n \n\n#define CLK_CAM_RAWA_LARBX_RAWA\t\t0\n#define CLK_CAM_RAWA\t\t\t1\n#define CLK_CAM_RAWA_CAMTG_RAWA\t\t2\n#define CLK_CAM_RAWA_NR_CLK\t\t3\n\n \n\n#define CLK_CAM_RAWB_LARBX_RAWB\t\t0\n#define CLK_CAM_RAWB\t\t\t1\n#define CLK_CAM_RAWB_CAMTG_RAWB\t\t2\n#define CLK_CAM_RAWB_NR_CLK\t\t3\n\n \n\n#define CLK_MDP_RDMA0\t\t\t0\n#define CLK_MDP_TDSHP0\t\t\t1\n#define CLK_MDP_IMG_DL_ASYNC0\t\t2\n#define CLK_MDP_IMG_DL_ASYNC1\t\t3\n#define CLK_MDP_DISP_RDMA\t\t4\n#define CLK_MDP_HMS\t\t\t5\n#define CLK_MDP_SMI0\t\t\t6\n#define CLK_MDP_APB_BUS\t\t\t7\n#define CLK_MDP_WROT0\t\t\t8\n#define CLK_MDP_RSZ0\t\t\t9\n#define CLK_MDP_HDR0\t\t\t10\n#define CLK_MDP_MUTEX0\t\t\t11\n#define CLK_MDP_WROT1\t\t\t12\n#define CLK_MDP_RSZ1\t\t\t13\n#define CLK_MDP_FAKE_ENG0\t\t14\n#define CLK_MDP_AAL0\t\t\t15\n#define CLK_MDP_DISP_WDMA\t\t16\n#define CLK_MDP_COLOR\t\t\t17\n#define CLK_MDP_IMG_DL_ASYNC2\t\t18\n#define CLK_MDP_IMG_DL_RELAY0_ASYNC0\t19\n#define CLK_MDP_IMG_DL_RELAY1_ASYNC1\t20\n#define CLK_MDP_IMG_DL_RELAY2_ASYNC2\t21\n#define CLK_MDP_NR_CLK\t\t\t22\n\n \n\n#define CLK_IPE_LARB19\t\t\t0\n#define CLK_IPE_LARB20\t\t\t1\n#define CLK_IPE_SMI_SUBCOM\t\t2\n#define CLK_IPE_FD\t\t\t3\n#define CLK_IPE_FE\t\t\t4\n#define CLK_IPE_RSC\t\t\t5\n#define CLK_IPE_DPE\t\t\t6\n#define CLK_IPE_GALS_IPE\t\t7\n#define CLK_IPE_NR_CLK\t\t\t8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}