// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#include "dataflow_api.h"
#include <cstdint>
#include <utility>
#include "ttnn/operations/ccl/shared_with_host/sharded_tensor_addr_gen.hpp"
#include "ttnn/operations/ccl/kernel_common/sharding_addrgen.hpp"

using address_t = uint32_t;

///////////////////////////////////////////////////
// COMPILE TIME ARGS
///////////////////////////////////////////////////

constexpr uint32_t cb0_id = get_compile_time_arg_val(0);
constexpr uint32_t packet_size_in_pages = get_compile_time_arg_val(1);
constexpr uint32_t tensor0_page_size = get_compile_time_arg_val(2);
constexpr bool is_sender = get_compile_time_arg_val(3);
constexpr uint32_t core_noc_x = get_compile_time_arg_val(4);
constexpr uint32_t core_noc_y = get_compile_time_arg_val(5);

inline void print_full_tile(uint32_t cb_id, uint32_t tile_id = 0, bool untilize = false) {
    DPRINT << "======" << ENDL();
    for (uint8_t r = 0; r < 1; ++r) {
        SliceRange sr_left = SliceRange{.h0 = (uint8_t)r, .h1 = (uint8_t)(r + 1), .hs = 1, .w0 = 0, .w1 = 16, .ws = 1};
        SliceRange sr_right =
            SliceRange{.h0 = (uint8_t)r, .h1 = (uint8_t)(r + 1), .hs = 1, .w0 = 17, .w1 = 32, .ws = 1};
        DPRINT << (uint)r << ": " << TileSlice(cb_id, tile_id, sr_left, false, untilize) << " "
               << TileSlice(cb_id, tile_id, sr_right, true, untilize) << ENDL();
    }
    DPRINT << "++++++" << ENDL();
}

/*
 * CCL Send will present various operating modes. Although there is only a single send kernel, it may (compile time)
 * dispatch implementations depending on those invocation parameters.
 */
void kernel_main() {
    ///////////////////////////////////////////////////
    // ARGS
    ///////////////////////////////////////////////////

    DPRINT << "CB0 ID: " << (uint32_t)cb0_id << "\n";
    DPRINT << "Packet size in pages: " << (uint32_t)packet_size_in_pages << "\n";
    DPRINT << "Tensor0 page size: " << (uint32_t)tensor0_page_size << "\n";
    DPRINT << "Is sender: " << (uint32_t)is_sender << "\n";
    DPRINT << "Core NOC X: " << (uint32_t)core_noc_x << "\n";
    DPRINT << "Core NOC Y: " << (uint32_t)core_noc_y << "\n";
    if (is_sender) {
        size_t arg_idx = 0;
        // Load the input tensor spec
        uint32_t tensor_address0 = get_arg_val<uint32_t>(arg_idx++);
        uint32_t tile_id_start = get_arg_val<uint32_t>(arg_idx++);
        uint32_t tile_id_end = get_arg_val<uint32_t>(arg_idx++);
        DPRINT << "Tile ID Start: " << (uint32_t)tile_id_start << "\n";
        DPRINT << "Tile ID End: " << (uint32_t)tile_id_end << "\n";
        DPRINT << "tensor_address0: " << (uint32_t)tensor_address0 << "\n";
        uint32_t num_pages_to_read = std::min(tile_id_end - tile_id_start, packet_size_in_pages);
        DPRINT << "Number of pages to read: " << (uint32_t)num_pages_to_read << "\n";
        cb_reserve_back(cb0_id, packet_size_in_pages);
        const uint32_t l1_write_addr = get_write_ptr(cb0_id);
        uint64_t base_src_addr = get_noc_addr(core_noc_x, core_noc_y, tensor_address0);
        DPRINT << "base_src_addr (with noc encoding):" << (uint64_t)base_src_addr << "\n";
        uint64_t read_addr = base_src_addr + (tile_id_start * tensor0_page_size);
        DPRINT << "read addr (with offset):" << (uint64_t)read_addr << "\n";
        noc_async_read(read_addr, l1_write_addr, num_pages_to_read * tensor0_page_size);
        noc_async_read_barrier();
        for (uint32_t p = 0; p < num_pages_to_read; ++p) {
            DPRINT << "Page " << (uint32_t)p << " data:\n";
            print_full_tile(cb0_id, p, false);
        }
        cb_push_back(cb0_id, packet_size_in_pages);
    }
    DPRINT << "Kernel completed\n";
}
