verilog xil_defaultlib --include "../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ipshared/ec67/hdl" --include "../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ipshared/8c62/hdl" --include "../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_processing_system7_0_0" --include "../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ipshared/c923" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_DSCH_BD_wrapper_0_0/src/DSCH_BD_xlslice_0_0/sim/DSCH_BD_xlslice_0_0.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_DSCH_BD_wrapper_0_0/src/DSCH_BD_xlconstant_0_0/sim/DSCH_BD_xlconstant_0_0.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_processing_system7_0_0/sim/DSCH_AXI_PERIPH_processing_system7_0_0.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_xlconcat_0_0/sim/DSCH_AXI_PERIPH_xlconcat_0_0.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_xbar_0/sim/DSCH_AXI_PERIPH_xbar_0.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_clk_wiz_0_0/DSCH_AXI_PERIPH_clk_wiz_0_0_clk_wiz.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_clk_wiz_0_0/DSCH_AXI_PERIPH_clk_wiz_0_0.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_clk_wiz_0_1/DSCH_AXI_PERIPH_clk_wiz_0_1_clk_wiz.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_clk_wiz_0_1/DSCH_AXI_PERIPH_clk_wiz_0_1.v" \
"../../../../DSCH_AXI_PERIPH.srcs/sources_1/bd/DSCH_AXI_PERIPH/ip/DSCH_AXI_PERIPH_auto_pc_0/sim/DSCH_AXI_PERIPH_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
