read -sv run_verilog_mid/adder_32b_9_93_341106f5af6112ce8d4343777727ee2e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_341106f5af6112ce8d4343777727ee2e_yosys.v
