{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534625494133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534625494133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 18 17:51:34 2018 " "Processing started: Sat Aug 18 17:51:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534625494133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534625494133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_kbd_test -c ps2_kbd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_kbd_test -c ps2_kbd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534625494133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534625494463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494764 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg-structural " "Found design unit 1: conv_7seg-structural" {  } { { "conv_7seg.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/conv_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494766 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg " "Found entity 1: conv_7seg" {  } { { "conv_7seg.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/conv_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_kbd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_kbd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_kbd_test-struct " "Found design unit 1: ps2_kbd_test-struct" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494769 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_kbd_test " "Found entity 1: ps2_kbd_test" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494771 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/calculatorvhdl/pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/calculatorvhdl/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-impl " "Found design unit 1: PWM-impl" {  } { { "../pwm/pwm.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/pwm/pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494773 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../pwm/pwm.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/pwm/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map_ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_ps2-structural " "Found design unit 1: map_ps2-structural" {  } { { "map_ps2.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/map_ps2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494775 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_ps2 " "Found entity 1: map_ps2" {  } { { "map_ps2.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/map_ps2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_tipod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_tipod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_tipoD-a " "Found design unit 1: FF_tipoD-a" {  } { { "FF_tipoD.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/FF_tipoD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494777 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_tipoD " "Found entity 1: FF_tipoD" {  } { { "FF_tipoD.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/FF_tipoD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534625494777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534625494777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_kbd_test " "Elaborating entity \"ps2_kbd_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534625494803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCKHZ ps2_kbd_test.vhd(87) " "Verilog HDL or VHDL warning at ps2_kbd_test.vhd(87): object \"CLOCKHZ\" assigned a value but never read" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534625494804 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lights ps2_kbd_test.vhd(92) " "VHDL Signal Declaration warning at ps2_kbd_test.vhd(92): used implicit default value for signal \"lights\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534625494805 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_statek ps2_kbd_test.vhd(159) " "VHDL Process Statement warning at ps2_kbd_test.vhd(159): inferring latch(es) for signal or variable \"next_statek\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534625494806 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[4..0\] ps2_kbd_test.vhd(29) " "Using initial value X (don't care) for net \"LEDG\[4..0\]\" at ps2_kbd_test.vhd(29)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534625494807 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..0\] ps2_kbd_test.vhd(30) " "Using initial value X (don't care) for net \"LEDR\[8..0\]\" at ps2_kbd_test.vhd(30)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534625494807 "|ps2_kbd_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_7seg conv_7seg:hexseg0 " "Elaborating entity \"conv_7seg\" for hierarchy \"conv_7seg:hexseg0\"" {  } { { "ps2_kbd_test.vhd" "hexseg0" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534625494822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg conv_7seg.vhd(12) " "VHDL Process Statement warning at conv_7seg.vhd(12): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "conv_7seg.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/conv_7seg.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534625494823 "|ps2_kbd_test|conv_7seg:hexseg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbdex_ctrl:kbd_ctrl " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbdex_ctrl:kbd_ctrl\"" {  } { { "ps2_kbd_test.vhd" "kbd_ctrl" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534625494826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494828 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534625494829 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\"" {  } { { "kbdex_ctrl.vhd" "ps2_ctrl" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534625494830 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534625494831 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWM1 " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWM1\"" {  } { { "ps2_kbd_test.vhd" "PWM1" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534625494832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_ps2 map_ps2:map1 " "Elaborating entity \"map_ps2\" for hierarchy \"map_ps2:map1\"" {  } { { "ps2_kbd_test.vhd" "map1" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534625494834 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 106 -1 0 } } { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1534625495247 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1534625495248 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1534625495248 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1 " "Register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated\" and latch \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1\"" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1534625495248 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1534625495248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534625495369 "|ps2_kbd_test|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534625495369 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534625495373 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534625495373 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534625495373 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534625495373 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1534625495373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534625495666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495666 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495739 "|ps2_kbd_test|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495739 "|ps2_kbd_test|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495739 "|ps2_kbd_test|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495739 "|ps2_kbd_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495739 "|ps2_kbd_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534625495739 "|ps2_kbd_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534625495739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534625495740 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534625495740 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1534625495740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534625495740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534625495740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534625495770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 18 17:51:35 2018 " "Processing ended: Sat Aug 18 17:51:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534625495770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534625495770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534625495770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534625495770 ""}
