--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml topLevel.twx topLevel.ncd -o topLevel.twr topLevel.pcf -ucf
topLevel.ucf

Design file:              topLevel.ncd
Physical constraint file: topLevel.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |    0.517(R)|      SLOW  |    1.875(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
test<0>     |        22.493(R)|      SLOW  |         6.611(R)|      FAST  |clk_BUFGP         |   0.000|
test<1>     |        22.045(R)|      SLOW  |         6.634(R)|      FAST  |clk_BUFGP         |   0.000|
test<2>     |        22.146(R)|      SLOW  |         6.389(R)|      FAST  |clk_BUFGP         |   0.000|
test<3>     |        21.927(R)|      SLOW  |         6.733(R)|      FAST  |clk_BUFGP         |   0.000|
test<4>     |        21.770(R)|      SLOW  |         6.732(R)|      FAST  |clk_BUFGP         |   0.000|
test<5>     |        22.294(R)|      SLOW  |         6.577(R)|      FAST  |clk_BUFGP         |   0.000|
test<6>     |        20.616(R)|      SLOW  |         6.527(R)|      FAST  |clk_BUFGP         |   0.000|
test<7>     |        20.381(R)|      SLOW  |         6.692(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.413|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn1           |test<0>        |   11.995|
btn1           |test<1>        |   11.089|
btn1           |test<2>        |   11.119|
btn1           |test<3>        |   10.909|
btn1           |test<4>        |   11.310|
btn1           |test<5>        |   11.151|
btn1           |test<6>        |   11.656|
btn1           |test<7>        |   11.134|
btn2           |test<0>        |   11.423|
btn2           |test<1>        |   11.719|
btn2           |test<2>        |   11.645|
btn2           |test<3>        |   10.978|
btn2           |test<4>        |   11.601|
btn2           |test<5>        |   10.782|
btn2           |test<6>        |   10.960|
btn2           |test<7>        |   11.913|
btn3           |test<0>        |   11.645|
btn3           |test<1>        |   11.456|
btn3           |test<2>        |   11.542|
btn3           |test<3>        |   10.933|
btn3           |test<4>        |   11.572|
btn3           |test<5>        |   11.150|
btn3           |test<6>        |   11.091|
btn3           |test<7>        |   11.384|
---------------+---------------+---------+


Analysis completed Sat Jan 24 16:43:54 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



